// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Tue Dec  6 19:17:37 2022
// Host        : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_clefia_0_0_sim_netlist.v
// Design      : design_1_clefia_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "11'b00000000001" *) 
(* ap_ST_fsm_state10 = "11'b01000000000" *) (* ap_ST_fsm_state11 = "11'b10000000000" *) (* ap_ST_fsm_state2 = "11'b00000000010" *) 
(* ap_ST_fsm_state3 = "11'b00000000100" *) (* ap_ST_fsm_state4 = "11'b00000001000" *) (* ap_ST_fsm_state5 = "11'b00000010000" *) 
(* ap_ST_fsm_state6 = "11'b00000100000" *) (* ap_ST_fsm_state7 = "11'b00001000000" *) (* ap_ST_fsm_state8 = "11'b00010000000" *) 
(* ap_ST_fsm_state9 = "11'b00100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [7:0]Clefia_dec_q0;
  wire [3:0]Clefia_enc_address0;
  wire Clefia_enc_ce0;
  wire [7:0]Clefia_enc_q0;
  wire \ap_CS_fsm[9]_i_12_n_0 ;
  wire \ap_CS_fsm[9]_i_15_n_0 ;
  wire \ap_CS_fsm[9]_i_19_n_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire control_s_axi_U_n_0;
  wire control_s_axi_U_n_1;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_2;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_48;
  wire control_s_axi_U_n_50;
  wire control_s_axi_U_n_51;
  wire control_s_axi_U_n_52;
  wire control_s_axi_U_n_53;
  wire control_s_axi_U_n_54;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_9;
  wire control_s_axi_U_n_95;
  wire control_s_axi_U_n_96;
  wire [3:0]ct_address0;
  wire ct_ce0;
  wire [7:0]ct_q0;
  wire [7:0]fin_q0;
  wire [7:0]fin_q0_0;
  wire [7:0]\grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110/grp_ClefiaF0Xor_fu_406/grp_fu_305_p2 ;
  wire [3:2]grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  wire [7:0]grp_ClefiaDecrypt_1_fu_212_Clefia_dec_d0;
  wire grp_ClefiaDecrypt_1_fu_212_ap_start_reg;
  wire grp_ClefiaDecrypt_1_fu_212_ct_ce0;
  wire grp_ClefiaDecrypt_1_fu_212_n_16;
  wire grp_ClefiaDecrypt_1_fu_212_n_22;
  wire grp_ClefiaDecrypt_1_fu_212_n_31;
  wire grp_ClefiaDecrypt_1_fu_212_n_32;
  wire grp_ClefiaDecrypt_1_fu_212_n_34;
  wire grp_ClefiaDecrypt_1_fu_212_n_35;
  wire grp_ClefiaDecrypt_1_fu_212_n_36;
  wire grp_ClefiaDecrypt_1_fu_212_n_37;
  wire grp_ClefiaDecrypt_1_fu_212_n_38;
  wire grp_ClefiaDecrypt_1_fu_212_n_39;
  wire grp_ClefiaDecrypt_1_fu_212_n_40;
  wire grp_ClefiaDecrypt_1_fu_212_n_49;
  wire grp_ClefiaDecrypt_1_fu_212_n_52;
  wire grp_ClefiaDecrypt_1_fu_212_n_53;
  wire [3:0]grp_ClefiaDecrypt_1_fu_212_rk_address0;
  wire [7:0]grp_ClefiaDecrypt_1_fu_212_rk_address1;
  wire grp_ClefiaDecrypt_1_fu_212_rk_ce0;
  wire [7:0]\grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108/grp_ClefiaF0Xor_fu_398/grp_fu_305_p2 ;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0;
  wire [7:0]grp_ClefiaEncrypt_1_fu_190_Clefia_enc_d0;
  wire grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0;
  wire grp_ClefiaEncrypt_1_fu_190_ap_start_reg;
  wire grp_ClefiaEncrypt_1_fu_190_n_21;
  wire grp_ClefiaEncrypt_1_fu_190_n_33;
  wire grp_ClefiaEncrypt_1_fu_190_n_34;
  wire grp_ClefiaEncrypt_1_fu_190_n_35;
  wire grp_ClefiaEncrypt_1_fu_190_n_36;
  wire grp_ClefiaEncrypt_1_fu_190_n_37;
  wire grp_ClefiaEncrypt_1_fu_190_n_38;
  wire grp_ClefiaEncrypt_1_fu_190_n_39;
  wire grp_ClefiaEncrypt_1_fu_190_n_40;
  wire grp_ClefiaEncrypt_1_fu_190_n_41;
  wire grp_ClefiaEncrypt_1_fu_190_n_42;
  wire grp_ClefiaEncrypt_1_fu_190_n_48;
  wire grp_ClefiaEncrypt_1_fu_190_n_49;
  wire grp_ClefiaEncrypt_1_fu_190_n_50;
  wire [3:2]grp_ClefiaEncrypt_1_fu_190_pt_address0;
  wire grp_ClefiaEncrypt_1_fu_190_pt_ce0;
  wire [7:4]grp_ClefiaEncrypt_1_fu_190_rk_address0;
  wire [6:0]grp_ClefiaEncrypt_1_fu_190_rk_address1;
  wire grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  wire grp_ClefiaKeySet128_fu_176_ap_done;
  wire grp_ClefiaKeySet128_fu_176_ap_ready;
  wire grp_ClefiaKeySet128_fu_176_ap_start_reg;
  wire grp_ClefiaKeySet128_fu_176_n_0;
  wire grp_ClefiaKeySet128_fu_176_n_1;
  wire grp_ClefiaKeySet128_fu_176_n_11;
  wire grp_ClefiaKeySet128_fu_176_n_12;
  wire grp_ClefiaKeySet128_fu_176_n_13;
  wire grp_ClefiaKeySet128_fu_176_n_14;
  wire grp_ClefiaKeySet128_fu_176_n_15;
  wire grp_ClefiaKeySet128_fu_176_n_16;
  wire grp_ClefiaKeySet128_fu_176_n_17;
  wire grp_ClefiaKeySet128_fu_176_n_2;
  wire grp_ClefiaKeySet128_fu_176_n_22;
  wire [4:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  wire [7:1]grp_ClefiaKeySet128_fu_176_rk_address1;
  wire [7:0]grp_ClefiaKeySet128_fu_176_rk_d1;
  wire grp_ClefiaKeySet128_fu_176_rk_we0;
  wire grp_ClefiaKeySet192_fu_162_ap_done;
  wire grp_ClefiaKeySet192_fu_162_ap_ready;
  wire grp_ClefiaKeySet192_fu_162_ap_start_reg;
  wire grp_ClefiaKeySet192_fu_162_n_0;
  wire grp_ClefiaKeySet192_fu_162_n_1;
  wire grp_ClefiaKeySet192_fu_162_n_10;
  wire grp_ClefiaKeySet192_fu_162_n_12;
  wire grp_ClefiaKeySet192_fu_162_n_13;
  wire grp_ClefiaKeySet192_fu_162_n_14;
  wire grp_ClefiaKeySet192_fu_162_n_2;
  wire grp_ClefiaKeySet192_fu_162_n_22;
  wire grp_ClefiaKeySet192_fu_162_n_23;
  wire grp_ClefiaKeySet192_fu_162_n_24;
  wire grp_ClefiaKeySet192_fu_162_n_25;
  wire grp_ClefiaKeySet192_fu_162_n_3;
  wire grp_ClefiaKeySet192_fu_162_n_31;
  wire grp_ClefiaKeySet192_fu_162_n_32;
  wire grp_ClefiaKeySet192_fu_162_n_33;
  wire grp_ClefiaKeySet192_fu_162_n_34;
  wire grp_ClefiaKeySet192_fu_162_n_4;
  wire grp_ClefiaKeySet192_fu_162_n_5;
  wire grp_ClefiaKeySet192_fu_162_n_6;
  wire grp_ClefiaKeySet192_fu_162_n_7;
  wire grp_ClefiaKeySet192_fu_162_n_8;
  wire grp_ClefiaKeySet192_fu_162_n_9;
  wire [7:4]grp_ClefiaKeySet192_fu_162_rk_address0;
  wire [7:2]grp_ClefiaKeySet192_fu_162_rk_address1;
  wire grp_ClefiaKeySet192_fu_162_rk_ce0;
  wire grp_ClefiaKeySet192_fu_162_rk_ce1;
  wire [7:0]\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/skey_q0 ;
  wire [7:0]\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_fu_119_p2 ;
  wire [7:0]\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/skey_q0 ;
  wire [7:0]\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_fu_125_p2 ;
  wire grp_ClefiaKeySet256_fu_148_ap_done;
  wire grp_ClefiaKeySet256_fu_148_ap_ready;
  wire grp_ClefiaKeySet256_fu_148_ap_start_reg;
  wire grp_ClefiaKeySet256_fu_148_n_1;
  wire grp_ClefiaKeySet256_fu_148_n_10;
  wire grp_ClefiaKeySet256_fu_148_n_11;
  wire grp_ClefiaKeySet256_fu_148_n_12;
  wire grp_ClefiaKeySet256_fu_148_n_13;
  wire grp_ClefiaKeySet256_fu_148_n_16;
  wire grp_ClefiaKeySet256_fu_148_n_17;
  wire grp_ClefiaKeySet256_fu_148_n_18;
  wire grp_ClefiaKeySet256_fu_148_n_19;
  wire grp_ClefiaKeySet256_fu_148_n_2;
  wire grp_ClefiaKeySet256_fu_148_n_20;
  wire grp_ClefiaKeySet256_fu_148_n_21;
  wire grp_ClefiaKeySet256_fu_148_n_22;
  wire grp_ClefiaKeySet256_fu_148_n_23;
  wire grp_ClefiaKeySet256_fu_148_n_24;
  wire grp_ClefiaKeySet256_fu_148_n_3;
  wire grp_ClefiaKeySet256_fu_148_n_6;
  wire grp_ClefiaKeySet256_fu_148_n_8;
  wire grp_ClefiaKeySet256_fu_148_n_9;
  wire [6:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  wire grp_ClefiaKeySet256_fu_148_rk_ce0;
  wire [7:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  wire [3:3]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg;
  wire [3:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_11;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_12;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_2;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_3;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_7;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_8;
  wire grp_fu_226_p2;
  wire grp_fu_232_p2;
  wire icmp_ln395_fu_238_p2;
  wire icmp_ln395_reg_250;
  wire icmp_ln398_reg_254;
  wire icmp_ln401_reg_258;
  wire [3:2]int_Clefia_dec_be0;
  wire interrupt;
  wire [31:0]key_bitlen;
  wire [31:0]key_bitlen_read_reg_244;
  wire p_0_in;
  wire p_2_in;
  wire p_2_out;
  wire [7:0]pt_q0;
  wire [3:1]r_1_reg_126;
  wire \r_reg_104_reg_n_0_[1] ;
  wire \r_reg_104_reg_n_0_[2] ;
  wire \r_reg_104_reg_n_0_[3] ;
  wire rk_U_n_32;
  wire rk_U_n_33;
  wire rk_U_n_34;
  wire rk_U_n_35;
  wire rk_U_n_36;
  wire rk_ce1;
  wire [7:0]rk_d0;
  wire [7:0]rk_q0;
  wire [7:0]rk_q1;
  wire rk_we0;
  wire rk_we1;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \ap_CS_fsm[9]_i_12 
       (.I0(key_bitlen_read_reg_244[25]),
        .I1(key_bitlen_read_reg_244[15]),
        .I2(key_bitlen_read_reg_244[24]),
        .I3(ap_CS_fsm_state6),
        .I4(key_bitlen_read_reg_244[0]),
        .I5(key_bitlen_read_reg_244[26]),
        .O(\ap_CS_fsm[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[9]_i_15 
       (.I0(key_bitlen_read_reg_244[5]),
        .I1(key_bitlen_read_reg_244[2]),
        .I2(key_bitlen_read_reg_244[29]),
        .I3(ap_CS_fsm_state6),
        .I4(key_bitlen_read_reg_244[27]),
        .I5(key_bitlen_read_reg_244[31]),
        .O(\ap_CS_fsm[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[9]_i_19 
       (.I0(key_bitlen_read_reg_244[19]),
        .I1(key_bitlen_read_reg_244[16]),
        .I2(key_bitlen_read_reg_244[17]),
        .I3(key_bitlen_read_reg_244[20]),
        .I4(key_bitlen_read_reg_244[18]),
        .I5(key_bitlen_read_reg_244[23]),
        .O(\ap_CS_fsm[9]_i_19_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi control_s_axi_U
       (.ADDRBWRADDR(Clefia_enc_address0[3:2]),
        .Clefia_dec_q0(Clefia_dec_q0),
        .Clefia_enc_ce0(Clefia_enc_ce0),
        .D({ap_NS_fsm[9],ap_NS_fsm[1]}),
        .DIBDI(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_d0),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .WEBWE({p_2_out,p_2_in,grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_11,grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_12}),
        .\ap_CS_fsm[9]_i_2__4_0 (\ap_CS_fsm[9]_i_12_n_0 ),
        .\ap_CS_fsm[9]_i_2__4_1 ({key_bitlen_read_reg_244[30],key_bitlen_read_reg_244[28],key_bitlen_read_reg_244[22:21],key_bitlen_read_reg_244[14:6],key_bitlen_read_reg_244[4:3],key_bitlen_read_reg_244[1]}),
        .\ap_CS_fsm[9]_i_2__4_2 (\ap_CS_fsm[9]_i_15_n_0 ),
        .\ap_CS_fsm[9]_i_5_0 (\ap_CS_fsm[9]_i_19_n_0 ),
        .\ap_CS_fsm_reg[0] (control_s_axi_U_n_52),
        .\ap_CS_fsm_reg[1] (grp_ClefiaKeySet256_fu_148_n_6),
        .\ap_CS_fsm_reg[8] (control_s_axi_U_n_6),
        .\ap_CS_fsm_reg[8]_0 (control_s_axi_U_n_7),
        .\ap_CS_fsm_reg[8]_1 (control_s_axi_U_n_8),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ct_d0(Clefia_enc_q0),
        .grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0),
        .grp_ClefiaEncrypt_1_fu_190_pt_address0(grp_ClefiaEncrypt_1_fu_190_pt_address0),
        .grp_ClefiaEncrypt_1_fu_190_pt_ce0(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .grp_ClefiaKeySet128_fu_176_ap_done(grp_ClefiaKeySet128_fu_176_ap_done),
        .grp_ClefiaKeySet128_fu_176_ap_ready(grp_ClefiaKeySet128_fu_176_ap_ready),
        .grp_ClefiaKeySet128_fu_176_ap_start_reg(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .grp_ClefiaKeySet128_fu_176_ap_start_reg_reg(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_2),
        .grp_ClefiaKeySet192_fu_162_ap_ready(grp_ClefiaKeySet192_fu_162_ap_ready),
        .grp_ClefiaKeySet192_fu_162_ap_start_reg(grp_ClefiaKeySet192_fu_162_ap_start_reg),
        .grp_ClefiaKeySet256_fu_148_ap_done(grp_ClefiaKeySet256_fu_148_ap_done),
        .grp_ClefiaKeySet256_fu_148_ap_ready(grp_ClefiaKeySet256_fu_148_ap_ready),
        .grp_ClefiaKeySet256_fu_148_ap_start_reg(grp_ClefiaKeySet256_fu_148_ap_start_reg),
        .grp_ClefiaKeySet256_fu_148_ap_start_reg_reg(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_3),
        .grp_fu_226_p2(grp_fu_226_p2),
        .grp_fu_232_p2(grp_fu_232_p2),
        .icmp_ln395_fu_238_p2(icmp_ln395_fu_238_p2),
        .icmp_ln398_reg_254(icmp_ln398_reg_254),
        .\icmp_ln398_reg_254_reg[0] (control_s_axi_U_n_53),
        .icmp_ln401_reg_258(icmp_ln401_reg_258),
        .\icmp_ln401_reg_258_reg[0] (control_s_axi_U_n_54),
        .\int_Clefia_dec_shift0_reg[0]_0 (control_s_axi_U_n_3),
        .\int_Clefia_dec_shift0_reg[0]_1 (grp_ClefiaDecrypt_1_fu_212_n_31),
        .\int_Clefia_dec_shift0_reg[1]_0 (control_s_axi_U_n_2),
        .\int_Clefia_dec_shift0_reg[1]_1 (grp_ClefiaDecrypt_1_fu_212_n_32),
        .\int_Clefia_enc_shift0_reg[0]_0 (control_s_axi_U_n_96),
        .\int_Clefia_enc_shift0_reg[0]_1 (grp_ClefiaEncrypt_1_fu_190_n_50),
        .\int_Clefia_enc_shift0_reg[1]_0 (control_s_axi_U_n_95),
        .\int_Clefia_enc_shift0_reg[1]_1 (grp_ClefiaEncrypt_1_fu_190_n_49),
        .int_ap_start_reg_0(control_s_axi_U_n_9),
        .int_ap_start_reg_1(control_s_axi_U_n_11),
        .int_ap_start_reg_2(control_s_axi_U_n_48),
        .int_ap_start_reg_3(control_s_axi_U_n_50),
        .int_ap_start_reg_4(control_s_axi_U_n_51),
        .\int_key_bitlen_reg[31]_0 (key_bitlen),
        .\int_pt_shift0_reg[0]_0 (control_s_axi_U_n_1),
        .\int_pt_shift0_reg[0]_1 (grp_ClefiaEncrypt_1_fu_190_n_33),
        .\int_pt_shift0_reg[1]_0 (control_s_axi_U_n_0),
        .\int_pt_shift0_reg[1]_1 (grp_ClefiaEncrypt_1_fu_190_n_34),
        .interrupt(interrupt),
        .\key_bitlen_read_reg_244_reg[30] (control_s_axi_U_n_10),
        .mem_reg(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0),
        .mem_reg_0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_d0),
        .mem_reg_1({int_Clefia_dec_be0,grp_ClefiaDecrypt_1_fu_212_n_52,grp_ClefiaDecrypt_1_fu_212_n_53}),
        .pt_q0(pt_q0),
        .r_1_reg_126(r_1_reg_126),
        .\r_1_reg_126_reg[3] (grp_ClefiaKeySet256_fu_148_n_8),
        .\r_1_reg_126_reg[3]_0 (grp_ClefiaKeySet192_fu_162_n_14),
        .\r_reg_104_reg[1] (grp_ClefiaKeySet256_fu_148_n_2),
        .\r_reg_104_reg[1]_0 (grp_ClefiaKeySet256_fu_148_n_3),
        .\r_reg_104_reg[1]_1 (\r_reg_104_reg_n_0_[1] ),
        .\r_reg_104_reg[3] (\r_reg_104_reg_n_0_[3] ),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ct_RAM_AUTO_1R1W ct_U
       (.E(ct_ce0),
        .ap_clk(ap_clk),
        .ct_address0(ct_address0),
        .ct_d0(Clefia_enc_q0),
        .p_0_in(p_0_in),
        .q0(ct_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1 grp_ClefiaDecrypt_1_fu_212
       (.ADDRARDADDR({grp_ClefiaDecrypt_1_fu_212_n_39,grp_ClefiaDecrypt_1_fu_212_n_40}),
        .ADDRBWRADDR(\grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110/grp_ClefiaF0Xor_fu_406/grp_fu_305_p2 ),
        .\Clefia_dec_addr_reg_157_reg[2] (grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0),
        .Clefia_dec_q0(Clefia_dec_q0),
        .D({ap_NS_fsm[10],ap_NS_fsm[0]}),
        .DOADO(rk_q1),
        .DOBDO(fin_q0),
        .E(ct_ce0),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[10]_0 ({grp_ClefiaDecrypt_1_fu_212_n_34,grp_ClefiaDecrypt_1_fu_212_n_35,grp_ClefiaDecrypt_1_fu_212_n_36,grp_ClefiaDecrypt_1_fu_212_n_37,grp_ClefiaDecrypt_1_fu_212_n_38}),
        .\ap_CS_fsm_reg[15]_0 (grp_ClefiaDecrypt_1_fu_212_n_16),
        .\ap_CS_fsm_reg[17]_0 ({grp_ClefiaDecrypt_1_fu_212_rk_address0[3],grp_ClefiaDecrypt_1_fu_212_rk_address0[0]}),
        .\ap_CS_fsm_reg[17]_1 (grp_ClefiaDecrypt_1_fu_212_n_22),
        .\ap_CS_fsm_reg[17]_2 ({int_Clefia_dec_be0,grp_ClefiaDecrypt_1_fu_212_n_52,grp_ClefiaDecrypt_1_fu_212_n_53}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0_reg_reg({grp_ClefiaDecrypt_1_fu_212_rk_address1[7],grp_ClefiaDecrypt_1_fu_212_rk_address1[4:0]}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ct_address0(ct_address0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0(grp_ClefiaDecrypt_1_fu_212_n_49),
        .grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0),
        .grp_ClefiaDecrypt_1_fu_212_ap_start_reg(grp_ClefiaDecrypt_1_fu_212_ap_start_reg),
        .grp_ClefiaDecrypt_1_fu_212_ct_ce0(grp_ClefiaDecrypt_1_fu_212_ct_ce0),
        .grp_ClefiaDecrypt_1_fu_212_rk_ce0(grp_ClefiaDecrypt_1_fu_212_rk_ce0),
        .grp_ClefiaEncrypt_1_fu_190_rk_address0(grp_ClefiaEncrypt_1_fu_190_rk_address0),
        .grp_ClefiaEncrypt_1_fu_190_rk_address1(grp_ClefiaEncrypt_1_fu_190_rk_address1[6:5]),
        .grp_ClefiaEncrypt_1_fu_190_rk_ce1(grp_ClefiaEncrypt_1_fu_190_rk_ce1),
        .grp_ClefiaKeySet128_fu_176_rk_address0(grp_ClefiaKeySet128_fu_176_rk_address0[4]),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0),
        .\int_Clefia_dec_shift0_reg[0] (grp_ClefiaDecrypt_1_fu_212_n_31),
        .\int_Clefia_dec_shift0_reg[0]_0 (control_s_axi_U_n_3),
        .\int_Clefia_dec_shift0_reg[1] (grp_ClefiaDecrypt_1_fu_212_n_32),
        .\int_Clefia_dec_shift0_reg[1]_0 (control_s_axi_U_n_2),
        .mem_reg(rk_q0),
        .q0(ct_q0),
        .\q0_reg[7] (grp_ClefiaDecrypt_1_fu_212_Clefia_dec_d0),
        .r_1_reg_126(r_1_reg_126),
        .ram_reg(rk_U_n_35),
        .ram_reg_0(grp_ClefiaKeySet128_fu_176_n_2),
        .ram_reg_1(grp_ClefiaKeySet128_fu_176_n_15),
        .ram_reg_10(grp_ClefiaKeySet256_fu_148_n_21),
        .ram_reg_11(grp_ClefiaKeySet128_fu_176_n_22),
        .ram_reg_12(grp_ClefiaKeySet192_fu_162_n_12),
        .ram_reg_13(grp_ClefiaKeySet128_fu_176_n_17),
        .ram_reg_14(grp_ClefiaKeySet256_fu_148_n_23),
        .ram_reg_15(ap_CS_fsm_state18),
        .ram_reg_16(grp_ClefiaEncrypt_1_fu_190_n_21),
        .ram_reg_2(grp_ClefiaKeySet256_fu_148_n_12),
        .ram_reg_3(rk_U_n_32),
        .ram_reg_4(grp_ClefiaKeySet256_fu_148_n_13),
        .ram_reg_5(grp_ClefiaKeySet128_fu_176_n_16),
        .ram_reg_6(grp_ClefiaKeySet256_fu_148_n_18),
        .ram_reg_7(grp_ClefiaKeySet128_fu_176_n_13),
        .ram_reg_8(grp_ClefiaKeySet256_fu_148_n_20),
        .ram_reg_9(grp_ClefiaKeySet128_fu_176_n_14),
        .rk_ce1(rk_ce1));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_fu_212_n_49),
        .Q(grp_ClefiaDecrypt_1_fu_212_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1 grp_ClefiaEncrypt_1_fu_190
       (.ADDRARDADDR({grp_ClefiaEncrypt_1_fu_190_n_37,grp_ClefiaEncrypt_1_fu_190_n_38}),
        .ADDRBWRADDR(\grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108/grp_ClefiaF0Xor_fu_398/grp_fu_305_p2 ),
        .Clefia_enc_address0(Clefia_enc_address0[1:0]),
        .Clefia_enc_ce0(Clefia_enc_ce0),
        .D(ap_NS_fsm[4:3]),
        .DIBDI(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_d0),
        .DOADO(rk_q1),
        .DOBDO(fin_q0_0),
        .Q(ap_CS_fsm_state18),
        .\ap_CS_fsm_reg[10]_0 ({grp_ClefiaEncrypt_1_fu_190_n_35,grp_ClefiaEncrypt_1_fu_190_n_36}),
        .\ap_CS_fsm_reg[10]_1 (grp_ClefiaEncrypt_1_fu_190_n_39),
        .\ap_CS_fsm_reg[10]_2 (grp_ClefiaEncrypt_1_fu_190_n_41),
        .\ap_CS_fsm_reg[10]_3 (grp_ClefiaEncrypt_1_fu_190_n_42),
        .\ap_CS_fsm_reg[3]_0 (grp_ClefiaEncrypt_1_fu_190_n_40),
        .\ap_CS_fsm_reg[5]_0 (grp_ClefiaEncrypt_1_fu_190_n_21),
        .\ap_CS_fsm_reg[5]_1 (Clefia_enc_address0[3:2]),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ct_d0(Clefia_enc_q0),
        .grp_ClefiaDecrypt_1_fu_212_rk_ce0(grp_ClefiaDecrypt_1_fu_212_rk_ce0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0(grp_ClefiaEncrypt_1_fu_190_n_48),
        .grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0),
        .grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0),
        .grp_ClefiaEncrypt_1_fu_190_ap_start_reg(grp_ClefiaEncrypt_1_fu_190_ap_start_reg),
        .grp_ClefiaEncrypt_1_fu_190_pt_ce0(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .grp_ClefiaEncrypt_1_fu_190_rk_ce1(grp_ClefiaEncrypt_1_fu_190_rk_ce1),
        .grp_ClefiaKeySet128_fu_176_rk_address0({grp_ClefiaKeySet128_fu_176_rk_address0[3],grp_ClefiaKeySet128_fu_176_rk_address0[0]}),
        .grp_ClefiaKeySet128_fu_176_rk_address1({grp_ClefiaKeySet128_fu_176_rk_address1[7],grp_ClefiaKeySet128_fu_176_rk_address1[4]}),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg(grp_ClefiaEncrypt_1_fu_190_n_49),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0(grp_ClefiaEncrypt_1_fu_190_n_50),
        .\icmp_ln193_reg_172_reg[0]_0 (grp_ClefiaEncrypt_1_fu_190_rk_address0),
        .\int_Clefia_enc_shift0_reg[0] (control_s_axi_U_n_96),
        .\int_Clefia_enc_shift0_reg[1] (control_s_axi_U_n_95),
        .\int_pt_shift0_reg[0] (control_s_axi_U_n_1),
        .\int_pt_shift0_reg[1] (control_s_axi_U_n_0),
        .mem_reg(rk_q0),
        .mem_reg_0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_8),
        .pt_q0(pt_q0),
        .ram_reg(rk_U_n_32),
        .ram_reg_0({ap_CS_fsm_state11,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ram_reg_1(grp_ClefiaKeySet256_fu_148_n_16),
        .ram_reg_2(grp_ClefiaKeySet256_fu_148_n_19),
        .ram_reg_3(grp_ClefiaKeySet256_fu_148_n_22),
        .ram_reg_4(grp_ClefiaKeySet192_fu_162_n_13),
        .ram_reg_5({grp_ClefiaDecrypt_1_fu_212_rk_address1[7],grp_ClefiaDecrypt_1_fu_212_rk_address1[4:3],grp_ClefiaDecrypt_1_fu_212_rk_address1[1]}),
        .ram_reg_6({grp_ClefiaDecrypt_1_fu_212_rk_address0[3],grp_ClefiaDecrypt_1_fu_212_rk_address0[0]}),
        .ram_reg_7(grp_ClefiaDecrypt_1_fu_212_n_22),
        .ram_reg_8(grp_ClefiaDecrypt_1_fu_212_n_16),
        .\rk_offset_read_reg_977_reg[6] ({grp_ClefiaEncrypt_1_fu_190_rk_address1[6:5],grp_ClefiaEncrypt_1_fu_190_rk_address1[2],grp_ClefiaEncrypt_1_fu_190_rk_address1[0]}),
        .\shl_ln_reg_176_reg[5]_0 (\r_reg_104_reg_n_0_[2] ),
        .\shl_ln_reg_176_reg[6]_0 (\r_reg_104_reg_n_0_[3] ),
        .\shl_ln_reg_176_reg[7]_0 (\r_reg_104_reg_n_0_[1] ),
        .\src_assign_fu_44_reg[0] (grp_ClefiaEncrypt_1_fu_190_n_33),
        .\src_assign_fu_44_reg[1] (grp_ClefiaEncrypt_1_fu_190_n_34),
        .\src_assign_fu_44_reg[3] (grp_ClefiaEncrypt_1_fu_190_pt_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_fu_190_n_48),
        .Q(grp_ClefiaEncrypt_1_fu_190_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128 grp_ClefiaKeySet128_fu_176
       (.ADDRARDADDR({grp_ClefiaKeySet128_fu_176_n_0,grp_ClefiaKeySet128_fu_176_n_1}),
        .ADDRBWRADDR(grp_ClefiaKeySet128_fu_176_n_12),
        .D(ap_NS_fsm[8]),
        .DIADI(grp_ClefiaKeySet128_fu_176_rk_d1),
        .DIBDI(rk_d0),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state4}),
        .WEA(rk_we1),
        .\ap_CS_fsm_reg[10] (grp_ClefiaKeySet128_fu_176_n_11),
        .\ap_CS_fsm_reg[7]_0 (grp_ClefiaKeySet128_fu_176_n_2),
        .\ap_CS_fsm_reg[7]_1 (grp_ClefiaKeySet128_fu_176_n_13),
        .\ap_CS_fsm_reg[7]_2 (grp_ClefiaKeySet128_fu_176_n_14),
        .\ap_CS_fsm_reg[8]_0 (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_2),
        .\ap_CS_fsm_reg[9]_0 (grp_ClefiaKeySet128_fu_176_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet128_fu_176_ap_done(grp_ClefiaKeySet128_fu_176_ap_done),
        .grp_ClefiaKeySet128_fu_176_ap_ready(grp_ClefiaKeySet128_fu_176_ap_ready),
        .grp_ClefiaKeySet128_fu_176_ap_start_reg(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .grp_ClefiaKeySet128_fu_176_rk_address0({grp_ClefiaKeySet128_fu_176_rk_address0[4:3],grp_ClefiaKeySet128_fu_176_rk_address0[0]}),
        .grp_ClefiaKeySet128_fu_176_rk_address1({grp_ClefiaKeySet128_fu_176_rk_address1[7],grp_ClefiaKeySet128_fu_176_rk_address1[4:3],grp_ClefiaKeySet128_fu_176_rk_address1[1]}),
        .grp_ClefiaKeySet128_fu_176_rk_we0(grp_ClefiaKeySet128_fu_176_rk_we0),
        .grp_ClefiaKeySet192_fu_162_rk_ce1(grp_ClefiaKeySet192_fu_162_rk_ce1),
        .\idx86_load_reg_120_reg[2] (grp_ClefiaKeySet128_fu_176_n_16),
        .\or_ln300_reg_1573_reg[5] (grp_ClefiaKeySet128_fu_176_n_17),
        .\or_ln300_reg_1573_reg[6] (grp_ClefiaKeySet128_fu_176_n_22),
        .ram_reg(grp_ClefiaKeySet192_fu_162_n_0),
        .ram_reg_0({grp_ClefiaEncrypt_1_fu_190_rk_address1[2],grp_ClefiaEncrypt_1_fu_190_rk_address1[0]}),
        .ram_reg_1({grp_ClefiaDecrypt_1_fu_212_rk_address1[2],grp_ClefiaDecrypt_1_fu_212_rk_address1[0]}),
        .ram_reg_10(grp_ClefiaKeySet192_fu_162_n_6),
        .ram_reg_11(grp_ClefiaKeySet192_fu_162_n_7),
        .ram_reg_12(grp_ClefiaKeySet192_fu_162_n_8),
        .ram_reg_13(grp_ClefiaKeySet192_fu_162_n_9),
        .ram_reg_14(grp_ClefiaEncrypt_1_fu_190_n_39),
        .ram_reg_15(rk_U_n_35),
        .ram_reg_16(grp_ClefiaKeySet192_fu_162_n_10),
        .ram_reg_17(grp_ClefiaEncrypt_1_fu_190_n_40),
        .ram_reg_18(grp_ClefiaKeySet256_fu_148_n_17),
        .ram_reg_2(grp_ClefiaKeySet256_fu_148_n_10),
        .ram_reg_3(rk_U_n_32),
        .ram_reg_4(rk_U_n_34),
        .ram_reg_5(grp_ClefiaKeySet256_fu_148_n_11),
        .ram_reg_6(grp_ClefiaKeySet192_fu_162_n_2),
        .ram_reg_7(grp_ClefiaKeySet192_fu_162_n_3),
        .ram_reg_8(grp_ClefiaKeySet192_fu_162_n_4),
        .ram_reg_9(grp_ClefiaKeySet192_fu_162_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet128_fu_176_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_52),
        .Q(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192 grp_ClefiaKeySet192_fu_162
       (.ADDRARDADDR(grp_ClefiaKeySet192_fu_162_n_1),
        .D(ap_NS_fsm[7]),
        .DOADO(rk_q1),
        .Q(ap_CS_fsm_state8),
        .\ap_CS_fsm_reg[13]_0 (grp_ClefiaKeySet192_fu_162_n_0),
        .\ap_CS_fsm_reg[13]_1 (grp_ClefiaKeySet192_fu_162_n_12),
        .\ap_CS_fsm_reg[13]_2 (grp_ClefiaKeySet192_fu_162_n_13),
        .\ap_CS_fsm_reg[14]_0 (grp_ClefiaKeySet192_fu_162_n_25),
        .\ap_CS_fsm_reg[7]_0 (grp_ClefiaKeySet192_fu_162_n_2),
        .\ap_CS_fsm_reg[7]_1 (grp_ClefiaKeySet192_fu_162_n_3),
        .\ap_CS_fsm_reg[7]_10 (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_3),
        .\ap_CS_fsm_reg[7]_2 (grp_ClefiaKeySet192_fu_162_n_4),
        .\ap_CS_fsm_reg[7]_3 (grp_ClefiaKeySet192_fu_162_n_5),
        .\ap_CS_fsm_reg[7]_4 (grp_ClefiaKeySet192_fu_162_n_6),
        .\ap_CS_fsm_reg[7]_5 (grp_ClefiaKeySet192_fu_162_n_7),
        .\ap_CS_fsm_reg[7]_6 (grp_ClefiaKeySet192_fu_162_n_8),
        .\ap_CS_fsm_reg[7]_7 (grp_ClefiaKeySet192_fu_162_n_9),
        .\ap_CS_fsm_reg[7]_8 (grp_ClefiaKeySet192_fu_162_n_14),
        .\ap_CS_fsm_reg[7]_9 (grp_ClefiaKeySet192_fu_162_n_34),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(grp_ClefiaKeySet192_fu_162_n_10),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet128_fu_176_rk_address1(grp_ClefiaKeySet128_fu_176_rk_address1[1]),
        .grp_ClefiaKeySet192_fu_162_ap_done(grp_ClefiaKeySet192_fu_162_ap_done),
        .grp_ClefiaKeySet192_fu_162_ap_ready(grp_ClefiaKeySet192_fu_162_ap_ready),
        .grp_ClefiaKeySet192_fu_162_ap_start_reg(grp_ClefiaKeySet192_fu_162_ap_start_reg),
        .grp_ClefiaKeySet192_fu_162_rk_address0(grp_ClefiaKeySet192_fu_162_rk_address0),
        .grp_ClefiaKeySet192_fu_162_rk_address1({grp_ClefiaKeySet192_fu_162_rk_address1[7],grp_ClefiaKeySet192_fu_162_rk_address1[5],grp_ClefiaKeySet192_fu_162_rk_address1[3:2]}),
        .grp_ClefiaKeySet192_fu_162_rk_ce0(grp_ClefiaKeySet192_fu_162_rk_ce0),
        .grp_ClefiaKeySet192_fu_162_rk_ce1(grp_ClefiaKeySet192_fu_162_rk_ce1),
        .grp_ClefiaKeySet256_fu_148_rk_address1({grp_ClefiaKeySet256_fu_148_rk_address1[6],grp_ClefiaKeySet256_fu_148_rk_address1[4],grp_ClefiaKeySet256_fu_148_rk_address1[0]}),
        .grp_ClefiaKeySet256_fu_148_rk_ce0(grp_ClefiaKeySet256_fu_148_rk_ce0),
        .grp_ClefiaKeySet256_fu_148_rk_d0(grp_ClefiaKeySet256_fu_148_rk_d0),
        .grp_fu_226_p2(grp_fu_226_p2),
        .ram_reg(rk_U_n_34),
        .ram_reg_0(rk_U_n_32),
        .ram_reg_1(grp_ClefiaKeySet256_fu_148_n_9),
        .ram_reg_2(rk_U_n_35),
        .ram_reg_3(grp_ClefiaEncrypt_1_fu_190_n_41),
        .ram_reg_4(rk_U_n_36),
        .\rk_addr_reg_141_pp0_iter1_reg_reg[0] (grp_ClefiaKeySet192_fu_162_n_22),
        .\rk_addr_reg_141_pp0_iter1_reg_reg[1] (grp_ClefiaKeySet192_fu_162_n_23),
        .\rk_addr_reg_141_pp0_iter1_reg_reg[2] (grp_ClefiaKeySet192_fu_162_n_24),
        .\zext_ln121_reg_136_reg[0] (grp_ClefiaKeySet192_fu_162_n_31),
        .\zext_ln121_reg_136_reg[1] (grp_ClefiaKeySet192_fu_162_n_32),
        .\zext_ln121_reg_136_reg[2] (grp_ClefiaKeySet192_fu_162_n_33));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet192_fu_162_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_51),
        .Q(grp_ClefiaKeySet192_fu_162_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256 grp_ClefiaKeySet256_fu_148
       (.ADDRARDADDR(grp_ClefiaKeySet256_fu_148_n_24),
        .D({ap_NS_fsm[6],ap_NS_fsm[2]}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .WEBWE(rk_we0),
        .\ap_CS_fsm_reg[13]_0 (grp_ClefiaKeySet256_fu_148_n_9),
        .\ap_CS_fsm_reg[13]_1 (grp_ClefiaKeySet256_fu_148_n_10),
        .\ap_CS_fsm_reg[13]_2 (grp_ClefiaKeySet256_fu_148_n_22),
        .\ap_CS_fsm_reg[13]_3 (grp_ClefiaKeySet256_fu_148_n_23),
        .\ap_CS_fsm_reg[14]_0 (grp_ClefiaKeySet256_fu_148_n_16),
        .\ap_CS_fsm_reg[14]_1 (grp_ClefiaKeySet256_fu_148_n_17),
        .\ap_CS_fsm_reg[14]_2 (grp_ClefiaKeySet256_fu_148_n_18),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaKeySet256_fu_148_n_2),
        .\ap_CS_fsm_reg[1]_1 (grp_ClefiaKeySet256_fu_148_n_3),
        .\ap_CS_fsm_reg[6]_0 (grp_ClefiaKeySet256_fu_148_n_8),
        .\ap_CS_fsm_reg[6]_1 (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_3),
        .\ap_CS_fsm_reg[8]_0 (grp_ClefiaKeySet256_fu_148_n_12),
        .\ap_CS_fsm_reg[8]_1 (grp_ClefiaKeySet256_fu_148_n_13),
        .\ap_CS_fsm_reg[8]_2 (grp_ClefiaKeySet256_fu_148_n_20),
        .\ap_CS_fsm_reg[8]_3 (grp_ClefiaKeySet256_fu_148_n_21),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet128_fu_176_ap_done(grp_ClefiaKeySet128_fu_176_ap_done),
        .grp_ClefiaKeySet128_fu_176_rk_address1(grp_ClefiaKeySet128_fu_176_rk_address1[3]),
        .grp_ClefiaKeySet128_fu_176_rk_we0(grp_ClefiaKeySet128_fu_176_rk_we0),
        .grp_ClefiaKeySet192_fu_162_ap_done(grp_ClefiaKeySet192_fu_162_ap_done),
        .grp_ClefiaKeySet192_fu_162_rk_address0(grp_ClefiaKeySet192_fu_162_rk_address0),
        .grp_ClefiaKeySet192_fu_162_rk_address1({grp_ClefiaKeySet192_fu_162_rk_address1[7],grp_ClefiaKeySet192_fu_162_rk_address1[5],grp_ClefiaKeySet192_fu_162_rk_address1[3:2]}),
        .grp_ClefiaKeySet192_fu_162_rk_ce0(grp_ClefiaKeySet192_fu_162_rk_ce0),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0(grp_ClefiaKeySet256_fu_148_n_11),
        .grp_ClefiaKeySet256_fu_148_ap_done(grp_ClefiaKeySet256_fu_148_ap_done),
        .grp_ClefiaKeySet256_fu_148_ap_ready(grp_ClefiaKeySet256_fu_148_ap_ready),
        .grp_ClefiaKeySet256_fu_148_ap_start_reg(grp_ClefiaKeySet256_fu_148_ap_start_reg),
        .grp_ClefiaKeySet256_fu_148_rk_address1({grp_ClefiaKeySet256_fu_148_rk_address1[6],grp_ClefiaKeySet256_fu_148_rk_address1[4],grp_ClefiaKeySet256_fu_148_rk_address1[0]}),
        .grp_ClefiaKeySet256_fu_148_rk_ce0(grp_ClefiaKeySet256_fu_148_rk_ce0),
        .grp_ClefiaKeySet256_fu_148_rk_d0(grp_ClefiaKeySet256_fu_148_rk_d0),
        .grp_fu_232_p2(grp_fu_232_p2),
        .icmp_ln395_reg_250(icmp_ln395_reg_250),
        .icmp_ln398_reg_254(icmp_ln398_reg_254),
        .icmp_ln401_reg_258(icmp_ln401_reg_258),
        .\icmp_ln401_reg_258_reg[0] (grp_ClefiaKeySet256_fu_148_n_6),
        .\idx_i58_load_reg_151_reg[3] (grp_ClefiaKeySet256_fu_148_n_19),
        .\q0_reg[7] (\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/skey_q0 ),
        .\q0_reg[7]_0 (\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/skey_q0 ),
        .\r_reg_104_reg[2] (grp_ClefiaKeySet256_fu_148_n_1),
        .\r_reg_104_reg[2]_0 (control_s_axi_U_n_48),
        .\r_reg_104_reg[2]_1 (control_s_axi_U_n_10),
        .\r_reg_104_reg[2]_2 (\r_reg_104_reg_n_0_[2] ),
        .ram_reg(rk_U_n_34),
        .ram_reg_0(rk_U_n_32),
        .ram_reg_1(rk_U_n_33),
        .ram_reg_10(grp_ClefiaEncrypt_1_fu_190_n_42),
        .ram_reg_2(grp_ClefiaKeySet192_fu_162_n_31),
        .ram_reg_3(grp_ClefiaKeySet192_fu_162_n_22),
        .ram_reg_4(grp_ClefiaKeySet192_fu_162_n_32),
        .ram_reg_5(grp_ClefiaKeySet192_fu_162_n_23),
        .ram_reg_6(grp_ClefiaKeySet192_fu_162_n_33),
        .ram_reg_7(grp_ClefiaKeySet192_fu_162_n_24),
        .ram_reg_8(grp_ClefiaKeySet192_fu_162_n_34),
        .ram_reg_9(grp_ClefiaKeySet192_fu_162_n_25),
        .ram_reg_i_39__11(rk_U_n_36),
        .xor_ln124_fu_119_p2(\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_fu_119_p2 ),
        .xor_ln124_fu_125_p2(\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_fu_125_p2 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet256_fu_148_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_50),
        .Q(grp_ClefiaKeySet256_fu_148_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_clefia_Pipeline_VITIS_LOOP_116_1 grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205
       (.Clefia_enc_address0(Clefia_enc_address0[1:0]),
        .D(ap_NS_fsm[5]),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .WEBWE({p_2_out,p_2_in,grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_11,grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_12}),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDecrypt_1_fu_212_ct_ce0(grp_ClefiaDecrypt_1_fu_212_ct_ce0),
        .grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0),
        .grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0),
        .icmp_ln395_reg_250(icmp_ln395_reg_250),
        .\icmp_ln395_reg_250_reg[0] (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_2),
        .\icmp_ln395_reg_250_reg[0]_0 (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_3),
        .p_0_in(p_0_in),
        .\src_assign_fu_44_reg[2]_0 (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_7),
        .\src_assign_fu_44_reg[2]_1 (grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_8));
  FDRE #(
    .INIT(1'b0)) 
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_7),
        .Q(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln395_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln395_fu_238_p2),
        .Q(icmp_ln395_reg_250),
        .R(1'b0));
  FDRE \icmp_ln398_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_53),
        .Q(icmp_ln398_reg_254),
        .R(1'b0));
  FDRE \icmp_ln401_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_54),
        .Q(icmp_ln401_reg_258),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[0]),
        .Q(key_bitlen_read_reg_244[0]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[10]),
        .Q(key_bitlen_read_reg_244[10]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[11]),
        .Q(key_bitlen_read_reg_244[11]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[12]),
        .Q(key_bitlen_read_reg_244[12]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[13]),
        .Q(key_bitlen_read_reg_244[13]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[14]),
        .Q(key_bitlen_read_reg_244[14]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[15]),
        .Q(key_bitlen_read_reg_244[15]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[16]),
        .Q(key_bitlen_read_reg_244[16]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[17]),
        .Q(key_bitlen_read_reg_244[17]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[18]),
        .Q(key_bitlen_read_reg_244[18]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[19]),
        .Q(key_bitlen_read_reg_244[19]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[1]),
        .Q(key_bitlen_read_reg_244[1]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[20]),
        .Q(key_bitlen_read_reg_244[20]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[21]),
        .Q(key_bitlen_read_reg_244[21]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[22]),
        .Q(key_bitlen_read_reg_244[22]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[23]),
        .Q(key_bitlen_read_reg_244[23]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[24]),
        .Q(key_bitlen_read_reg_244[24]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[25]),
        .Q(key_bitlen_read_reg_244[25]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[26]),
        .Q(key_bitlen_read_reg_244[26]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[27]),
        .Q(key_bitlen_read_reg_244[27]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[28]),
        .Q(key_bitlen_read_reg_244[28]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[29]),
        .Q(key_bitlen_read_reg_244[29]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[2]),
        .Q(key_bitlen_read_reg_244[2]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[30]),
        .Q(key_bitlen_read_reg_244[30]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[31]),
        .Q(key_bitlen_read_reg_244[31]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[3]),
        .Q(key_bitlen_read_reg_244[3]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[4]),
        .Q(key_bitlen_read_reg_244[4]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[5]),
        .Q(key_bitlen_read_reg_244[5]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[6]),
        .Q(key_bitlen_read_reg_244[6]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[7]),
        .Q(key_bitlen_read_reg_244[7]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[8]),
        .Q(key_bitlen_read_reg_244[8]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_244_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(key_bitlen[9]),
        .Q(key_bitlen_read_reg_244[9]),
        .R(1'b0));
  FDRE \r_1_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_7),
        .Q(r_1_reg_126[1]),
        .R(1'b0));
  FDRE \r_1_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_8),
        .Q(r_1_reg_126[2]),
        .R(1'b0));
  FDRE \r_1_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_6),
        .Q(r_1_reg_126[3]),
        .R(1'b0));
  FDRE \r_reg_104_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_9),
        .Q(\r_reg_104_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r_reg_104_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_fu_148_n_1),
        .Q(\r_reg_104_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \r_reg_104_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_11),
        .Q(\r_reg_104_reg_n_0_[3] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_rk_RAM_AUTO_1R1W rk_U
       (.ADDRARDADDR({grp_ClefiaEncrypt_1_fu_190_n_37,grp_ClefiaDecrypt_1_fu_212_n_39,grp_ClefiaDecrypt_1_fu_212_n_40,grp_ClefiaEncrypt_1_fu_190_n_38,grp_ClefiaKeySet256_fu_148_n_24,grp_ClefiaKeySet128_fu_176_n_0,grp_ClefiaKeySet192_fu_162_n_1,grp_ClefiaKeySet128_fu_176_n_1}),
        .ADDRBWRADDR({grp_ClefiaDecrypt_1_fu_212_n_34,grp_ClefiaDecrypt_1_fu_212_n_35,grp_ClefiaDecrypt_1_fu_212_n_36,grp_ClefiaDecrypt_1_fu_212_n_37,grp_ClefiaEncrypt_1_fu_190_n_35,grp_ClefiaDecrypt_1_fu_212_n_38,grp_ClefiaKeySet128_fu_176_n_12,grp_ClefiaEncrypt_1_fu_190_n_36}),
        .DIADI(grp_ClefiaKeySet128_fu_176_rk_d1),
        .DIBDI(rk_d0),
        .DOADO(rk_q1),
        .DOBDO(fin_q0_0),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .WEA(rk_we1),
        .WEBWE(rk_we0),
        .\ap_CS_fsm_reg[1] (rk_U_n_33),
        .\ap_CS_fsm_reg[3] (rk_U_n_35),
        .\ap_CS_fsm_reg[6] (rk_U_n_36),
        .\ap_CS_fsm_reg[7] (rk_U_n_34),
        .\ap_CS_fsm_reg[8] (rk_U_n_32),
        .ap_clk(ap_clk),
        .icmp_ln395_reg_250(icmp_ln395_reg_250),
        .icmp_ln398_reg_254(icmp_ln398_reg_254),
        .icmp_ln401_reg_258(icmp_ln401_reg_258),
        .ram_reg_0(rk_q0),
        .ram_reg_1(\grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108/grp_ClefiaF0Xor_fu_398/grp_fu_305_p2 ),
        .ram_reg_2(\grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110/grp_ClefiaF0Xor_fu_406/grp_fu_305_p2 ),
        .ram_reg_3(grp_ClefiaKeySet128_fu_176_n_11),
        .reg_315_reg(fin_q0),
        .rk_ce1(rk_ce1),
        .xor_ln124_fu_119_p2(\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_fu_119_p2 ),
        .xor_ln124_fu_125_p2(\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_fu_125_p2 ),
        .\xor_ln124_reg_147_reg[7] (\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/skey_q0 ),
        .\xor_ln124_reg_153_reg[7] (\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/skey_q0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1
   (DOBDO,
    grp_ClefiaDecrypt_1_fu_212_ct_ce0,
    grp_ClefiaDecrypt_1_fu_212_rk_ce0,
    ap_enable_reg_pp0_iter0_reg_reg,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[17]_0 ,
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
    \Clefia_dec_addr_reg_157_reg[2] ,
    \ap_CS_fsm_reg[17]_1 ,
    \q0_reg[7] ,
    \int_Clefia_dec_shift0_reg[0] ,
    \int_Clefia_dec_shift0_reg[1] ,
    rk_ce1,
    \ap_CS_fsm_reg[10]_0 ,
    ADDRARDADDR,
    ct_address0,
    D,
    ap_done,
    E,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[17]_2 ,
    ap_clk,
    ap_rst_n_inv,
    ADDRBWRADDR,
    ap_rst_n,
    r_1_reg_126,
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
    DOADO,
    q0,
    mem_reg,
    Clefia_dec_q0,
    \int_Clefia_dec_shift0_reg[0]_0 ,
    \int_Clefia_dec_shift0_reg[1]_0 ,
    ram_reg,
    ram_reg_0,
    grp_ClefiaEncrypt_1_fu_190_rk_address0,
    ram_reg_1,
    Q,
    ram_reg_2,
    ram_reg_3,
    grp_ClefiaKeySet128_fu_176_rk_address0,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    grp_ClefiaEncrypt_1_fu_190_rk_address1,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    grp_ClefiaEncrypt_1_fu_190_rk_ce1,
    ram_reg_15,
    ram_reg_16,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0,
    ap_start,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0);
  output [7:0]DOBDO;
  output grp_ClefiaDecrypt_1_fu_212_ct_ce0;
  output grp_ClefiaDecrypt_1_fu_212_rk_ce0;
  output [5:0]ap_enable_reg_pp0_iter0_reg_reg;
  output \ap_CS_fsm_reg[15]_0 ;
  output [1:0]\ap_CS_fsm_reg[17]_0 ;
  output grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  output [1:0]\Clefia_dec_addr_reg_157_reg[2] ;
  output \ap_CS_fsm_reg[17]_1 ;
  output [7:0]\q0_reg[7] ;
  output \int_Clefia_dec_shift0_reg[0] ;
  output \int_Clefia_dec_shift0_reg[1] ;
  output rk_ce1;
  output [4:0]\ap_CS_fsm_reg[10]_0 ;
  output [1:0]ADDRARDADDR;
  output [3:0]ct_address0;
  output [1:0]D;
  output ap_done;
  output [0:0]E;
  output grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0;
  output [3:0]\ap_CS_fsm_reg[17]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]ADDRBWRADDR;
  input ap_rst_n;
  input [2:0]r_1_reg_126;
  input grp_ClefiaDecrypt_1_fu_212_ap_start_reg;
  input [7:0]DOADO;
  input [7:0]q0;
  input [7:0]mem_reg;
  input [7:0]Clefia_dec_q0;
  input \int_Clefia_dec_shift0_reg[0]_0 ;
  input \int_Clefia_dec_shift0_reg[1]_0 ;
  input ram_reg;
  input ram_reg_0;
  input [3:0]grp_ClefiaEncrypt_1_fu_190_rk_address0;
  input ram_reg_1;
  input [4:0]Q;
  input ram_reg_2;
  input ram_reg_3;
  input [0:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input [1:0]grp_ClefiaEncrypt_1_fu_190_rk_address1;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  input [0:0]ram_reg_15;
  input ram_reg_16;
  input [3:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0;
  input ap_start;
  input grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0;

  wire [1:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire Clefia_dec_addr_reg_141_reg0;
  wire [1:0]\Clefia_dec_addr_reg_157_reg[2] ;
  wire [7:0]Clefia_dec_q0;
  wire [1:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [4:0]Q;
  wire [4:0]\ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire [1:0]\ap_CS_fsm_reg[17]_0 ;
  wire \ap_CS_fsm_reg[17]_1 ;
  wire [3:0]\ap_CS_fsm_reg[17]_2 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [4:4]ap_NS_fsm;
  wire [17:1]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done;
  wire [5:0]ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_enable_reg_pp0_iter1_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [3:0]ct_address0;
  wire [7:0]d0;
  wire [3:0]fin_address0;
  wire fin_ce0;
  wire [7:0]fin_d0;
  wire [7:0]fin_q1;
  wire fin_we0;
  wire fin_we1;
  wire [3:1]fout_address0;
  wire fout_ce0;
  wire fout_ce1;
  wire [7:0]fout_q0;
  wire [7:0]fout_q1;
  wire fout_we1;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg;
  wire [3:1]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_n_13;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_n_3;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_n_8;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_n_7;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_3;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_15;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_16;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_19;
  wire [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_we0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_1;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_3;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_5;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_8;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_10;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_11;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_9;
  wire [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_14;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  wire [7:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg;
  wire [3:1]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address1;
  wire [3:1]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address1;
  wire [7:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d0;
  wire [7:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d1;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_14;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_41;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_50;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0;
  wire grp_ClefiaDecrypt_1_fu_212_ap_done;
  wire grp_ClefiaDecrypt_1_fu_212_ap_start_reg;
  wire grp_ClefiaDecrypt_1_fu_212_ct_ce0;
  wire grp_ClefiaDecrypt_1_fu_212_rk_ce0;
  wire grp_ClefiaDecrypt_1_fu_212_rk_ce1;
  wire [3:0]grp_ClefiaEncrypt_1_fu_190_rk_address0;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_rk_address1;
  wire grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  wire [7:0]\grp_ClefiaF0Xor_fu_406/grp_fu_299_p2 ;
  wire [0:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  wire [3:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0;
  wire icmp_ln230_fu_162_p2;
  wire \icmp_ln230_reg_180[0]_i_1_n_0 ;
  wire \icmp_ln230_reg_180_reg_n_0_[0] ;
  wire \int_Clefia_dec_shift0_reg[0] ;
  wire \int_Clefia_dec_shift0_reg[0]_0 ;
  wire \int_Clefia_dec_shift0_reg[1] ;
  wire \int_Clefia_dec_shift0_reg[1]_0 ;
  wire [7:0]mem_reg;
  wire p_0_in;
  wire p_0_in__0;
  wire [7:0]q0;
  wire [7:0]\q0_reg[7] ;
  wire [2:0]r_1_reg_126;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire [0:0]ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_204_n_0;
  wire ram_reg_i_25__11_n_0;
  wire [3:0]rin_address0;
  wire [1:0]rin_address1;
  wire rin_ce0;
  wire rin_ce1;
  wire [7:0]rin_q0;
  wire [7:0]rin_q1;
  wire rk_ce1;
  wire [3:0]rout_address0;
  wire rout_ce0;
  wire [6:4]shl_ln_reg_173;
  wire \shl_ln_reg_173[4]_i_1_n_0 ;
  wire \shl_ln_reg_173[5]_i_1_n_0 ;
  wire \shl_ln_reg_173[6]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[9]_i_2__1 
       (.I0(r_1_reg_126[2]),
        .I1(r_1_reg_126[0]),
        .I2(r_1_reg_126[1]),
        .O(icmp_ln230_fu_162_p2));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_fu_212_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_3),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W fin_U
       (.ADDRARDADDR(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address1),
        .ADDRBWRADDR(fin_address0),
        .DIBDI(fin_d0),
        .DOADO(fin_q1),
        .DOBDO(DOBDO),
        .WEA(fin_we1),
        .WEBWE(fin_we0),
        .ap_clk(ap_clk),
        .fin_ce0(fin_ce0),
        .ram_reg_0(\grp_ClefiaF0Xor_fu_406/grp_fu_299_p2 ),
        .ram_reg_1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_50),
        .ram_reg_2(fout_q1),
        .reg_315_reg(DOADO));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_50 fout_U
       (.ADDRARDADDR(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address1),
        .ADDRBWRADDR({fout_address0,grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_n_3}),
        .DIADI(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d1),
        .DIBDI(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d0),
        .Q(ap_CS_fsm_state10),
        .WEA(fout_we1),
        .ap_clk(ap_clk),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .q0(rin_q0),
        .ram_reg_0(fout_q1),
        .ram_reg_1(fin_d0),
        .ram_reg_2(\icmp_ln230_reg_180_reg_n_0_[0] ),
        .rout_d0(fout_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104
       (.ADDRBWRADDR(fin_address0[0]),
        .D(ap_NS_fsm__0[9:7]),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state4}),
        .\ap_CS_fsm_reg[6] (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_n_13),
        .\ap_CS_fsm_reg[9] (\icmp_ln230_reg_180_reg_n_0_[0] ),
        .\ap_CS_fsm_reg[9]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .fin_ce0(fin_ce0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[3:2]),
        .icmp_ln230_fu_162_p2(icmp_ln230_fu_162_p2),
        .\q1_reg[7] (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_16),
        .\q1_reg[7]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_15),
        .ram_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_50),
        .rin_address0(rin_address0),
        .\zext_ln114_9_reg_98_reg[3]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_n_13),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124
       (.ADDRARDADDR(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address1),
        .ADDRBWRADDR({fout_address0,grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_n_3}),
        .D(ap_NS_fsm__0[12:11]),
        .E(rout_ce0),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .\ap_CS_fsm_reg[10] (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .p_0_in__0(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_n_8),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130
       (.D(ap_NS_fsm__0[14:13]),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .\ap_CS_fsm_reg[12] (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_n_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .rout_address0(rout_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_n_7),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80
       (.D(ap_NS_fsm__0[2:1]),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_1),
        .ap_enable_reg_pp0_iter1_reg_0(grp_ClefiaDecrypt_1_fu_212_ct_ce0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ct_address0(ct_address0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0),
        .grp_ClefiaDecrypt_1_fu_212_ap_start_reg(grp_ClefiaDecrypt_1_fu_212_ap_start_reg),
        .grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_3),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0),
        .\q0_reg[7] (Q[4]));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_3),
        .Q(grp_ClefiaDecrypt_1_fu_212_ct_ce0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96
       (.D(ap_NS_fsm__0[6:5]),
        .E(rin_ce1),
        .Q({ap_CS_fsm_state18,ap_CS_fsm_state16,ap_CS_fsm_state8,ap_CS_fsm_state6,\ap_CS_fsm_reg_n_0_[4] ,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_2),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(d0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_reg(rin_ce0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[1:0]),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_reg(ap_NS_fsm),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1),
        .grp_ClefiaDecrypt_1_fu_212_rk_ce0(grp_ClefiaDecrypt_1_fu_212_rk_ce0),
        .grp_ClefiaDecrypt_1_fu_212_rk_ce1(grp_ClefiaDecrypt_1_fu_212_rk_ce1),
        .\idx101_fu_50_reg[0]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .\idx101_fu_50_reg[1]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_19),
        .p_0_in(p_0_in),
        .q0(q0),
        .\q0_reg[7] (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0),
        .q1(rin_q1),
        .\q1_reg[7] (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0),
        .ram_reg_i_40__9(ram_reg_i_25__11_n_0),
        .ram_reg_i_40__9_0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_0),
        .\reuse_reg_fu_46_reg[7]_0 (mem_reg),
        .\rin_addr_reg_223_reg[0]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_16),
        .\rin_addr_reg_223_reg[1]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_15),
        .rin_address1(rin_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_19),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137
       (.Clefia_dec_addr_reg_141_reg0(Clefia_dec_addr_reg_141_reg0),
        .\Clefia_dec_addr_reg_141_reg[2]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_5),
        .D({grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_3,ap_NS_fsm__0[15]}),
        .Q({grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_we0,grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_1}),
        .\ap_CS_fsm_reg[14] (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_8),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17]_2 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0[1:0]),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0),
        .grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0),
        .\indvars_iv1_fu_44_reg[1]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_address0),
        .\int_Clefia_dec_shift0_reg[0] (\int_Clefia_dec_shift0_reg[0] ),
        .\int_Clefia_dec_shift0_reg[0]_0 (\int_Clefia_dec_shift0_reg[0]_0 ),
        .\int_Clefia_dec_shift0_reg[1] (\int_Clefia_dec_shift0_reg[1] ),
        .\int_Clefia_dec_shift0_reg[1]_0 (\int_Clefia_dec_shift0_reg[1]_0 ),
        .mem_reg({ap_CS_fsm_state18,ap_CS_fsm_state16,ap_CS_fsm_state15}),
        .mem_reg_0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_9),
        .mem_reg_1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_10));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_8),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145
       (.Clefia_dec_addr_reg_141_reg0(Clefia_dec_addr_reg_141_reg0),
        .\Clefia_dec_addr_reg_157_reg[0]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_10),
        .\Clefia_dec_addr_reg_157_reg[1]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_9),
        .\Clefia_dec_addr_reg_157_reg[2]_0 (\Clefia_dec_addr_reg_157_reg[2] ),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0),
        .Q({ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state14,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[10] ({Q[4:3],Q[0]}),
        .\ap_CS_fsm_reg[16] ({ap_NS_fsm__0[17],grp_ClefiaDecrypt_1_fu_212_ap_done}),
        .\ap_CS_fsm_reg[16]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_11),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17]_1 ),
        .\ap_CS_fsm_reg[9] (D),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0[3:2]),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0),
        .grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0),
        .grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0),
        .grp_ClefiaDecrypt_1_fu_212_ap_start_reg(grp_ClefiaDecrypt_1_fu_212_ap_start_reg),
        .mem_reg({grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_we0,grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_1}),
        .mem_reg_0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_5),
        .ram_reg_i_93__5(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_address0[1]));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_11),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88
       (.D({ap_NS_fsm,ap_NS_fsm__0[3]}),
        .E(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[2] (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1),
        .q1(rin_q1),
        .ram_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0),
        .\reuse_reg_fu_50_reg[7]_0 (mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_14),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110
       (.ADDRARDADDR(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address1),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(ap_NS_fsm__0[10]),
        .DIADI(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d1),
        .DIBDI(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d0),
        .DOADO(fin_q1),
        .DOBDO(DOBDO),
        .Q({ap_CS_fsm_state18,ap_CS_fsm_state16,ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6}),
        .WEA(fout_we1),
        .WEBWE(fin_we0),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[10]_1 (ADDRARDADDR),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[17]_0 (\ap_CS_fsm_reg[17]_0 ),
        .\ap_CS_fsm_reg[19]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address1),
        .\ap_CS_fsm_reg[7]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_50),
        .\ap_CS_fsm_reg[8]_0 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_41),
        .\ap_CS_fsm_reg[9]_0 (fin_address0[3:1]),
        .\ap_CS_fsm_reg[9]_1 (fin_we1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_reg_0(ap_enable_reg_pp0_iter0_reg_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_14),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .grp_ClefiaDecrypt_1_fu_212_rk_ce1(grp_ClefiaDecrypt_1_fu_212_rk_ce1),
        .grp_ClefiaEncrypt_1_fu_190_rk_address0(grp_ClefiaEncrypt_1_fu_190_rk_address0),
        .grp_ClefiaEncrypt_1_fu_190_rk_address1(grp_ClefiaEncrypt_1_fu_190_rk_address1),
        .grp_ClefiaEncrypt_1_fu_190_rk_ce1(grp_ClefiaEncrypt_1_fu_190_rk_ce1),
        .grp_ClefiaKeySet128_fu_176_rk_address0(grp_ClefiaKeySet128_fu_176_rk_address0),
        .r_1_reg_126(r_1_reg_126),
        .ram_reg(ram_reg_i_25__11_n_0),
        .ram_reg_0(\icmp_ln230_reg_180_reg_n_0_[0] ),
        .ram_reg_1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0),
        .ram_reg_10(ram_reg_5),
        .ram_reg_11(ram_reg_6),
        .ram_reg_12(ram_reg_7),
        .ram_reg_13(ram_reg_8),
        .ram_reg_14(ram_reg_9),
        .ram_reg_15(ram_reg_10),
        .ram_reg_16(ram_reg_11),
        .ram_reg_17(ram_reg_12),
        .ram_reg_18(ram_reg_13),
        .ram_reg_19(ram_reg_14),
        .ram_reg_2(ram_reg_i_204_n_0),
        .ram_reg_20(ram_reg_15),
        .ram_reg_21(ram_reg_16),
        .ram_reg_3(ram_reg),
        .ram_reg_4(ram_reg_0),
        .ram_reg_5(ram_reg_1),
        .ram_reg_6({Q[4],Q[1]}),
        .ram_reg_7(ram_reg_2),
        .ram_reg_8(ram_reg_3),
        .ram_reg_9(ram_reg_4),
        .ram_reg_i_263(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .ram_reg_i_97__5(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_address0[0]),
        .ram_reg_i_97__5_0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0),
        .reg_315_reg(\grp_ClefiaF0Xor_fu_406/grp_fu_299_p2 ),
        .rin_address1(rin_address1[1]),
        .rk_ce1(rk_ce1),
        .shl_ln_reg_173(shl_ln_reg_173));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_41),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln230_reg_180[0]_i_1 
       (.I0(r_1_reg_126[2]),
        .I1(r_1_reg_126[0]),
        .I2(r_1_reg_126[1]),
        .I3(ap_CS_fsm_state8),
        .I4(\icmp_ln230_reg_180_reg_n_0_[0] ),
        .O(\icmp_ln230_reg_180[0]_i_1_n_0 ));
  FDRE \icmp_ln230_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln230_reg_180[0]_i_1_n_0 ),
        .Q(\icmp_ln230_reg_180_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB888)) 
    \q0[7]_i_1__4 
       (.I0(grp_ClefiaDecrypt_1_fu_212_ct_ce0),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0),
        .O(E));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_204
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state18),
        .O(ram_reg_i_204_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_25__11
       (.I0(ap_CS_fsm_state10),
        .I1(\icmp_ln230_reg_180_reg_n_0_[0] ),
        .O(ram_reg_i_25__11_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W rin_U
       (.E(rin_ce1),
        .Q(rin_q1),
        .ap_clk(ap_clk),
        .d0(d0),
        .p_0_in(p_0_in),
        .\q0_reg[7]_0 (rin_q0),
        .\q0_reg[7]_1 (rin_ce0),
        .\q1_reg[7]_0 (ap_CS_fsm_state6),
        .rin_address0(rin_address0),
        .rin_address1(rin_address1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W rout_U
       (.Clefia_dec_q0(Clefia_dec_q0),
        .E(rout_ce0),
        .Q({ap_CS_fsm_state18,ap_CS_fsm_state16}),
        .ap_clk(ap_clk),
        .mem_reg(mem_reg),
        .p_0_in__0(p_0_in__0),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .rout_address0(rout_address0),
        .rout_d0(fout_q0));
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_173[4]_i_1 
       (.I0(r_1_reg_126[0]),
        .I1(ap_CS_fsm_state3),
        .I2(shl_ln_reg_173[4]),
        .O(\shl_ln_reg_173[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_173[5]_i_1 
       (.I0(r_1_reg_126[1]),
        .I1(ap_CS_fsm_state3),
        .I2(shl_ln_reg_173[5]),
        .O(\shl_ln_reg_173[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_173[6]_i_1 
       (.I0(r_1_reg_126[2]),
        .I1(ap_CS_fsm_state3),
        .I2(shl_ln_reg_173[6]),
        .O(\shl_ln_reg_173[6]_i_1_n_0 ));
  FDRE \shl_ln_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_173[4]_i_1_n_0 ),
        .Q(shl_ln_reg_173[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_173[5]_i_1_n_0 ),
        .Q(shl_ln_reg_173[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_173[6]_i_1_n_0 ),
        .Q(shl_ln_reg_173[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1
   (ap_enable_reg_pp0_iter1,
    D,
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg,
    ct_address0,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
    Q,
    \q0_reg[7] ,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0);
  output ap_enable_reg_pp0_iter1;
  output [1:0]D;
  output grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg;
  output [3:0]ct_address0;
  output [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input grp_ClefiaDecrypt_1_fu_212_ap_start_reg;
  input [1:0]Q;
  input [0:0]\q0_reg[7] ;
  input [3:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln117_fu_74_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ct_address0;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  wire grp_ClefiaDecrypt_1_fu_212_ap_start_reg;
  wire grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg;
  wire [3:0]grp_ClefiaDecrypt_1_fu_212_ct_address0;
  wire [3:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0;
  wire idx_fu_300;
  wire \idx_fu_30_reg_n_0_[0] ;
  wire \idx_fu_30_reg_n_0_[1] ;
  wire \idx_fu_30_reg_n_0_[2] ;
  wire \idx_fu_30_reg_n_0_[3] ;
  wire [0:0]\q0_reg[7] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_58 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln117_fu_74_p2(add_ln117_fu_74_p2),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\idx_fu_30_reg_n_0_[1] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\idx_fu_30_reg_n_0_[3] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ct_address0(ct_address0),
        .grp_ClefiaDecrypt_1_fu_212_ap_start_reg(grp_ClefiaDecrypt_1_fu_212_ap_start_reg),
        .grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg(grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg),
        .grp_ClefiaDecrypt_1_fu_212_ct_address0(grp_ClefiaDecrypt_1_fu_212_ct_address0),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0),
        .idx_fu_300(idx_fu_300),
        .\idx_fu_30_reg[2] (flow_control_loop_pipe_sequential_init_U_n_4),
        .\q0_reg[7] (\q0_reg[7] ),
        .\zext_ln114_reg_98_reg[0] (\idx_fu_30_reg_n_0_[0] ),
        .\zext_ln114_reg_98_reg[2] (\idx_fu_30_reg_n_0_[2] ));
  FDRE \idx_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[0]),
        .Q(\idx_fu_30_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[1]),
        .Q(\idx_fu_30_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[2]),
        .Q(\idx_fu_30_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[3]),
        .Q(\idx_fu_30_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_fu_212_ct_address0[0]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_fu_212_ct_address0[1]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_fu_212_ct_address0[2]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[2]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_fu_212_ct_address0[3]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125
   (ap_enable_reg_pp0_iter1,
    rin_address0,
    fin_ce0,
    D,
    ADDRBWRADDR,
    \zext_ln114_9_reg_98_reg[3]_0 ,
    \ap_CS_fsm_reg[6] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
    Q,
    \q1_reg[7] ,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0,
    \q1_reg[7]_0 ,
    ap_rst_n,
    \ap_CS_fsm_reg[9] ,
    ram_reg,
    icmp_ln230_fu_162_p2,
    \ap_CS_fsm_reg[9]_0 );
  output ap_enable_reg_pp0_iter1;
  output [3:0]rin_address0;
  output fin_ce0;
  output [2:0]D;
  output [0:0]ADDRBWRADDR;
  output [2:0]\zext_ln114_9_reg_98_reg[3]_0 ;
  output \ap_CS_fsm_reg[6] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg;
  input [5:0]Q;
  input \q1_reg[7] ;
  input [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  input \q1_reg[7]_0 ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[9] ;
  input ram_reg;
  input icmp_ln230_fu_162_p2;
  input \ap_CS_fsm_reg[9]_0 ;

  wire [0:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [5:0]Q;
  wire [3:0]add_ln117_fu_74_p2;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire fin_ce0;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg;
  wire [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  wire icmp_ln230_fu_162_p2;
  wire idx105_fu_300;
  wire \idx105_fu_30_reg_n_0_[0] ;
  wire \idx105_fu_30_reg_n_0_[1] ;
  wire \idx105_fu_30_reg_n_0_[2] ;
  wire \idx105_fu_30_reg_n_0_[3] ;
  wire \q1_reg[7] ;
  wire \q1_reg[7]_0 ;
  wire ram_reg;
  wire [3:0]rin_address0;
  wire [2:0]\zext_ln114_9_reg_98_reg[3]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_61 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln117_fu_74_p2(add_ln117_fu_74_p2),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm_reg[9]_0 ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\idx105_fu_30_reg_n_0_[1] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\idx105_fu_30_reg_n_0_[3] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0),
        .icmp_ln230_fu_162_p2(icmp_ln230_fu_162_p2),
        .idx105_fu_300(idx105_fu_300),
        .\idx105_fu_30_reg[2] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\q1_reg[7] (\q1_reg[7] ),
        .\q1_reg[7]_0 (\q1_reg[7]_0 ),
        .rin_address0(rin_address0),
        .\zext_ln114_9_reg_98_reg[0] (\idx105_fu_30_reg_n_0_[0] ),
        .\zext_ln114_9_reg_98_reg[2] (\idx105_fu_30_reg_n_0_[2] ));
  FDRE \idx105_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx105_fu_300),
        .D(add_ln117_fu_74_p2[0]),
        .Q(\idx105_fu_30_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx105_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx105_fu_300),
        .D(add_ln117_fu_74_p2[1]),
        .Q(\idx105_fu_30_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx105_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx105_fu_300),
        .D(add_ln117_fu_74_p2[2]),
        .Q(\idx105_fu_30_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx105_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx105_fu_300),
        .D(add_ln117_fu_74_p2[3]),
        .Q(\idx105_fu_30_reg_n_0_[3] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFD000)) 
    ram_reg_i_2__9
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[3]),
        .I4(ram_reg),
        .O(fin_ce0));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_9__8
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(Q[5]),
        .O(ADDRBWRADDR));
  FDRE \zext_ln114_9_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0[0]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0),
        .R(1'b0));
  FDRE \zext_ln114_9_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0[1]),
        .Q(\zext_ln114_9_reg_98_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln114_9_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0[2]),
        .Q(\zext_ln114_9_reg_98_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln114_9_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0[3]),
        .Q(\zext_ln114_9_reg_98_reg[3]_0 [2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126
   (ADDRBWRADDR,
    D,
    p_0_in__0,
    E,
    \ap_CS_fsm_reg[10] ,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
    Q,
    ADDRARDADDR,
    ap_rst_n,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg);
  output [3:0]ADDRBWRADDR;
  output [1:0]D;
  output p_0_in__0;
  output [0:0]E;
  output \ap_CS_fsm_reg[10] ;
  output [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg;
  input [2:0]Q;
  input [2:0]ADDRARDADDR;
  input ap_rst_n;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]add_ln117_fu_74_p2;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg;
  wire idx119_fu_300;
  wire \idx119_fu_30_reg_n_0_[0] ;
  wire \idx119_fu_30_reg_n_0_[1] ;
  wire \idx119_fu_30_reg_n_0_[2] ;
  wire \idx119_fu_30_reg_n_0_[3] ;
  wire p_0_in__0;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_60 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q[1:0]),
        .add_ln117_fu_74_p2(add_ln117_fu_74_p2),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0),
        .idx119_fu_300(idx119_fu_300),
        .\idx119_fu_30_reg[2] (flow_control_loop_pipe_sequential_init_U_n_8),
        .ram_reg(\idx119_fu_30_reg_n_0_[1] ),
        .ram_reg_0(\idx119_fu_30_reg_n_0_[2] ),
        .ram_reg_1(\idx119_fu_30_reg_n_0_[3] ),
        .ram_reg_2(\idx119_fu_30_reg_n_0_[0] ));
  FDRE \idx119_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx119_fu_300),
        .D(add_ln117_fu_74_p2[0]),
        .Q(\idx119_fu_30_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx119_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx119_fu_300),
        .D(add_ln117_fu_74_p2[1]),
        .Q(\idx119_fu_30_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx119_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx119_fu_300),
        .D(add_ln117_fu_74_p2[2]),
        .Q(\idx119_fu_30_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx119_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx119_fu_300),
        .D(add_ln117_fu_74_p2[3]),
        .Q(\idx119_fu_30_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB888)) 
    \q0[7]_i_1__2 
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT4 #(
    .INIT(16'h8088)) 
    ram_reg_0_15_0_0_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[1]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .I3(Q[2]),
        .O(p_0_in__0));
  FDRE \zext_ln114_10_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0[0]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0[0]),
        .R(1'b0));
  FDRE \zext_ln114_10_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0[1]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0[1]),
        .R(1'b0));
  FDRE \zext_ln114_10_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0[2]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0[2]),
        .R(1'b0));
  FDRE \zext_ln114_10_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0[3]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127
   (ap_enable_reg_pp0_iter1,
    rout_address0,
    D,
    \ap_CS_fsm_reg[12] ,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
    Q,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0,
    ap_rst_n);
  output ap_enable_reg_pp0_iter1;
  output [3:0]rout_address0;
  output [1:0]D;
  output \ap_CS_fsm_reg[12] ;
  output [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg;
  input [1:0]Q;
  input [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0;
  input ap_rst_n;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln117_fu_88_p2;
  wire \ap_CS_fsm_reg[12] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_assign_41_fu_440;
  wire \dst_assign_41_fu_44_reg_n_0_[0] ;
  wire \dst_assign_41_fu_44_reg_n_0_[1] ;
  wire \dst_assign_41_fu_44_reg_n_0_[2] ;
  wire \dst_assign_41_fu_44_reg_n_0_[3] ;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0;
  wire [3:0]rout_address0;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \dst_assign_41_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(dst_assign_41_fu_440),
        .D(add_ln117_fu_88_p2[0]),
        .Q(\dst_assign_41_fu_44_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dst_assign_41_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(dst_assign_41_fu_440),
        .D(add_ln117_fu_88_p2[1]),
        .Q(\dst_assign_41_fu_44_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dst_assign_41_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(dst_assign_41_fu_440),
        .D(add_ln117_fu_88_p2[2]),
        .Q(\dst_assign_41_fu_44_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dst_assign_41_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(dst_assign_41_fu_440),
        .D(add_ln117_fu_88_p2[3]),
        .Q(\dst_assign_41_fu_44_reg_n_0_[3] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_59 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln117_fu_88_p2(add_ln117_fu_88_p2),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\dst_assign_41_fu_44_reg_n_0_[3] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\dst_assign_41_fu_44_reg_n_0_[1] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_assign_41_fu_440(dst_assign_41_fu_440),
        .\dst_assign_41_fu_44_reg[2] (flow_control_loop_pipe_sequential_init_U_n_8),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0),
        .rout_address0(rout_address0),
        .\zext_ln114_reg_112_reg[0] (\dst_assign_41_fu_44_reg_n_0_[0] ),
        .\zext_ln114_reg_112_reg[2] (\dst_assign_41_fu_44_reg_n_0_[2] ));
  FDRE \zext_ln114_reg_112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0[0]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0[0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_112_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0[1]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0[1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_112_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0[2]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0[2]),
        .R(1'b0));
  FDRE \zext_ln114_reg_112_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0[3]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1
   (E,
    ap_enable_reg_pp0_iter1,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1,
    D,
    ram_reg,
    \ap_CS_fsm_reg[2] ,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
    ap_rst_n,
    Q,
    \reuse_reg_fu_50_reg[7]_0 ,
    q1);
  output [0:0]E;
  output ap_enable_reg_pp0_iter1;
  output [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  output [1:0]D;
  output [7:0]ram_reg;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg;
  input ap_rst_n;
  input [1:0]Q;
  input [7:0]\reuse_reg_fu_50_reg[7]_0 ;
  input [7:0]q1;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire addr_cmp_fu_156_p2;
  wire addr_cmp_fu_156_p2_carry__0_i_1_n_0;
  wire addr_cmp_fu_156_p2_carry__0_i_2_n_0;
  wire addr_cmp_fu_156_p2_carry__0_i_3_n_0;
  wire addr_cmp_fu_156_p2_carry__0_i_4_n_0;
  wire addr_cmp_fu_156_p2_carry__0_n_0;
  wire addr_cmp_fu_156_p2_carry__0_n_1;
  wire addr_cmp_fu_156_p2_carry__0_n_2;
  wire addr_cmp_fu_156_p2_carry__0_n_3;
  wire addr_cmp_fu_156_p2_carry__1_i_1_n_0;
  wire addr_cmp_fu_156_p2_carry__1_i_2_n_0;
  wire addr_cmp_fu_156_p2_carry__1_i_3_n_0;
  wire addr_cmp_fu_156_p2_carry__1_i_4_n_0;
  wire addr_cmp_fu_156_p2_carry__1_n_0;
  wire addr_cmp_fu_156_p2_carry__1_n_1;
  wire addr_cmp_fu_156_p2_carry__1_n_2;
  wire addr_cmp_fu_156_p2_carry__1_n_3;
  wire addr_cmp_fu_156_p2_carry__2_i_1_n_0;
  wire addr_cmp_fu_156_p2_carry__2_i_2_n_0;
  wire addr_cmp_fu_156_p2_carry__2_i_3_n_0;
  wire addr_cmp_fu_156_p2_carry__2_i_4_n_0;
  wire addr_cmp_fu_156_p2_carry__2_n_0;
  wire addr_cmp_fu_156_p2_carry__2_n_1;
  wire addr_cmp_fu_156_p2_carry__2_n_2;
  wire addr_cmp_fu_156_p2_carry__2_n_3;
  wire addr_cmp_fu_156_p2_carry__3_i_1_n_0;
  wire addr_cmp_fu_156_p2_carry__3_i_2_n_0;
  wire addr_cmp_fu_156_p2_carry__3_i_3_n_0;
  wire addr_cmp_fu_156_p2_carry__3_i_4_n_0;
  wire addr_cmp_fu_156_p2_carry__3_n_0;
  wire addr_cmp_fu_156_p2_carry__3_n_1;
  wire addr_cmp_fu_156_p2_carry__3_n_2;
  wire addr_cmp_fu_156_p2_carry__3_n_3;
  wire addr_cmp_fu_156_p2_carry__4_i_1_n_0;
  wire addr_cmp_fu_156_p2_carry__4_i_2_n_0;
  wire addr_cmp_fu_156_p2_carry__4_n_3;
  wire addr_cmp_fu_156_p2_carry_i_1_n_0;
  wire addr_cmp_fu_156_p2_carry_i_2_n_0;
  wire addr_cmp_fu_156_p2_carry_i_3_n_0;
  wire addr_cmp_fu_156_p2_carry_i_4_n_0;
  wire addr_cmp_fu_156_p2_carry_n_0;
  wire addr_cmp_fu_156_p2_carry_n_1;
  wire addr_cmp_fu_156_p2_carry_n_2;
  wire addr_cmp_fu_156_p2_carry_n_3;
  wire addr_cmp_reg_237;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__17_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1__1_n_0;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  wire [7:0]q1;
  wire [7:0]ram_reg;
  wire [5:0]reuse_addr_reg_fu_46;
  wire [7:0]reuse_reg_fu_50;
  wire [7:0]\reuse_reg_fu_50_reg[7]_0 ;
  wire [3:0]NLW_addr_cmp_fu_156_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_156_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_156_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_156_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_156_p2_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_addr_cmp_fu_156_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_156_p2_carry__4_O_UNCONNECTED;

  CARRY4 addr_cmp_fu_156_p2_carry
       (.CI(1'b0),
        .CO({addr_cmp_fu_156_p2_carry_n_0,addr_cmp_fu_156_p2_carry_n_1,addr_cmp_fu_156_p2_carry_n_2,addr_cmp_fu_156_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_156_p2_carry_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_156_p2_carry_i_1_n_0,addr_cmp_fu_156_p2_carry_i_2_n_0,addr_cmp_fu_156_p2_carry_i_3_n_0,addr_cmp_fu_156_p2_carry_i_4_n_0}));
  CARRY4 addr_cmp_fu_156_p2_carry__0
       (.CI(addr_cmp_fu_156_p2_carry_n_0),
        .CO({addr_cmp_fu_156_p2_carry__0_n_0,addr_cmp_fu_156_p2_carry__0_n_1,addr_cmp_fu_156_p2_carry__0_n_2,addr_cmp_fu_156_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_156_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_156_p2_carry__0_i_1_n_0,addr_cmp_fu_156_p2_carry__0_i_2_n_0,addr_cmp_fu_156_p2_carry__0_i_3_n_0,addr_cmp_fu_156_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__0_i_1
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__0_i_2
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__0_i_3
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__0_i_4
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__0_i_4_n_0));
  CARRY4 addr_cmp_fu_156_p2_carry__1
       (.CI(addr_cmp_fu_156_p2_carry__0_n_0),
        .CO({addr_cmp_fu_156_p2_carry__1_n_0,addr_cmp_fu_156_p2_carry__1_n_1,addr_cmp_fu_156_p2_carry__1_n_2,addr_cmp_fu_156_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_156_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_156_p2_carry__1_i_1_n_0,addr_cmp_fu_156_p2_carry__1_i_2_n_0,addr_cmp_fu_156_p2_carry__1_i_3_n_0,addr_cmp_fu_156_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__1_i_1
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__1_i_2
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__1_i_3
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__1_i_4
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__1_i_4_n_0));
  CARRY4 addr_cmp_fu_156_p2_carry__2
       (.CI(addr_cmp_fu_156_p2_carry__1_n_0),
        .CO({addr_cmp_fu_156_p2_carry__2_n_0,addr_cmp_fu_156_p2_carry__2_n_1,addr_cmp_fu_156_p2_carry__2_n_2,addr_cmp_fu_156_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_156_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_156_p2_carry__2_i_1_n_0,addr_cmp_fu_156_p2_carry__2_i_2_n_0,addr_cmp_fu_156_p2_carry__2_i_3_n_0,addr_cmp_fu_156_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__2_i_1
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__2_i_2
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__2_i_3
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__2_i_4
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__2_i_4_n_0));
  CARRY4 addr_cmp_fu_156_p2_carry__3
       (.CI(addr_cmp_fu_156_p2_carry__2_n_0),
        .CO({addr_cmp_fu_156_p2_carry__3_n_0,addr_cmp_fu_156_p2_carry__3_n_1,addr_cmp_fu_156_p2_carry__3_n_2,addr_cmp_fu_156_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_156_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_156_p2_carry__3_i_1_n_0,addr_cmp_fu_156_p2_carry__3_i_2_n_0,addr_cmp_fu_156_p2_carry__3_i_3_n_0,addr_cmp_fu_156_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__3_i_1
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__3_i_2
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__3_i_3
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__3_i_4
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__3_i_4_n_0));
  CARRY4 addr_cmp_fu_156_p2_carry__4
       (.CI(addr_cmp_fu_156_p2_carry__3_n_0),
        .CO({NLW_addr_cmp_fu_156_p2_carry__4_CO_UNCONNECTED[3:2],addr_cmp_fu_156_p2,addr_cmp_fu_156_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_156_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,addr_cmp_fu_156_p2_carry__4_i_1_n_0,addr_cmp_fu_156_p2_carry__4_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__4_i_1
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry__4_i_2
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry_i_1
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry_i_2
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_156_p2_carry_i_3
       (.I0(reuse_addr_reg_fu_46[5]),
        .O(addr_cmp_fu_156_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    addr_cmp_fu_156_p2_carry_i_4
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .I1(reuse_addr_reg_fu_46[0]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .I3(reuse_addr_reg_fu_46[1]),
        .O(addr_cmp_fu_156_p2_carry_i_4_n_0));
  FDRE \addr_cmp_reg_237_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(addr_cmp_fu_156_p2),
        .Q(addr_cmp_reg_237),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h08888888)) 
    ap_enable_reg_pp0_iter1_i_1__17
       (.I0(ap_rst_n),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__17_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(E),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1__1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1__1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_54 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .SR(ap_loop_init),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .\idx97_fu_54_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\idx97_fu_54_reg[0]_0 (ap_enable_reg_pp0_iter1),
        .\idx97_fu_54_reg[0]_1 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .\idx97_fu_54_reg[0]_2 (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .\idx97_fu_54_reg[1] (flow_control_loop_pipe_sequential_init_U_n_6),
        .reuse_addr_reg_fu_46({reuse_addr_reg_fu_46[5],reuse_addr_reg_fu_46[1:0]}),
        .\reuse_addr_reg_fu_46_reg[0] (flow_control_loop_pipe_sequential_init_U_n_4),
        .\reuse_addr_reg_fu_46_reg[1] (flow_control_loop_pipe_sequential_init_U_n_3),
        .\reuse_addr_reg_fu_46_reg[5] (flow_control_loop_pipe_sequential_init_U_n_5));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  FDRE \idx97_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .R(1'b0));
  FDRE \idx97_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .R(1'b0));
  FDRE \reuse_addr_reg_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(reuse_addr_reg_fu_46[0]),
        .R(1'b0));
  FDRE \reuse_addr_reg_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(reuse_addr_reg_fu_46[1]),
        .R(1'b0));
  FDRE \reuse_addr_reg_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(reuse_addr_reg_fu_46[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_50[0]_i_1 
       (.I0(\reuse_reg_fu_50_reg[7]_0 [0]),
        .I1(q1[0]),
        .I2(addr_cmp_reg_237),
        .I3(reuse_reg_fu_50[0]),
        .O(ram_reg[0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_50[1]_i_1 
       (.I0(\reuse_reg_fu_50_reg[7]_0 [1]),
        .I1(q1[1]),
        .I2(addr_cmp_reg_237),
        .I3(reuse_reg_fu_50[1]),
        .O(ram_reg[1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_50[2]_i_1 
       (.I0(\reuse_reg_fu_50_reg[7]_0 [2]),
        .I1(q1[2]),
        .I2(addr_cmp_reg_237),
        .I3(reuse_reg_fu_50[2]),
        .O(ram_reg[2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_50[3]_i_1 
       (.I0(\reuse_reg_fu_50_reg[7]_0 [3]),
        .I1(q1[3]),
        .I2(addr_cmp_reg_237),
        .I3(reuse_reg_fu_50[3]),
        .O(ram_reg[3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_50[4]_i_1 
       (.I0(\reuse_reg_fu_50_reg[7]_0 [4]),
        .I1(q1[4]),
        .I2(addr_cmp_reg_237),
        .I3(reuse_reg_fu_50[4]),
        .O(ram_reg[4]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_50[5]_i_1 
       (.I0(\reuse_reg_fu_50_reg[7]_0 [5]),
        .I1(q1[5]),
        .I2(addr_cmp_reg_237),
        .I3(reuse_reg_fu_50[5]),
        .O(ram_reg[5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_50[6]_i_1 
       (.I0(\reuse_reg_fu_50_reg[7]_0 [6]),
        .I1(q1[6]),
        .I2(addr_cmp_reg_237),
        .I3(reuse_reg_fu_50[6]),
        .O(ram_reg[6]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_50[7]_i_2 
       (.I0(\reuse_reg_fu_50_reg[7]_0 [7]),
        .I1(q1[7]),
        .I2(addr_cmp_reg_237),
        .I3(reuse_reg_fu_50[7]),
        .O(ram_reg[7]));
  FDRE \reuse_reg_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[0]),
        .Q(reuse_reg_fu_50[0]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[1]),
        .Q(reuse_reg_fu_50[1]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[2]),
        .Q(reuse_reg_fu_50[2]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[3]),
        .Q(reuse_reg_fu_50[3]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[4]),
        .Q(reuse_reg_fu_50[4]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[5]),
        .Q(reuse_reg_fu_50[5]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[6]),
        .Q(reuse_reg_fu_50[6]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[7]),
        .Q(reuse_reg_fu_50[7]),
        .R(ap_loop_init));
  FDRE \rin_addr_reg_231_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0[0]),
        .R(1'b0));
  FDRE \rin_addr_reg_231_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124
   (\idx101_fu_50_reg[0]_0 ,
    grp_ClefiaDecrypt_1_fu_212_rk_ce0,
    E,
    D,
    p_0_in,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_reg,
    d0,
    \rin_addr_reg_223_reg[1]_0 ,
    \rin_addr_reg_223_reg[0]_0 ,
    rin_address1,
    \idx101_fu_50_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
    ap_rst_n,
    ram_reg_i_40__9,
    grp_ClefiaDecrypt_1_fu_212_rk_ce1,
    Q,
    ram_reg_i_40__9_0,
    ap_enable_reg_pp0_iter1,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
    \q0_reg[7] ,
    ap_enable_reg_pp0_iter1_0,
    \q1_reg[7] ,
    q0,
    \reuse_reg_fu_46_reg[7]_0 ,
    q1,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_reg);
  output [0:0]\idx101_fu_50_reg[0]_0 ;
  output grp_ClefiaDecrypt_1_fu_212_rk_ce0;
  output [0:0]E;
  output [1:0]D;
  output p_0_in;
  output [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_reg;
  output [7:0]d0;
  output \rin_addr_reg_223_reg[1]_0 ;
  output \rin_addr_reg_223_reg[0]_0 ;
  output [1:0]rin_address1;
  output \idx101_fu_50_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg;
  input ap_rst_n;
  input ram_reg_i_40__9;
  input grp_ClefiaDecrypt_1_fu_212_rk_ce1;
  input [6:0]Q;
  input ram_reg_i_40__9_0;
  input ap_enable_reg_pp0_iter1;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg;
  input [0:0]\q0_reg[7] ;
  input ap_enable_reg_pp0_iter1_0;
  input [7:0]\q1_reg[7] ;
  input [7:0]q0;
  input [7:0]\reuse_reg_fu_46_reg[7]_0 ;
  input [7:0]q1;
  input [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0;
  input [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  input [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  input [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_reg;

  wire [1:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire addr_cmp_fu_148_p2;
  wire addr_cmp_fu_148_p2_carry__0_i_1_n_0;
  wire addr_cmp_fu_148_p2_carry__0_i_2_n_0;
  wire addr_cmp_fu_148_p2_carry__0_i_3_n_0;
  wire addr_cmp_fu_148_p2_carry__0_i_4_n_0;
  wire addr_cmp_fu_148_p2_carry__0_n_0;
  wire addr_cmp_fu_148_p2_carry__0_n_1;
  wire addr_cmp_fu_148_p2_carry__0_n_2;
  wire addr_cmp_fu_148_p2_carry__0_n_3;
  wire addr_cmp_fu_148_p2_carry__1_i_1_n_0;
  wire addr_cmp_fu_148_p2_carry__1_i_2_n_0;
  wire addr_cmp_fu_148_p2_carry__1_i_3_n_0;
  wire addr_cmp_fu_148_p2_carry__1_i_4_n_0;
  wire addr_cmp_fu_148_p2_carry__1_n_0;
  wire addr_cmp_fu_148_p2_carry__1_n_1;
  wire addr_cmp_fu_148_p2_carry__1_n_2;
  wire addr_cmp_fu_148_p2_carry__1_n_3;
  wire addr_cmp_fu_148_p2_carry__2_i_1_n_0;
  wire addr_cmp_fu_148_p2_carry__2_i_2_n_0;
  wire addr_cmp_fu_148_p2_carry__2_i_3_n_0;
  wire addr_cmp_fu_148_p2_carry__2_i_4_n_0;
  wire addr_cmp_fu_148_p2_carry__2_n_0;
  wire addr_cmp_fu_148_p2_carry__2_n_1;
  wire addr_cmp_fu_148_p2_carry__2_n_2;
  wire addr_cmp_fu_148_p2_carry__2_n_3;
  wire addr_cmp_fu_148_p2_carry__3_i_1_n_0;
  wire addr_cmp_fu_148_p2_carry__3_i_2_n_0;
  wire addr_cmp_fu_148_p2_carry__3_i_3_n_0;
  wire addr_cmp_fu_148_p2_carry__3_i_4_n_0;
  wire addr_cmp_fu_148_p2_carry__3_n_0;
  wire addr_cmp_fu_148_p2_carry__3_n_1;
  wire addr_cmp_fu_148_p2_carry__3_n_2;
  wire addr_cmp_fu_148_p2_carry__3_n_3;
  wire addr_cmp_fu_148_p2_carry__4_i_1_n_0;
  wire addr_cmp_fu_148_p2_carry__4_i_2_n_0;
  wire addr_cmp_fu_148_p2_carry__4_n_3;
  wire addr_cmp_fu_148_p2_carry_i_1_n_0;
  wire addr_cmp_fu_148_p2_carry_i_2_n_0;
  wire addr_cmp_fu_148_p2_carry_i_3_n_0;
  wire addr_cmp_fu_148_p2_carry_i_4_n_0;
  wire addr_cmp_fu_148_p2_carry_n_0;
  wire addr_cmp_fu_148_p2_carry_n_1;
  wire addr_cmp_fu_148_p2_carry_n_2;
  wire addr_cmp_fu_148_p2_carry_n_3;
  wire addr_cmp_reg_229;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_enable_reg_pp0_iter1_i_1__18_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1__2_n_0;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]d0;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg;
  wire [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_reg;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg;
  wire [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_reg;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0;
  wire [1:1]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1;
  wire [7:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  wire grp_ClefiaDecrypt_1_fu_212_rk_ce0;
  wire grp_ClefiaDecrypt_1_fu_212_rk_ce1;
  wire [0:0]\idx101_fu_50_reg[0]_0 ;
  wire \idx101_fu_50_reg[1]_0 ;
  wire p_0_in;
  wire [7:0]q0;
  wire [0:0]\q0_reg[7] ;
  wire [7:0]q1;
  wire [7:0]\q1_reg[7] ;
  wire ram_reg_0_15_0_0_i_9_n_0;
  wire ram_reg_i_40__9;
  wire ram_reg_i_40__9_0;
  wire [5:0]reuse_addr_reg_fu_42;
  wire [7:0]reuse_reg_fu_46;
  wire [7:0]\reuse_reg_fu_46_reg[7]_0 ;
  wire \rin_addr_reg_223_reg[0]_0 ;
  wire \rin_addr_reg_223_reg[1]_0 ;
  wire [1:0]rin_address1;
  wire [3:0]NLW_addr_cmp_fu_148_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_148_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_148_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_148_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_148_p2_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_addr_cmp_fu_148_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_148_p2_carry__4_O_UNCONNECTED;

  CARRY4 addr_cmp_fu_148_p2_carry
       (.CI(1'b0),
        .CO({addr_cmp_fu_148_p2_carry_n_0,addr_cmp_fu_148_p2_carry_n_1,addr_cmp_fu_148_p2_carry_n_2,addr_cmp_fu_148_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_148_p2_carry_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_148_p2_carry_i_1_n_0,addr_cmp_fu_148_p2_carry_i_2_n_0,addr_cmp_fu_148_p2_carry_i_3_n_0,addr_cmp_fu_148_p2_carry_i_4_n_0}));
  CARRY4 addr_cmp_fu_148_p2_carry__0
       (.CI(addr_cmp_fu_148_p2_carry_n_0),
        .CO({addr_cmp_fu_148_p2_carry__0_n_0,addr_cmp_fu_148_p2_carry__0_n_1,addr_cmp_fu_148_p2_carry__0_n_2,addr_cmp_fu_148_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_148_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_148_p2_carry__0_i_1_n_0,addr_cmp_fu_148_p2_carry__0_i_2_n_0,addr_cmp_fu_148_p2_carry__0_i_3_n_0,addr_cmp_fu_148_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__0_i_1
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__0_i_2
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__0_i_3
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__0_i_4
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__0_i_4_n_0));
  CARRY4 addr_cmp_fu_148_p2_carry__1
       (.CI(addr_cmp_fu_148_p2_carry__0_n_0),
        .CO({addr_cmp_fu_148_p2_carry__1_n_0,addr_cmp_fu_148_p2_carry__1_n_1,addr_cmp_fu_148_p2_carry__1_n_2,addr_cmp_fu_148_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_148_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_148_p2_carry__1_i_1_n_0,addr_cmp_fu_148_p2_carry__1_i_2_n_0,addr_cmp_fu_148_p2_carry__1_i_3_n_0,addr_cmp_fu_148_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__1_i_1
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__1_i_2
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__1_i_3
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__1_i_4
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__1_i_4_n_0));
  CARRY4 addr_cmp_fu_148_p2_carry__2
       (.CI(addr_cmp_fu_148_p2_carry__1_n_0),
        .CO({addr_cmp_fu_148_p2_carry__2_n_0,addr_cmp_fu_148_p2_carry__2_n_1,addr_cmp_fu_148_p2_carry__2_n_2,addr_cmp_fu_148_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_148_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_148_p2_carry__2_i_1_n_0,addr_cmp_fu_148_p2_carry__2_i_2_n_0,addr_cmp_fu_148_p2_carry__2_i_3_n_0,addr_cmp_fu_148_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__2_i_1
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__2_i_2
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__2_i_3
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__2_i_4
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__2_i_4_n_0));
  CARRY4 addr_cmp_fu_148_p2_carry__3
       (.CI(addr_cmp_fu_148_p2_carry__2_n_0),
        .CO({addr_cmp_fu_148_p2_carry__3_n_0,addr_cmp_fu_148_p2_carry__3_n_1,addr_cmp_fu_148_p2_carry__3_n_2,addr_cmp_fu_148_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_148_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_148_p2_carry__3_i_1_n_0,addr_cmp_fu_148_p2_carry__3_i_2_n_0,addr_cmp_fu_148_p2_carry__3_i_3_n_0,addr_cmp_fu_148_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__3_i_1
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__3_i_2
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__3_i_3
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__3_i_4
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__3_i_4_n_0));
  CARRY4 addr_cmp_fu_148_p2_carry__4
       (.CI(addr_cmp_fu_148_p2_carry__3_n_0),
        .CO({NLW_addr_cmp_fu_148_p2_carry__4_CO_UNCONNECTED[3:2],addr_cmp_fu_148_p2,addr_cmp_fu_148_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_148_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,addr_cmp_fu_148_p2_carry__4_i_1_n_0,addr_cmp_fu_148_p2_carry__4_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__4_i_1
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry__4_i_2
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry_i_1
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry_i_2
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_148_p2_carry_i_3
       (.I0(reuse_addr_reg_fu_42[5]),
        .O(addr_cmp_fu_148_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    addr_cmp_fu_148_p2_carry_i_4
       (.I0(\idx101_fu_50_reg[0]_0 ),
        .I1(reuse_addr_reg_fu_42[0]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .I3(reuse_addr_reg_fu_42[1]),
        .O(addr_cmp_fu_148_p2_carry_i_4_n_0));
  FDRE \addr_cmp_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(addr_cmp_fu_148_p2),
        .Q(addr_cmp_reg_229),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08888888)) 
    ap_enable_reg_pp0_iter1_i_1__18
       (.I0(ap_rst_n),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .I3(\idx101_fu_50_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_1),
        .O(ap_enable_reg_pp0_iter1_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__18_n_0),
        .Q(ap_enable_reg_pp0_iter1_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_1),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1__2
       (.I0(ap_enable_reg_pp0_iter1_1),
        .I1(\idx101_fu_50_reg[0]_0 ),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1__2_n_0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1__2_n_0),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_57 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[3:2]),
        .SR(ap_loop_init),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_1(ap_enable_reg_pp0_iter1_1),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .\idx101_fu_50_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\idx101_fu_50_reg[0]_0 (\idx101_fu_50_reg[0]_0 ),
        .\idx101_fu_50_reg[1] (flow_control_loop_pipe_sequential_init_U_n_6),
        .reuse_addr_reg_fu_42({reuse_addr_reg_fu_42[5],reuse_addr_reg_fu_42[1:0]}),
        .\reuse_addr_reg_fu_42_reg[0] (flow_control_loop_pipe_sequential_init_U_n_4),
        .\reuse_addr_reg_fu_42_reg[1] (flow_control_loop_pipe_sequential_init_U_n_3),
        .\reuse_addr_reg_fu_42_reg[5] (flow_control_loop_pipe_sequential_init_U_n_5));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_i_1
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .I1(\idx101_fu_50_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_1),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_reg),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .O(\idx101_fu_50_reg[1]_0 ));
  FDRE \idx101_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\idx101_fu_50_reg[0]_0 ),
        .R(1'b0));
  FDRE \idx101_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[7]_i_1__3 
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_9_n_0),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \q1[7]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter1_1),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .O(E));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_10__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0[0]),
        .I1(Q[3]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0[0]),
        .I3(Q[1]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[0]),
        .O(\rin_addr_reg_223_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_11__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0[1]),
        .I1(Q[3]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0[1]),
        .I3(Q[1]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[1]),
        .O(\rin_addr_reg_223_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_1__2
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[0]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [0]),
        .I3(Q[1]),
        .I4(q0[0]),
        .O(d0[0]));
  LUT3 #(
    .INIT(8'hA2)) 
    ram_reg_0_15_0_0_i_2__2
       (.I0(ram_reg_0_15_0_0_i_9_n_0),
        .I1(Q[4]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_7__0
       (.I0(\idx101_fu_50_reg[0]_0 ),
        .I1(Q[3]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .O(rin_address1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_8__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .I1(Q[3]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .O(rin_address1[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_15_0_0_i_9
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0),
        .I1(Q[3]),
        .I2(\q0_reg[7] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1_0),
        .O(ram_reg_0_15_0_0_i_9_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_1_1_i_1__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[1]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [1]),
        .I3(Q[1]),
        .I4(q0[1]),
        .O(d0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_2_2_i_1__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[2]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [2]),
        .I3(Q[1]),
        .I4(q0[2]),
        .O(d0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_3_3_i_1__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[3]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [3]),
        .I3(Q[1]),
        .I4(q0[3]),
        .O(d0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_4_4_i_1__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[4]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [4]),
        .I3(Q[1]),
        .I4(q0[4]),
        .O(d0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_5_5_i_1__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[5]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [5]),
        .I3(Q[1]),
        .I4(q0[5]),
        .O(d0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_6_6_i_1__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[6]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [6]),
        .I3(Q[1]),
        .I4(q0[6]),
        .O(d0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_7_7_i_1__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[7]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [7]),
        .I3(Q[1]),
        .I4(q0[7]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000F2)) 
    ram_reg_i_157__1
       (.I0(E),
        .I1(ram_reg_i_40__9),
        .I2(grp_ClefiaDecrypt_1_fu_212_rk_ce1),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(ram_reg_i_40__9_0),
        .O(grp_ClefiaDecrypt_1_fu_212_rk_ce0));
  FDRE \reuse_addr_reg_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(reuse_addr_reg_fu_42[0]),
        .R(1'b0));
  FDRE \reuse_addr_reg_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(reuse_addr_reg_fu_42[1]),
        .R(1'b0));
  FDRE \reuse_addr_reg_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(reuse_addr_reg_fu_42[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_46[0]_i_1 
       (.I0(\reuse_reg_fu_46_reg[7]_0 [0]),
        .I1(q1[0]),
        .I2(addr_cmp_reg_229),
        .I3(reuse_reg_fu_46[0]),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_46[1]_i_1 
       (.I0(\reuse_reg_fu_46_reg[7]_0 [1]),
        .I1(q1[1]),
        .I2(addr_cmp_reg_229),
        .I3(reuse_reg_fu_46[1]),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_46[2]_i_1 
       (.I0(\reuse_reg_fu_46_reg[7]_0 [2]),
        .I1(q1[2]),
        .I2(addr_cmp_reg_229),
        .I3(reuse_reg_fu_46[2]),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_46[3]_i_1 
       (.I0(\reuse_reg_fu_46_reg[7]_0 [3]),
        .I1(q1[3]),
        .I2(addr_cmp_reg_229),
        .I3(reuse_reg_fu_46[3]),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_46[4]_i_1 
       (.I0(\reuse_reg_fu_46_reg[7]_0 [4]),
        .I1(q1[4]),
        .I2(addr_cmp_reg_229),
        .I3(reuse_reg_fu_46[4]),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[4]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_46[5]_i_1 
       (.I0(\reuse_reg_fu_46_reg[7]_0 [5]),
        .I1(q1[5]),
        .I2(addr_cmp_reg_229),
        .I3(reuse_reg_fu_46[5]),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_46[6]_i_1 
       (.I0(\reuse_reg_fu_46_reg[7]_0 [6]),
        .I1(q1[6]),
        .I2(addr_cmp_reg_229),
        .I3(reuse_reg_fu_46[6]),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[6]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_46[7]_i_2 
       (.I0(\reuse_reg_fu_46_reg[7]_0 [7]),
        .I1(q1[7]),
        .I2(addr_cmp_reg_229),
        .I3(reuse_reg_fu_46[7]),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[7]));
  FDRE \reuse_reg_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[0]),
        .Q(reuse_reg_fu_46[0]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[1]),
        .Q(reuse_reg_fu_46[1]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[2]),
        .Q(reuse_reg_fu_46[2]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[3]),
        .Q(reuse_reg_fu_46[3]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[4]),
        .Q(reuse_reg_fu_46[4]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[5]),
        .Q(reuse_reg_fu_46[5]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[6]),
        .Q(reuse_reg_fu_46[6]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0[7]),
        .Q(reuse_reg_fu_46[7]),
        .R(ap_loop_init));
  FDRE \rin_addr_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx101_fu_50_reg[0]_0 ),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0[0]),
        .R(1'b0));
  FDRE \rin_addr_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128
   (Q,
    Clefia_dec_addr_reg_141_reg0,
    D,
    \Clefia_dec_addr_reg_141_reg[2]_0 ,
    \indvars_iv1_fu_44_reg[1]_0 ,
    \ap_CS_fsm_reg[14] ,
    \int_Clefia_dec_shift0_reg[0] ,
    \int_Clefia_dec_shift0_reg[1] ,
    \ap_CS_fsm_reg[17] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
    ap_rst_n,
    mem_reg,
    mem_reg_0,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0,
    mem_reg_1,
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
    \int_Clefia_dec_shift0_reg[0]_0 ,
    \int_Clefia_dec_shift0_reg[1]_0 ,
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0);
  output [1:0]Q;
  output Clefia_dec_addr_reg_141_reg0;
  output [1:0]D;
  output \Clefia_dec_addr_reg_141_reg[2]_0 ;
  output [1:0]\indvars_iv1_fu_44_reg[1]_0 ;
  output \ap_CS_fsm_reg[14] ;
  output \int_Clefia_dec_shift0_reg[0] ;
  output \int_Clefia_dec_shift0_reg[1] ;
  output [3:0]\ap_CS_fsm_reg[17] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg;
  input ap_rst_n;
  input [2:0]mem_reg;
  input mem_reg_0;
  input [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0;
  input mem_reg_1;
  input grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  input \int_Clefia_dec_shift0_reg[0]_0 ;
  input \int_Clefia_dec_shift0_reg[1]_0 ;
  input grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0;

  wire [2:0]Clefia_dec_addr_reg_141;
  wire Clefia_dec_addr_reg_141_reg0;
  wire \Clefia_dec_addr_reg_141_reg[2]_0 ;
  wire [1:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[14] ;
  wire [3:0]\ap_CS_fsm_reg[17] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0;
  wire [1:0]\indvars_iv1_fu_44_reg[1]_0 ;
  wire \indvars_iv1_fu_44_reg_n_0_[0] ;
  wire \indvars_iv1_fu_44_reg_n_0_[1] ;
  wire \indvars_iv1_fu_44_reg_n_0_[2] ;
  wire \int_Clefia_dec_shift0_reg[0] ;
  wire \int_Clefia_dec_shift0_reg[0]_0 ;
  wire \int_Clefia_dec_shift0_reg[1] ;
  wire \int_Clefia_dec_shift0_reg[1]_0 ;
  wire [2:0]mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;

  FDRE \Clefia_dec_addr_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(Clefia_dec_addr_reg_141_reg0),
        .D(\indvars_iv1_fu_44_reg[1]_0 [0]),
        .Q(Clefia_dec_addr_reg_141[0]),
        .R(1'b0));
  FDRE \Clefia_dec_addr_reg_141_reg[1] 
       (.C(ap_clk),
        .CE(Clefia_dec_addr_reg_141_reg0),
        .D(\indvars_iv1_fu_44_reg[1]_0 [1]),
        .Q(Clefia_dec_addr_reg_141[1]),
        .R(1'b0));
  FDRE \Clefia_dec_addr_reg_141_reg[2] 
       (.C(ap_clk),
        .CE(Clefia_dec_addr_reg_141_reg0),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(Clefia_dec_addr_reg_141[2]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_56 flow_control_loop_pipe_sequential_init_U
       (.\Clefia_dec_addr_reg_141_reg[2] (\Clefia_dec_addr_reg_141_reg[2]_0 ),
        .\Clefia_dec_addr_reg_141_reg[2]_0 ({\indvars_iv1_fu_44_reg_n_0_[2] ,\indvars_iv1_fu_44_reg_n_0_[1] ,\indvars_iv1_fu_44_reg_n_0_[0] }),
        .D(ap_NS_fsm),
        .E(Clefia_dec_addr_reg_141_reg0),
        .Q(Q),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(D),
        .ap_loop_init_int_reg_0({flow_control_loop_pipe_sequential_init_U_n_6,\indvars_iv1_fu_44_reg[1]_0 }),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0),
        .grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0),
        .\indvars_iv1_fu_44_reg[2] ({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .\int_Clefia_dec_shift0_reg[0] (\int_Clefia_dec_shift0_reg[0] ),
        .\int_Clefia_dec_shift0_reg[0]_0 (\int_Clefia_dec_shift0_reg[0]_0 ),
        .\int_Clefia_dec_shift0_reg[1] (\int_Clefia_dec_shift0_reg[1] ),
        .\int_Clefia_dec_shift0_reg[1]_0 (\int_Clefia_dec_shift0_reg[1]_0 ),
        .mem_reg(mem_reg),
        .mem_reg_0(Clefia_dec_addr_reg_141),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1));
  FDRE \indvars_iv1_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(Clefia_dec_addr_reg_141_reg0),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\indvars_iv1_fu_44_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvars_iv1_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(Clefia_dec_addr_reg_141_reg0),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\indvars_iv1_fu_44_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \indvars_iv1_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(Clefia_dec_addr_reg_141_reg0),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\indvars_iv1_fu_44_reg_n_0_[2] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129
   (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg,
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0,
    \Clefia_dec_addr_reg_157_reg[2]_0 ,
    \ap_CS_fsm_reg[17] ,
    D,
    \ap_CS_fsm_reg[16] ,
    \Clefia_dec_addr_reg_157_reg[1]_0 ,
    \Clefia_dec_addr_reg_157_reg[0]_0 ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[9] ,
    ap_done,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
    Q,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
    mem_reg,
    Clefia_dec_addr_reg_141_reg0,
    mem_reg_0,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0,
    ram_reg_i_93__5,
    ap_rst_n,
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    ap_start,
    \ap_CS_fsm_reg[10] );
  output grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg;
  output grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  output grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0;
  output [1:0]\Clefia_dec_addr_reg_157_reg[2]_0 ;
  output \ap_CS_fsm_reg[17] ;
  output [0:0]D;
  output [1:0]\ap_CS_fsm_reg[16] ;
  output \Clefia_dec_addr_reg_157_reg[1]_0 ;
  output \Clefia_dec_addr_reg_157_reg[0]_0 ;
  output \ap_CS_fsm_reg[16]_0 ;
  output [1:0]\ap_CS_fsm_reg[9] ;
  output ap_done;
  output grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg;
  input [4:0]Q;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg;
  input [1:0]mem_reg;
  input Clefia_dec_addr_reg_141_reg0;
  input mem_reg_0;
  input [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0;
  input [0:0]ram_reg_i_93__5;
  input ap_rst_n;
  input grp_ClefiaDecrypt_1_fu_212_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_start;
  input [2:0]\ap_CS_fsm_reg[10] ;

  wire Clefia_dec_addr_reg_141_reg0;
  wire [2:0]Clefia_dec_addr_reg_157;
  wire Clefia_dec_addr_reg_1570;
  wire \Clefia_dec_addr_reg_157_reg[0]_0 ;
  wire \Clefia_dec_addr_reg_157_reg[1]_0 ;
  wire [1:0]\Clefia_dec_addr_reg_157_reg[2]_0 ;
  wire [0:0]D;
  wire [4:0]Q;
  wire [2:0]\ap_CS_fsm_reg[10] ;
  wire [1:0]\ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[17] ;
  wire [1:0]\ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_we0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0;
  wire [1:1]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0;
  wire grp_ClefiaDecrypt_1_fu_212_ap_start_reg;
  wire \indvars_iv_fu_48_reg_n_0_[0] ;
  wire \indvars_iv_fu_48_reg_n_0_[1] ;
  wire \indvars_iv_fu_48_reg_n_0_[2] ;
  wire [1:0]mem_reg;
  wire mem_reg_0;
  wire mem_reg_i_30_n_0;
  wire [0:0]ram_reg_i_93__5;
  wire [2:2]zext_ln121_125_fu_125_p1;

  FDRE \Clefia_dec_addr_reg_157_reg[0] 
       (.C(ap_clk),
        .CE(Clefia_dec_addr_reg_1570),
        .D(D),
        .Q(Clefia_dec_addr_reg_157[0]),
        .R(1'b0));
  FDRE \Clefia_dec_addr_reg_157_reg[1] 
       (.C(ap_clk),
        .CE(Clefia_dec_addr_reg_1570),
        .D(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0),
        .Q(Clefia_dec_addr_reg_157[1]),
        .R(1'b0));
  FDRE \Clefia_dec_addr_reg_157_reg[2] 
       (.C(ap_clk),
        .CE(Clefia_dec_addr_reg_1570),
        .D(zext_ln121_125_fu_125_p1),
        .Q(Clefia_dec_addr_reg_157[2]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_we0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_55 flow_control_loop_pipe_sequential_init_U
       (.Clefia_dec_addr_reg_141_reg0(Clefia_dec_addr_reg_141_reg0),
        .\Clefia_dec_addr_reg_157_reg[0] (\Clefia_dec_addr_reg_157_reg[0]_0 ),
        .\Clefia_dec_addr_reg_157_reg[1] (\Clefia_dec_addr_reg_157_reg[1]_0 ),
        .\Clefia_dec_addr_reg_157_reg[2] (\Clefia_dec_addr_reg_157_reg[2]_0 ),
        .D({zext_ln121_125_fu_125_p1,grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0,D}),
        .E(Clefia_dec_addr_reg_1570),
        .Q({Q[4:2],Q[0]}),
        .\ap_CS_fsm_reg[0] ({grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_we0,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[16]_0 (\ap_CS_fsm_reg[16]_0 ),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .\ap_CS_fsm_reg[1] (ap_NS_fsm),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_loop_init_int_reg_0({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0),
        .grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0),
        .grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0),
        .grp_ClefiaDecrypt_1_fu_212_ap_start_reg(grp_ClefiaDecrypt_1_fu_212_ap_start_reg),
        .\indvars_iv_fu_48_reg[2] ({\indvars_iv_fu_48_reg_n_0_[2] ,\indvars_iv_fu_48_reg_n_0_[1] ,\indvars_iv_fu_48_reg_n_0_[0] }),
        .mem_reg(mem_reg_i_30_n_0),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(Clefia_dec_addr_reg_157),
        .ram_reg_i_93__5(ram_reg_i_93__5));
  FDRE \indvars_iv_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(Clefia_dec_addr_reg_1570),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\indvars_iv_fu_48_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvars_iv_fu_48_reg[1] 
       (.C(ap_clk),
        .CE(Clefia_dec_addr_reg_1570),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\indvars_iv_fu_48_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \indvars_iv_fu_48_reg[2] 
       (.C(ap_clk),
        .CE(Clefia_dec_addr_reg_1570),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\indvars_iv_fu_48_reg_n_0_[2] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_30
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(mem_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    mem_reg_i_31__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_we0),
        .I1(Q[4]),
        .I2(mem_reg[1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0));
  LUT6 #(
    .INIT(64'h8F80808080808080)) 
    ram_reg_i_360
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .I5(mem_reg[0]),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1
   (grp_ClefiaDecrypt_1_fu_212_rk_ce1,
    \ap_CS_fsm_reg[9]_0 ,
    ADDRARDADDR,
    WEA,
    fout_ce0,
    fout_ce1,
    \ap_CS_fsm_reg[19]_0 ,
    D,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    \ap_CS_fsm_reg[9]_1 ,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[17]_0 ,
    DIADI,
    DIBDI,
    \ap_CS_fsm_reg[8]_0 ,
    rk_ce1,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[10]_1 ,
    \ap_CS_fsm_reg[7]_0 ,
    WEBWE,
    ap_rst_n_inv,
    ap_clk,
    reg_315_reg,
    ADDRBWRADDR,
    shl_ln_reg_173,
    ap_rst_n,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
    ram_reg,
    Q,
    ram_reg_0,
    ram_reg_1,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
    r_1_reg_126,
    rin_address1,
    ram_reg_2,
    ram_reg_i_97__5,
    ram_reg_i_97__5_0,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1,
    ram_reg_i_263,
    DOBDO,
    DOADO,
    ram_reg_3,
    ram_reg_4,
    grp_ClefiaEncrypt_1_fu_190_rk_address0,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    grp_ClefiaKeySet128_fu_176_rk_address0,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    grp_ClefiaEncrypt_1_fu_190_rk_address1,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    grp_ClefiaEncrypt_1_fu_190_rk_ce1,
    ram_reg_20,
    ram_reg_21,
    ap_enable_reg_pp0_iter1);
  output grp_ClefiaDecrypt_1_fu_212_rk_ce1;
  output [2:0]\ap_CS_fsm_reg[9]_0 ;
  output [2:0]ADDRARDADDR;
  output [0:0]WEA;
  output fout_ce0;
  output fout_ce1;
  output [2:0]\ap_CS_fsm_reg[19]_0 ;
  output [0:0]D;
  output ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[9]_1 ;
  output [5:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  output \ap_CS_fsm_reg[15]_0 ;
  output [1:0]\ap_CS_fsm_reg[17]_0 ;
  output [7:0]DIADI;
  output [7:0]DIBDI;
  output \ap_CS_fsm_reg[8]_0 ;
  output rk_ce1;
  output [4:0]\ap_CS_fsm_reg[10]_0 ;
  output [1:0]\ap_CS_fsm_reg[10]_1 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output [0:0]WEBWE;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]reg_315_reg;
  input [7:0]ADDRBWRADDR;
  input [2:0]shl_ln_reg_173;
  input ap_rst_n;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg;
  input ram_reg;
  input [6:0]Q;
  input ram_reg_0;
  input [2:0]ram_reg_1;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg;
  input [2:0]r_1_reg_126;
  input [0:0]rin_address1;
  input ram_reg_2;
  input [0:0]ram_reg_i_97__5;
  input [0:0]ram_reg_i_97__5_0;
  input [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  input [0:0]ram_reg_i_263;
  input [7:0]DOBDO;
  input [7:0]DOADO;
  input ram_reg_3;
  input ram_reg_4;
  input [3:0]grp_ClefiaEncrypt_1_fu_190_rk_address0;
  input ram_reg_5;
  input [1:0]ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [0:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input [1:0]grp_ClefiaEncrypt_1_fu_190_rk_address1;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  input [0:0]ram_reg_20;
  input ram_reg_21;
  input ap_enable_reg_pp0_iter1;

  wire [2:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [31:1]add_ln224_1_fu_472_p2;
  wire add_ln224_1_fu_472_p2_carry__0_i_1_n_0;
  wire add_ln224_1_fu_472_p2_carry__0_i_2_n_0;
  wire add_ln224_1_fu_472_p2_carry__0_i_3_n_0;
  wire add_ln224_1_fu_472_p2_carry__0_i_4_n_0;
  wire add_ln224_1_fu_472_p2_carry__0_n_0;
  wire add_ln224_1_fu_472_p2_carry__0_n_1;
  wire add_ln224_1_fu_472_p2_carry__0_n_2;
  wire add_ln224_1_fu_472_p2_carry__0_n_3;
  wire add_ln224_1_fu_472_p2_carry__1_i_1_n_0;
  wire add_ln224_1_fu_472_p2_carry__1_i_2_n_0;
  wire add_ln224_1_fu_472_p2_carry__1_i_3_n_0;
  wire add_ln224_1_fu_472_p2_carry__1_i_4_n_0;
  wire add_ln224_1_fu_472_p2_carry__1_n_0;
  wire add_ln224_1_fu_472_p2_carry__1_n_1;
  wire add_ln224_1_fu_472_p2_carry__1_n_2;
  wire add_ln224_1_fu_472_p2_carry__1_n_3;
  wire add_ln224_1_fu_472_p2_carry__2_i_1_n_0;
  wire add_ln224_1_fu_472_p2_carry__2_i_2_n_0;
  wire add_ln224_1_fu_472_p2_carry__2_i_3_n_0;
  wire add_ln224_1_fu_472_p2_carry__2_i_4_n_0;
  wire add_ln224_1_fu_472_p2_carry__2_n_0;
  wire add_ln224_1_fu_472_p2_carry__2_n_1;
  wire add_ln224_1_fu_472_p2_carry__2_n_2;
  wire add_ln224_1_fu_472_p2_carry__2_n_3;
  wire add_ln224_1_fu_472_p2_carry__3_i_1_n_0;
  wire add_ln224_1_fu_472_p2_carry__3_i_2_n_0;
  wire add_ln224_1_fu_472_p2_carry__3_i_3_n_0;
  wire add_ln224_1_fu_472_p2_carry__3_i_4_n_0;
  wire add_ln224_1_fu_472_p2_carry__3_n_0;
  wire add_ln224_1_fu_472_p2_carry__3_n_1;
  wire add_ln224_1_fu_472_p2_carry__3_n_2;
  wire add_ln224_1_fu_472_p2_carry__3_n_3;
  wire add_ln224_1_fu_472_p2_carry__4_i_1_n_0;
  wire add_ln224_1_fu_472_p2_carry__4_i_2_n_0;
  wire add_ln224_1_fu_472_p2_carry__4_i_3_n_0;
  wire add_ln224_1_fu_472_p2_carry__4_i_4_n_0;
  wire add_ln224_1_fu_472_p2_carry__4_n_0;
  wire add_ln224_1_fu_472_p2_carry__4_n_1;
  wire add_ln224_1_fu_472_p2_carry__4_n_2;
  wire add_ln224_1_fu_472_p2_carry__4_n_3;
  wire add_ln224_1_fu_472_p2_carry__5_i_1_n_0;
  wire add_ln224_1_fu_472_p2_carry__5_i_2_n_0;
  wire add_ln224_1_fu_472_p2_carry__5_i_3_n_0;
  wire add_ln224_1_fu_472_p2_carry__5_i_4_n_0;
  wire add_ln224_1_fu_472_p2_carry__5_n_0;
  wire add_ln224_1_fu_472_p2_carry__5_n_1;
  wire add_ln224_1_fu_472_p2_carry__5_n_2;
  wire add_ln224_1_fu_472_p2_carry__5_n_3;
  wire add_ln224_1_fu_472_p2_carry__6_i_1_n_0;
  wire add_ln224_1_fu_472_p2_carry__6_i_2_n_0;
  wire add_ln224_1_fu_472_p2_carry__6_i_3_n_0;
  wire add_ln224_1_fu_472_p2_carry__6_n_2;
  wire add_ln224_1_fu_472_p2_carry__6_n_3;
  wire add_ln224_1_fu_472_p2_carry_i_1_n_0;
  wire add_ln224_1_fu_472_p2_carry_i_2_n_0;
  wire add_ln224_1_fu_472_p2_carry_i_3_n_0;
  wire add_ln224_1_fu_472_p2_carry_i_4_n_0;
  wire add_ln224_1_fu_472_p2_carry_n_0;
  wire add_ln224_1_fu_472_p2_carry_n_1;
  wire add_ln224_1_fu_472_p2_carry_n_2;
  wire add_ln224_1_fu_472_p2_carry_n_3;
  wire [7:4]add_ln224_fu_457_p2;
  wire add_ln224_fu_457_p2_carry_n_1;
  wire add_ln224_fu_457_p2_carry_n_2;
  wire add_ln224_fu_457_p2_carry_n_3;
  wire [7:2]add_ln233_fu_478_p2;
  wire add_ln233_fu_478_p2_carry__0_i_1_n_0;
  wire add_ln233_fu_478_p2_carry__0_i_2_n_0;
  wire add_ln233_fu_478_p2_carry__0_n_3;
  wire add_ln233_fu_478_p2_carry_i_1_n_0;
  wire add_ln233_fu_478_p2_carry_i_2_n_0;
  wire add_ln233_fu_478_p2_carry_i_3_n_0;
  wire add_ln233_fu_478_p2_carry_n_0;
  wire add_ln233_fu_478_p2_carry_n_1;
  wire add_ln233_fu_478_p2_carry_n_2;
  wire add_ln233_fu_478_p2_carry_n_3;
  wire \ap_CS_fsm[1]_i_2__12_n_0 ;
  wire \ap_CS_fsm[1]_i_3__3_n_0 ;
  wire \ap_CS_fsm[1]_i_4__3_n_0 ;
  wire \ap_CS_fsm[1]_i_5__3_n_0 ;
  wire \ap_CS_fsm[1]_i_6__3_n_0 ;
  wire \ap_CS_fsm[1]_i_7__3_n_0 ;
  wire \ap_CS_fsm[1]_i_8__3_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage17;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [4:0]\ap_CS_fsm_reg[10]_0 ;
  wire [1:0]\ap_CS_fsm_reg[10]_1 ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire [1:0]\ap_CS_fsm_reg[17]_0 ;
  wire [2:0]\ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire [2:0]\ap_CS_fsm_reg[9]_0 ;
  wire [0:0]\ap_CS_fsm_reg[9]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [5:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1__16_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1__21_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clefia_s0_ce0;
  wire dec12_i_in_fu_820;
  wire dec12_i_in_fu_821;
  wire [31:0]dec12_i_in_fu_82_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire fout_ce0;
  wire fout_ce1;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg;
  wire [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg;
  wire grp_ClefiaDecrypt_1_fu_212_rk_ce1;
  wire [3:0]grp_ClefiaEncrypt_1_fu_190_rk_address0;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_rk_address1;
  wire grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  wire grp_ClefiaF0Xor_fu_406_ap_start_reg;
  wire grp_ClefiaF0Xor_fu_406_n_0;
  wire grp_ClefiaF0Xor_fu_406_n_1;
  wire grp_ClefiaF0Xor_fu_406_n_10;
  wire grp_ClefiaF0Xor_fu_406_n_11;
  wire grp_ClefiaF0Xor_fu_406_n_12;
  wire grp_ClefiaF0Xor_fu_406_n_13;
  wire grp_ClefiaF0Xor_fu_406_n_14;
  wire grp_ClefiaF0Xor_fu_406_n_15;
  wire grp_ClefiaF0Xor_fu_406_n_16;
  wire grp_ClefiaF0Xor_fu_406_n_17;
  wire grp_ClefiaF0Xor_fu_406_n_18;
  wire grp_ClefiaF0Xor_fu_406_n_2;
  wire grp_ClefiaF0Xor_fu_406_n_21;
  wire grp_ClefiaF0Xor_fu_406_n_25;
  wire grp_ClefiaF0Xor_fu_406_n_26;
  wire grp_ClefiaF0Xor_fu_406_n_27;
  wire grp_ClefiaF0Xor_fu_406_n_28;
  wire grp_ClefiaF0Xor_fu_406_n_29;
  wire grp_ClefiaF0Xor_fu_406_n_3;
  wire grp_ClefiaF0Xor_fu_406_n_30;
  wire grp_ClefiaF0Xor_fu_406_n_31;
  wire grp_ClefiaF0Xor_fu_406_n_32;
  wire grp_ClefiaF0Xor_fu_406_n_33;
  wire grp_ClefiaF0Xor_fu_406_n_34;
  wire grp_ClefiaF0Xor_fu_406_n_35;
  wire grp_ClefiaF0Xor_fu_406_n_36;
  wire grp_ClefiaF0Xor_fu_406_n_37;
  wire grp_ClefiaF0Xor_fu_406_n_38;
  wire grp_ClefiaF0Xor_fu_406_n_39;
  wire grp_ClefiaF0Xor_fu_406_n_4;
  wire grp_ClefiaF0Xor_fu_406_n_40;
  wire grp_ClefiaF0Xor_fu_406_n_41;
  wire grp_ClefiaF0Xor_fu_406_n_42;
  wire grp_ClefiaF0Xor_fu_406_n_43;
  wire grp_ClefiaF0Xor_fu_406_n_44;
  wire grp_ClefiaF0Xor_fu_406_n_45;
  wire grp_ClefiaF0Xor_fu_406_n_46;
  wire grp_ClefiaF0Xor_fu_406_n_47;
  wire grp_ClefiaF0Xor_fu_406_n_48;
  wire grp_ClefiaF0Xor_fu_406_n_49;
  wire grp_ClefiaF0Xor_fu_406_n_5;
  wire grp_ClefiaF0Xor_fu_406_n_50;
  wire grp_ClefiaF0Xor_fu_406_n_51;
  wire grp_ClefiaF0Xor_fu_406_n_59;
  wire grp_ClefiaF0Xor_fu_406_n_6;
  wire grp_ClefiaF0Xor_fu_406_n_7;
  wire grp_ClefiaF0Xor_fu_406_n_8;
  wire grp_ClefiaF0Xor_fu_406_n_9;
  wire grp_ClefiaF1Xor_3_fu_421_ap_start_reg;
  wire grp_ClefiaF1Xor_3_fu_421_n_33;
  wire grp_ClefiaF1Xor_3_fu_421_n_34;
  wire grp_ClefiaF1Xor_3_fu_421_n_35;
  wire grp_ClefiaF1Xor_3_fu_421_n_36;
  wire grp_ClefiaF1Xor_3_fu_421_n_37;
  wire grp_ClefiaF1Xor_3_fu_421_n_38;
  wire grp_ClefiaF1Xor_3_fu_421_n_39;
  wire grp_ClefiaF1Xor_3_fu_421_n_40;
  wire grp_ClefiaF1Xor_3_fu_421_n_41;
  wire grp_ClefiaF1Xor_3_fu_421_n_42;
  wire grp_ClefiaF1Xor_3_fu_421_n_45;
  wire grp_ClefiaF1Xor_3_fu_421_n_9;
  wire [0:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  wire icmp_ln230_fu_489_p2;
  wire icmp_ln230_fu_489_p2_carry__0_i_1_n_0;
  wire icmp_ln230_fu_489_p2_carry__0_i_2_n_0;
  wire icmp_ln230_fu_489_p2_carry__0_i_3_n_0;
  wire icmp_ln230_fu_489_p2_carry__0_i_4_n_0;
  wire icmp_ln230_fu_489_p2_carry__0_i_5_n_0;
  wire icmp_ln230_fu_489_p2_carry__0_i_6_n_0;
  wire icmp_ln230_fu_489_p2_carry__0_i_7_n_0;
  wire icmp_ln230_fu_489_p2_carry__0_i_8_n_0;
  wire icmp_ln230_fu_489_p2_carry__0_n_0;
  wire icmp_ln230_fu_489_p2_carry__0_n_1;
  wire icmp_ln230_fu_489_p2_carry__0_n_2;
  wire icmp_ln230_fu_489_p2_carry__0_n_3;
  wire icmp_ln230_fu_489_p2_carry__1_i_1_n_0;
  wire icmp_ln230_fu_489_p2_carry__1_i_2_n_0;
  wire icmp_ln230_fu_489_p2_carry__1_i_3_n_0;
  wire icmp_ln230_fu_489_p2_carry__1_i_4_n_0;
  wire icmp_ln230_fu_489_p2_carry__1_i_5_n_0;
  wire icmp_ln230_fu_489_p2_carry__1_i_6_n_0;
  wire icmp_ln230_fu_489_p2_carry__1_i_7_n_0;
  wire icmp_ln230_fu_489_p2_carry__1_i_8_n_0;
  wire icmp_ln230_fu_489_p2_carry__1_n_0;
  wire icmp_ln230_fu_489_p2_carry__1_n_1;
  wire icmp_ln230_fu_489_p2_carry__1_n_2;
  wire icmp_ln230_fu_489_p2_carry__1_n_3;
  wire icmp_ln230_fu_489_p2_carry__2_i_1_n_0;
  wire icmp_ln230_fu_489_p2_carry__2_i_2_n_0;
  wire icmp_ln230_fu_489_p2_carry__2_i_3_n_0;
  wire icmp_ln230_fu_489_p2_carry__2_i_4_n_0;
  wire icmp_ln230_fu_489_p2_carry__2_i_5_n_0;
  wire icmp_ln230_fu_489_p2_carry__2_i_6_n_0;
  wire icmp_ln230_fu_489_p2_carry__2_i_7_n_0;
  wire icmp_ln230_fu_489_p2_carry__2_i_8_n_0;
  wire icmp_ln230_fu_489_p2_carry__2_n_1;
  wire icmp_ln230_fu_489_p2_carry__2_n_2;
  wire icmp_ln230_fu_489_p2_carry__2_n_3;
  wire icmp_ln230_fu_489_p2_carry_i_1_n_0;
  wire icmp_ln230_fu_489_p2_carry_i_2_n_0;
  wire icmp_ln230_fu_489_p2_carry_i_3_n_0;
  wire icmp_ln230_fu_489_p2_carry_i_4_n_0;
  wire icmp_ln230_fu_489_p2_carry_i_5_n_0;
  wire icmp_ln230_fu_489_p2_carry_i_6_n_0;
  wire icmp_ln230_fu_489_p2_carry_i_7_n_0;
  wire icmp_ln230_fu_489_p2_carry_i_8_n_0;
  wire icmp_ln230_fu_489_p2_carry_n_0;
  wire icmp_ln230_fu_489_p2_carry_n_1;
  wire icmp_ln230_fu_489_p2_carry_n_2;
  wire icmp_ln230_fu_489_p2_carry_n_3;
  wire icmp_ln230_reg_549;
  wire \icmp_ln230_reg_549[0]_i_1_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_10_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_11_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_12_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_13_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_1_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_2_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_3_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_4_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_5_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_6_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_7_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_8_n_0 ;
  wire \icmp_ln234_reg_545[0]_i_9_n_0 ;
  wire \icmp_ln234_reg_545_reg_n_0_[0] ;
  wire \idx109_fu_78_reg_n_0_[0] ;
  wire \idx109_fu_78_reg_n_0_[1] ;
  wire \idx109_fu_78_reg_n_0_[2] ;
  wire \idx109_fu_78_reg_n_0_[3] ;
  wire \idx109_fu_78_reg_n_0_[4] ;
  wire \idx109_fu_78_reg_n_0_[5] ;
  wire \idx109_fu_78_reg_n_0_[6] ;
  wire \idx109_fu_78_reg_n_0_[7] ;
  wire [7:2]idx109_load_reg_524;
  wire [2:0]r_1_reg_126;
  wire ram_reg;
  wire ram_reg_0;
  wire [2:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire [0:0]ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [1:0]ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_171__0_n_0;
  wire ram_reg_i_21__11_n_0;
  wire ram_reg_i_24__11_n_0;
  wire [0:0]ram_reg_i_263;
  wire ram_reg_i_26__11_n_0;
  wire ram_reg_i_27__10_n_0;
  wire ram_reg_i_27__9_n_0;
  wire ram_reg_i_29__11_n_0;
  wire ram_reg_i_30__8_n_0;
  wire ram_reg_i_31__10_n_0;
  wire ram_reg_i_31__9_n_0;
  wire ram_reg_i_32__10_n_0;
  wire ram_reg_i_32__11_n_0;
  wire ram_reg_i_33__10_n_0;
  wire ram_reg_i_33__11_n_0;
  wire ram_reg_i_34__12_n_0;
  wire ram_reg_i_37__11_n_0;
  wire ram_reg_i_38__10_n_0;
  wire ram_reg_i_390_n_0;
  wire ram_reg_i_393_n_0;
  wire ram_reg_i_39__10_n_0;
  wire ram_reg_i_39__9_n_0;
  wire ram_reg_i_408_n_0;
  wire ram_reg_i_40__7_n_0;
  wire ram_reg_i_40__8_n_0;
  wire ram_reg_i_410_n_0;
  wire ram_reg_i_42__9_n_0;
  wire ram_reg_i_542_n_0;
  wire ram_reg_i_550_n_0;
  wire ram_reg_i_556_n_0;
  wire ram_reg_i_564_n_0;
  wire ram_reg_i_574_n_0;
  wire [0:0]ram_reg_i_97__5;
  wire [0:0]ram_reg_i_97__5_0;
  wire reg_3130;
  wire [7:0]reg_315_reg;
  wire [0:0]rin_address1;
  wire rk_ce1;
  wire [7:0]rk_offset;
  wire [2:0]shl_ln_reg_173;
  wire [3:2]NLW_add_ln224_1_fu_472_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln224_1_fu_472_p2_carry__6_O_UNCONNECTED;
  wire [3:3]NLW_add_ln224_fu_457_p2_carry_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln233_fu_478_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln233_fu_478_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln230_fu_489_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln230_fu_489_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln230_fu_489_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln230_fu_489_p2_carry__2_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln224_1_fu_472_p2_carry
       (.CI(1'b0),
        .CO({add_ln224_1_fu_472_p2_carry_n_0,add_ln224_1_fu_472_p2_carry_n_1,add_ln224_1_fu_472_p2_carry_n_2,add_ln224_1_fu_472_p2_carry_n_3}),
        .CYINIT(dec12_i_in_fu_82_reg[0]),
        .DI(dec12_i_in_fu_82_reg[4:1]),
        .O(add_ln224_1_fu_472_p2[4:1]),
        .S({add_ln224_1_fu_472_p2_carry_i_1_n_0,add_ln224_1_fu_472_p2_carry_i_2_n_0,add_ln224_1_fu_472_p2_carry_i_3_n_0,add_ln224_1_fu_472_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln224_1_fu_472_p2_carry__0
       (.CI(add_ln224_1_fu_472_p2_carry_n_0),
        .CO({add_ln224_1_fu_472_p2_carry__0_n_0,add_ln224_1_fu_472_p2_carry__0_n_1,add_ln224_1_fu_472_p2_carry__0_n_2,add_ln224_1_fu_472_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(dec12_i_in_fu_82_reg[8:5]),
        .O(add_ln224_1_fu_472_p2[8:5]),
        .S({add_ln224_1_fu_472_p2_carry__0_i_1_n_0,add_ln224_1_fu_472_p2_carry__0_i_2_n_0,add_ln224_1_fu_472_p2_carry__0_i_3_n_0,add_ln224_1_fu_472_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__0_i_1
       (.I0(dec12_i_in_fu_82_reg[8]),
        .O(add_ln224_1_fu_472_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__0_i_2
       (.I0(dec12_i_in_fu_82_reg[7]),
        .O(add_ln224_1_fu_472_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__0_i_3
       (.I0(dec12_i_in_fu_82_reg[6]),
        .O(add_ln224_1_fu_472_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__0_i_4
       (.I0(dec12_i_in_fu_82_reg[5]),
        .O(add_ln224_1_fu_472_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln224_1_fu_472_p2_carry__1
       (.CI(add_ln224_1_fu_472_p2_carry__0_n_0),
        .CO({add_ln224_1_fu_472_p2_carry__1_n_0,add_ln224_1_fu_472_p2_carry__1_n_1,add_ln224_1_fu_472_p2_carry__1_n_2,add_ln224_1_fu_472_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(dec12_i_in_fu_82_reg[12:9]),
        .O(add_ln224_1_fu_472_p2[12:9]),
        .S({add_ln224_1_fu_472_p2_carry__1_i_1_n_0,add_ln224_1_fu_472_p2_carry__1_i_2_n_0,add_ln224_1_fu_472_p2_carry__1_i_3_n_0,add_ln224_1_fu_472_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__1_i_1
       (.I0(dec12_i_in_fu_82_reg[12]),
        .O(add_ln224_1_fu_472_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__1_i_2
       (.I0(dec12_i_in_fu_82_reg[11]),
        .O(add_ln224_1_fu_472_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__1_i_3
       (.I0(dec12_i_in_fu_82_reg[10]),
        .O(add_ln224_1_fu_472_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__1_i_4
       (.I0(dec12_i_in_fu_82_reg[9]),
        .O(add_ln224_1_fu_472_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln224_1_fu_472_p2_carry__2
       (.CI(add_ln224_1_fu_472_p2_carry__1_n_0),
        .CO({add_ln224_1_fu_472_p2_carry__2_n_0,add_ln224_1_fu_472_p2_carry__2_n_1,add_ln224_1_fu_472_p2_carry__2_n_2,add_ln224_1_fu_472_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(dec12_i_in_fu_82_reg[16:13]),
        .O(add_ln224_1_fu_472_p2[16:13]),
        .S({add_ln224_1_fu_472_p2_carry__2_i_1_n_0,add_ln224_1_fu_472_p2_carry__2_i_2_n_0,add_ln224_1_fu_472_p2_carry__2_i_3_n_0,add_ln224_1_fu_472_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__2_i_1
       (.I0(dec12_i_in_fu_82_reg[16]),
        .O(add_ln224_1_fu_472_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__2_i_2
       (.I0(dec12_i_in_fu_82_reg[15]),
        .O(add_ln224_1_fu_472_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__2_i_3
       (.I0(dec12_i_in_fu_82_reg[14]),
        .O(add_ln224_1_fu_472_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__2_i_4
       (.I0(dec12_i_in_fu_82_reg[13]),
        .O(add_ln224_1_fu_472_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln224_1_fu_472_p2_carry__3
       (.CI(add_ln224_1_fu_472_p2_carry__2_n_0),
        .CO({add_ln224_1_fu_472_p2_carry__3_n_0,add_ln224_1_fu_472_p2_carry__3_n_1,add_ln224_1_fu_472_p2_carry__3_n_2,add_ln224_1_fu_472_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(dec12_i_in_fu_82_reg[20:17]),
        .O(add_ln224_1_fu_472_p2[20:17]),
        .S({add_ln224_1_fu_472_p2_carry__3_i_1_n_0,add_ln224_1_fu_472_p2_carry__3_i_2_n_0,add_ln224_1_fu_472_p2_carry__3_i_3_n_0,add_ln224_1_fu_472_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__3_i_1
       (.I0(dec12_i_in_fu_82_reg[20]),
        .O(add_ln224_1_fu_472_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__3_i_2
       (.I0(dec12_i_in_fu_82_reg[19]),
        .O(add_ln224_1_fu_472_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__3_i_3
       (.I0(dec12_i_in_fu_82_reg[18]),
        .O(add_ln224_1_fu_472_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__3_i_4
       (.I0(dec12_i_in_fu_82_reg[17]),
        .O(add_ln224_1_fu_472_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln224_1_fu_472_p2_carry__4
       (.CI(add_ln224_1_fu_472_p2_carry__3_n_0),
        .CO({add_ln224_1_fu_472_p2_carry__4_n_0,add_ln224_1_fu_472_p2_carry__4_n_1,add_ln224_1_fu_472_p2_carry__4_n_2,add_ln224_1_fu_472_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(dec12_i_in_fu_82_reg[24:21]),
        .O(add_ln224_1_fu_472_p2[24:21]),
        .S({add_ln224_1_fu_472_p2_carry__4_i_1_n_0,add_ln224_1_fu_472_p2_carry__4_i_2_n_0,add_ln224_1_fu_472_p2_carry__4_i_3_n_0,add_ln224_1_fu_472_p2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__4_i_1
       (.I0(dec12_i_in_fu_82_reg[24]),
        .O(add_ln224_1_fu_472_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__4_i_2
       (.I0(dec12_i_in_fu_82_reg[23]),
        .O(add_ln224_1_fu_472_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__4_i_3
       (.I0(dec12_i_in_fu_82_reg[22]),
        .O(add_ln224_1_fu_472_p2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__4_i_4
       (.I0(dec12_i_in_fu_82_reg[21]),
        .O(add_ln224_1_fu_472_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln224_1_fu_472_p2_carry__5
       (.CI(add_ln224_1_fu_472_p2_carry__4_n_0),
        .CO({add_ln224_1_fu_472_p2_carry__5_n_0,add_ln224_1_fu_472_p2_carry__5_n_1,add_ln224_1_fu_472_p2_carry__5_n_2,add_ln224_1_fu_472_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(dec12_i_in_fu_82_reg[28:25]),
        .O(add_ln224_1_fu_472_p2[28:25]),
        .S({add_ln224_1_fu_472_p2_carry__5_i_1_n_0,add_ln224_1_fu_472_p2_carry__5_i_2_n_0,add_ln224_1_fu_472_p2_carry__5_i_3_n_0,add_ln224_1_fu_472_p2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__5_i_1
       (.I0(dec12_i_in_fu_82_reg[28]),
        .O(add_ln224_1_fu_472_p2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__5_i_2
       (.I0(dec12_i_in_fu_82_reg[27]),
        .O(add_ln224_1_fu_472_p2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__5_i_3
       (.I0(dec12_i_in_fu_82_reg[26]),
        .O(add_ln224_1_fu_472_p2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__5_i_4
       (.I0(dec12_i_in_fu_82_reg[25]),
        .O(add_ln224_1_fu_472_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln224_1_fu_472_p2_carry__6
       (.CI(add_ln224_1_fu_472_p2_carry__5_n_0),
        .CO({NLW_add_ln224_1_fu_472_p2_carry__6_CO_UNCONNECTED[3:2],add_ln224_1_fu_472_p2_carry__6_n_2,add_ln224_1_fu_472_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,dec12_i_in_fu_82_reg[30:29]}),
        .O({NLW_add_ln224_1_fu_472_p2_carry__6_O_UNCONNECTED[3],add_ln224_1_fu_472_p2[31:29]}),
        .S({1'b0,add_ln224_1_fu_472_p2_carry__6_i_1_n_0,add_ln224_1_fu_472_p2_carry__6_i_2_n_0,add_ln224_1_fu_472_p2_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__6_i_1
       (.I0(dec12_i_in_fu_82_reg[31]),
        .O(add_ln224_1_fu_472_p2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__6_i_2
       (.I0(dec12_i_in_fu_82_reg[30]),
        .O(add_ln224_1_fu_472_p2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry__6_i_3
       (.I0(dec12_i_in_fu_82_reg[29]),
        .O(add_ln224_1_fu_472_p2_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry_i_1
       (.I0(dec12_i_in_fu_82_reg[4]),
        .O(add_ln224_1_fu_472_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry_i_2
       (.I0(dec12_i_in_fu_82_reg[3]),
        .O(add_ln224_1_fu_472_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry_i_3
       (.I0(dec12_i_in_fu_82_reg[2]),
        .O(add_ln224_1_fu_472_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln224_1_fu_472_p2_carry_i_4
       (.I0(dec12_i_in_fu_82_reg[1]),
        .O(add_ln224_1_fu_472_p2_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln224_fu_457_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln224_fu_457_p2_carry_CO_UNCONNECTED[3],add_ln224_fu_457_p2_carry_n_1,add_ln224_fu_457_p2_carry_n_2,add_ln224_fu_457_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,shl_ln_reg_173}),
        .O(add_ln224_fu_457_p2),
        .S({grp_ClefiaF0Xor_fu_406_n_26,grp_ClefiaF0Xor_fu_406_n_27,grp_ClefiaF0Xor_fu_406_n_28,grp_ClefiaF0Xor_fu_406_n_29}));
  FDRE \add_ln224_reg_529_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_78_reg_n_0_[0] ),
        .Q(rk_offset[0]),
        .R(1'b0));
  FDRE \add_ln224_reg_529_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_78_reg_n_0_[1] ),
        .Q(rk_offset[1]),
        .R(1'b0));
  FDRE \add_ln224_reg_529_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_78_reg_n_0_[3] ),
        .Q(rk_offset[3]),
        .R(1'b0));
  FDRE \add_ln224_reg_529_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln224_fu_457_p2[4]),
        .Q(rk_offset[4]),
        .R(1'b0));
  FDRE \add_ln224_reg_529_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln224_fu_457_p2[5]),
        .Q(rk_offset[5]),
        .R(1'b0));
  FDRE \add_ln224_reg_529_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln224_fu_457_p2[6]),
        .Q(rk_offset[6]),
        .R(1'b0));
  FDRE \add_ln224_reg_529_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln224_fu_457_p2[7]),
        .Q(rk_offset[7]),
        .R(1'b0));
  CARRY4 add_ln233_fu_478_p2_carry
       (.CI(1'b0),
        .CO({add_ln233_fu_478_p2_carry_n_0,add_ln233_fu_478_p2_carry_n_1,add_ln233_fu_478_p2_carry_n_2,add_ln233_fu_478_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({idx109_load_reg_524[5:4],rk_offset[3],1'b0}),
        .O(add_ln233_fu_478_p2[5:2]),
        .S({add_ln233_fu_478_p2_carry_i_1_n_0,add_ln233_fu_478_p2_carry_i_2_n_0,add_ln233_fu_478_p2_carry_i_3_n_0,idx109_load_reg_524[2]}));
  CARRY4 add_ln233_fu_478_p2_carry__0
       (.CI(add_ln233_fu_478_p2_carry_n_0),
        .CO({NLW_add_ln233_fu_478_p2_carry__0_CO_UNCONNECTED[3:1],add_ln233_fu_478_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,idx109_load_reg_524[6]}),
        .O({NLW_add_ln233_fu_478_p2_carry__0_O_UNCONNECTED[3:2],add_ln233_fu_478_p2[7:6]}),
        .S({1'b0,1'b0,add_ln233_fu_478_p2_carry__0_i_1_n_0,add_ln233_fu_478_p2_carry__0_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln233_fu_478_p2_carry__0_i_1
       (.I0(idx109_load_reg_524[7]),
        .O(add_ln233_fu_478_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln233_fu_478_p2_carry__0_i_2
       (.I0(idx109_load_reg_524[6]),
        .O(add_ln233_fu_478_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln233_fu_478_p2_carry_i_1
       (.I0(idx109_load_reg_524[5]),
        .O(add_ln233_fu_478_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln233_fu_478_p2_carry_i_2
       (.I0(idx109_load_reg_524[4]),
        .O(add_ln233_fu_478_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln233_fu_478_p2_carry_i_3
       (.I0(rk_offset[3]),
        .O(add_ln233_fu_478_p2_carry_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__20 
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(\ap_CS_fsm[1]_i_2__12_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__22 
       (.I0(\ap_CS_fsm[1]_i_2__12_n_0 ),
        .I1(\ap_CS_fsm[1]_i_3__3_n_0 ),
        .I2(\ap_CS_fsm[1]_i_4__3_n_0 ),
        .I3(\ap_CS_fsm[1]_i_5__3_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000F000FFFFFF77)) 
    \ap_CS_fsm[1]_i_2__12 
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage26),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln230_reg_549),
        .I5(\ap_CS_fsm[1]_i_6__3_n_0 ),
        .O(\ap_CS_fsm[1]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3__3 
       (.I0(\ap_CS_fsm_reg_n_0_[18] ),
        .I1(ap_CS_fsm_pp0_stage17),
        .I2(ap_CS_fsm_pp0_stage21),
        .I3(ap_CS_fsm_pp0_stage22),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\ap_CS_fsm[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4__3 
       (.I0(\ap_CS_fsm_reg_n_0_[13] ),
        .I1(\ap_CS_fsm_reg_n_0_[15] ),
        .I2(ap_CS_fsm_pp0_stage19),
        .I3(ap_CS_fsm_pp0_stage25),
        .I4(\ap_CS_fsm[1]_i_7__3_n_0 ),
        .I5(ram_reg_i_39__10_n_0),
        .O(\ap_CS_fsm[1]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5__3 
       (.I0(ram_reg_i_38__10_n_0),
        .I1(\ap_CS_fsm[1]_i_8__3_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[4] ),
        .I3(ap_CS_fsm_pp0_stage23),
        .I4(ap_CS_fsm_pp0_stage24),
        .I5(ap_CS_fsm_pp0_stage26),
        .O(\ap_CS_fsm[1]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[1]_i_6__3 
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_7__3 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage16),
        .O(\ap_CS_fsm[1]_i_7__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8__3 
       (.I0(\ap_CS_fsm_reg_n_0_[14] ),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .O(\ap_CS_fsm[1]_i_8__3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage16),
        .Q(ap_CS_fsm_pp0_stage17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage17),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage20),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage21),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage22),
        .Q(ap_CS_fsm_pp0_stage23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage23),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage24),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(ap_CS_fsm_pp0_stage26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__12
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__16
       (.I0(ap_rst_n),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage26),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__16_n_0),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00220022C0EEC022)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__21
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_CS_fsm_pp0_stage26),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(icmp_ln230_reg_549),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1__21_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1__21_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(dec12_i_in_fu_82_reg[0]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(dec12_i_in_fu_82_reg[10]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(dec12_i_in_fu_82_reg[11]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(dec12_i_in_fu_82_reg[12]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(dec12_i_in_fu_82_reg[13]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(dec12_i_in_fu_82_reg[14]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(dec12_i_in_fu_82_reg[15]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(dec12_i_in_fu_82_reg[16]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(dec12_i_in_fu_82_reg[17]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(dec12_i_in_fu_82_reg[18]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(dec12_i_in_fu_82_reg[19]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(dec12_i_in_fu_82_reg[1]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(dec12_i_in_fu_82_reg[20]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(dec12_i_in_fu_82_reg[21]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(dec12_i_in_fu_82_reg[22]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(dec12_i_in_fu_82_reg[23]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(dec12_i_in_fu_82_reg[24]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(dec12_i_in_fu_82_reg[25]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(dec12_i_in_fu_82_reg[26]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(dec12_i_in_fu_82_reg[27]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(dec12_i_in_fu_82_reg[28]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(dec12_i_in_fu_82_reg[29]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(dec12_i_in_fu_82_reg[2]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(dec12_i_in_fu_82_reg[30]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(dec12_i_in_fu_82_reg[31]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(dec12_i_in_fu_82_reg[3]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(dec12_i_in_fu_82_reg[4]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(dec12_i_in_fu_82_reg[5]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(dec12_i_in_fu_82_reg[6]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(dec12_i_in_fu_82_reg[7]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(dec12_i_in_fu_82_reg[8]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_2),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(dec12_i_in_fu_82_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_51 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln230_fu_489_p2),
        .D(D),
        .O({flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7}),
        .Q({ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage19,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(dec12_i_in_fu_821),
        .\ap_CS_fsm_reg[10] (Q[3]),
        .\ap_CS_fsm_reg[10]_0 (ram_reg_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dec12_i_in_fu_82_reg(dec12_i_in_fu_82_reg),
        .\dec12_i_in_fu_82_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .\dec12_i_in_fu_82_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .\dec12_i_in_fu_82_reg[19] ({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .\dec12_i_in_fu_82_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .\dec12_i_in_fu_82_reg[27] ({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .\dec12_i_in_fu_82_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .\dec12_i_in_fu_82_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .r_1_reg_126(r_1_reg_126));
  LUT6 #(
    .INIT(64'hEEEFAAAAFFFFAAAA)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(icmp_ln230_reg_549),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage26),
        .O(\ap_CS_fsm_reg[8]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_52 grp_ClefiaF0Xor_fu_406
       (.ADDRARDADDR(ADDRARDADDR[0]),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D({grp_ClefiaF0Xor_fu_406_n_0,grp_ClefiaF0Xor_fu_406_n_1,grp_ClefiaF0Xor_fu_406_n_2,grp_ClefiaF0Xor_fu_406_n_3,grp_ClefiaF0Xor_fu_406_n_4,grp_ClefiaF0Xor_fu_406_n_5,grp_ClefiaF0Xor_fu_406_n_6,grp_ClefiaF0Xor_fu_406_n_7}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .O(add_ln224_fu_457_p2),
        .Q({ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .S({grp_ClefiaF0Xor_fu_406_n_26,grp_ClefiaF0Xor_fu_406_n_27,grp_ClefiaF0Xor_fu_406_n_28,grp_ClefiaF0Xor_fu_406_n_29}),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_1 ),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19]_0 [1]),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF0Xor_fu_406_n_17),
        .\ap_CS_fsm_reg[3]_0 (grp_ClefiaF0Xor_fu_406_n_18),
        .\ap_CS_fsm_reg[3]_1 (grp_ClefiaF0Xor_fu_406_n_30),
        .\ap_CS_fsm_reg[3]_10 (grp_ClefiaF0Xor_fu_406_n_39),
        .\ap_CS_fsm_reg[3]_11 (grp_ClefiaF0Xor_fu_406_n_40),
        .\ap_CS_fsm_reg[3]_12 (grp_ClefiaF0Xor_fu_406_n_41),
        .\ap_CS_fsm_reg[3]_13 (grp_ClefiaF0Xor_fu_406_n_42),
        .\ap_CS_fsm_reg[3]_14 (grp_ClefiaF0Xor_fu_406_n_43),
        .\ap_CS_fsm_reg[3]_15 (grp_ClefiaF0Xor_fu_406_n_44),
        .\ap_CS_fsm_reg[3]_16 (grp_ClefiaF0Xor_fu_406_n_45),
        .\ap_CS_fsm_reg[3]_2 (grp_ClefiaF0Xor_fu_406_n_31),
        .\ap_CS_fsm_reg[3]_3 (grp_ClefiaF0Xor_fu_406_n_32),
        .\ap_CS_fsm_reg[3]_4 (grp_ClefiaF0Xor_fu_406_n_33),
        .\ap_CS_fsm_reg[3]_5 (grp_ClefiaF0Xor_fu_406_n_34),
        .\ap_CS_fsm_reg[3]_6 (grp_ClefiaF0Xor_fu_406_n_35),
        .\ap_CS_fsm_reg[3]_7 (grp_ClefiaF0Xor_fu_406_n_36),
        .\ap_CS_fsm_reg[3]_8 (grp_ClefiaF0Xor_fu_406_n_37),
        .\ap_CS_fsm_reg[3]_9 (grp_ClefiaF0Xor_fu_406_n_38),
        .\ap_CS_fsm_reg[7] (grp_ClefiaF0Xor_fu_406_n_16),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9]_0 [0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg_reg_0(ap_enable_reg_pp0_iter0_reg_reg_0[5:4]),
        .ap_enable_reg_pp0_iter2_reg_0(grp_ClefiaF0Xor_fu_406_n_21),
        .ap_enable_reg_pp0_iter2_reg_1(grp_ClefiaF0Xor_fu_406_n_59),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .grp_ClefiaEncrypt_1_fu_190_rk_address0(grp_ClefiaEncrypt_1_fu_190_rk_address0),
        .grp_ClefiaEncrypt_1_fu_190_rk_address1(grp_ClefiaEncrypt_1_fu_190_rk_address1),
        .grp_ClefiaF0Xor_fu_406_ap_start_reg(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .grp_ClefiaF0Xor_fu_406_ap_start_reg_reg(grp_ClefiaF0Xor_fu_406_n_51),
        .grp_ClefiaKeySet128_fu_176_rk_address0(grp_ClefiaKeySet128_fu_176_rk_address0),
        .\idx109_fu_78_reg[0] (grp_ClefiaF0Xor_fu_406_n_25),
        .\idx109_fu_78_reg[1] (grp_ClefiaF0Xor_fu_406_n_48),
        .ram_reg(ram_reg_i_38__10_n_0),
        .ram_reg_0({Q[6:5],Q[3],Q[0]}),
        .ram_reg_1(ram_reg_0),
        .ram_reg_10(ram_reg_i_29__11_n_0),
        .ram_reg_11(grp_ClefiaF1Xor_3_fu_421_n_9),
        .ram_reg_12(ram_reg_i_30__8_n_0),
        .ram_reg_13(ram_reg_i_37__11_n_0),
        .ram_reg_14(ram_reg_i_171__0_n_0),
        .ram_reg_15(grp_ClefiaF1Xor_3_fu_421_n_34),
        .ram_reg_16(grp_ClefiaF1Xor_3_fu_421_n_35),
        .ram_reg_17(ram_reg_2),
        .ram_reg_18(ram_reg),
        .ram_reg_19(grp_ClefiaF1Xor_3_fu_421_n_39),
        .ram_reg_2(ram_reg_1[0]),
        .ram_reg_20(ram_reg_5),
        .ram_reg_21(ram_reg_6),
        .ram_reg_22(ram_reg_7),
        .ram_reg_23(ram_reg_8),
        .ram_reg_24(ram_reg_9),
        .ram_reg_25(ram_reg_10),
        .ram_reg_26(ram_reg_11),
        .ram_reg_27(ram_reg_12),
        .ram_reg_28(ram_reg_13),
        .ram_reg_29(ram_reg_14),
        .ram_reg_3(ram_reg_i_27__9_n_0),
        .ram_reg_30(ram_reg_15),
        .ram_reg_31(ram_reg_16),
        .ram_reg_32(ram_reg_17),
        .ram_reg_33(ram_reg_18),
        .ram_reg_34(ram_reg_19),
        .ram_reg_35(ram_reg_20),
        .ram_reg_36(ram_reg_21),
        .ram_reg_37(grp_ClefiaF1Xor_3_fu_421_n_38),
        .ram_reg_4(grp_ClefiaF1Xor_3_fu_421_n_45),
        .ram_reg_5(ram_reg_i_31__10_n_0),
        .ram_reg_6(ram_reg_i_32__10_n_0),
        .ram_reg_7(ram_reg_i_33__10_n_0),
        .ram_reg_8(ram_reg_i_42__9_n_0),
        .ram_reg_9(ram_reg_i_21__11_n_0),
        .ram_reg_i_229_0(ram_reg_i_542_n_0),
        .ram_reg_i_237(ram_reg_i_550_n_0),
        .ram_reg_i_44__9(grp_ClefiaF1Xor_3_fu_421_n_33),
        .ram_reg_i_55__9(grp_ClefiaF1Xor_3_fu_421_n_36),
        .ram_reg_i_72__5_0(ram_reg_i_390_n_0),
        .ram_reg_i_76__5_0(ram_reg_i_408_n_0),
        .ram_reg_i_80__5_0(grp_ClefiaF1Xor_3_fu_421_n_37),
        .ram_reg_i_84__5_0(grp_ClefiaF1Xor_3_fu_421_n_40),
        .ram_reg_i_90__5_0(grp_ClefiaF1Xor_3_fu_421_n_41),
        .reg_3130(reg_3130),
        .reg_315_reg_0({grp_ClefiaF0Xor_fu_406_n_8,grp_ClefiaF0Xor_fu_406_n_9,grp_ClefiaF0Xor_fu_406_n_10,grp_ClefiaF0Xor_fu_406_n_11,grp_ClefiaF0Xor_fu_406_n_12,grp_ClefiaF0Xor_fu_406_n_13,grp_ClefiaF0Xor_fu_406_n_14,grp_ClefiaF0Xor_fu_406_n_15}),
        .reg_315_reg_1(reg_315_reg),
        .\rk_offset_read_reg_815_reg[0]_0 (grp_ClefiaF0Xor_fu_406_n_49),
        .\rk_offset_read_reg_815_reg[1]_0 (grp_ClefiaF0Xor_fu_406_n_47),
        .\rk_offset_read_reg_815_reg[3]_0 (grp_ClefiaF0Xor_fu_406_n_46),
        .\rk_offset_read_reg_815_reg[3]_1 (grp_ClefiaF0Xor_fu_406_n_50),
        .\rk_offset_read_reg_815_reg[7]_0 ({\idx109_fu_78_reg_n_0_[7] ,\idx109_fu_78_reg_n_0_[6] ,\idx109_fu_78_reg_n_0_[5] ,\idx109_fu_78_reg_n_0_[4] ,\idx109_fu_78_reg_n_0_[3] ,\idx109_fu_78_reg_n_0_[2] ,\idx109_fu_78_reg_n_0_[1] ,\idx109_fu_78_reg_n_0_[0] }),
        .shl_ln_reg_173(shl_ln_reg_173));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_fu_406_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_fu_406_n_51),
        .Q(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3_53 grp_ClefiaF1Xor_3_fu_421
       (.ADDRARDADDR(ADDRARDADDR[1]),
        .D({grp_ClefiaF0Xor_fu_406_n_8,grp_ClefiaF0Xor_fu_406_n_9,grp_ClefiaF0Xor_fu_406_n_10,grp_ClefiaF0Xor_fu_406_n_11,grp_ClefiaF0Xor_fu_406_n_12,grp_ClefiaF0Xor_fu_406_n_13,grp_ClefiaF0Xor_fu_406_n_14,grp_ClefiaF0Xor_fu_406_n_15}),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q({Q[6:3],Q[0]}),
        .WEA(WEA),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[9]_0 [1]),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17]_0 ),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[19]_0 [0]),
        .\ap_CS_fsm_reg[26]_0 (grp_ClefiaF1Xor_3_fu_421_n_9),
        .\ap_CS_fsm_reg[3]_0 (grp_ClefiaF1Xor_3_fu_421_n_45),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1),
        .grp_ClefiaDecrypt_1_fu_212_rk_ce1(grp_ClefiaDecrypt_1_fu_212_rk_ce1),
        .grp_ClefiaEncrypt_1_fu_190_rk_ce1(grp_ClefiaEncrypt_1_fu_190_rk_ce1),
        .grp_ClefiaF1Xor_3_fu_421_ap_start_reg(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .grp_ClefiaF1Xor_3_fu_421_ap_start_reg_reg(grp_ClefiaF1Xor_3_fu_421_n_42),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_i_171__0_n_0),
        .ram_reg_1(ram_reg_0),
        .ram_reg_10(ram_reg_i_34__12_n_0),
        .ram_reg_11(ram_reg_1[1]),
        .ram_reg_12(ram_reg_i_26__11_n_0),
        .ram_reg_13(grp_ClefiaF0Xor_fu_406_n_49),
        .ram_reg_14(grp_ClefiaF0Xor_fu_406_n_47),
        .ram_reg_15(ram_reg_i_21__11_n_0),
        .ram_reg_16(grp_ClefiaF0Xor_fu_406_n_40),
        .ram_reg_17(grp_ClefiaF0Xor_fu_406_n_39),
        .ram_reg_18(grp_ClefiaF0Xor_fu_406_n_38),
        .ram_reg_19(grp_ClefiaF0Xor_fu_406_n_37),
        .ram_reg_2(ram_reg_i_27__10_n_0),
        .ram_reg_20(grp_ClefiaF0Xor_fu_406_n_41),
        .ram_reg_21(grp_ClefiaF0Xor_fu_406_n_42),
        .ram_reg_22(grp_ClefiaF0Xor_fu_406_n_36),
        .ram_reg_23(grp_ClefiaF0Xor_fu_406_n_43),
        .ram_reg_24(grp_ClefiaF0Xor_fu_406_n_35),
        .ram_reg_25(grp_ClefiaF0Xor_fu_406_n_34),
        .ram_reg_26(grp_ClefiaF0Xor_fu_406_n_33),
        .ram_reg_27(grp_ClefiaF0Xor_fu_406_n_44),
        .ram_reg_28(grp_ClefiaF0Xor_fu_406_n_32),
        .ram_reg_29(grp_ClefiaF0Xor_fu_406_n_31),
        .ram_reg_3(ram_reg_i_32__10_n_0),
        .ram_reg_30(grp_ClefiaF0Xor_fu_406_n_45),
        .ram_reg_31(grp_ClefiaF0Xor_fu_406_n_30),
        .ram_reg_32(ram_reg_3),
        .ram_reg_33(ram_reg_4),
        .ram_reg_34(ram_reg_6[1]),
        .ram_reg_35(grp_ClefiaF0Xor_fu_406_n_16),
        .ram_reg_36(ram_reg_i_24__11_n_0),
        .ram_reg_4({ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage24,ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage9,\ap_CS_fsm_reg_n_0_[0] }),
        .ram_reg_5(ram_reg_i_40__8_n_0),
        .ram_reg_6(grp_ClefiaF0Xor_fu_406_n_21),
        .ram_reg_7(ram_reg_i_39__9_n_0),
        .ram_reg_8(ram_reg_i_30__8_n_0),
        .ram_reg_9(grp_ClefiaF0Xor_fu_406_n_59),
        .ram_reg_i_157__1(grp_ClefiaF0Xor_fu_406_n_18),
        .ram_reg_i_221(ram_reg_i_556_n_0),
        .ram_reg_i_229(ram_reg_i_564_n_0),
        .ram_reg_i_237_0(ram_reg_i_574_n_0),
        .ram_reg_i_263_0(ram_reg_2),
        .ram_reg_i_263_1(ram_reg_i_263),
        .ram_reg_i_35__12_0(grp_ClefiaF0Xor_fu_406_n_17),
        .ram_reg_i_59__7(grp_ClefiaF0Xor_fu_406_n_46),
        .ram_reg_i_67__7(grp_ClefiaF0Xor_fu_406_n_48),
        .ram_reg_i_72__5(ram_reg_i_393_n_0),
        .ram_reg_i_76__5(ram_reg_i_410_n_0),
        .ram_reg_i_87__5(grp_ClefiaF0Xor_fu_406_n_50),
        .ram_reg_i_93__5(grp_ClefiaF0Xor_fu_406_n_25),
        .ram_reg_i_97__5(ram_reg_i_97__5),
        .ram_reg_i_97__5_0(ram_reg_i_97__5_0),
        .reg_3130(reg_3130),
        .rin_address1(rin_address1),
        .rk_ce1(rk_ce1),
        .rk_offset({rk_offset[7:3],rk_offset[1:0]}),
        .\rk_offset_read_reg_977_reg[0]_0 (grp_ClefiaF1Xor_3_fu_421_n_41),
        .\rk_offset_read_reg_977_reg[1]_0 (ap_enable_reg_pp0_iter0_reg_reg_0[3:0]),
        .\rk_offset_read_reg_977_reg[4]_0 (grp_ClefiaF1Xor_3_fu_421_n_36),
        .\rk_offset_read_reg_977_reg[4]_1 (grp_ClefiaF1Xor_3_fu_421_n_40),
        .\rk_offset_read_reg_977_reg[5]_0 (grp_ClefiaF1Xor_3_fu_421_n_35),
        .\rk_offset_read_reg_977_reg[5]_1 (grp_ClefiaF1Xor_3_fu_421_n_37),
        .\rk_offset_read_reg_977_reg[6]_0 (grp_ClefiaF1Xor_3_fu_421_n_34),
        .\rk_offset_read_reg_977_reg[6]_1 (grp_ClefiaF1Xor_3_fu_421_n_38),
        .\rk_offset_read_reg_977_reg[7]_0 (grp_ClefiaF1Xor_3_fu_421_n_33),
        .\rk_offset_read_reg_977_reg[7]_1 (grp_ClefiaF1Xor_3_fu_421_n_39),
        .\z_3_reg_1084_reg[7]_0 ({grp_ClefiaF0Xor_fu_406_n_0,grp_ClefiaF0Xor_fu_406_n_1,grp_ClefiaF0Xor_fu_406_n_2,grp_ClefiaF0Xor_fu_406_n_3,grp_ClefiaF0Xor_fu_406_n_4,grp_ClefiaF0Xor_fu_406_n_5,grp_ClefiaF0Xor_fu_406_n_6,grp_ClefiaF0Xor_fu_406_n_7}));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_3_fu_421_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_3_fu_421_n_42),
        .Q(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln230_fu_489_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln230_fu_489_p2_carry_n_0,icmp_ln230_fu_489_p2_carry_n_1,icmp_ln230_fu_489_p2_carry_n_2,icmp_ln230_fu_489_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln230_fu_489_p2_carry_i_1_n_0,icmp_ln230_fu_489_p2_carry_i_2_n_0,icmp_ln230_fu_489_p2_carry_i_3_n_0,icmp_ln230_fu_489_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln230_fu_489_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln230_fu_489_p2_carry_i_5_n_0,icmp_ln230_fu_489_p2_carry_i_6_n_0,icmp_ln230_fu_489_p2_carry_i_7_n_0,icmp_ln230_fu_489_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln230_fu_489_p2_carry__0
       (.CI(icmp_ln230_fu_489_p2_carry_n_0),
        .CO({icmp_ln230_fu_489_p2_carry__0_n_0,icmp_ln230_fu_489_p2_carry__0_n_1,icmp_ln230_fu_489_p2_carry__0_n_2,icmp_ln230_fu_489_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln230_fu_489_p2_carry__0_i_1_n_0,icmp_ln230_fu_489_p2_carry__0_i_2_n_0,icmp_ln230_fu_489_p2_carry__0_i_3_n_0,icmp_ln230_fu_489_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln230_fu_489_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln230_fu_489_p2_carry__0_i_5_n_0,icmp_ln230_fu_489_p2_carry__0_i_6_n_0,icmp_ln230_fu_489_p2_carry__0_i_7_n_0,icmp_ln230_fu_489_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry__0_i_1
       (.I0(add_ln224_1_fu_472_p2[15]),
        .I1(add_ln224_1_fu_472_p2[14]),
        .O(icmp_ln230_fu_489_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry__0_i_2
       (.I0(add_ln224_1_fu_472_p2[13]),
        .I1(add_ln224_1_fu_472_p2[12]),
        .O(icmp_ln230_fu_489_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry__0_i_3
       (.I0(add_ln224_1_fu_472_p2[11]),
        .I1(add_ln224_1_fu_472_p2[10]),
        .O(icmp_ln230_fu_489_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry__0_i_4
       (.I0(add_ln224_1_fu_472_p2[9]),
        .I1(add_ln224_1_fu_472_p2[8]),
        .O(icmp_ln230_fu_489_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry__0_i_5
       (.I0(add_ln224_1_fu_472_p2[14]),
        .I1(add_ln224_1_fu_472_p2[15]),
        .O(icmp_ln230_fu_489_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry__0_i_6
       (.I0(add_ln224_1_fu_472_p2[12]),
        .I1(add_ln224_1_fu_472_p2[13]),
        .O(icmp_ln230_fu_489_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry__0_i_7
       (.I0(add_ln224_1_fu_472_p2[10]),
        .I1(add_ln224_1_fu_472_p2[11]),
        .O(icmp_ln230_fu_489_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry__0_i_8
       (.I0(add_ln224_1_fu_472_p2[8]),
        .I1(add_ln224_1_fu_472_p2[9]),
        .O(icmp_ln230_fu_489_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln230_fu_489_p2_carry__1
       (.CI(icmp_ln230_fu_489_p2_carry__0_n_0),
        .CO({icmp_ln230_fu_489_p2_carry__1_n_0,icmp_ln230_fu_489_p2_carry__1_n_1,icmp_ln230_fu_489_p2_carry__1_n_2,icmp_ln230_fu_489_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln230_fu_489_p2_carry__1_i_1_n_0,icmp_ln230_fu_489_p2_carry__1_i_2_n_0,icmp_ln230_fu_489_p2_carry__1_i_3_n_0,icmp_ln230_fu_489_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln230_fu_489_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln230_fu_489_p2_carry__1_i_5_n_0,icmp_ln230_fu_489_p2_carry__1_i_6_n_0,icmp_ln230_fu_489_p2_carry__1_i_7_n_0,icmp_ln230_fu_489_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry__1_i_1
       (.I0(add_ln224_1_fu_472_p2[23]),
        .I1(add_ln224_1_fu_472_p2[22]),
        .O(icmp_ln230_fu_489_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry__1_i_2
       (.I0(add_ln224_1_fu_472_p2[21]),
        .I1(add_ln224_1_fu_472_p2[20]),
        .O(icmp_ln230_fu_489_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry__1_i_3
       (.I0(add_ln224_1_fu_472_p2[19]),
        .I1(add_ln224_1_fu_472_p2[18]),
        .O(icmp_ln230_fu_489_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry__1_i_4
       (.I0(add_ln224_1_fu_472_p2[17]),
        .I1(add_ln224_1_fu_472_p2[16]),
        .O(icmp_ln230_fu_489_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry__1_i_5
       (.I0(add_ln224_1_fu_472_p2[22]),
        .I1(add_ln224_1_fu_472_p2[23]),
        .O(icmp_ln230_fu_489_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry__1_i_6
       (.I0(add_ln224_1_fu_472_p2[20]),
        .I1(add_ln224_1_fu_472_p2[21]),
        .O(icmp_ln230_fu_489_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry__1_i_7
       (.I0(add_ln224_1_fu_472_p2[18]),
        .I1(add_ln224_1_fu_472_p2[19]),
        .O(icmp_ln230_fu_489_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry__1_i_8
       (.I0(add_ln224_1_fu_472_p2[16]),
        .I1(add_ln224_1_fu_472_p2[17]),
        .O(icmp_ln230_fu_489_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln230_fu_489_p2_carry__2
       (.CI(icmp_ln230_fu_489_p2_carry__1_n_0),
        .CO({icmp_ln230_fu_489_p2,icmp_ln230_fu_489_p2_carry__2_n_1,icmp_ln230_fu_489_p2_carry__2_n_2,icmp_ln230_fu_489_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln230_fu_489_p2_carry__2_i_1_n_0,icmp_ln230_fu_489_p2_carry__2_i_2_n_0,icmp_ln230_fu_489_p2_carry__2_i_3_n_0,icmp_ln230_fu_489_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln230_fu_489_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln230_fu_489_p2_carry__2_i_5_n_0,icmp_ln230_fu_489_p2_carry__2_i_6_n_0,icmp_ln230_fu_489_p2_carry__2_i_7_n_0,icmp_ln230_fu_489_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln230_fu_489_p2_carry__2_i_1
       (.I0(add_ln224_1_fu_472_p2[30]),
        .I1(add_ln224_1_fu_472_p2[31]),
        .O(icmp_ln230_fu_489_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry__2_i_2
       (.I0(add_ln224_1_fu_472_p2[29]),
        .I1(add_ln224_1_fu_472_p2[28]),
        .O(icmp_ln230_fu_489_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry__2_i_3
       (.I0(add_ln224_1_fu_472_p2[27]),
        .I1(add_ln224_1_fu_472_p2[26]),
        .O(icmp_ln230_fu_489_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry__2_i_4
       (.I0(add_ln224_1_fu_472_p2[25]),
        .I1(add_ln224_1_fu_472_p2[24]),
        .O(icmp_ln230_fu_489_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry__2_i_5
       (.I0(add_ln224_1_fu_472_p2[30]),
        .I1(add_ln224_1_fu_472_p2[31]),
        .O(icmp_ln230_fu_489_p2_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry__2_i_6
       (.I0(add_ln224_1_fu_472_p2[28]),
        .I1(add_ln224_1_fu_472_p2[29]),
        .O(icmp_ln230_fu_489_p2_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry__2_i_7
       (.I0(add_ln224_1_fu_472_p2[26]),
        .I1(add_ln224_1_fu_472_p2[27]),
        .O(icmp_ln230_fu_489_p2_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry__2_i_8
       (.I0(add_ln224_1_fu_472_p2[24]),
        .I1(add_ln224_1_fu_472_p2[25]),
        .O(icmp_ln230_fu_489_p2_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry_i_1
       (.I0(add_ln224_1_fu_472_p2[7]),
        .I1(add_ln224_1_fu_472_p2[6]),
        .O(icmp_ln230_fu_489_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry_i_2
       (.I0(add_ln224_1_fu_472_p2[5]),
        .I1(add_ln224_1_fu_472_p2[4]),
        .O(icmp_ln230_fu_489_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln230_fu_489_p2_carry_i_3
       (.I0(add_ln224_1_fu_472_p2[3]),
        .I1(add_ln224_1_fu_472_p2[2]),
        .O(icmp_ln230_fu_489_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln230_fu_489_p2_carry_i_4
       (.I0(add_ln224_1_fu_472_p2[1]),
        .I1(dec12_i_in_fu_82_reg[0]),
        .O(icmp_ln230_fu_489_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry_i_5
       (.I0(add_ln224_1_fu_472_p2[6]),
        .I1(add_ln224_1_fu_472_p2[7]),
        .O(icmp_ln230_fu_489_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry_i_6
       (.I0(add_ln224_1_fu_472_p2[4]),
        .I1(add_ln224_1_fu_472_p2[5]),
        .O(icmp_ln230_fu_489_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln230_fu_489_p2_carry_i_7
       (.I0(add_ln224_1_fu_472_p2[2]),
        .I1(add_ln224_1_fu_472_p2[3]),
        .O(icmp_ln230_fu_489_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln230_fu_489_p2_carry_i_8
       (.I0(dec12_i_in_fu_82_reg[0]),
        .I1(add_ln224_1_fu_472_p2[1]),
        .O(icmp_ln230_fu_489_p2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln230_reg_549[0]_i_1 
       (.I0(icmp_ln230_fu_489_p2),
        .I1(ap_CS_fsm_pp0_stage19),
        .I2(icmp_ln230_reg_549),
        .O(\icmp_ln230_reg_549[0]_i_1_n_0 ));
  FDRE \icmp_ln230_reg_549_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln230_reg_549[0]_i_1_n_0 ),
        .Q(icmp_ln230_reg_549),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \icmp_ln234_reg_545[0]_i_1 
       (.I0(\icmp_ln234_reg_545[0]_i_2_n_0 ),
        .I1(\icmp_ln234_reg_545[0]_i_3_n_0 ),
        .I2(\icmp_ln234_reg_545[0]_i_4_n_0 ),
        .I3(\icmp_ln234_reg_545[0]_i_5_n_0 ),
        .I4(ap_CS_fsm_pp0_stage19),
        .I5(\icmp_ln234_reg_545_reg_n_0_[0] ),
        .O(\icmp_ln234_reg_545[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln234_reg_545[0]_i_10 
       (.I0(add_ln224_1_fu_472_p2[12]),
        .I1(add_ln224_1_fu_472_p2[13]),
        .O(\icmp_ln234_reg_545[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln234_reg_545[0]_i_11 
       (.I0(add_ln224_1_fu_472_p2[8]),
        .I1(add_ln224_1_fu_472_p2[9]),
        .O(\icmp_ln234_reg_545[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln234_reg_545[0]_i_12 
       (.I0(add_ln224_1_fu_472_p2[26]),
        .I1(add_ln224_1_fu_472_p2[27]),
        .O(\icmp_ln234_reg_545[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln234_reg_545[0]_i_13 
       (.I0(add_ln224_1_fu_472_p2[4]),
        .I1(add_ln224_1_fu_472_p2[5]),
        .O(\icmp_ln234_reg_545[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \icmp_ln234_reg_545[0]_i_2 
       (.I0(\icmp_ln234_reg_545[0]_i_6_n_0 ),
        .I1(add_ln224_1_fu_472_p2[18]),
        .I2(add_ln224_1_fu_472_p2[19]),
        .I3(add_ln224_1_fu_472_p2[30]),
        .I4(add_ln224_1_fu_472_p2[31]),
        .I5(\icmp_ln234_reg_545[0]_i_7_n_0 ),
        .O(\icmp_ln234_reg_545[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \icmp_ln234_reg_545[0]_i_3 
       (.I0(add_ln224_1_fu_472_p2[16]),
        .I1(add_ln224_1_fu_472_p2[17]),
        .I2(add_ln224_1_fu_472_p2[10]),
        .I3(add_ln224_1_fu_472_p2[11]),
        .I4(\icmp_ln234_reg_545[0]_i_8_n_0 ),
        .I5(\icmp_ln234_reg_545[0]_i_9_n_0 ),
        .O(\icmp_ln234_reg_545[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \icmp_ln234_reg_545[0]_i_4 
       (.I0(add_ln224_1_fu_472_p2[20]),
        .I1(add_ln224_1_fu_472_p2[21]),
        .I2(add_ln224_1_fu_472_p2[6]),
        .I3(add_ln224_1_fu_472_p2[7]),
        .I4(\icmp_ln234_reg_545[0]_i_10_n_0 ),
        .I5(\icmp_ln234_reg_545[0]_i_11_n_0 ),
        .O(\icmp_ln234_reg_545[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \icmp_ln234_reg_545[0]_i_5 
       (.I0(add_ln224_1_fu_472_p2[14]),
        .I1(add_ln224_1_fu_472_p2[15]),
        .I2(add_ln224_1_fu_472_p2[2]),
        .I3(add_ln224_1_fu_472_p2[3]),
        .I4(\icmp_ln234_reg_545[0]_i_12_n_0 ),
        .I5(\icmp_ln234_reg_545[0]_i_13_n_0 ),
        .O(\icmp_ln234_reg_545[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln234_reg_545[0]_i_6 
       (.I0(add_ln224_1_fu_472_p2[28]),
        .I1(add_ln224_1_fu_472_p2[29]),
        .O(\icmp_ln234_reg_545[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln234_reg_545[0]_i_7 
       (.I0(dec12_i_in_fu_82_reg[0]),
        .I1(add_ln224_1_fu_472_p2[1]),
        .O(\icmp_ln234_reg_545[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln234_reg_545[0]_i_8 
       (.I0(add_ln224_1_fu_472_p2[24]),
        .I1(add_ln224_1_fu_472_p2[25]),
        .O(\icmp_ln234_reg_545[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln234_reg_545[0]_i_9 
       (.I0(add_ln224_1_fu_472_p2[22]),
        .I1(add_ln224_1_fu_472_p2[23]),
        .O(\icmp_ln234_reg_545[0]_i_9_n_0 ));
  FDRE \icmp_ln234_reg_545_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln234_reg_545[0]_i_1_n_0 ),
        .Q(\icmp_ln234_reg_545_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80888000)) 
    \idx109_fu_78[7]_i_2 
       (.I0(icmp_ln230_fu_489_p2),
        .I1(ap_CS_fsm_pp0_stage19),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(dec12_i_in_fu_820));
  FDRE \idx109_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_820),
        .D(rk_offset[0]),
        .Q(\idx109_fu_78_reg_n_0_[0] ),
        .R(dec12_i_in_fu_821));
  FDRE \idx109_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_820),
        .D(rk_offset[1]),
        .Q(\idx109_fu_78_reg_n_0_[1] ),
        .R(dec12_i_in_fu_821));
  FDRE \idx109_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_820),
        .D(add_ln233_fu_478_p2[2]),
        .Q(\idx109_fu_78_reg_n_0_[2] ),
        .R(dec12_i_in_fu_821));
  FDRE \idx109_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_820),
        .D(add_ln233_fu_478_p2[3]),
        .Q(\idx109_fu_78_reg_n_0_[3] ),
        .R(dec12_i_in_fu_821));
  FDRE \idx109_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_820),
        .D(add_ln233_fu_478_p2[4]),
        .Q(\idx109_fu_78_reg_n_0_[4] ),
        .R(dec12_i_in_fu_821));
  FDRE \idx109_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_820),
        .D(add_ln233_fu_478_p2[5]),
        .Q(\idx109_fu_78_reg_n_0_[5] ),
        .R(dec12_i_in_fu_821));
  FDRE \idx109_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_820),
        .D(add_ln233_fu_478_p2[6]),
        .Q(\idx109_fu_78_reg_n_0_[6] ),
        .R(dec12_i_in_fu_821));
  FDRE \idx109_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_820),
        .D(add_ln233_fu_478_p2[7]),
        .Q(\idx109_fu_78_reg_n_0_[7] ),
        .R(dec12_i_in_fu_821));
  FDRE \idx109_load_reg_524_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_78_reg_n_0_[2] ),
        .Q(idx109_load_reg_524[2]),
        .R(1'b0));
  FDRE \idx109_load_reg_524_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_78_reg_n_0_[4] ),
        .Q(idx109_load_reg_524[4]),
        .R(1'b0));
  FDRE \idx109_load_reg_524_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_78_reg_n_0_[5] ),
        .Q(idx109_load_reg_524[5]),
        .R(1'b0));
  FDRE \idx109_load_reg_524_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_78_reg_n_0_[6] ),
        .Q(idx109_load_reg_524[6]),
        .R(1'b0));
  FDRE \idx109_load_reg_524_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_78_reg_n_0_[7] ),
        .Q(idx109_load_reg_524[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E2E200)) 
    ram_reg_i_171__0
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_CS_fsm_pp0_stage11),
        .I5(ap_CS_fsm_pp0_stage10),
        .O(ram_reg_i_171__0_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_i_18__10
       (.I0(ram_reg_i_24__11_n_0),
        .I1(Q[3]),
        .I2(ram_reg_0),
        .I3(\icmp_ln234_reg_545_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hF3FB000800080008)) 
    ram_reg_i_19__12
       (.I0(ram_reg_i_24__11_n_0),
        .I1(Q[3]),
        .I2(ram_reg_0),
        .I3(\icmp_ln234_reg_545_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[1]),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    ram_reg_i_21__11
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage16),
        .I2(ram_reg_i_39__10_n_0),
        .I3(\ap_CS_fsm_reg_n_0_[18] ),
        .I4(ap_CS_fsm_pp0_stage17),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_21__11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FE00)) 
    ram_reg_i_24__11
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_CS_fsm_pp0_stage21),
        .I2(ap_CS_fsm_pp0_stage22),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage20),
        .I5(ram_reg_i_40__7_n_0),
        .O(ram_reg_i_24__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__11
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_0),
        .O(ram_reg_i_26__11_n_0));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    ram_reg_i_27__10
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage22),
        .I3(ap_CS_fsm_pp0_stage21),
        .I4(ap_CS_fsm_pp0_stage23),
        .O(ram_reg_i_27__10_n_0));
  LUT6 #(
    .INIT(64'h0000000000005557)) 
    ram_reg_i_27__9
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage22),
        .I2(ap_CS_fsm_pp0_stage21),
        .I3(ap_CS_fsm_pp0_stage23),
        .I4(ram_reg_i_21__11_n_0),
        .I5(ap_CS_fsm_pp0_stage20),
        .O(ram_reg_i_27__9_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC8)) 
    ram_reg_i_29__11
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(\ap_CS_fsm_reg_n_0_[18] ),
        .I5(ap_CS_fsm_pp0_stage17),
        .O(ram_reg_i_29__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h0A0A0A2A)) 
    ram_reg_i_30__8
       (.I0(ram_reg_i_31__9_n_0),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage22),
        .I4(ap_CS_fsm_pp0_stage21),
        .O(ram_reg_i_30__8_n_0));
  LUT6 #(
    .INIT(64'hBABABA000000BA00)) 
    ram_reg_i_31__10
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_CS_fsm_pp0_stage22),
        .I2(ap_CS_fsm_pp0_stage21),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .O(ram_reg_i_31__10_n_0));
  LUT6 #(
    .INIT(64'h000FFF0F111FFF1F)) 
    ram_reg_i_31__9
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(ap_CS_fsm_pp0_stage24),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage23),
        .O(ram_reg_i_31__9_n_0));
  LUT6 #(
    .INIT(64'hFFF000F0EEE000E0)) 
    ram_reg_i_32__10
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage26),
        .O(ram_reg_i_32__10_n_0));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    ram_reg_i_32__11
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage20),
        .I4(ap_CS_fsm_pp0_stage22),
        .I5(ap_CS_fsm_pp0_stage21),
        .O(ram_reg_i_32__11_n_0));
  LUT6 #(
    .INIT(64'hA0A0FCACA0A0A0A0)) 
    ram_reg_i_33__10
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage26),
        .I5(ap_CS_fsm_pp0_stage25),
        .O(ram_reg_i_33__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_33__11
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage25),
        .O(ram_reg_i_33__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_i_34__12
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage26),
        .O(ram_reg_i_34__12_n_0));
  LUT6 #(
    .INIT(64'h1111F0F01110F0F0)) 
    ram_reg_i_37__11
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(ap_CS_fsm_pp0_stage26),
        .I2(ram_reg_i_32__11_n_0),
        .I3(ap_CS_fsm_pp0_stage23),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage24),
        .O(ram_reg_i_37__11_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_38__10
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_38__10_n_0));
  LUT5 #(
    .INIT(32'h55955555)) 
    ram_reg_i_390
       (.I0(add_ln224_fu_457_p2[7]),
        .I1(add_ln224_fu_457_p2[6]),
        .I2(add_ln224_fu_457_p2[4]),
        .I3(ram_reg_i_542_n_0),
        .I4(add_ln224_fu_457_p2[5]),
        .O(ram_reg_i_390_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    ram_reg_i_393
       (.I0(rk_offset[6]),
        .I1(rk_offset[3]),
        .I2(rk_offset[0]),
        .I3(rk_offset[1]),
        .I4(rk_offset[4]),
        .I5(rk_offset[5]),
        .O(ram_reg_i_393_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_39__10
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage11),
        .O(ram_reg_i_39__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hA000A080)) 
    ram_reg_i_39__9
       (.I0(ram_reg_i_31__9_n_0),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage22),
        .I4(ap_CS_fsm_pp0_stage21),
        .O(ram_reg_i_39__9_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ram_reg_i_3__7
       (.I0(ram_reg_i_29__11_n_0),
        .I1(ram_reg_i_30__8_n_0),
        .I2(ram_reg_i_31__9_n_0),
        .I3(ram_reg_i_32__11_n_0),
        .I4(ram_reg_i_33__11_n_0),
        .O(\ap_CS_fsm_reg[19]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF0E0)) 
    ram_reg_i_3__8
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage26),
        .I4(ram_reg_i_26__11_n_0),
        .I5(ram_reg_i_27__9_n_0),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    ram_reg_i_408
       (.I0(add_ln224_fu_457_p2[6]),
        .I1(add_ln224_fu_457_p2[5]),
        .I2(\idx109_fu_78_reg_n_0_[3] ),
        .I3(ram_reg_i_550_n_0),
        .I4(\idx109_fu_78_reg_n_0_[2] ),
        .I5(add_ln224_fu_457_p2[4]),
        .O(ram_reg_i_408_n_0));
  LUT6 #(
    .INIT(64'hFF88FF88FF88F888)) 
    ram_reg_i_40__7
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage26),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(ap_CS_fsm_pp0_stage24),
        .O(ram_reg_i_40__7_n_0));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    ram_reg_i_40__8
       (.I0(ap_CS_fsm_pp0_stage17),
        .I1(\ap_CS_fsm_reg_n_0_[18] ),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_40__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_i_410
       (.I0(rk_offset[5]),
        .I1(rk_offset[4]),
        .I2(rk_offset[1]),
        .I3(rk_offset[0]),
        .I4(rk_offset[3]),
        .O(ram_reg_i_410_n_0));
  LUT6 #(
    .INIT(64'hFE00FEFEFE000000)) 
    ram_reg_i_42__9
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_CS_fsm_pp0_stage21),
        .I2(ap_CS_fsm_pp0_stage22),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_42__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_i_542
       (.I0(\idx109_fu_78_reg_n_0_[2] ),
        .I1(\idx109_fu_78_reg_n_0_[0] ),
        .I2(\idx109_fu_78_reg_n_0_[1] ),
        .I3(\idx109_fu_78_reg_n_0_[3] ),
        .O(ram_reg_i_542_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_550
       (.I0(\idx109_fu_78_reg_n_0_[0] ),
        .I1(\idx109_fu_78_reg_n_0_[1] ),
        .O(ram_reg_i_550_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_i_556
       (.I0(rk_offset[3]),
        .I1(rk_offset[0]),
        .I2(rk_offset[1]),
        .I3(rk_offset[4]),
        .O(ram_reg_i_556_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_i_564
       (.I0(rk_offset[1]),
        .I1(rk_offset[0]),
        .I2(rk_offset[3]),
        .O(ram_reg_i_564_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_574
       (.I0(rk_offset[0]),
        .I1(rk_offset[1]),
        .O(ram_reg_i_574_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_6__11
       (.I0(ADDRARDADDR[2]),
        .I1(Q[3]),
        .I2(ram_reg_0),
        .I3(ram_reg_1[2]),
        .O(\ap_CS_fsm_reg[9]_0 [2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W
   (DOADO,
    DOBDO,
    ram_reg_0,
    ap_clk,
    ram_reg_1,
    fin_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_2,
    DIBDI,
    WEA,
    WEBWE,
    reg_315_reg);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input ram_reg_1;
  input fin_ce0;
  input [2:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [7:0]ram_reg_2;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [7:0]reg_315_reg;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire fin_ce0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]reg_315_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaDecrypt_1_fu_212/fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_1),
        .ENBWREN(fin_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_10__0
       (.I0(DOADO[2]),
        .I1(reg_315_reg[2]),
        .O(ram_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_11__0
       (.I0(DOADO[1]),
        .I1(reg_315_reg[1]),
        .O(ram_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_12__0
       (.I0(DOADO[0]),
        .I1(reg_315_reg[0]),
        .O(ram_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_5__0
       (.I0(DOADO[7]),
        .I1(reg_315_reg[7]),
        .O(ram_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_6__0
       (.I0(DOADO[6]),
        .I1(reg_315_reg[6]),
        .O(ram_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_7__0
       (.I0(DOADO[5]),
        .I1(reg_315_reg[5]),
        .O(ram_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_8__0
       (.I0(DOADO[4]),
        .I1(reg_315_reg[4]),
        .O(ram_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_9__0
       (.I0(DOADO[3]),
        .I1(reg_315_reg[3]),
        .O(ram_reg_0[3]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_50
   (ram_reg_0,
    rout_d0,
    ram_reg_1,
    ap_clk,
    fout_ce1,
    fout_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    Q,
    ram_reg_2,
    q0);
  output [7:0]ram_reg_0;
  output [7:0]rout_d0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input fout_ce1;
  input fout_ce0;
  input [2:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [0:0]Q;
  input ram_reg_2;
  input [7:0]q0;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire fout_ce0;
  wire fout_ce1;
  wire [7:0]q0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [7:0]rout_d0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaDecrypt_1_fu_212/fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],rout_d0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(fout_ce1),
        .ENBWREN(fout_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_10__11
       (.I0(rout_d0[7]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[7]),
        .O(ram_reg_1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_11__11
       (.I0(rout_d0[6]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[6]),
        .O(ram_reg_1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_12__11
       (.I0(rout_d0[5]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[5]),
        .O(ram_reg_1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_13__11
       (.I0(rout_d0[4]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[4]),
        .O(ram_reg_1[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_14__11
       (.I0(rout_d0[3]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[3]),
        .O(ram_reg_1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_15__11
       (.I0(rout_d0[2]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[2]),
        .O(ram_reg_1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_16__11
       (.I0(rout_d0[1]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[1]),
        .O(ram_reg_1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_17__11
       (.I0(rout_d0[0]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[0]),
        .O(ram_reg_1[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W
   (Q,
    \q0_reg[7]_0 ,
    E,
    ap_clk,
    d0,
    p_0_in,
    rin_address0,
    rin_address1,
    \q1_reg[7]_0 ,
    \q0_reg[7]_1 );
  output [7:0]Q;
  output [7:0]\q0_reg[7]_0 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in;
  input [3:0]rin_address0;
  input [1:0]rin_address1;
  input [0:0]\q1_reg[7]_0 ;
  input [0:0]\q0_reg[7]_1 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]d0;
  wire p_0_in;
  wire [7:0]q00__0;
  wire [7:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [7:0]q10;
  wire [0:0]\q1_reg[7]_0 ;
  wire [3:0]rin_address0;
  wire [1:0]rin_address1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .DPO(q10[0]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .DPO(q10[1]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .DPO(q10[2]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .DPO(q10[3]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .DPO(q10[4]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .DPO(q10[5]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .DPO(q10[6]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .DPO(q10[7]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W
   (\q0_reg[7]_0 ,
    Q,
    mem_reg,
    Clefia_dec_q0,
    E,
    ap_clk,
    rout_d0,
    p_0_in__0,
    rout_address0);
  output [7:0]\q0_reg[7]_0 ;
  input [1:0]Q;
  input [7:0]mem_reg;
  input [7:0]Clefia_dec_q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]rout_d0;
  input p_0_in__0;
  input [3:0]rout_address0;

  wire [7:0]Clefia_dec_q0;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire [7:0]mem_reg;
  wire p_0_in__0;
  wire [7:0]q00;
  wire [7:0]\q0_reg[7]_0 ;
  wire [3:0]rout_address0;
  wire [7:0]rout_d0;
  wire [7:0]rout_q0;

  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_13
       (.I0(rout_q0[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[7]),
        .I4(Clefia_dec_q0[7]),
        .O(\q0_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_14
       (.I0(rout_q0[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[6]),
        .I4(Clefia_dec_q0[6]),
        .O(\q0_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_15__0
       (.I0(rout_q0[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[5]),
        .I4(Clefia_dec_q0[5]),
        .O(\q0_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_16__0
       (.I0(rout_q0[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[4]),
        .I4(Clefia_dec_q0[4]),
        .O(\q0_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_17__0
       (.I0(rout_q0[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[3]),
        .I4(Clefia_dec_q0[3]),
        .O(\q0_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_18__0
       (.I0(rout_q0[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[2]),
        .I4(Clefia_dec_q0[2]),
        .O(\q0_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_19__0
       (.I0(rout_q0[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[1]),
        .I4(Clefia_dec_q0[1]),
        .O(\q0_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_20__0
       (.I0(rout_q0[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[0]),
        .I4(Clefia_dec_q0[0]),
        .O(\q0_reg[7]_0 [0]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(rout_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(rout_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(rout_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(rout_q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(rout_q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(rout_q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(rout_q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(rout_q0[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1
   (Q,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg,
    E,
    D,
    \ap_CS_fsm_reg[11]_0 ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    \idx_fu_94_reg[0]_0 ,
    \idx_fu_94_reg[3]_0 ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[8]_1 ,
    lk_address0,
    \idx_fu_94_reg[1]_0 ,
    d0,
    ap_clk,
    DIADI,
    q0,
    q1,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
    \i_fu_68_reg[3] ,
    ram_reg,
    \q1_reg[7] ,
    DOBDO,
    \ap_CS_fsm_reg[1]_0 );
  output [2:0]Q;
  output grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg;
  output [0:0]E;
  output [0:0]D;
  output \ap_CS_fsm_reg[11]_0 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \idx_fu_94_reg[0]_0 ;
  output \idx_fu_94_reg[3]_0 ;
  output \ap_CS_fsm_reg[8]_0 ;
  output [0:0]\ap_CS_fsm_reg[10]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \ap_CS_fsm_reg[8]_1 ;
  output [0:0]lk_address0;
  output \idx_fu_94_reg[1]_0 ;
  output [7:0]d0;
  input ap_clk;
  input [5:0]DIADI;
  input [7:0]q0;
  input [7:0]q1;
  input grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  input grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg;
  input [0:0]\i_fu_68_reg[3] ;
  input ram_reg;
  input \q1_reg[7] ;
  input [7:0]DOBDO;
  input \ap_CS_fsm_reg[1]_0 ;

  wire [0:0]D;
  wire [5:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]add_ln114_fu_804_p2__0;
  wire [3:0]add_ln117_fu_814_p2;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [7:0]d0;
  wire [0:0]data0;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg;
  wire [0:0]\i_fu_68_reg[3] ;
  wire idx_fu_940;
  wire \idx_fu_94_reg[0]_0 ;
  wire \idx_fu_94_reg[1]_0 ;
  wire \idx_fu_94_reg[3]_0 ;
  wire [0:0]lk_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire \q1_reg[7] ;
  wire ram_reg;
  wire ram_reg_0_31_0_0_i_17_n_0;
  wire ram_reg_0_31_0_0_i_21_n_0;
  wire ram_reg_i_28__0_n_0;
  wire ram_reg_i_57__1_n_0;
  wire t_U_n_0;
  wire \tmp_166_reg_936[0]_i_1_n_0 ;
  wire [6:0]tmp_s_reg_876;
  wire trunc_ln246_reg_861;
  wire trunc_ln248_reg_881;
  wire \trunc_ln248_reg_881[0]_i_1_n_0 ;
  wire trunc_ln250_reg_896;
  wire \trunc_ln250_reg_896[0]_i_1_n_0 ;
  wire trunc_ln252_reg_911;
  wire \trunc_ln252_reg_911[0]_i_1_n_0 ;
  wire [6:0]trunc_ln257_reg_946;
  wire [6:0]trunc_ln259_reg_961;
  wire [6:0]trunc_ln261_reg_976;

  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm[0]_i_2_n_0 ),
        .I1(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(Q[2]),
        .I1(add_ln114_fu_804_p2__0[2]),
        .I2(add_ln114_fu_804_p2__0[1]),
        .I3(add_ln114_fu_804_p2__0[0]),
        .I4(add_ln114_fu_804_p2__0[3]),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[1]),
        .I1(add_ln114_fu_804_p2__0[3]),
        .I2(add_ln114_fu_804_p2__0[0]),
        .I3(add_ln114_fu_804_p2__0[1]),
        .I4(add_ln114_fu_804_p2__0[2]),
        .I5(Q[2]),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[10]_i_1__4 
       (.I0(\ap_CS_fsm[0]_i_2_n_0 ),
        .I1(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0),
        .I4(\i_fu_68_reg[3] ),
        .O(D));
  LUT5 #(
    .INIT(32'h00020000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm_reg[6]_0 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Q[2]),
        .I1(ap_CS_fsm_state2),
        .I2(Q[0]),
        .I3(ap_NS_fsm1),
        .I4(Q[1]),
        .I5(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(Q[2]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(Q[0]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(ap_CS_fsm_state7),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(Q[1]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[0]_i_2_n_0 ),
        .I1(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0),
        .I2(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .O(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \i_fu_68[3]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .I2(\ap_CS_fsm[0]_i_2_n_0 ),
        .I3(\i_fu_68_reg[3] ),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_94[0]_i_1 
       (.I0(add_ln114_fu_804_p2__0[0]),
        .O(add_ln117_fu_814_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_94[1]_i_1 
       (.I0(add_ln114_fu_804_p2__0[0]),
        .I1(add_ln114_fu_804_p2__0[1]),
        .O(add_ln117_fu_814_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_94[2]_i_1 
       (.I0(add_ln114_fu_804_p2__0[2]),
        .I1(add_ln114_fu_804_p2__0[1]),
        .I2(add_ln114_fu_804_p2__0[0]),
        .O(add_ln117_fu_814_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_94[3]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \idx_fu_94[3]_i_2 
       (.I0(Q[2]),
        .I1(add_ln114_fu_804_p2__0[2]),
        .I2(add_ln114_fu_804_p2__0[1]),
        .I3(add_ln114_fu_804_p2__0[0]),
        .I4(add_ln114_fu_804_p2__0[3]),
        .O(idx_fu_940));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx_fu_94[3]_i_3 
       (.I0(add_ln114_fu_804_p2__0[3]),
        .I1(add_ln114_fu_804_p2__0[0]),
        .I2(add_ln114_fu_804_p2__0[1]),
        .I3(add_ln114_fu_804_p2__0[2]),
        .O(add_ln117_fu_814_p2[3]));
  FDRE \idx_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_940),
        .D(add_ln117_fu_814_p2[0]),
        .Q(add_ln114_fu_804_p2__0[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_940),
        .D(add_ln117_fu_814_p2[1]),
        .Q(add_ln114_fu_804_p2__0[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_940),
        .D(add_ln117_fu_814_p2[2]),
        .Q(add_ln114_fu_804_p2__0[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_940),
        .D(add_ln117_fu_814_p2[3]),
        .Q(add_ln114_fu_804_p2__0[3]),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \q0[7]_i_3 
       (.I0(ram_reg_i_28__0_n_0),
        .I1(ap_NS_fsm1),
        .I2(Q[2]),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state3),
        .I5(t_U_n_0),
        .O(\ap_CS_fsm_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    \q1[7]_i_1 
       (.I0(\i_fu_68_reg[3] ),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFEF)) 
    ram_reg_0_31_0_0_i_10
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state7),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[8]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_31_0_0_i_11
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state7),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state5),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B888)) 
    ram_reg_0_31_0_0_i_13
       (.I0(add_ln114_fu_804_p2__0[0]),
        .I1(Q[2]),
        .I2(ram_reg_i_57__1_n_0),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state4),
        .O(\idx_fu_94_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    ram_reg_0_31_0_0_i_15
       (.I0(add_ln114_fu_804_p2__0[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state8),
        .I5(ram_reg_0_31_0_0_i_21_n_0),
        .O(\idx_fu_94_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    ram_reg_0_31_0_0_i_17
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state7),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state8),
        .I5(Q[2]),
        .O(ram_reg_0_31_0_0_i_17_n_0));
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    ram_reg_0_31_0_0_i_19
       (.I0(add_ln114_fu_804_p2__0[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .O(\idx_fu_94_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h11110001)) 
    ram_reg_0_31_0_0_i_21
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state4),
        .O(ram_reg_0_31_0_0_i_21_n_0));
  LUT5 #(
    .INIT(32'hBAAABABA)) 
    ram_reg_0_31_0_0_i_5
       (.I0(\q1_reg[7] ),
        .I1(ram_reg_0_31_0_0_i_17_n_0),
        .I2(\i_fu_68_reg[3] ),
        .I3(add_ln114_fu_804_p2__0[2]),
        .I4(Q[2]),
        .O(lk_address0));
  LUT6 #(
    .INIT(64'h00000000FDFDFDFF)) 
    ram_reg_0_31_0_0_i_8
       (.I0(ram_reg_i_28__0_n_0),
        .I1(Q[0]),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state9),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFBBBA)) 
    ram_reg_0_31_0_0_i_9
       (.I0(ap_CS_fsm_state7),
        .I1(Q[0]),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state8),
        .O(\ap_CS_fsm_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_28__0
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .O(ram_reg_i_28__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_57__1
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(Q[0]),
        .O(ram_reg_i_57__1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W t_U
       (.DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q({ap_CS_fsm_state11,Q[1],ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,Q[0],ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[5] (t_U_n_0),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6]_0 ),
        .ap_clk(ap_clk),
        .d0(d0),
        .data0(data0),
        .q0(q0),
        .q1(q1),
        .\q1_reg[0] (\i_fu_68_reg[3] ),
        .ram_reg_0(ram_reg_i_57__1_n_0),
        .ram_reg_1(add_ln114_fu_804_p2__0),
        .ram_reg_2(ram_reg_i_28__0_n_0),
        .ram_reg_3(trunc_ln261_reg_976),
        .ram_reg_4(trunc_ln259_reg_961),
        .ram_reg_5(ram_reg),
        .ram_reg_6(tmp_s_reg_876),
        .ram_reg_7(trunc_ln257_reg_946),
        .trunc_ln246_reg_861(trunc_ln246_reg_861),
        .trunc_ln248_reg_881(trunc_ln248_reg_881),
        .trunc_ln250_reg_896(trunc_ln250_reg_896),
        .trunc_ln252_reg_911(trunc_ln252_reg_911));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_166_reg_936[0]_i_1 
       (.I0(q1[7]),
        .I1(Q[0]),
        .I2(data0),
        .O(\tmp_166_reg_936[0]_i_1_n_0 ));
  FDRE \tmp_166_reg_936_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_166_reg_936[0]_i_1_n_0 ),
        .Q(data0),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[1]),
        .Q(tmp_s_reg_876[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[2]),
        .Q(tmp_s_reg_876[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[3]),
        .Q(tmp_s_reg_876[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[4]),
        .Q(tmp_s_reg_876[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[5]),
        .Q(tmp_s_reg_876[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[6]),
        .Q(tmp_s_reg_876[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[7]),
        .Q(tmp_s_reg_876[6]),
        .R(1'b0));
  FDRE \trunc_ln246_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[0]),
        .Q(trunc_ln246_reg_861),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln248_reg_881[0]_i_1 
       (.I0(q0[0]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln248_reg_881),
        .O(\trunc_ln248_reg_881[0]_i_1_n_0 ));
  FDRE \trunc_ln248_reg_881_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln248_reg_881[0]_i_1_n_0 ),
        .Q(trunc_ln248_reg_881),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln250_reg_896[0]_i_1 
       (.I0(q1[0]),
        .I1(ap_CS_fsm_state4),
        .I2(trunc_ln250_reg_896),
        .O(\trunc_ln250_reg_896[0]_i_1_n_0 ));
  FDRE \trunc_ln250_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln250_reg_896[0]_i_1_n_0 ),
        .Q(trunc_ln250_reg_896),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln252_reg_911[0]_i_1 
       (.I0(q1[0]),
        .I1(ap_CS_fsm_state5),
        .I2(trunc_ln252_reg_911),
        .O(\trunc_ln252_reg_911[0]_i_1_n_0 ));
  FDRE \trunc_ln252_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln252_reg_911[0]_i_1_n_0 ),
        .Q(trunc_ln252_reg_911),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[0]),
        .Q(trunc_ln257_reg_946[0]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[1]),
        .Q(trunc_ln257_reg_946[1]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[2]),
        .Q(trunc_ln257_reg_946[2]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[3]),
        .Q(trunc_ln257_reg_946[3]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[4]),
        .Q(trunc_ln257_reg_946[4]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[5]),
        .Q(trunc_ln257_reg_946[5]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[6]),
        .Q(trunc_ln257_reg_946[6]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[0]),
        .Q(trunc_ln259_reg_961[0]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[1]),
        .Q(trunc_ln259_reg_961[1]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[2]),
        .Q(trunc_ln259_reg_961[2]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[3]),
        .Q(trunc_ln259_reg_961[3]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[4]),
        .Q(trunc_ln259_reg_961[4]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[5]),
        .Q(trunc_ln259_reg_961[5]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[6]),
        .Q(trunc_ln259_reg_961[6]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[0]),
        .Q(trunc_ln261_reg_976[0]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[1]),
        .Q(trunc_ln261_reg_976[1]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[2]),
        .Q(trunc_ln261_reg_976[2]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[3]),
        .Q(trunc_ln261_reg_976[3]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[4]),
        .Q(trunc_ln261_reg_976[4]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[5]),
        .Q(trunc_ln261_reg_976[5]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[6]),
        .Q(trunc_ln261_reg_976[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaDoubleSwap_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_14
   (E,
    \ap_CS_fsm_reg[11]_0 ,
    D,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    \idx_fu_94_reg[0]_0 ,
    \idx_fu_94_reg[3]_0 ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[8]_1 ,
    lk_address0,
    \idx_fu_94_reg[1]_0 ,
    d0,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg,
    ap_clk,
    DIADI,
    q0,
    q1,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
    Q,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
    ram_reg,
    \q1_reg[7] ,
    DOBDO,
    ap_rst_n_inv);
  output [0:0]E;
  output [2:0]\ap_CS_fsm_reg[11]_0 ;
  output [0:0]D;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \idx_fu_94_reg[0]_0 ;
  output \idx_fu_94_reg[3]_0 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[8]_0 ;
  output [0:0]\ap_CS_fsm_reg[10]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \ap_CS_fsm_reg[8]_1 ;
  output [0:0]lk_address0;
  output \idx_fu_94_reg[1]_0 ;
  output [7:0]d0;
  output grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg;
  input ap_clk;
  input [5:0]DIADI;
  input [7:0]q0;
  input [7:0]q1;
  input grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg;
  input [0:0]Q;
  input grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  input ram_reg;
  input \q1_reg[7] ;
  input [7:0]DOBDO;
  input ap_rst_n_inv;

  wire [0:0]D;
  wire [5:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]add_ln114_fu_804_p2__0;
  wire [3:0]add_ln117_fu_814_p2;
  wire \ap_CS_fsm[0]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_2__2_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[10]_0 ;
  wire [2:0]\ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [10:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [7:0]d0;
  wire [0:0]data0;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg;
  wire idx_fu_940;
  wire \idx_fu_94_reg[0]_0 ;
  wire \idx_fu_94_reg[1]_0 ;
  wire \idx_fu_94_reg[3]_0 ;
  wire [0:0]lk_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire \q1_reg[7] ;
  wire ram_reg;
  wire ram_reg_0_31_0_0_i_17__0_n_0;
  wire ram_reg_0_31_0_0_i_21__0_n_0;
  wire ram_reg_i_28__3_n_0;
  wire ram_reg_i_57__4_n_0;
  wire t_U_n_0;
  wire t_U_n_1;
  wire \tmp_166_reg_936[0]_i_1__0_n_0 ;
  wire [6:0]tmp_s_reg_876;
  wire trunc_ln246_reg_861;
  wire trunc_ln248_reg_881;
  wire \trunc_ln248_reg_881[0]_i_1__0_n_0 ;
  wire trunc_ln250_reg_896;
  wire \trunc_ln250_reg_896[0]_i_1__0_n_0 ;
  wire trunc_ln252_reg_911;
  wire \trunc_ln252_reg_911[0]_i_1__0_n_0 ;
  wire [6:0]trunc_ln257_reg_946;
  wire [6:0]trunc_ln259_reg_961;
  wire [6:0]trunc_ln261_reg_976;

  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I1(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm_reg[11]_0 [2]),
        .I1(add_ln114_fu_804_p2__0[2]),
        .I2(add_ln114_fu_804_p2__0[1]),
        .I3(add_ln114_fu_804_p2__0[0]),
        .I4(add_ln114_fu_804_p2__0[3]),
        .O(\ap_CS_fsm[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(\ap_CS_fsm_reg[11]_0 [1]),
        .I1(add_ln114_fu_804_p2__0[3]),
        .I2(add_ln114_fu_804_p2__0[0]),
        .I3(add_ln114_fu_804_p2__0[1]),
        .I4(add_ln114_fu_804_p2__0[2]),
        .I5(\ap_CS_fsm_reg[11]_0 [2]),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[10]_i_1__5 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I1(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0),
        .I4(Q),
        .O(D));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm[1]_i_2__2_n_0 ),
        .I1(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[11]_0 [2]),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(t_U_n_0),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state8),
        .I4(t_U_n_1),
        .I5(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[1]_i_2__2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(\ap_CS_fsm_reg[11]_0 [2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(\ap_CS_fsm_reg[11]_0 [0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[11]_0 [0]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(\ap_CS_fsm_reg[11]_0 [1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_i_1__0
       (.I0(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I1(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0),
        .I2(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .O(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \i_fu_68[3]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .I2(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I3(Q),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_94[0]_i_1__0 
       (.I0(add_ln114_fu_804_p2__0[0]),
        .O(add_ln117_fu_814_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_94[1]_i_1__0 
       (.I0(add_ln114_fu_804_p2__0[0]),
        .I1(add_ln114_fu_804_p2__0[1]),
        .O(add_ln117_fu_814_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_94[2]_i_1__0 
       (.I0(add_ln114_fu_804_p2__0[2]),
        .I1(add_ln114_fu_804_p2__0[1]),
        .I2(add_ln114_fu_804_p2__0[0]),
        .O(add_ln117_fu_814_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_94[3]_i_1__0 
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \idx_fu_94[3]_i_2__0 
       (.I0(\ap_CS_fsm_reg[11]_0 [2]),
        .I1(add_ln114_fu_804_p2__0[2]),
        .I2(add_ln114_fu_804_p2__0[1]),
        .I3(add_ln114_fu_804_p2__0[0]),
        .I4(add_ln114_fu_804_p2__0[3]),
        .O(idx_fu_940));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx_fu_94[3]_i_3__0 
       (.I0(add_ln114_fu_804_p2__0[3]),
        .I1(add_ln114_fu_804_p2__0[0]),
        .I2(add_ln114_fu_804_p2__0[1]),
        .I3(add_ln114_fu_804_p2__0[2]),
        .O(add_ln117_fu_814_p2[3]));
  FDRE \idx_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_940),
        .D(add_ln117_fu_814_p2[0]),
        .Q(add_ln114_fu_804_p2__0[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_940),
        .D(add_ln117_fu_814_p2[1]),
        .Q(add_ln114_fu_804_p2__0[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_940),
        .D(add_ln117_fu_814_p2[2]),
        .Q(add_ln114_fu_804_p2__0[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_940),
        .D(add_ln117_fu_814_p2[3]),
        .Q(add_ln114_fu_804_p2__0[3]),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \q0[7]_i_3__0 
       (.I0(t_U_n_0),
        .I1(ap_CS_fsm_state3),
        .I2(ap_NS_fsm1),
        .I3(ram_reg_i_28__3_n_0),
        .I4(\ap_CS_fsm_reg[11]_0 [2]),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    \q1[7]_i_1__0 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[11]_0 [0]),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(\ap_CS_fsm_reg[6]_0 ),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFEF)) 
    ram_reg_0_31_0_0_i_10__0
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state7),
        .I5(\ap_CS_fsm_reg[11]_0 [0]),
        .O(\ap_CS_fsm_reg[8]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_31_0_0_i_11__0
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state7),
        .I3(\ap_CS_fsm_reg[11]_0 [0]),
        .I4(ap_CS_fsm_state5),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B888)) 
    ram_reg_0_31_0_0_i_13__0
       (.I0(add_ln114_fu_804_p2__0[0]),
        .I1(\ap_CS_fsm_reg[11]_0 [2]),
        .I2(ram_reg_i_57__4_n_0),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state4),
        .O(\idx_fu_94_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    ram_reg_0_31_0_0_i_15__0
       (.I0(add_ln114_fu_804_p2__0[1]),
        .I1(\ap_CS_fsm_reg[11]_0 [2]),
        .I2(\ap_CS_fsm_reg[11]_0 [0]),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state8),
        .I5(ram_reg_0_31_0_0_i_21__0_n_0),
        .O(\idx_fu_94_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    ram_reg_0_31_0_0_i_17__0
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state7),
        .I3(\ap_CS_fsm_reg[11]_0 [0]),
        .I4(ap_CS_fsm_state8),
        .I5(\ap_CS_fsm_reg[11]_0 [2]),
        .O(ram_reg_0_31_0_0_i_17__0_n_0));
  LUT5 #(
    .INIT(32'hBBBBBBB8)) 
    ram_reg_0_31_0_0_i_19__0
       (.I0(add_ln114_fu_804_p2__0[3]),
        .I1(\ap_CS_fsm_reg[11]_0 [2]),
        .I2(\ap_CS_fsm_reg[11]_0 [0]),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .O(\idx_fu_94_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h11110001)) 
    ram_reg_0_31_0_0_i_21__0
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state4),
        .O(ram_reg_0_31_0_0_i_21__0_n_0));
  LUT5 #(
    .INIT(32'hBAAABABA)) 
    ram_reg_0_31_0_0_i_5__0
       (.I0(\q1_reg[7] ),
        .I1(ram_reg_0_31_0_0_i_17__0_n_0),
        .I2(Q),
        .I3(add_ln114_fu_804_p2__0[2]),
        .I4(\ap_CS_fsm_reg[11]_0 [2]),
        .O(lk_address0));
  LUT6 #(
    .INIT(64'h00000000FDFDFDFF)) 
    ram_reg_0_31_0_0_i_8__0
       (.I0(ram_reg_i_28__3_n_0),
        .I1(\ap_CS_fsm_reg[11]_0 [0]),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state9),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFBBBA)) 
    ram_reg_0_31_0_0_i_9__0
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm_reg[11]_0 [0]),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state8),
        .O(\ap_CS_fsm_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_28__3
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .O(ram_reg_i_28__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_57__4
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg[11]_0 [0]),
        .O(ram_reg_i_57__4_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_26 t_U
       (.DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q({ap_CS_fsm_state11,\ap_CS_fsm_reg[11]_0 [1],ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,\ap_CS_fsm_reg[11]_0 [0],ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[5] (t_U_n_0),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6]_0 ),
        .\ap_CS_fsm_reg[9] (t_U_n_1),
        .ap_clk(ap_clk),
        .d0(d0),
        .data0(data0),
        .q0(q0),
        .q1(q1),
        .\q1_reg[0] (Q),
        .ram_reg_0(ram_reg_i_57__4_n_0),
        .ram_reg_1(add_ln114_fu_804_p2__0),
        .ram_reg_2(ram_reg_i_28__3_n_0),
        .ram_reg_3(trunc_ln261_reg_976),
        .ram_reg_4(trunc_ln259_reg_961),
        .ram_reg_5(ram_reg),
        .ram_reg_6(tmp_s_reg_876),
        .ram_reg_7(trunc_ln257_reg_946),
        .trunc_ln246_reg_861(trunc_ln246_reg_861),
        .trunc_ln248_reg_881(trunc_ln248_reg_881),
        .trunc_ln250_reg_896(trunc_ln250_reg_896),
        .trunc_ln252_reg_911(trunc_ln252_reg_911));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_166_reg_936[0]_i_1__0 
       (.I0(q1[7]),
        .I1(\ap_CS_fsm_reg[11]_0 [0]),
        .I2(data0),
        .O(\tmp_166_reg_936[0]_i_1__0_n_0 ));
  FDRE \tmp_166_reg_936_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_166_reg_936[0]_i_1__0_n_0 ),
        .Q(data0),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[1]),
        .Q(tmp_s_reg_876[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[2]),
        .Q(tmp_s_reg_876[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[3]),
        .Q(tmp_s_reg_876[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[4]),
        .Q(tmp_s_reg_876[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[5]),
        .Q(tmp_s_reg_876[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[6]),
        .Q(tmp_s_reg_876[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_876_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[7]),
        .Q(tmp_s_reg_876[6]),
        .R(1'b0));
  FDRE \trunc_ln246_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[0]),
        .Q(trunc_ln246_reg_861),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln248_reg_881[0]_i_1__0 
       (.I0(q0[0]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln248_reg_881),
        .O(\trunc_ln248_reg_881[0]_i_1__0_n_0 ));
  FDRE \trunc_ln248_reg_881_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln248_reg_881[0]_i_1__0_n_0 ),
        .Q(trunc_ln248_reg_881),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln250_reg_896[0]_i_1__0 
       (.I0(q1[0]),
        .I1(ap_CS_fsm_state4),
        .I2(trunc_ln250_reg_896),
        .O(\trunc_ln250_reg_896[0]_i_1__0_n_0 ));
  FDRE \trunc_ln250_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln250_reg_896[0]_i_1__0_n_0 ),
        .Q(trunc_ln250_reg_896),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln252_reg_911[0]_i_1__0 
       (.I0(q1[0]),
        .I1(ap_CS_fsm_state5),
        .I2(trunc_ln252_reg_911),
        .O(\trunc_ln252_reg_911[0]_i_1__0_n_0 ));
  FDRE \trunc_ln252_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln252_reg_911[0]_i_1__0_n_0 ),
        .Q(trunc_ln252_reg_911),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[0]),
        .Q(trunc_ln257_reg_946[0]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[1]),
        .Q(trunc_ln257_reg_946[1]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[2]),
        .Q(trunc_ln257_reg_946[2]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[3]),
        .Q(trunc_ln257_reg_946[3]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[4]),
        .Q(trunc_ln257_reg_946[4]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[5]),
        .Q(trunc_ln257_reg_946[5]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_946_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[6]),
        .Q(trunc_ln257_reg_946[6]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[0]),
        .Q(trunc_ln259_reg_961[0]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[1]),
        .Q(trunc_ln259_reg_961[1]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[2]),
        .Q(trunc_ln259_reg_961[2]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[3]),
        .Q(trunc_ln259_reg_961[3]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[4]),
        .Q(trunc_ln259_reg_961[4]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[5]),
        .Q(trunc_ln259_reg_961[5]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_961_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[6]),
        .Q(trunc_ln259_reg_961[6]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[0]),
        .Q(trunc_ln261_reg_976[0]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[1]),
        .Q(trunc_ln261_reg_976[1]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[2]),
        .Q(trunc_ln261_reg_976[2]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[3]),
        .Q(trunc_ln261_reg_976[3]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[4]),
        .Q(trunc_ln261_reg_976[4]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[5]),
        .Q(trunc_ln261_reg_976[5]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_976_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[6]),
        .Q(trunc_ln261_reg_976[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
   (\ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[6] ,
    d0,
    ap_clk,
    DIADI,
    Q,
    q0,
    trunc_ln246_reg_861,
    trunc_ln248_reg_881,
    trunc_ln250_reg_896,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    q1,
    ram_reg_3,
    ram_reg_4,
    data0,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    \q1_reg[0] ,
    DOBDO,
    trunc_ln252_reg_911);
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[6] ;
  output [7:0]d0;
  input ap_clk;
  input [5:0]DIADI;
  input [8:0]Q;
  input [7:0]q0;
  input trunc_ln246_reg_861;
  input trunc_ln248_reg_881;
  input trunc_ln250_reg_896;
  input ram_reg_0;
  input [3:0]ram_reg_1;
  input ram_reg_2;
  input [7:0]q1;
  input [6:0]ram_reg_3;
  input [6:0]ram_reg_4;
  input [0:0]data0;
  input ram_reg_5;
  input [6:0]ram_reg_6;
  input [6:0]ram_reg_7;
  input [0:0]\q1_reg[0] ;
  input [7:0]DOBDO;
  input trunc_ln252_reg_911;

  wire [5:0]DIADI;
  wire [7:0]DOBDO;
  wire [8:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire [7:0]d0;
  wire [0:0]data0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_157_lk_d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [0:0]\q1_reg[0] ;
  wire ram_reg_0;
  wire [3:0]ram_reg_1;
  wire ram_reg_2;
  wire [6:0]ram_reg_3;
  wire [6:0]ram_reg_4;
  wire ram_reg_5;
  wire [6:0]ram_reg_6;
  wire [6:0]ram_reg_7;
  wire ram_reg_i_10__1_n_0;
  wire ram_reg_i_17__0_n_0;
  wire ram_reg_i_18__0_n_0;
  wire ram_reg_i_19__0_n_0;
  wire ram_reg_i_20__1_n_0;
  wire ram_reg_i_21__1_n_0;
  wire ram_reg_i_22__1_n_0;
  wire ram_reg_i_23__1_n_0;
  wire ram_reg_i_24__1_n_0;
  wire ram_reg_i_25__1_n_0;
  wire ram_reg_i_27__1_n_0;
  wire ram_reg_i_29__1_n_0;
  wire ram_reg_i_30__10_n_0;
  wire ram_reg_i_32__1_n_0;
  wire ram_reg_i_3__0_n_0;
  wire ram_reg_i_40__10_n_0;
  wire ram_reg_i_41__1_n_0;
  wire ram_reg_i_42__0_n_0;
  wire ram_reg_i_43__1_n_0;
  wire ram_reg_i_44__1_n_0;
  wire ram_reg_i_45__1_n_0;
  wire ram_reg_i_46__1_n_0;
  wire ram_reg_i_47__1_n_0;
  wire ram_reg_i_48__1_n_0;
  wire ram_reg_i_49__1_n_0;
  wire ram_reg_i_4__1_n_0;
  wire ram_reg_i_50__1_n_0;
  wire ram_reg_i_51__1_n_0;
  wire ram_reg_i_52__1_n_0;
  wire ram_reg_i_53__0_n_0;
  wire ram_reg_i_54__1_n_0;
  wire ram_reg_i_55__1_n_0;
  wire ram_reg_i_56__8_n_0;
  wire ram_reg_i_58__1_n_0;
  wire ram_reg_i_5__1_n_0;
  wire ram_reg_i_6__1_n_0;
  wire ram_reg_i_7__1_n_0;
  wire ram_reg_i_8__11_n_0;
  wire ram_reg_i_9__1_n_0;
  wire t_ce0;
  wire t_ce1;
  wire trunc_ln246_reg_861;
  wire trunc_ln248_reg_881;
  wire trunc_ln250_reg_896;
  wire trunc_ln252_reg_911;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    \q1[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[4] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_148/grp_ClefiaDoubleSwap_1_fu_157/t_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_i_3__0_n_0,ram_reg_i_4__1_n_0,ram_reg_i_5__1_n_0,ram_reg_i_6__1_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_i_7__1_n_0,ram_reg_i_8__11_n_0,ram_reg_i_9__1_n_0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_10__1_n_0,DIADI,ram_reg_i_17__0_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_18__0_n_0,ram_reg_i_19__0_n_0,ram_reg_i_20__1_n_0,ram_reg_i_21__1_n_0,ram_reg_i_22__1_n_0,ram_reg_i_23__1_n_0,ram_reg_i_24__1_n_0,ram_reg_i_25__1_n_0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],grp_ClefiaDoubleSwap_1_fu_157_lk_d0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(t_ce0),
        .ENBWREN(t_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({t_ce1,t_ce1}),
        .WEBWE({1'b0,1'b0,1'b1,1'b1}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[0]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[0]),
        .O(d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_1_1_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[1]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[1]),
        .O(d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_2_2_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[2]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[2]),
        .O(d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_3_3_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[3]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[3]),
        .O(d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_4_4_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[4]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[4]),
        .O(d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_5_5_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[5]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[5]),
        .O(d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_6_6_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[6]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[6]),
        .O(d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_7_7_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[7]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[7]),
        .O(d0[7]));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    ram_reg_i_10__1
       (.I0(q0[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(q1[6]),
        .I4(ram_reg_i_32__1_n_0),
        .O(ram_reg_i_10__1_n_0));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_17__0
       (.I0(data0),
        .I1(Q[7]),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(q1[7]),
        .I4(ram_reg_5),
        .O(ram_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'hAACFAACFAAC0AACF)) 
    ram_reg_i_18__0
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_4[6]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(ram_reg_i_40__10_n_0),
        .I5(ram_reg_i_41__1_n_0),
        .O(ram_reg_i_18__0_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    ram_reg_i_19__0
       (.I0(ram_reg_3[5]),
        .I1(Q[7]),
        .I2(ram_reg_i_42__0_n_0),
        .I3(ram_reg_i_43__1_n_0),
        .O(ram_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_1__0
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(ram_reg_i_27__1_n_0),
        .I5(Q[8]),
        .O(t_ce0));
  LUT4 #(
    .INIT(16'h8F88)) 
    ram_reg_i_20__1
       (.I0(ram_reg_3[4]),
        .I1(Q[7]),
        .I2(ram_reg_i_44__1_n_0),
        .I3(ram_reg_i_45__1_n_0),
        .O(ram_reg_i_20__1_n_0));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F8F88)) 
    ram_reg_i_21__1
       (.I0(ram_reg_3[3]),
        .I1(Q[7]),
        .I2(ram_reg_i_46__1_n_0),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(ram_reg_i_47__1_n_0),
        .O(ram_reg_i_21__1_n_0));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F8F88)) 
    ram_reg_i_22__1
       (.I0(ram_reg_3[2]),
        .I1(Q[7]),
        .I2(ram_reg_i_48__1_n_0),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(ram_reg_i_49__1_n_0),
        .O(ram_reg_i_22__1_n_0));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F8F88)) 
    ram_reg_i_23__1
       (.I0(ram_reg_3[1]),
        .I1(Q[7]),
        .I2(ram_reg_i_50__1_n_0),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(ram_reg_i_51__1_n_0),
        .O(ram_reg_i_23__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0110000F011)) 
    ram_reg_i_24__1
       (.I0(ram_reg_i_52__1_n_0),
        .I1(ram_reg_i_53__0_n_0),
        .I2(ram_reg_4[0]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_3[0]),
        .O(ram_reg_i_24__1_n_0));
  LUT6 #(
    .INIT(64'hCCCCAA0FCCCCAA00)) 
    ram_reg_i_25__1
       (.I0(q0[7]),
        .I1(q1[7]),
        .I2(ram_reg_i_54__1_n_0),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_i_55__1_n_0),
        .O(ram_reg_i_25__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_26__12
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_27__1
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(ram_reg_i_27__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_29__1
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(ram_reg_i_29__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_2__1
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[0]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(t_ce1));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_30__10
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(ram_reg_i_30__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_31__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'h0F0F0B0F000F080F)) 
    ram_reg_i_32__1
       (.I0(q1[0]),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(ram_reg_i_56__8_n_0),
        .I3(ram_reg_2),
        .I4(Q[3]),
        .I5(q0[0]),
        .O(ram_reg_i_32__1_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    ram_reg_i_3__0
       (.I0(ram_reg_1[3]),
        .I1(Q[8]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(ram_reg_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h010DF1FDFFFFFFFF)) 
    ram_reg_i_40__10
       (.I0(trunc_ln246_reg_861),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(trunc_ln248_reg_881),
        .I4(trunc_ln250_reg_896),
        .I5(ram_reg_0),
        .O(ram_reg_i_40__10_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_i_41__1
       (.I0(ram_reg_7[6]),
        .I1(Q[5]),
        .I2(ram_reg_6[6]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(trunc_ln252_reg_911),
        .O(ram_reg_i_41__1_n_0));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    ram_reg_i_42__0
       (.I0(ram_reg_7[5]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(ram_reg_4[5]),
        .I4(Q[7]),
        .O(ram_reg_i_42__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_i_43__1
       (.I0(q0[7]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(q1[7]),
        .I3(Q[4]),
        .I4(ram_reg_6[5]),
        .I5(ram_reg_i_58__1_n_0),
        .O(ram_reg_i_43__1_n_0));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    ram_reg_i_44__1
       (.I0(ram_reg_7[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(ram_reg_4[4]),
        .I4(Q[7]),
        .O(ram_reg_i_44__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_i_45__1
       (.I0(q0[6]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(q1[6]),
        .I3(Q[4]),
        .I4(ram_reg_6[4]),
        .I5(ram_reg_i_58__1_n_0),
        .O(ram_reg_i_45__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    ram_reg_i_46__1
       (.I0(ram_reg_7[3]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(ram_reg_4[3]),
        .I4(Q[7]),
        .O(ram_reg_i_46__1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000BA8ABA8A)) 
    ram_reg_i_47__1
       (.I0(q0[5]),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(q1[5]),
        .I4(ram_reg_6[3]),
        .I5(Q[4]),
        .O(ram_reg_i_47__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    ram_reg_i_48__1
       (.I0(ram_reg_7[2]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(ram_reg_4[2]),
        .I4(Q[7]),
        .O(ram_reg_i_48__1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000BA8ABA8A)) 
    ram_reg_i_49__1
       (.I0(q0[4]),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(q1[4]),
        .I4(ram_reg_6[2]),
        .I5(Q[4]),
        .O(ram_reg_i_49__1_n_0));
  LUT6 #(
    .INIT(64'hBBB88888BBBBBBBB)) 
    ram_reg_i_4__1
       (.I0(ram_reg_1[2]),
        .I1(Q[8]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(ram_reg_2),
        .I5(ram_reg_i_27__1_n_0),
        .O(ram_reg_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    ram_reg_i_50__1
       (.I0(ram_reg_7[1]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(ram_reg_4[1]),
        .I4(Q[7]),
        .O(ram_reg_i_50__1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000BA8ABA8A)) 
    ram_reg_i_51__1
       (.I0(q0[3]),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(q1[3]),
        .I4(ram_reg_6[1]),
        .I5(Q[4]),
        .O(ram_reg_i_51__1_n_0));
  LUT6 #(
    .INIT(64'h00005530FFFF5530)) 
    ram_reg_i_52__1
       (.I0(ram_reg_6[0]),
        .I1(q0[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(ram_reg_7[0]),
        .O(ram_reg_i_52__1_n_0));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    ram_reg_i_53__0
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(q0[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(q1[2]),
        .O(ram_reg_i_53__0_n_0));
  LUT5 #(
    .INIT(32'h0002FFF2)) 
    ram_reg_i_54__1
       (.I0(Q[3]),
        .I1(q0[1]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(q0[7]),
        .O(ram_reg_i_54__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    ram_reg_i_55__1
       (.I0(q0[1]),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(q1[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(ram_reg_i_55__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'hFFFFFF0E)) 
    ram_reg_i_56__8
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(q0[6]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(ram_reg_i_56__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_58__1
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(ram_reg_i_58__1_n_0));
  LUT6 #(
    .INIT(64'hAFACAFAFAFACAFAC)) 
    ram_reg_i_5__1
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_i_29__1_n_0),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(ram_reg_i_30__10_n_0),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_5__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_6__1
       (.I0(ram_reg_1[0]),
        .I1(Q[8]),
        .O(ram_reg_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_7__1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(ram_reg_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    ram_reg_i_8__11
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(ram_reg_i_8__11_n_0));
  LUT5 #(
    .INIT(32'hFFFF00F1)) 
    ram_reg_i_9__1
       (.I0(ram_reg_i_30__10_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(ram_reg_i_9__1_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_26
   (\ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[6] ,
    d0,
    ap_clk,
    DIADI,
    Q,
    q0,
    trunc_ln246_reg_861,
    trunc_ln248_reg_881,
    trunc_ln250_reg_896,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    q1,
    ram_reg_3,
    ram_reg_4,
    data0,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    \q1_reg[0] ,
    DOBDO,
    trunc_ln252_reg_911);
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[6] ;
  output [7:0]d0;
  input ap_clk;
  input [5:0]DIADI;
  input [8:0]Q;
  input [7:0]q0;
  input trunc_ln246_reg_861;
  input trunc_ln248_reg_881;
  input trunc_ln250_reg_896;
  input ram_reg_0;
  input [3:0]ram_reg_1;
  input ram_reg_2;
  input [7:0]q1;
  input [6:0]ram_reg_3;
  input [6:0]ram_reg_4;
  input [0:0]data0;
  input ram_reg_5;
  input [6:0]ram_reg_6;
  input [6:0]ram_reg_7;
  input [0:0]\q1_reg[0] ;
  input [7:0]DOBDO;
  input trunc_ln252_reg_911;

  wire [5:0]DIADI;
  wire [7:0]DOBDO;
  wire [8:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire [7:0]d0;
  wire [0:0]data0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_157_lk_d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [0:0]\q1_reg[0] ;
  wire ram_reg_0;
  wire [3:0]ram_reg_1;
  wire ram_reg_2;
  wire [6:0]ram_reg_3;
  wire [6:0]ram_reg_4;
  wire ram_reg_5;
  wire [6:0]ram_reg_6;
  wire [6:0]ram_reg_7;
  wire ram_reg_i_10__4_n_0;
  wire ram_reg_i_17__3_n_0;
  wire ram_reg_i_18__3_n_0;
  wire ram_reg_i_19__3_n_0;
  wire ram_reg_i_20__4_n_0;
  wire ram_reg_i_21__4_n_0;
  wire ram_reg_i_22__4_n_0;
  wire ram_reg_i_23__4_n_0;
  wire ram_reg_i_24__4_n_0;
  wire ram_reg_i_25__3_n_0;
  wire ram_reg_i_29__4_n_0;
  wire ram_reg_i_30__11_n_0;
  wire ram_reg_i_32__4_n_0;
  wire ram_reg_i_3__2_n_0;
  wire ram_reg_i_40__11_n_0;
  wire ram_reg_i_41__4_n_0;
  wire ram_reg_i_42__3_n_0;
  wire ram_reg_i_43__3_n_0;
  wire ram_reg_i_44__3_n_0;
  wire ram_reg_i_45__4_n_0;
  wire ram_reg_i_46__4_n_0;
  wire ram_reg_i_47__4_n_0;
  wire ram_reg_i_48__4_n_0;
  wire ram_reg_i_49__4_n_0;
  wire ram_reg_i_4__3_n_0;
  wire ram_reg_i_50__4_n_0;
  wire ram_reg_i_51__4_n_0;
  wire ram_reg_i_52__4_n_0;
  wire ram_reg_i_53__3_n_0;
  wire ram_reg_i_54__4_n_0;
  wire ram_reg_i_55__4_n_0;
  wire ram_reg_i_56__9_n_0;
  wire ram_reg_i_58__4_n_0;
  wire ram_reg_i_5__4_n_0;
  wire ram_reg_i_6__4_n_0;
  wire ram_reg_i_7__4_n_0;
  wire ram_reg_i_8__12_n_0;
  wire ram_reg_i_9__4_n_0;
  wire t_ce0;
  wire t_ce1;
  wire trunc_ln246_reg_861;
  wire trunc_ln248_reg_881;
  wire trunc_ln250_reg_896;
  wire trunc_ln252_reg_911;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    \q1[7]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[4] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_162/grp_ClefiaDoubleSwap_1_fu_157/t_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_i_3__2_n_0,ram_reg_i_4__3_n_0,ram_reg_i_5__4_n_0,ram_reg_i_6__4_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_i_7__4_n_0,ram_reg_i_8__12_n_0,ram_reg_i_9__4_n_0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_10__4_n_0,DIADI,ram_reg_i_17__3_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_18__3_n_0,ram_reg_i_19__3_n_0,ram_reg_i_20__4_n_0,ram_reg_i_21__4_n_0,ram_reg_i_22__4_n_0,ram_reg_i_23__4_n_0,ram_reg_i_24__4_n_0,ram_reg_i_25__3_n_0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],grp_ClefiaDoubleSwap_1_fu_157_lk_d0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(t_ce0),
        .ENBWREN(t_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({t_ce1,t_ce1}),
        .WEBWE({1'b0,1'b0,1'b1,1'b1}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_1__0
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[0]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[0]),
        .O(d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_1_1_i_1__0
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[1]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[1]),
        .O(d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_2_2_i_1__0
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[2]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[2]),
        .O(d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_3_3_i_1__0
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[3]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[3]),
        .O(d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_4_4_i_1__0
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[4]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[4]),
        .O(d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_5_5_i_1__0
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[5]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[5]),
        .O(d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_6_6_i_1__0
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[6]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[6]),
        .O(d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_7_7_i_1__0
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_lk_d0[7]),
        .I1(\q1_reg[0] ),
        .I2(DOBDO[7]),
        .O(d0[7]));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    ram_reg_i_10__4
       (.I0(q0[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(q1[6]),
        .I4(ram_reg_i_32__4_n_0),
        .O(ram_reg_i_10__4_n_0));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_17__3
       (.I0(data0),
        .I1(Q[7]),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(q1[7]),
        .I4(ram_reg_5),
        .O(ram_reg_i_17__3_n_0));
  LUT6 #(
    .INIT(64'hAACFAACFAAC0AACF)) 
    ram_reg_i_18__3
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_4[6]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(ram_reg_i_40__11_n_0),
        .I5(ram_reg_i_41__4_n_0),
        .O(ram_reg_i_18__3_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    ram_reg_i_19__3
       (.I0(ram_reg_3[5]),
        .I1(Q[7]),
        .I2(ram_reg_i_42__3_n_0),
        .I3(ram_reg_i_43__3_n_0),
        .O(ram_reg_i_19__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_i_1__3
       (.I0(Q[8]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(t_ce0));
  LUT4 #(
    .INIT(16'h8F88)) 
    ram_reg_i_20__4
       (.I0(ram_reg_3[4]),
        .I1(Q[7]),
        .I2(ram_reg_i_44__3_n_0),
        .I3(ram_reg_i_45__4_n_0),
        .O(ram_reg_i_20__4_n_0));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F8F88)) 
    ram_reg_i_21__4
       (.I0(ram_reg_3[3]),
        .I1(Q[7]),
        .I2(ram_reg_i_46__4_n_0),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(ram_reg_i_47__4_n_0),
        .O(ram_reg_i_21__4_n_0));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F8F88)) 
    ram_reg_i_22__4
       (.I0(ram_reg_3[2]),
        .I1(Q[7]),
        .I2(ram_reg_i_48__4_n_0),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(ram_reg_i_49__4_n_0),
        .O(ram_reg_i_22__4_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    ram_reg_i_23__4
       (.I0(ram_reg_3[1]),
        .I1(Q[7]),
        .I2(ram_reg_i_50__4_n_0),
        .I3(ram_reg_i_51__4_n_0),
        .O(ram_reg_i_23__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0110000F011)) 
    ram_reg_i_24__4
       (.I0(ram_reg_i_52__4_n_0),
        .I1(ram_reg_i_53__3_n_0),
        .I2(ram_reg_4[0]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_3[0]),
        .O(ram_reg_i_24__4_n_0));
  LUT6 #(
    .INIT(64'hCCCCAA0FCCCCAA00)) 
    ram_reg_i_25__3
       (.I0(q0[7]),
        .I1(q1[7]),
        .I2(ram_reg_i_54__4_n_0),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_i_55__4_n_0),
        .O(ram_reg_i_25__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_26__3
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_27__12
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_29__4
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(ram_reg_i_29__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_2__4
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(Q[0]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(t_ce1));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_i_30__11
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(ram_reg_i_30__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_31__3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'h0F0F0B0F000F080F)) 
    ram_reg_i_32__4
       (.I0(q1[0]),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(ram_reg_i_56__9_n_0),
        .I3(ram_reg_2),
        .I4(Q[3]),
        .I5(q0[0]),
        .O(ram_reg_i_32__4_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    ram_reg_i_3__2
       (.I0(ram_reg_1[3]),
        .I1(Q[8]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(ram_reg_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h010DF1FDFFFFFFFF)) 
    ram_reg_i_40__11
       (.I0(trunc_ln246_reg_861),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(trunc_ln248_reg_881),
        .I4(trunc_ln250_reg_896),
        .I5(ram_reg_0),
        .O(ram_reg_i_40__11_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_i_41__4
       (.I0(ram_reg_7[6]),
        .I1(Q[5]),
        .I2(ram_reg_6[6]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(trunc_ln252_reg_911),
        .O(ram_reg_i_41__4_n_0));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    ram_reg_i_42__3
       (.I0(ram_reg_7[5]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(ram_reg_4[5]),
        .I4(Q[7]),
        .O(ram_reg_i_42__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_i_43__3
       (.I0(q0[7]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(q1[7]),
        .I3(Q[4]),
        .I4(ram_reg_6[5]),
        .I5(ram_reg_i_58__4_n_0),
        .O(ram_reg_i_43__3_n_0));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    ram_reg_i_44__3
       (.I0(ram_reg_7[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(ram_reg_4[4]),
        .I4(Q[7]),
        .O(ram_reg_i_44__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_i_45__4
       (.I0(q0[6]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(q1[6]),
        .I3(Q[4]),
        .I4(ram_reg_6[4]),
        .I5(ram_reg_i_58__4_n_0),
        .O(ram_reg_i_45__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    ram_reg_i_46__4
       (.I0(ram_reg_7[3]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(ram_reg_4[3]),
        .I4(Q[7]),
        .O(ram_reg_i_46__4_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000BA8ABA8A)) 
    ram_reg_i_47__4
       (.I0(q0[5]),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(q1[5]),
        .I4(ram_reg_6[3]),
        .I5(Q[4]),
        .O(ram_reg_i_47__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    ram_reg_i_48__4
       (.I0(ram_reg_7[2]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(ram_reg_4[2]),
        .I4(Q[7]),
        .O(ram_reg_i_48__4_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000BA8ABA8A)) 
    ram_reg_i_49__4
       (.I0(q0[4]),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(q1[4]),
        .I4(ram_reg_6[2]),
        .I5(Q[4]),
        .O(ram_reg_i_49__4_n_0));
  LUT6 #(
    .INIT(64'hBBB88888BBBBBBBB)) 
    ram_reg_i_4__3
       (.I0(ram_reg_1[2]),
        .I1(Q[8]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(ram_reg_2),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(ram_reg_i_4__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    ram_reg_i_50__4
       (.I0(ram_reg_7[1]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(ram_reg_4[1]),
        .I4(Q[7]),
        .O(ram_reg_i_50__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_i_51__4
       (.I0(q0[3]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(q1[3]),
        .I3(Q[4]),
        .I4(ram_reg_6[1]),
        .I5(ram_reg_i_58__4_n_0),
        .O(ram_reg_i_51__4_n_0));
  LUT6 #(
    .INIT(64'h00005530FFFF5530)) 
    ram_reg_i_52__4
       (.I0(ram_reg_6[0]),
        .I1(q0[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(ram_reg_7[0]),
        .O(ram_reg_i_52__4_n_0));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    ram_reg_i_53__3
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(q0[2]),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(q1[2]),
        .O(ram_reg_i_53__3_n_0));
  LUT5 #(
    .INIT(32'h0002FFF2)) 
    ram_reg_i_54__4
       (.I0(Q[3]),
        .I1(q0[1]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(q0[7]),
        .O(ram_reg_i_54__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    ram_reg_i_55__4
       (.I0(q0[1]),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(q1[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(ram_reg_i_55__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hFFFFFF0E)) 
    ram_reg_i_56__9
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(q0[6]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(ram_reg_i_56__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_58__4
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(ram_reg_i_58__4_n_0));
  LUT6 #(
    .INIT(64'hAFACAFAFAFACAFAC)) 
    ram_reg_i_5__4
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_i_29__4_n_0),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(ram_reg_i_30__11_n_0),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_5__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_6__4
       (.I0(ram_reg_1[0]),
        .I1(Q[8]),
        .O(ram_reg_i_6__4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_7__4
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(ram_reg_i_7__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    ram_reg_i_8__12
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(ram_reg_i_8__12_n_0));
  LUT5 #(
    .INIT(32'hFFFF00F1)) 
    ram_reg_i_9__4
       (.I0(ram_reg_i_30__11_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(ram_reg_i_9__4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1
   (DOBDO,
    grp_ClefiaEncrypt_1_fu_190_pt_ce0,
    \src_assign_fu_44_reg[3] ,
    grp_ClefiaEncrypt_1_fu_190_rk_ce1,
    Q,
    \rk_offset_read_reg_977_reg[6] ,
    \icmp_ln193_reg_172_reg[0]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0,
    DIBDI,
    \src_assign_fu_44_reg[0] ,
    \src_assign_fu_44_reg[1] ,
    \ap_CS_fsm_reg[10]_0 ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[10]_1 ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[10]_2 ,
    \ap_CS_fsm_reg[10]_3 ,
    Clefia_enc_ce0,
    \ap_CS_fsm_reg[5]_1 ,
    D,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    ADDRBWRADDR,
    ap_rst_n,
    \shl_ln_reg_176_reg[7]_0 ,
    \shl_ln_reg_176_reg[5]_0 ,
    \shl_ln_reg_176_reg[6]_0 ,
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
    DOADO,
    pt_q0,
    mem_reg,
    ct_d0,
    \int_pt_shift0_reg[0] ,
    \int_pt_shift0_reg[1] ,
    ram_reg,
    grp_ClefiaKeySet128_fu_176_rk_address0,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    grp_ClefiaKeySet128_fu_176_rk_address1,
    ram_reg_3,
    ram_reg_4,
    grp_ClefiaDecrypt_1_fu_212_rk_ce0,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
    mem_reg_0,
    ap_loop_init,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0,
    Clefia_enc_address0,
    \int_Clefia_enc_shift0_reg[1] ,
    \int_Clefia_enc_shift0_reg[0] );
  output [7:0]DOBDO;
  output grp_ClefiaEncrypt_1_fu_190_pt_ce0;
  output [1:0]\src_assign_fu_44_reg[3] ;
  output grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  output [0:0]Q;
  output [3:0]\rk_offset_read_reg_977_reg[6] ;
  output [3:0]\icmp_ln193_reg_172_reg[0]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0;
  output [1:0]grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0;
  output [7:0]DIBDI;
  output \src_assign_fu_44_reg[0] ;
  output \src_assign_fu_44_reg[1] ;
  output [1:0]\ap_CS_fsm_reg[10]_0 ;
  output [1:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[10]_1 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[10]_2 ;
  output \ap_CS_fsm_reg[10]_3 ;
  output Clefia_enc_ce0;
  output [1:0]\ap_CS_fsm_reg[5]_1 ;
  output [1:0]D;
  output grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0;
  output grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg;
  output grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]ADDRBWRADDR;
  input ap_rst_n;
  input \shl_ln_reg_176_reg[7]_0 ;
  input \shl_ln_reg_176_reg[5]_0 ;
  input \shl_ln_reg_176_reg[6]_0 ;
  input grp_ClefiaEncrypt_1_fu_190_ap_start_reg;
  input [7:0]DOADO;
  input [7:0]pt_q0;
  input [7:0]mem_reg;
  input [7:0]ct_d0;
  input \int_pt_shift0_reg[0] ;
  input \int_pt_shift0_reg[1] ;
  input ram_reg;
  input [1:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  input [3:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input [1:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  input ram_reg_3;
  input ram_reg_4;
  input grp_ClefiaDecrypt_1_fu_212_rk_ce0;
  input [3:0]ram_reg_5;
  input [1:0]ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg;
  input mem_reg_0;
  input ap_loop_init;
  input [0:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0;
  input [1:0]Clefia_enc_address0;
  input \int_Clefia_enc_shift0_reg[1] ;
  input \int_Clefia_enc_shift0_reg[0] ;

  wire [1:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire Clefia_enc_addr_reg_173_reg0;
  wire [1:0]Clefia_enc_address0;
  wire Clefia_enc_ce0;
  wire [1:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [1:0]\ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[10]_1 ;
  wire \ap_CS_fsm_reg[10]_2 ;
  wire \ap_CS_fsm_reg[10]_3 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire [1:0]\ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [2:2]ap_NS_fsm;
  wire [17:1]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]ap_sig_allocacmp_indvars_iv2_load;
  wire [7:0]ct_d0;
  wire [7:0]d0;
  wire [3:0]fin_address0;
  wire fin_ce0;
  wire [7:0]fin_d0;
  wire [7:0]fin_q1;
  wire fin_we0;
  wire fin_we1;
  wire [3:1]fout_address0;
  wire fout_ce0;
  wire fout_ce1;
  wire [7:0]fout_q0;
  wire [7:0]fout_q1;
  wire fout_we1;
  wire grp_ClefiaDecrypt_1_fu_212_rk_ce0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg;
  wire [3:1]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_fin_address0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_n_13;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_3;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_8;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_n_7;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_5;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_15;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_16;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_19;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_Clefia_enc_we0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_1;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_10;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_3;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_5;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_5;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_6;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_7;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_14;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  wire [7:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg;
  wire [3:1]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fin_address1;
  wire [1:1]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_address1;
  wire [7:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_d0;
  wire [7:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_d1;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_10;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_11;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_14;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_24;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_42;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_49;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0;
  wire grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0;
  wire grp_ClefiaEncrypt_1_fu_190_ap_done;
  wire grp_ClefiaEncrypt_1_fu_190_ap_start_reg;
  wire grp_ClefiaEncrypt_1_fu_190_pt_ce0;
  wire grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  wire [7:0]\grp_ClefiaF0Xor_fu_398/grp_fu_299_p2 ;
  wire [1:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  wire [1:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  wire [0:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0;
  wire icmp_ln193_fu_152_p2;
  wire \icmp_ln193_reg_172[0]_i_1_n_0 ;
  wire [3:0]\icmp_ln193_reg_172_reg[0]_0 ;
  wire \icmp_ln193_reg_172_reg_n_0_[0] ;
  wire \int_Clefia_enc_shift0_reg[0] ;
  wire \int_Clefia_enc_shift0_reg[1] ;
  wire \int_pt_shift0_reg[0] ;
  wire \int_pt_shift0_reg[1] ;
  wire [7:0]mem_reg;
  wire mem_reg_0;
  wire p_0_in;
  wire p_0_in__0;
  wire [7:0]pt_q0;
  wire ram_reg;
  wire [3:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [3:0]ram_reg_5;
  wire [1:0]ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_i_25__9_n_0;
  wire ram_reg_i_435_n_0;
  wire [3:0]rin_address0;
  wire [1:0]rin_address1;
  wire rin_ce0;
  wire rin_ce1;
  wire [7:0]rin_q0;
  wire [7:0]rin_q1;
  wire [3:0]\rk_offset_read_reg_977_reg[6] ;
  wire [3:0]rout_address0;
  wire rout_ce0;
  wire [7:5]shl_ln_reg_176;
  wire \shl_ln_reg_176[5]_i_1_n_0 ;
  wire \shl_ln_reg_176[6]_i_1_n_0 ;
  wire \shl_ln_reg_176[7]_i_1_n_0 ;
  wire \shl_ln_reg_176_reg[5]_0 ;
  wire \shl_ln_reg_176_reg[6]_0 ;
  wire \shl_ln_reg_176_reg[7]_0 ;
  wire \src_assign_fu_44_reg[0] ;
  wire \src_assign_fu_44_reg[1] ;
  wire [1:0]\src_assign_fu_44_reg[3] ;
  wire [0:0]zext_ln121_fu_124_p1;

  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[9]_i_2__0 
       (.I0(\shl_ln_reg_176_reg[6]_0 ),
        .I1(\shl_ln_reg_176_reg[7]_0 ),
        .I2(\shl_ln_reg_176_reg[5]_0 ),
        .O(icmp_ln193_fu_152_p2));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_fu_190_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_3),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[17]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg0),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W fin_U
       (.ADDRARDADDR(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fin_address1),
        .ADDRBWRADDR(fin_address0),
        .DIBDI(fin_d0),
        .DOADO(fin_q1),
        .DOBDO(DOBDO),
        .WEA(fin_we1),
        .WEBWE(fin_we0),
        .ap_clk(ap_clk),
        .fin_ce0(fin_ce0),
        .ram_reg_0(\grp_ClefiaF0Xor_fu_398/grp_fu_299_p2 ),
        .ram_reg_1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_49),
        .ram_reg_2(fout_q1),
        .reg_315_reg(DOADO));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_40 fout_U
       (.ADDRARDADDR({grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_10,grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_11,grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_address1}),
        .ADDRBWRADDR({fout_address0,grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_3}),
        .DIADI(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_d1),
        .DIBDI(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_d0),
        .Q(ap_CS_fsm_state10),
        .WEA(fout_we1),
        .ap_clk(ap_clk),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .q0(rin_q0),
        .ram_reg_0(fout_q1),
        .ram_reg_1(fin_d0),
        .ram_reg_2(\icmp_ln193_reg_172_reg_n_0_[0] ),
        .rout_d0(fout_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102
       (.ADDRBWRADDR(fin_address0[0]),
        .D(ap_NS_fsm__0[9:7]),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state4}),
        .WEA(fin_we1),
        .WEBWE(fin_we0),
        .\ap_CS_fsm_reg[6] (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_n_13),
        .\ap_CS_fsm_reg[9] (\icmp_ln193_reg_172_reg_n_0_[0] ),
        .\ap_CS_fsm_reg[9]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_14),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .fin_ce0(fin_ce0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[3:2]),
        .icmp_ln193_fu_152_p2(icmp_ln193_fu_152_p2),
        .\q1_reg[7] (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_16),
        .\q1_reg[7]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_15),
        .ram_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_49),
        .rin_address0(rin_address0),
        .\zext_ln114_reg_98_reg[3]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_fin_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_n_13),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121
       (.ADDRARDADDR({grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_10,grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_11,grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_address1}),
        .ADDRBWRADDR({fout_address0,grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_3}),
        .D(ap_NS_fsm__0[12:11]),
        .E(rout_ce0),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .\ap_CS_fsm_reg[10] (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .p_0_in__0(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_8),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127
       (.D(ap_NS_fsm__0[14:13]),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13}),
        .\ap_CS_fsm_reg[12] (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_n_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .rout_address0(rout_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_n_7),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80
       (.D({ap_NS_fsm,ap_NS_fsm__0[1]}),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter1_reg_0(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0),
        .grp_ClefiaEncrypt_1_fu_190_ap_start_reg(grp_ClefiaEncrypt_1_fu_190_ap_start_reg),
        .grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_5),
        .\int_pt_shift0_reg[0] (\int_pt_shift0_reg[0] ),
        .\int_pt_shift0_reg[1] (\int_pt_shift0_reg[1] ),
        .\src_assign_fu_44_reg[0]_0 (\src_assign_fu_44_reg[0] ),
        .\src_assign_fu_44_reg[1]_0 (\src_assign_fu_44_reg[1] ),
        .\src_assign_fu_44_reg[3]_0 (\src_assign_fu_44_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_5),
        .Q(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95
       (.D(ap_NS_fsm__0[6:5]),
        .E(rin_ce1),
        .Q({Q,ap_CS_fsm_state16,ap_CS_fsm_state8,ap_CS_fsm_state6,\ap_CS_fsm_reg_n_0_[4] ,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_1),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(d0),
        .grp_ClefiaDecrypt_1_fu_212_rk_ce0(grp_ClefiaDecrypt_1_fu_212_rk_ce0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg(rin_ce0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[1:0]),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1),
        .grp_ClefiaEncrypt_1_fu_190_rk_ce1(grp_ClefiaEncrypt_1_fu_190_rk_ce1),
        .\idx101_fu_46_reg[1]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_19),
        .p_0_in(p_0_in),
        .pt_q0(pt_q0),
        .\q0_reg[7] (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0),
        .q1(rin_q1),
        .\q1_reg[7] (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0),
        .ram_reg(ram_reg_0[3]),
        .ram_reg_i_40__9_0(ram_reg_i_25__9_n_0),
        .ram_reg_i_40__9_1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_0),
        .\reuse_reg_fu_42_reg[7]_0 (mem_reg),
        .\rin_addr_reg_199_reg[0]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_16),
        .\rin_addr_reg_199_reg[1]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_15),
        .rin_address1(rin_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_19),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134
       (.Clefia_enc_addr_reg_173_reg0(Clefia_enc_addr_reg_173_reg0),
        .\Clefia_enc_addr_reg_173_reg[2]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_5),
        .D({grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_3,ap_NS_fsm__0[15]}),
        .Q({grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_Clefia_enc_we0,grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_1}),
        .\ap_CS_fsm_reg[14] (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0[2:0]),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0),
        .\indvars_iv2_fu_52_reg[1]_0 (ap_sig_allocacmp_indvars_iv2_load),
        .mem_reg_i_37({Q,ap_CS_fsm_state16,ap_CS_fsm_state15}),
        .mem_reg_i_37_0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_6),
        .mem_reg_i_39(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_10),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143
       (.Clefia_enc_addr_reg_173_reg0(Clefia_enc_addr_reg_173_reg0),
        .\Clefia_enc_addr_reg_181_reg[0]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_6),
        .\Clefia_enc_addr_reg_181_reg[1]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_5),
        .Clefia_enc_address0(Clefia_enc_address0),
        .Clefia_enc_ce0(Clefia_enc_ce0),
        .D(zext_ln121_fu_124_p1),
        .Q({Q,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state14,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[16] ({ap_NS_fsm__0[17],grp_ClefiaEncrypt_1_fu_190_ap_done}),
        .\ap_CS_fsm_reg[16]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_7),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_0 (D),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0[3]),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0),
        .grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0),
        .grp_ClefiaEncrypt_1_fu_190_ap_start_reg(grp_ClefiaEncrypt_1_fu_190_ap_start_reg),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0),
        .\int_Clefia_enc_shift0_reg[0] (\int_Clefia_enc_shift0_reg[0] ),
        .\int_Clefia_enc_shift0_reg[1] (\int_Clefia_enc_shift0_reg[1] ),
        .mem_reg({grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_Clefia_enc_we0,grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_1}),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_5),
        .ram_reg(ram_reg_0),
        .ram_reg_0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_24),
        .ram_reg_1(ram_reg_7),
        .ram_reg_2(ram_reg_8),
        .ram_reg_i_93__5(ap_sig_allocacmp_indvars_iv2_load[1]));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_7),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88
       (.D({grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg0,ap_NS_fsm__0[3]}),
        .E(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0),
        .Q({ap_CS_fsm_state4,\ap_CS_fsm_reg_n_0_[2] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg(ap_NS_fsm),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1),
        .\idx97_fu_46_reg[1]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_14),
        .q1(rin_q1),
        .ram_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0),
        .\reuse_reg_fu_42_reg[7]_0 (mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_14),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108
       (.ADDRARDADDR(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fin_address1),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(ap_NS_fsm__0[10]),
        .DIADI(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_d1),
        .DIBDI(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_d0),
        .DOADO(fin_q1),
        .DOBDO(DOBDO),
        .Q({Q,ap_CS_fsm_state16,ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state6}),
        .WEA(fout_we1),
        .\ap_CS_fsm_reg[0]_0 (fin_we1),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[10]_1 (ADDRARDADDR),
        .\ap_CS_fsm_reg[10]_2 (\ap_CS_fsm_reg[10]_2 ),
        .\ap_CS_fsm_reg[10]_3 (\ap_CS_fsm_reg[10]_3 ),
        .\ap_CS_fsm_reg[19]_0 ({grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_10,grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_11,grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_address1}),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_49),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[8]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_42),
        .\ap_CS_fsm_reg[9]_0 (fin_address0[3:1]),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_14),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dec12_i_in_fu_80_reg[3]_0 (\shl_ln_reg_176_reg[7]_0 ),
        .\dec12_i_in_fu_80_reg[3]_1 (\shl_ln_reg_176_reg[5]_0 ),
        .\dec12_i_in_fu_80_reg[3]_2 (\shl_ln_reg_176_reg[6]_0 ),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .grp_ClefiaEncrypt_1_fu_190_rk_ce1(grp_ClefiaEncrypt_1_fu_190_rk_ce1),
        .grp_ClefiaKeySet128_fu_176_rk_address0(grp_ClefiaKeySet128_fu_176_rk_address0),
        .grp_ClefiaKeySet128_fu_176_rk_address1(grp_ClefiaKeySet128_fu_176_rk_address1),
        .\icmp_ln193_reg_172_reg[0] (\icmp_ln193_reg_172_reg[0]_0 ),
        .\idx97_fu_46_reg[1] (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_24),
        .ram_reg(ram_reg_i_25__9_n_0),
        .ram_reg_0(\icmp_ln193_reg_172_reg_n_0_[0] ),
        .ram_reg_1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_fin_address0),
        .ram_reg_2(ram_reg),
        .ram_reg_3({ram_reg_0[3],ram_reg_0[1]}),
        .ram_reg_4(ram_reg_1),
        .ram_reg_5(ram_reg_2),
        .ram_reg_6(ram_reg_3),
        .ram_reg_7(ram_reg_4),
        .ram_reg_8(ram_reg_5),
        .ram_reg_9(ram_reg_6),
        .ram_reg_i_93__5(ram_reg_i_435_n_0),
        .ram_reg_i_97__5(ap_sig_allocacmp_indvars_iv2_load[0]),
        .ram_reg_i_97__5_0(zext_ln121_fu_124_p1),
        .reg_315_reg(\grp_ClefiaF0Xor_fu_398/grp_fu_299_p2 ),
        .\rk_offset_read_reg_977_reg[6] (\rk_offset_read_reg_977_reg[6] ),
        .shl_ln_reg_176(shl_ln_reg_176));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_42),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln193_reg_172[0]_i_1 
       (.I0(\shl_ln_reg_176_reg[6]_0 ),
        .I1(\shl_ln_reg_176_reg[7]_0 ),
        .I2(\shl_ln_reg_176_reg[5]_0 ),
        .I3(ap_CS_fsm_state8),
        .I4(\icmp_ln193_reg_172_reg_n_0_[0] ),
        .O(\icmp_ln193_reg_172[0]_i_1_n_0 ));
  FDRE \icmp_ln193_reg_172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln193_reg_172[0]_i_1_n_0 ),
        .Q(\icmp_ln193_reg_172_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_25__9
       (.I0(ap_CS_fsm_state10),
        .I1(\icmp_ln193_reg_172_reg_n_0_[0] ),
        .O(ram_reg_i_25__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_435
       (.I0(ap_CS_fsm_state16),
        .I1(Q),
        .O(ram_reg_i_435_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W rin_U
       (.E(rin_ce1),
        .Q(rin_q1),
        .ap_clk(ap_clk),
        .d0(d0),
        .p_0_in(p_0_in),
        .\q0_reg[7]_0 (rin_q0),
        .\q0_reg[7]_1 (rin_ce0),
        .\q1_reg[7]_0 (ap_CS_fsm_state6),
        .rin_address0(rin_address0),
        .rin_address1(rin_address1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W rout_U
       (.DIBDI(DIBDI),
        .E(rout_ce0),
        .Q({Q,ap_CS_fsm_state16}),
        .ap_clk(ap_clk),
        .ct_d0(ct_d0),
        .mem_reg(mem_reg),
        .p_0_in__0(p_0_in__0),
        .rout_address0(rout_address0),
        .rout_d0(fout_q0));
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_176[5]_i_1 
       (.I0(\shl_ln_reg_176_reg[5]_0 ),
        .I1(ap_CS_fsm_state15),
        .I2(shl_ln_reg_176[5]),
        .O(\shl_ln_reg_176[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_176[6]_i_1 
       (.I0(\shl_ln_reg_176_reg[6]_0 ),
        .I1(ap_CS_fsm_state15),
        .I2(shl_ln_reg_176[6]),
        .O(\shl_ln_reg_176[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_176[7]_i_1 
       (.I0(\shl_ln_reg_176_reg[7]_0 ),
        .I1(ap_CS_fsm_state15),
        .I2(shl_ln_reg_176[7]),
        .O(\shl_ln_reg_176[7]_i_1_n_0 ));
  FDRE \shl_ln_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_176[5]_i_1_n_0 ),
        .Q(shl_ln_reg_176[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_176[6]_i_1_n_0 ),
        .Q(shl_ln_reg_176[6]),
        .R(1'b0));
  FDRE \shl_ln_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_176[7]_i_1_n_0 ),
        .Q(shl_ln_reg_176[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1
   (ap_enable_reg_pp0_iter1,
    \src_assign_fu_44_reg[3]_0 ,
    D,
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg,
    \src_assign_fu_44_reg[0]_0 ,
    \src_assign_fu_44_reg[1]_0 ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
    Q,
    \int_pt_shift0_reg[0] ,
    \int_pt_shift0_reg[1] );
  output ap_enable_reg_pp0_iter1;
  output [1:0]\src_assign_fu_44_reg[3]_0 ;
  output [1:0]D;
  output grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg;
  output \src_assign_fu_44_reg[0]_0 ;
  output \src_assign_fu_44_reg[1]_0 ;
  output [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input grp_ClefiaEncrypt_1_fu_190_ap_start_reg;
  input [1:0]Q;
  input \int_pt_shift0_reg[0] ;
  input \int_pt_shift0_reg[1] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln117_fu_88_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  wire grp_ClefiaEncrypt_1_fu_190_ap_start_reg;
  wire grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_pt_address0;
  wire \int_pt_shift0_reg[0] ;
  wire \int_pt_shift0_reg[1] ;
  wire src_assign_fu_440;
  wire \src_assign_fu_44_reg[0]_0 ;
  wire \src_assign_fu_44_reg[1]_0 ;
  wire [1:0]\src_assign_fu_44_reg[3]_0 ;
  wire \src_assign_fu_44_reg_n_0_[0] ;
  wire \src_assign_fu_44_reg_n_0_[1] ;
  wire \src_assign_fu_44_reg_n_0_[2] ;
  wire \src_assign_fu_44_reg_n_0_[3] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_46 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln117_fu_88_p2(add_ln117_fu_88_p2),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\src_assign_fu_44_reg_n_0_[1] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\src_assign_fu_44_reg_n_0_[3] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_fu_190_ap_start_reg(grp_ClefiaEncrypt_1_fu_190_ap_start_reg),
        .grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg(grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg),
        .grp_ClefiaEncrypt_1_fu_190_pt_address0(grp_ClefiaEncrypt_1_fu_190_pt_address0),
        .\int_pt_shift0_reg[0] (\src_assign_fu_44_reg_n_0_[0] ),
        .\int_pt_shift0_reg[0]_0 (\int_pt_shift0_reg[0] ),
        .\int_pt_shift0_reg[1] (\int_pt_shift0_reg[1] ),
        .src_assign_fu_440(src_assign_fu_440),
        .\src_assign_fu_44_reg[0] (\src_assign_fu_44_reg[0]_0 ),
        .\src_assign_fu_44_reg[1] (\src_assign_fu_44_reg[1]_0 ),
        .\src_assign_fu_44_reg[2] (flow_control_loop_pipe_sequential_init_U_n_4),
        .\src_assign_fu_44_reg[3] (\src_assign_fu_44_reg[3]_0 ),
        .\zext_ln114_reg_112_reg[2] (\src_assign_fu_44_reg_n_0_[2] ));
  FDRE \src_assign_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(src_assign_fu_440),
        .D(add_ln117_fu_88_p2[0]),
        .Q(\src_assign_fu_44_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \src_assign_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(src_assign_fu_440),
        .D(add_ln117_fu_88_p2[1]),
        .Q(\src_assign_fu_44_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \src_assign_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(src_assign_fu_440),
        .D(add_ln117_fu_88_p2[2]),
        .Q(\src_assign_fu_44_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \src_assign_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(src_assign_fu_440),
        .D(add_ln117_fu_88_p2[3]),
        .Q(\src_assign_fu_44_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \zext_ln114_reg_112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_112_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_112_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_assign_fu_44_reg[3]_0 [0]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[2]),
        .R(1'b0));
  FDRE \zext_ln114_reg_112_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_assign_fu_44_reg[3]_0 [1]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119
   (rin_address0,
    fin_ce0,
    D,
    WEBWE,
    ADDRBWRADDR,
    \zext_ln114_reg_98_reg[3]_0 ,
    \ap_CS_fsm_reg[6] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
    Q,
    \q1_reg[7] ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0,
    \q1_reg[7]_0 ,
    ap_rst_n,
    \ap_CS_fsm_reg[9] ,
    ram_reg,
    icmp_ln193_fu_152_p2,
    \ap_CS_fsm_reg[9]_0 ,
    WEA);
  output [3:0]rin_address0;
  output fin_ce0;
  output [2:0]D;
  output [0:0]WEBWE;
  output [0:0]ADDRBWRADDR;
  output [2:0]\zext_ln114_reg_98_reg[3]_0 ;
  output \ap_CS_fsm_reg[6] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg;
  input [5:0]Q;
  input \q1_reg[7] ;
  input [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  input \q1_reg[7]_0 ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[9] ;
  input ram_reg;
  input icmp_ln193_fu_152_p2;
  input \ap_CS_fsm_reg[9]_0 ;
  input [0:0]WEA;

  wire [0:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [5:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [3:0]add_ln117_fu_74_p2;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire fin_ce0;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg;
  wire [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_fin_address0;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  wire icmp_ln193_fu_152_p2;
  wire idx105_fu_300;
  wire \idx105_fu_30_reg_n_0_[0] ;
  wire \idx105_fu_30_reg_n_0_[1] ;
  wire \idx105_fu_30_reg_n_0_[2] ;
  wire \idx105_fu_30_reg_n_0_[3] ;
  wire \q1_reg[7] ;
  wire \q1_reg[7]_0 ;
  wire ram_reg;
  wire [3:0]rin_address0;
  wire [2:0]\zext_ln114_reg_98_reg[3]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_49 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln117_fu_74_p2(add_ln117_fu_74_p2),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm_reg[9]_0 ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\idx105_fu_30_reg_n_0_[1] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\idx105_fu_30_reg_n_0_[3] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0),
        .icmp_ln193_fu_152_p2(icmp_ln193_fu_152_p2),
        .idx105_fu_300(idx105_fu_300),
        .\idx105_fu_30_reg[2] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\q1_reg[7] (\q1_reg[7] ),
        .\q1_reg[7]_0 (\q1_reg[7]_0 ),
        .rin_address0(rin_address0),
        .\zext_ln114_reg_98_reg[0] (\idx105_fu_30_reg_n_0_[0] ),
        .\zext_ln114_reg_98_reg[2] (\idx105_fu_30_reg_n_0_[2] ));
  FDRE \idx105_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx105_fu_300),
        .D(add_ln117_fu_74_p2[0]),
        .Q(\idx105_fu_30_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx105_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx105_fu_300),
        .D(add_ln117_fu_74_p2[1]),
        .Q(\idx105_fu_30_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx105_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx105_fu_300),
        .D(add_ln117_fu_74_p2[2]),
        .Q(\idx105_fu_30_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx105_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx105_fu_300),
        .D(add_ln117_fu_74_p2[3]),
        .Q(\idx105_fu_30_reg_n_0_[3] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFD000)) 
    ram_reg_i_19__9
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[3]),
        .I4(WEA),
        .O(WEBWE));
  LUT5 #(
    .INIT(32'hFFFFD000)) 
    ram_reg_i_2__7
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[3]),
        .I4(ram_reg),
        .O(fin_ce0));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_9__7
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_fin_address0),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(Q[5]),
        .O(ADDRBWRADDR));
  FDRE \zext_ln114_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0[0]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_fin_address0),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0[1]),
        .Q(\zext_ln114_reg_98_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0[2]),
        .Q(\zext_ln114_reg_98_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0[3]),
        .Q(\zext_ln114_reg_98_reg[3]_0 [2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120
   (ADDRBWRADDR,
    D,
    p_0_in__0,
    E,
    \ap_CS_fsm_reg[10] ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
    Q,
    ADDRARDADDR,
    ap_rst_n,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg);
  output [3:0]ADDRBWRADDR;
  output [1:0]D;
  output p_0_in__0;
  output [0:0]E;
  output \ap_CS_fsm_reg[10] ;
  output [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg;
  input [2:0]Q;
  input [2:0]ADDRARDADDR;
  input ap_rst_n;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]add_ln117_fu_74_p2;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg;
  wire idx119_fu_300;
  wire \idx119_fu_30_reg_n_0_[0] ;
  wire \idx119_fu_30_reg_n_0_[1] ;
  wire \idx119_fu_30_reg_n_0_[2] ;
  wire \idx119_fu_30_reg_n_0_[3] ;
  wire p_0_in__0;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_48 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q[1:0]),
        .add_ln117_fu_74_p2(add_ln117_fu_74_p2),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0),
        .idx119_fu_300(idx119_fu_300),
        .\idx119_fu_30_reg[2] (flow_control_loop_pipe_sequential_init_U_n_8),
        .ram_reg(\idx119_fu_30_reg_n_0_[1] ),
        .ram_reg_0(\idx119_fu_30_reg_n_0_[3] ),
        .ram_reg_1(\idx119_fu_30_reg_n_0_[2] ),
        .ram_reg_2(\idx119_fu_30_reg_n_0_[0] ));
  FDRE \idx119_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx119_fu_300),
        .D(add_ln117_fu_74_p2[0]),
        .Q(\idx119_fu_30_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx119_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx119_fu_300),
        .D(add_ln117_fu_74_p2[1]),
        .Q(\idx119_fu_30_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx119_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx119_fu_300),
        .D(add_ln117_fu_74_p2[2]),
        .Q(\idx119_fu_30_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx119_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx119_fu_300),
        .D(add_ln117_fu_74_p2[3]),
        .Q(\idx119_fu_30_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB888)) 
    \q0[7]_i_1__0 
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT4 #(
    .INIT(16'h8088)) 
    ram_reg_0_15_0_0_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[1]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .I3(Q[2]),
        .O(p_0_in__0));
  FDRE \zext_ln114_7_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0[0]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0[0]),
        .R(1'b0));
  FDRE \zext_ln114_7_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0[1]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0[1]),
        .R(1'b0));
  FDRE \zext_ln114_7_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0[2]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0[2]),
        .R(1'b0));
  FDRE \zext_ln114_7_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0[3]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121
   (ap_enable_reg_pp0_iter1,
    rout_address0,
    D,
    \ap_CS_fsm_reg[12] ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
    Q,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0,
    ap_rst_n);
  output ap_enable_reg_pp0_iter1;
  output [3:0]rout_address0;
  output [1:0]D;
  output \ap_CS_fsm_reg[12] ;
  output [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg;
  input [1:0]Q;
  input [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0;
  input ap_rst_n;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln117_fu_88_p2;
  wire \ap_CS_fsm_reg[12] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_assign_30_fu_440;
  wire \dst_assign_30_fu_44_reg_n_0_[0] ;
  wire \dst_assign_30_fu_44_reg_n_0_[1] ;
  wire \dst_assign_30_fu_44_reg_n_0_[2] ;
  wire \dst_assign_30_fu_44_reg_n_0_[3] ;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0;
  wire [3:0]rout_address0;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \dst_assign_30_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(dst_assign_30_fu_440),
        .D(add_ln117_fu_88_p2[0]),
        .Q(\dst_assign_30_fu_44_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dst_assign_30_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(dst_assign_30_fu_440),
        .D(add_ln117_fu_88_p2[1]),
        .Q(\dst_assign_30_fu_44_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dst_assign_30_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(dst_assign_30_fu_440),
        .D(add_ln117_fu_88_p2[2]),
        .Q(\dst_assign_30_fu_44_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dst_assign_30_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(dst_assign_30_fu_440),
        .D(add_ln117_fu_88_p2[3]),
        .Q(\dst_assign_30_fu_44_reg_n_0_[3] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_47 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln117_fu_88_p2(add_ln117_fu_88_p2),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\dst_assign_30_fu_44_reg_n_0_[3] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\dst_assign_30_fu_44_reg_n_0_[1] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_assign_30_fu_440(dst_assign_30_fu_440),
        .\dst_assign_30_fu_44_reg[2] (flow_control_loop_pipe_sequential_init_U_n_8),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0),
        .rout_address0(rout_address0),
        .\zext_ln114_reg_112_reg[0] (\dst_assign_30_fu_44_reg_n_0_[0] ),
        .\zext_ln114_reg_112_reg[2] (\dst_assign_30_fu_44_reg_n_0_[2] ));
  FDRE \zext_ln114_reg_112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0[0]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0[0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_112_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0[1]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0[1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_112_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0[2]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0[2]),
        .R(1'b0));
  FDRE \zext_ln114_reg_112_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0[3]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1
   (E,
    ap_enable_reg_pp0_iter1,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1,
    D,
    ram_reg,
    \idx97_fu_46_reg[1]_0 ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
    ap_rst_n,
    Q,
    \reuse_reg_fu_42_reg[7]_0 ,
    q1,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg);
  output [0:0]E;
  output ap_enable_reg_pp0_iter1;
  output [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  output [1:0]D;
  output [7:0]ram_reg;
  output \idx97_fu_46_reg[1]_0 ;
  output [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg;
  input ap_rst_n;
  input [1:0]Q;
  input [7:0]\reuse_reg_fu_42_reg[7]_0 ;
  input [7:0]q1;
  input [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire addr_cmp_fu_125_p2;
  wire addr_cmp_fu_125_p2_carry__0_i_1_n_0;
  wire addr_cmp_fu_125_p2_carry__0_i_2_n_0;
  wire addr_cmp_fu_125_p2_carry__0_i_3_n_0;
  wire addr_cmp_fu_125_p2_carry__0_i_4_n_0;
  wire addr_cmp_fu_125_p2_carry__0_n_0;
  wire addr_cmp_fu_125_p2_carry__0_n_1;
  wire addr_cmp_fu_125_p2_carry__0_n_2;
  wire addr_cmp_fu_125_p2_carry__0_n_3;
  wire addr_cmp_fu_125_p2_carry__1_i_1_n_0;
  wire addr_cmp_fu_125_p2_carry__1_i_2_n_0;
  wire addr_cmp_fu_125_p2_carry__1_i_3_n_0;
  wire addr_cmp_fu_125_p2_carry__1_i_4_n_0;
  wire addr_cmp_fu_125_p2_carry__1_n_0;
  wire addr_cmp_fu_125_p2_carry__1_n_1;
  wire addr_cmp_fu_125_p2_carry__1_n_2;
  wire addr_cmp_fu_125_p2_carry__1_n_3;
  wire addr_cmp_fu_125_p2_carry__2_i_1_n_0;
  wire addr_cmp_fu_125_p2_carry__2_i_2_n_0;
  wire addr_cmp_fu_125_p2_carry__2_i_3_n_0;
  wire addr_cmp_fu_125_p2_carry__2_i_4_n_0;
  wire addr_cmp_fu_125_p2_carry__2_n_0;
  wire addr_cmp_fu_125_p2_carry__2_n_1;
  wire addr_cmp_fu_125_p2_carry__2_n_2;
  wire addr_cmp_fu_125_p2_carry__2_n_3;
  wire addr_cmp_fu_125_p2_carry__3_i_1_n_0;
  wire addr_cmp_fu_125_p2_carry__3_i_2_n_0;
  wire addr_cmp_fu_125_p2_carry__3_i_3_n_0;
  wire addr_cmp_fu_125_p2_carry__3_i_4_n_0;
  wire addr_cmp_fu_125_p2_carry__3_n_0;
  wire addr_cmp_fu_125_p2_carry__3_n_1;
  wire addr_cmp_fu_125_p2_carry__3_n_2;
  wire addr_cmp_fu_125_p2_carry__3_n_3;
  wire addr_cmp_fu_125_p2_carry__4_i_1_n_0;
  wire addr_cmp_fu_125_p2_carry__4_i_2_n_0;
  wire addr_cmp_fu_125_p2_carry__4_n_3;
  wire addr_cmp_fu_125_p2_carry_i_1_n_0;
  wire addr_cmp_fu_125_p2_carry_i_2_n_0;
  wire addr_cmp_fu_125_p2_carry_i_3_n_0;
  wire addr_cmp_fu_125_p2_carry_i_4_n_0;
  wire addr_cmp_fu_125_p2_carry_n_0;
  wire addr_cmp_fu_125_p2_carry_n_1;
  wire addr_cmp_fu_125_p2_carry_n_2;
  wire addr_cmp_fu_125_p2_carry_n_3;
  wire addr_cmp_reg_201;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__12_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg;
  wire [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  wire \idx97_fu_46_reg[1]_0 ;
  wire [7:0]q1;
  wire [7:0]ram_reg;
  wire [5:0]reuse_addr_reg_fu_38;
  wire [7:0]reuse_reg_fu_42;
  wire [7:0]\reuse_reg_fu_42_reg[7]_0 ;
  wire [3:0]NLW_addr_cmp_fu_125_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_125_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_125_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_125_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_125_p2_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_addr_cmp_fu_125_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_125_p2_carry__4_O_UNCONNECTED;

  CARRY4 addr_cmp_fu_125_p2_carry
       (.CI(1'b0),
        .CO({addr_cmp_fu_125_p2_carry_n_0,addr_cmp_fu_125_p2_carry_n_1,addr_cmp_fu_125_p2_carry_n_2,addr_cmp_fu_125_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_125_p2_carry_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_125_p2_carry_i_1_n_0,addr_cmp_fu_125_p2_carry_i_2_n_0,addr_cmp_fu_125_p2_carry_i_3_n_0,addr_cmp_fu_125_p2_carry_i_4_n_0}));
  CARRY4 addr_cmp_fu_125_p2_carry__0
       (.CI(addr_cmp_fu_125_p2_carry_n_0),
        .CO({addr_cmp_fu_125_p2_carry__0_n_0,addr_cmp_fu_125_p2_carry__0_n_1,addr_cmp_fu_125_p2_carry__0_n_2,addr_cmp_fu_125_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_125_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_125_p2_carry__0_i_1_n_0,addr_cmp_fu_125_p2_carry__0_i_2_n_0,addr_cmp_fu_125_p2_carry__0_i_3_n_0,addr_cmp_fu_125_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__0_i_1
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__0_i_2
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__0_i_3
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__0_i_4
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__0_i_4_n_0));
  CARRY4 addr_cmp_fu_125_p2_carry__1
       (.CI(addr_cmp_fu_125_p2_carry__0_n_0),
        .CO({addr_cmp_fu_125_p2_carry__1_n_0,addr_cmp_fu_125_p2_carry__1_n_1,addr_cmp_fu_125_p2_carry__1_n_2,addr_cmp_fu_125_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_125_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_125_p2_carry__1_i_1_n_0,addr_cmp_fu_125_p2_carry__1_i_2_n_0,addr_cmp_fu_125_p2_carry__1_i_3_n_0,addr_cmp_fu_125_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__1_i_1
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__1_i_2
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__1_i_3
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__1_i_4
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__1_i_4_n_0));
  CARRY4 addr_cmp_fu_125_p2_carry__2
       (.CI(addr_cmp_fu_125_p2_carry__1_n_0),
        .CO({addr_cmp_fu_125_p2_carry__2_n_0,addr_cmp_fu_125_p2_carry__2_n_1,addr_cmp_fu_125_p2_carry__2_n_2,addr_cmp_fu_125_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_125_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_125_p2_carry__2_i_1_n_0,addr_cmp_fu_125_p2_carry__2_i_2_n_0,addr_cmp_fu_125_p2_carry__2_i_3_n_0,addr_cmp_fu_125_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__2_i_1
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__2_i_2
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__2_i_3
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__2_i_4
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__2_i_4_n_0));
  CARRY4 addr_cmp_fu_125_p2_carry__3
       (.CI(addr_cmp_fu_125_p2_carry__2_n_0),
        .CO({addr_cmp_fu_125_p2_carry__3_n_0,addr_cmp_fu_125_p2_carry__3_n_1,addr_cmp_fu_125_p2_carry__3_n_2,addr_cmp_fu_125_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_125_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_125_p2_carry__3_i_1_n_0,addr_cmp_fu_125_p2_carry__3_i_2_n_0,addr_cmp_fu_125_p2_carry__3_i_3_n_0,addr_cmp_fu_125_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__3_i_1
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__3_i_2
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__3_i_3
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__3_i_4
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__3_i_4_n_0));
  CARRY4 addr_cmp_fu_125_p2_carry__4
       (.CI(addr_cmp_fu_125_p2_carry__3_n_0),
        .CO({NLW_addr_cmp_fu_125_p2_carry__4_CO_UNCONNECTED[3:2],addr_cmp_fu_125_p2,addr_cmp_fu_125_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_125_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,addr_cmp_fu_125_p2_carry__4_i_1_n_0,addr_cmp_fu_125_p2_carry__4_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__4_i_1
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry__4_i_2
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry_i_1
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry_i_2
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_125_p2_carry_i_3
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_125_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    addr_cmp_fu_125_p2_carry_i_4
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .I1(reuse_addr_reg_fu_38[0]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .I3(reuse_addr_reg_fu_38[1]),
        .O(addr_cmp_fu_125_p2_carry_i_4_n_0));
  FDRE \addr_cmp_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(addr_cmp_fu_125_p2),
        .Q(addr_cmp_reg_201),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08888888)) 
    ap_enable_reg_pp0_iter1_i_1__12
       (.I0(ap_rst_n),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__12_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(E),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_42 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .SR(ap_loop_init),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .\idx97_fu_46_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\idx97_fu_46_reg[0]_0 (ap_enable_reg_pp0_iter1),
        .\idx97_fu_46_reg[0]_1 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .\idx97_fu_46_reg[0]_2 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .\idx97_fu_46_reg[1] (flow_control_loop_pipe_sequential_init_U_n_6),
        .reuse_addr_reg_fu_38({reuse_addr_reg_fu_38[5],reuse_addr_reg_fu_38[1:0]}),
        .\reuse_addr_reg_fu_38_reg[0] (flow_control_loop_pipe_sequential_init_U_n_4),
        .\reuse_addr_reg_fu_38_reg[1] (flow_control_loop_pipe_sequential_init_U_n_3),
        .\reuse_addr_reg_fu_38_reg[5] (flow_control_loop_pipe_sequential_init_U_n_5));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_i_1
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .O(\idx97_fu_46_reg[1]_0 ));
  FDRE \idx97_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .R(1'b0));
  FDRE \idx97_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .R(1'b0));
  FDRE \reuse_addr_reg_fu_38_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(reuse_addr_reg_fu_38[0]),
        .R(1'b0));
  FDRE \reuse_addr_reg_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(reuse_addr_reg_fu_38[1]),
        .R(1'b0));
  FDRE \reuse_addr_reg_fu_38_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(reuse_addr_reg_fu_38[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[0]_i_1 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [0]),
        .I1(q1[0]),
        .I2(addr_cmp_reg_201),
        .I3(reuse_reg_fu_42[0]),
        .O(ram_reg[0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[1]_i_1 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [1]),
        .I1(q1[1]),
        .I2(addr_cmp_reg_201),
        .I3(reuse_reg_fu_42[1]),
        .O(ram_reg[1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[2]_i_1 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [2]),
        .I1(q1[2]),
        .I2(addr_cmp_reg_201),
        .I3(reuse_reg_fu_42[2]),
        .O(ram_reg[2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[3]_i_1 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [3]),
        .I1(q1[3]),
        .I2(addr_cmp_reg_201),
        .I3(reuse_reg_fu_42[3]),
        .O(ram_reg[3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[4]_i_1 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [4]),
        .I1(q1[4]),
        .I2(addr_cmp_reg_201),
        .I3(reuse_reg_fu_42[4]),
        .O(ram_reg[4]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[5]_i_1 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [5]),
        .I1(q1[5]),
        .I2(addr_cmp_reg_201),
        .I3(reuse_reg_fu_42[5]),
        .O(ram_reg[5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[6]_i_1 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [6]),
        .I1(q1[6]),
        .I2(addr_cmp_reg_201),
        .I3(reuse_reg_fu_42[6]),
        .O(ram_reg[6]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[7]_i_2 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [7]),
        .I1(q1[7]),
        .I2(addr_cmp_reg_201),
        .I3(reuse_reg_fu_42[7]),
        .O(ram_reg[7]));
  FDRE \reuse_reg_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[0]),
        .Q(reuse_reg_fu_42[0]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[1]),
        .Q(reuse_reg_fu_42[1]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[2]),
        .Q(reuse_reg_fu_42[2]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[3]),
        .Q(reuse_reg_fu_42[3]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[4]),
        .Q(reuse_reg_fu_42[4]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[5]),
        .Q(reuse_reg_fu_42[5]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[6]),
        .Q(reuse_reg_fu_42[6]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg[7]),
        .Q(reuse_reg_fu_42[7]),
        .R(ap_loop_init));
  FDRE \rin_addr_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0[0]),
        .R(1'b0));
  FDRE \rin_addr_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118
   (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1,
    E,
    D,
    p_0_in,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg,
    d0,
    \rin_addr_reg_199_reg[1]_0 ,
    \rin_addr_reg_199_reg[0]_0 ,
    rin_address1,
    \idx101_fu_46_reg[1]_0 ,
    \ap_CS_fsm_reg[10] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
    ap_rst_n,
    ram_reg_i_40__9_0,
    grp_ClefiaEncrypt_1_fu_190_rk_ce1,
    Q,
    ram_reg_i_40__9_1,
    ap_enable_reg_pp0_iter1,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
    \q0_reg[7] ,
    ap_enable_reg_pp0_iter1_0,
    \q1_reg[7] ,
    pt_q0,
    \reuse_reg_fu_42_reg[7]_0 ,
    q1,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg,
    ram_reg,
    grp_ClefiaDecrypt_1_fu_212_rk_ce0);
  output [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1;
  output [0:0]E;
  output [1:0]D;
  output p_0_in;
  output [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg;
  output [7:0]d0;
  output \rin_addr_reg_199_reg[1]_0 ;
  output \rin_addr_reg_199_reg[0]_0 ;
  output [1:0]rin_address1;
  output \idx101_fu_46_reg[1]_0 ;
  output \ap_CS_fsm_reg[10] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg;
  input ap_rst_n;
  input ram_reg_i_40__9_0;
  input grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  input [6:0]Q;
  input ram_reg_i_40__9_1;
  input ap_enable_reg_pp0_iter1;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg;
  input [0:0]\q0_reg[7] ;
  input ap_enable_reg_pp0_iter1_0;
  input [7:0]\q1_reg[7] ;
  input [7:0]pt_q0;
  input [7:0]\reuse_reg_fu_42_reg[7]_0 ;
  input [7:0]q1;
  input [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0;
  input [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  input [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  input [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg;
  input [0:0]ram_reg;
  input grp_ClefiaDecrypt_1_fu_212_rk_ce0;

  wire [1:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire addr_cmp_fu_129_p2;
  wire addr_cmp_fu_129_p2_carry__0_i_1_n_0;
  wire addr_cmp_fu_129_p2_carry__0_i_2_n_0;
  wire addr_cmp_fu_129_p2_carry__0_i_3_n_0;
  wire addr_cmp_fu_129_p2_carry__0_i_4_n_0;
  wire addr_cmp_fu_129_p2_carry__0_n_0;
  wire addr_cmp_fu_129_p2_carry__0_n_1;
  wire addr_cmp_fu_129_p2_carry__0_n_2;
  wire addr_cmp_fu_129_p2_carry__0_n_3;
  wire addr_cmp_fu_129_p2_carry__1_i_1_n_0;
  wire addr_cmp_fu_129_p2_carry__1_i_2_n_0;
  wire addr_cmp_fu_129_p2_carry__1_i_3_n_0;
  wire addr_cmp_fu_129_p2_carry__1_i_4_n_0;
  wire addr_cmp_fu_129_p2_carry__1_n_0;
  wire addr_cmp_fu_129_p2_carry__1_n_1;
  wire addr_cmp_fu_129_p2_carry__1_n_2;
  wire addr_cmp_fu_129_p2_carry__1_n_3;
  wire addr_cmp_fu_129_p2_carry__2_i_1_n_0;
  wire addr_cmp_fu_129_p2_carry__2_i_2_n_0;
  wire addr_cmp_fu_129_p2_carry__2_i_3_n_0;
  wire addr_cmp_fu_129_p2_carry__2_i_4_n_0;
  wire addr_cmp_fu_129_p2_carry__2_n_0;
  wire addr_cmp_fu_129_p2_carry__2_n_1;
  wire addr_cmp_fu_129_p2_carry__2_n_2;
  wire addr_cmp_fu_129_p2_carry__2_n_3;
  wire addr_cmp_fu_129_p2_carry__3_i_1_n_0;
  wire addr_cmp_fu_129_p2_carry__3_i_2_n_0;
  wire addr_cmp_fu_129_p2_carry__3_i_3_n_0;
  wire addr_cmp_fu_129_p2_carry__3_i_4_n_0;
  wire addr_cmp_fu_129_p2_carry__3_n_0;
  wire addr_cmp_fu_129_p2_carry__3_n_1;
  wire addr_cmp_fu_129_p2_carry__3_n_2;
  wire addr_cmp_fu_129_p2_carry__3_n_3;
  wire addr_cmp_fu_129_p2_carry__4_i_1_n_0;
  wire addr_cmp_fu_129_p2_carry__4_i_2_n_0;
  wire addr_cmp_fu_129_p2_carry__4_n_3;
  wire addr_cmp_fu_129_p2_carry_i_1_n_0;
  wire addr_cmp_fu_129_p2_carry_i_2_n_0;
  wire addr_cmp_fu_129_p2_carry_i_3_n_0;
  wire addr_cmp_fu_129_p2_carry_i_4_n_0;
  wire addr_cmp_fu_129_p2_carry_n_0;
  wire addr_cmp_fu_129_p2_carry_n_1;
  wire addr_cmp_fu_129_p2_carry_n_2;
  wire addr_cmp_fu_129_p2_carry_n_3;
  wire addr_cmp_reg_205;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_enable_reg_pp0_iter1_i_1__13_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]d0;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_ClefiaDecrypt_1_fu_212_rk_ce0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg;
  wire [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg;
  wire [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address0;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1;
  wire [7:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  wire grp_ClefiaEncrypt_1_fu_190_rk_ce0;
  wire grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  wire \idx101_fu_46_reg[1]_0 ;
  wire p_0_in;
  wire [7:0]pt_q0;
  wire [0:0]\q0_reg[7] ;
  wire [7:0]q1;
  wire [7:0]\q1_reg[7] ;
  wire [0:0]ram_reg;
  wire ram_reg_0_15_0_0_i_10_n_0;
  wire ram_reg_i_40__9_0;
  wire ram_reg_i_40__9_1;
  wire [5:0]reuse_addr_reg_fu_38;
  wire [7:0]reuse_reg_fu_42;
  wire [7:0]\reuse_reg_fu_42_reg[7]_0 ;
  wire \rin_addr_reg_199_reg[0]_0 ;
  wire \rin_addr_reg_199_reg[1]_0 ;
  wire [1:0]rin_address1;
  wire [3:0]NLW_addr_cmp_fu_129_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_129_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_129_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_129_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_129_p2_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_addr_cmp_fu_129_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_addr_cmp_fu_129_p2_carry__4_O_UNCONNECTED;

  CARRY4 addr_cmp_fu_129_p2_carry
       (.CI(1'b0),
        .CO({addr_cmp_fu_129_p2_carry_n_0,addr_cmp_fu_129_p2_carry_n_1,addr_cmp_fu_129_p2_carry_n_2,addr_cmp_fu_129_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_129_p2_carry_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_129_p2_carry_i_1_n_0,addr_cmp_fu_129_p2_carry_i_2_n_0,addr_cmp_fu_129_p2_carry_i_3_n_0,addr_cmp_fu_129_p2_carry_i_4_n_0}));
  CARRY4 addr_cmp_fu_129_p2_carry__0
       (.CI(addr_cmp_fu_129_p2_carry_n_0),
        .CO({addr_cmp_fu_129_p2_carry__0_n_0,addr_cmp_fu_129_p2_carry__0_n_1,addr_cmp_fu_129_p2_carry__0_n_2,addr_cmp_fu_129_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_129_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_129_p2_carry__0_i_1_n_0,addr_cmp_fu_129_p2_carry__0_i_2_n_0,addr_cmp_fu_129_p2_carry__0_i_3_n_0,addr_cmp_fu_129_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__0_i_1
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__0_i_2
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__0_i_3
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__0_i_4
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__0_i_4_n_0));
  CARRY4 addr_cmp_fu_129_p2_carry__1
       (.CI(addr_cmp_fu_129_p2_carry__0_n_0),
        .CO({addr_cmp_fu_129_p2_carry__1_n_0,addr_cmp_fu_129_p2_carry__1_n_1,addr_cmp_fu_129_p2_carry__1_n_2,addr_cmp_fu_129_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_129_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_129_p2_carry__1_i_1_n_0,addr_cmp_fu_129_p2_carry__1_i_2_n_0,addr_cmp_fu_129_p2_carry__1_i_3_n_0,addr_cmp_fu_129_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__1_i_1
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__1_i_2
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__1_i_3
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__1_i_4
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__1_i_4_n_0));
  CARRY4 addr_cmp_fu_129_p2_carry__2
       (.CI(addr_cmp_fu_129_p2_carry__1_n_0),
        .CO({addr_cmp_fu_129_p2_carry__2_n_0,addr_cmp_fu_129_p2_carry__2_n_1,addr_cmp_fu_129_p2_carry__2_n_2,addr_cmp_fu_129_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_129_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_129_p2_carry__2_i_1_n_0,addr_cmp_fu_129_p2_carry__2_i_2_n_0,addr_cmp_fu_129_p2_carry__2_i_3_n_0,addr_cmp_fu_129_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__2_i_1
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__2_i_2
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__2_i_3
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__2_i_4
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__2_i_4_n_0));
  CARRY4 addr_cmp_fu_129_p2_carry__3
       (.CI(addr_cmp_fu_129_p2_carry__2_n_0),
        .CO({addr_cmp_fu_129_p2_carry__3_n_0,addr_cmp_fu_129_p2_carry__3_n_1,addr_cmp_fu_129_p2_carry__3_n_2,addr_cmp_fu_129_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_129_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({addr_cmp_fu_129_p2_carry__3_i_1_n_0,addr_cmp_fu_129_p2_carry__3_i_2_n_0,addr_cmp_fu_129_p2_carry__3_i_3_n_0,addr_cmp_fu_129_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__3_i_1
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__3_i_2
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__3_i_3
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__3_i_4
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__3_i_4_n_0));
  CARRY4 addr_cmp_fu_129_p2_carry__4
       (.CI(addr_cmp_fu_129_p2_carry__3_n_0),
        .CO({NLW_addr_cmp_fu_129_p2_carry__4_CO_UNCONNECTED[3:2],addr_cmp_fu_129_p2,addr_cmp_fu_129_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_addr_cmp_fu_129_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,addr_cmp_fu_129_p2_carry__4_i_1_n_0,addr_cmp_fu_129_p2_carry__4_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__4_i_1
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry__4_i_2
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry_i_1
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry_i_2
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    addr_cmp_fu_129_p2_carry_i_3
       (.I0(reuse_addr_reg_fu_38[5]),
        .O(addr_cmp_fu_129_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    addr_cmp_fu_129_p2_carry_i_4
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[0]),
        .I1(reuse_addr_reg_fu_38[0]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[1]),
        .I3(reuse_addr_reg_fu_38[1]),
        .O(addr_cmp_fu_129_p2_carry_i_4_n_0));
  FDRE \addr_cmp_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(addr_cmp_fu_129_p2),
        .Q(addr_cmp_reg_205),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08888888)) 
    ap_enable_reg_pp0_iter1_i_1__13
       (.I0(ap_rst_n),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[1]),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[0]),
        .I4(ap_enable_reg_pp0_iter1_1),
        .O(ap_enable_reg_pp0_iter1_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__13_n_0),
        .Q(ap_enable_reg_pp0_iter1_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_1),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_1),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[0]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[1]),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_45 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[3:2]),
        .SR(ap_loop_init),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_1(ap_enable_reg_pp0_iter1_1),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .\idx101_fu_46_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\idx101_fu_46_reg[0]_0 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[1]),
        .\idx101_fu_46_reg[0]_1 (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[0]),
        .\idx101_fu_46_reg[1] (flow_control_loop_pipe_sequential_init_U_n_6),
        .reuse_addr_reg_fu_38({reuse_addr_reg_fu_38[5],reuse_addr_reg_fu_38[1:0]}),
        .\reuse_addr_reg_fu_38_reg[0] (flow_control_loop_pipe_sequential_init_U_n_4),
        .\reuse_addr_reg_fu_38_reg[1] (flow_control_loop_pipe_sequential_init_U_n_3),
        .\reuse_addr_reg_fu_38_reg[5] (flow_control_loop_pipe_sequential_init_U_n_5));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_i_1
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[1]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[0]),
        .I2(ap_enable_reg_pp0_iter1_1),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .O(\idx101_fu_46_reg[1]_0 ));
  FDRE \idx101_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[0]),
        .R(1'b0));
  FDRE \idx101_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[7]_i_1__1 
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_10_n_0),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \q1[7]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter1_1),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_15_0_0_i_10
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0),
        .I1(Q[3]),
        .I2(\q0_reg[7] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter1_0),
        .O(ram_reg_0_15_0_0_i_10_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_11
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address0[0]),
        .I1(Q[3]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0[0]),
        .I3(Q[1]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[0]),
        .O(\rin_addr_reg_199_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_12
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address0[1]),
        .I1(Q[3]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0[1]),
        .I3(Q[1]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[1]),
        .O(\rin_addr_reg_199_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[0]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [0]),
        .I3(Q[1]),
        .I4(pt_q0[0]),
        .O(d0[0]));
  LUT3 #(
    .INIT(8'hA2)) 
    ram_reg_0_15_0_0_i_2__0
       (.I0(ram_reg_0_15_0_0_i_10_n_0),
        .I1(Q[4]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_7
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[0]),
        .I1(Q[3]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .O(rin_address1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_8
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[1]),
        .I1(Q[3]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .O(rin_address1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_1_1_i_1
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[1]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [1]),
        .I3(Q[1]),
        .I4(pt_q0[1]),
        .O(d0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_2_2_i_1
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[2]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [2]),
        .I3(Q[1]),
        .I4(pt_q0[2]),
        .O(d0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_3_3_i_1
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[3]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [3]),
        .I3(Q[1]),
        .I4(pt_q0[3]),
        .O(d0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_4_4_i_1
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[4]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [4]),
        .I3(Q[1]),
        .I4(pt_q0[4]),
        .O(d0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_5_5_i_1
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[5]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [5]),
        .I3(Q[1]),
        .I4(pt_q0[5]),
        .O(d0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_6_6_i_1
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[6]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [6]),
        .I3(Q[1]),
        .I4(pt_q0[6]),
        .O(d0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_7_7_i_1
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[7]),
        .I1(Q[3]),
        .I2(\q1_reg[7] [7]),
        .I3(Q[1]),
        .I4(pt_q0[7]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000F2)) 
    ram_reg_i_156__1
       (.I0(E),
        .I1(ram_reg_i_40__9_0),
        .I2(grp_ClefiaEncrypt_1_fu_190_rk_ce1),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(ram_reg_i_40__9_1),
        .O(grp_ClefiaEncrypt_1_fu_190_rk_ce0));
  MUXF7 ram_reg_i_40__9
       (.I0(grp_ClefiaEncrypt_1_fu_190_rk_ce0),
        .I1(grp_ClefiaDecrypt_1_fu_212_rk_ce0),
        .O(\ap_CS_fsm_reg[10] ),
        .S(ram_reg));
  FDRE \reuse_addr_reg_fu_38_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(reuse_addr_reg_fu_38[0]),
        .R(1'b0));
  FDRE \reuse_addr_reg_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(reuse_addr_reg_fu_38[1]),
        .R(1'b0));
  FDRE \reuse_addr_reg_fu_38_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(reuse_addr_reg_fu_38[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[0]_i_1__0 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [0]),
        .I1(q1[0]),
        .I2(addr_cmp_reg_205),
        .I3(reuse_reg_fu_42[0]),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[1]_i_1__0 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [1]),
        .I1(q1[1]),
        .I2(addr_cmp_reg_205),
        .I3(reuse_reg_fu_42[1]),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[2]_i_1__0 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [2]),
        .I1(q1[2]),
        .I2(addr_cmp_reg_205),
        .I3(reuse_reg_fu_42[2]),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[3]_i_1__0 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [3]),
        .I1(q1[3]),
        .I2(addr_cmp_reg_205),
        .I3(reuse_reg_fu_42[3]),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[4]_i_1__0 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [4]),
        .I1(q1[4]),
        .I2(addr_cmp_reg_205),
        .I3(reuse_reg_fu_42[4]),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[4]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[5]_i_1__0 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [5]),
        .I1(q1[5]),
        .I2(addr_cmp_reg_205),
        .I3(reuse_reg_fu_42[5]),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[6]_i_1__0 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [6]),
        .I1(q1[6]),
        .I2(addr_cmp_reg_205),
        .I3(reuse_reg_fu_42[6]),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[6]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_42[7]_i_2__0 
       (.I0(\reuse_reg_fu_42_reg[7]_0 [7]),
        .I1(q1[7]),
        .I2(addr_cmp_reg_205),
        .I3(reuse_reg_fu_42[7]),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[7]));
  FDRE \reuse_reg_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[0]),
        .Q(reuse_reg_fu_42[0]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[1]),
        .Q(reuse_reg_fu_42[1]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[2]),
        .Q(reuse_reg_fu_42[2]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[3]),
        .Q(reuse_reg_fu_42[3]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[4]),
        .Q(reuse_reg_fu_42[4]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[5]),
        .Q(reuse_reg_fu_42[5]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[6]),
        .Q(reuse_reg_fu_42[6]),
        .R(ap_loop_init));
  FDRE \reuse_reg_fu_42_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0[7]),
        .Q(reuse_reg_fu_42[7]),
        .R(ap_loop_init));
  FDRE \rin_addr_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[0]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address0[0]),
        .R(1'b0));
  FDRE \rin_addr_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[1]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address0[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122
   (Q,
    Clefia_enc_addr_reg_173_reg0,
    D,
    \Clefia_enc_addr_reg_173_reg[2]_0 ,
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0,
    \indvars_iv2_fu_52_reg[1]_0 ,
    \ap_CS_fsm_reg[14] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
    ap_rst_n,
    mem_reg_i_37,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0,
    mem_reg_i_39,
    mem_reg_i_37_0);
  output [1:0]Q;
  output Clefia_enc_addr_reg_173_reg0;
  output [1:0]D;
  output \Clefia_enc_addr_reg_173_reg[2]_0 ;
  output [1:0]grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0;
  output [1:0]\indvars_iv2_fu_52_reg[1]_0 ;
  output \ap_CS_fsm_reg[14] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg;
  input ap_rst_n;
  input [2:0]mem_reg_i_37;
  input [2:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0;
  input mem_reg_i_39;
  input mem_reg_i_37_0;

  wire [2:0]Clefia_enc_addr_reg_173;
  wire Clefia_enc_addr_reg_173_reg0;
  wire \Clefia_enc_addr_reg_173_reg[2]_0 ;
  wire [1:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[14] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire [2:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0;
  wire [1:0]\indvars_iv2_fu_52_reg[1]_0 ;
  wire \indvars_iv2_fu_52_reg_n_0_[0] ;
  wire \indvars_iv2_fu_52_reg_n_0_[1] ;
  wire \indvars_iv2_fu_52_reg_n_0_[2] ;
  wire [2:0]mem_reg_i_37;
  wire mem_reg_i_37_0;
  wire mem_reg_i_39;

  FDRE \Clefia_enc_addr_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(Clefia_enc_addr_reg_173_reg0),
        .D(\indvars_iv2_fu_52_reg[1]_0 [0]),
        .Q(Clefia_enc_addr_reg_173[0]),
        .R(1'b0));
  FDRE \Clefia_enc_addr_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(Clefia_enc_addr_reg_173_reg0),
        .D(\indvars_iv2_fu_52_reg[1]_0 [1]),
        .Q(Clefia_enc_addr_reg_173[1]),
        .R(1'b0));
  FDRE \Clefia_enc_addr_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(Clefia_enc_addr_reg_173_reg0),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(Clefia_enc_addr_reg_173[2]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_44 flow_control_loop_pipe_sequential_init_U
       (.\Clefia_enc_addr_reg_173_reg[2] (\Clefia_enc_addr_reg_173_reg[2]_0 ),
        .\Clefia_enc_addr_reg_173_reg[2]_0 ({\indvars_iv2_fu_52_reg_n_0_[2] ,\indvars_iv2_fu_52_reg_n_0_[1] ,\indvars_iv2_fu_52_reg_n_0_[0] }),
        .D(ap_NS_fsm),
        .E(Clefia_enc_addr_reg_173_reg0),
        .Q(Q),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(D),
        .ap_loop_init_int_reg_0({flow_control_loop_pipe_sequential_init_U_n_8,\indvars_iv2_fu_52_reg[1]_0 }),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0),
        .\indvars_iv2_fu_52_reg[2] ({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .mem_reg(Clefia_enc_addr_reg_173),
        .mem_reg_i_37(mem_reg_i_37),
        .mem_reg_i_37_0(mem_reg_i_37_0),
        .mem_reg_i_39(mem_reg_i_39));
  FDRE \indvars_iv2_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(Clefia_enc_addr_reg_173_reg0),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\indvars_iv2_fu_52_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvars_iv2_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(Clefia_enc_addr_reg_173_reg0),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\indvars_iv2_fu_52_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \indvars_iv2_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(Clefia_enc_addr_reg_173_reg0),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\indvars_iv2_fu_52_reg_n_0_[2] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123
   (grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg,
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
    D,
    \ap_CS_fsm_reg[16] ,
    \Clefia_enc_addr_reg_181_reg[1]_0 ,
    \Clefia_enc_addr_reg_181_reg[0]_0 ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[3] ,
    Clefia_enc_ce0,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[3]_0 ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
    Q,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
    mem_reg,
    Clefia_enc_addr_reg_173_reg0,
    ram_reg_i_93__5,
    ap_rst_n,
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
    mem_reg_0,
    ap_loop_init,
    mem_reg_1,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0,
    Clefia_enc_address0,
    \int_Clefia_enc_shift0_reg[1] ,
    \int_Clefia_enc_shift0_reg[0] );
  output grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg;
  output grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0;
  output [0:0]D;
  output [1:0]\ap_CS_fsm_reg[16] ;
  output \Clefia_enc_addr_reg_181_reg[1]_0 ;
  output \Clefia_enc_addr_reg_181_reg[0]_0 ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[3] ;
  output Clefia_enc_ce0;
  output [1:0]\ap_CS_fsm_reg[5] ;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0;
  output grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg;
  output grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg;
  input [4:0]Q;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg;
  input [1:0]mem_reg;
  input Clefia_enc_addr_reg_173_reg0;
  input [0:0]ram_reg_i_93__5;
  input ap_rst_n;
  input grp_ClefiaEncrypt_1_fu_190_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input [3:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg;
  input mem_reg_0;
  input ap_loop_init;
  input mem_reg_1;
  input [0:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0;
  input [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0;
  input [1:0]Clefia_enc_address0;
  input \int_Clefia_enc_shift0_reg[1] ;
  input \int_Clefia_enc_shift0_reg[0] ;

  wire Clefia_enc_addr_reg_173_reg0;
  wire [2:0]Clefia_enc_addr_reg_181;
  wire Clefia_enc_addr_reg_1810;
  wire \Clefia_enc_addr_reg_181_reg[0]_0 ;
  wire \Clefia_enc_addr_reg_181_reg[1]_0 ;
  wire [1:0]Clefia_enc_address0;
  wire Clefia_enc_ce0;
  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]\ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_Clefia_enc_we0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0;
  wire grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0;
  wire grp_ClefiaEncrypt_1_fu_190_ap_start_reg;
  wire [0:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0;
  wire \indvars_iv_fu_52_reg_n_0_[0] ;
  wire \indvars_iv_fu_52_reg_n_0_[1] ;
  wire \indvars_iv_fu_52_reg_n_0_[2] ;
  wire \int_Clefia_enc_shift0_reg[0] ;
  wire \int_Clefia_enc_shift0_reg[1] ;
  wire [1:0]mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_i_41_n_0;
  wire [3:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_i_93__5;
  wire [2:2]zext_ln121_120_fu_149_p1;
  wire [1:1]zext_ln121_fu_124_p1;

  FDRE \Clefia_enc_addr_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(Clefia_enc_addr_reg_1810),
        .D(D),
        .Q(Clefia_enc_addr_reg_181[0]),
        .R(1'b0));
  FDRE \Clefia_enc_addr_reg_181_reg[1] 
       (.C(ap_clk),
        .CE(Clefia_enc_addr_reg_1810),
        .D(zext_ln121_fu_124_p1),
        .Q(Clefia_enc_addr_reg_181[1]),
        .R(1'b0));
  FDRE \Clefia_enc_addr_reg_181_reg[2] 
       (.C(ap_clk),
        .CE(Clefia_enc_addr_reg_1810),
        .D(zext_ln121_120_fu_149_p1),
        .Q(Clefia_enc_addr_reg_181[2]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_Clefia_enc_we0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_43 flow_control_loop_pipe_sequential_init_U
       (.Clefia_enc_addr_reg_173_reg0(Clefia_enc_addr_reg_173_reg0),
        .\Clefia_enc_addr_reg_181_reg[0] (\Clefia_enc_addr_reg_181_reg[0]_0 ),
        .\Clefia_enc_addr_reg_181_reg[1] (\Clefia_enc_addr_reg_181_reg[1]_0 ),
        .Clefia_enc_address0(Clefia_enc_address0),
        .Clefia_enc_ce0(Clefia_enc_ce0),
        .D({zext_ln121_120_fu_149_p1,zext_ln121_fu_124_p1,D}),
        .E(Clefia_enc_addr_reg_1810),
        .Q({Q[4:2],Q[0]}),
        .\ap_CS_fsm_reg[0] ({grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_Clefia_enc_we0,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[16]_0 (\ap_CS_fsm_reg[16]_0 ),
        .\ap_CS_fsm_reg[1] (ap_NS_fsm),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg_0({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0),
        .grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0),
        .grp_ClefiaEncrypt_1_fu_190_ap_start_reg(grp_ClefiaEncrypt_1_fu_190_ap_start_reg),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0),
        .\indvars_iv_fu_52_reg[2] ({\indvars_iv_fu_52_reg_n_0_[2] ,\indvars_iv_fu_52_reg_n_0_[1] ,\indvars_iv_fu_52_reg_n_0_[0] }),
        .\int_Clefia_enc_shift0_reg[0] (mem_reg_i_41_n_0),
        .\int_Clefia_enc_shift0_reg[0]_0 (\int_Clefia_enc_shift0_reg[0] ),
        .\int_Clefia_enc_shift0_reg[1] (\int_Clefia_enc_shift0_reg[1] ),
        .mem_reg(Clefia_enc_addr_reg_181),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_i_93__5_0(ram_reg_i_93__5));
  FDRE \indvars_iv_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(Clefia_enc_addr_reg_1810),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\indvars_iv_fu_52_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvars_iv_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(Clefia_enc_addr_reg_1810),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\indvars_iv_fu_52_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \indvars_iv_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(Clefia_enc_addr_reg_1810),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\indvars_iv_fu_52_reg_n_0_[2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    mem_reg_i_38
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_Clefia_enc_we0),
        .I1(Q[4]),
        .I2(mem_reg[1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_41
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(mem_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h8F80808080808080)) 
    ram_reg_i_359
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .I5(mem_reg[0]),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1
   (grp_ClefiaEncrypt_1_fu_190_rk_ce1,
    \ap_CS_fsm_reg[9]_0 ,
    ADDRARDADDR,
    WEA,
    fout_ce0,
    fout_ce1,
    \ap_CS_fsm_reg[19]_0 ,
    D,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    \ap_CS_fsm_reg[0]_0 ,
    \rk_offset_read_reg_977_reg[6] ,
    \icmp_ln193_reg_172_reg[0] ,
    \idx97_fu_46_reg[1] ,
    \ap_CS_fsm_reg[5]_0 ,
    DIADI,
    DIBDI,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[10]_1 ,
    \ap_CS_fsm_reg[10]_2 ,
    \ap_CS_fsm_reg[10]_3 ,
    \ap_CS_fsm_reg[2]_0 ,
    ap_rst_n_inv,
    ap_clk,
    reg_315_reg,
    ADDRBWRADDR,
    ap_rst_n,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
    ram_reg,
    Q,
    ram_reg_0,
    ram_reg_1,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
    \dec12_i_in_fu_80_reg[3]_0 ,
    \dec12_i_in_fu_80_reg[3]_1 ,
    \dec12_i_in_fu_80_reg[3]_2 ,
    ram_reg_i_93__5,
    shl_ln_reg_176,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1,
    ram_reg_i_97__5,
    ram_reg_i_97__5_0,
    DOBDO,
    DOADO,
    ram_reg_2,
    grp_ClefiaKeySet128_fu_176_rk_address0,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    grp_ClefiaKeySet128_fu_176_rk_address1,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9);
  output grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  output [2:0]\ap_CS_fsm_reg[9]_0 ;
  output [2:0]ADDRARDADDR;
  output [0:0]WEA;
  output fout_ce0;
  output fout_ce1;
  output [2:0]\ap_CS_fsm_reg[19]_0 ;
  output [0:0]D;
  output ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [3:0]\rk_offset_read_reg_977_reg[6] ;
  output [3:0]\icmp_ln193_reg_172_reg[0] ;
  output \idx97_fu_46_reg[1] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output [7:0]DIADI;
  output [7:0]DIBDI;
  output \ap_CS_fsm_reg[8]_0 ;
  output [1:0]\ap_CS_fsm_reg[10]_0 ;
  output [1:0]\ap_CS_fsm_reg[10]_1 ;
  output \ap_CS_fsm_reg[10]_2 ;
  output \ap_CS_fsm_reg[10]_3 ;
  output \ap_CS_fsm_reg[2]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]reg_315_reg;
  input [7:0]ADDRBWRADDR;
  input ap_rst_n;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg;
  input ram_reg;
  input [5:0]Q;
  input ram_reg_0;
  input [2:0]ram_reg_1;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg;
  input \dec12_i_in_fu_80_reg[3]_0 ;
  input \dec12_i_in_fu_80_reg[3]_1 ;
  input \dec12_i_in_fu_80_reg[3]_2 ;
  input ram_reg_i_93__5;
  input [2:0]shl_ln_reg_176;
  input [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  input [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1;
  input [0:0]ram_reg_i_97__5;
  input [0:0]ram_reg_i_97__5_0;
  input [7:0]DOBDO;
  input [7:0]DOADO;
  input ram_reg_2;
  input [1:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  input [1:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input [1:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  input ram_reg_6;
  input ram_reg_7;
  input [3:0]ram_reg_8;
  input [1:0]ram_reg_9;

  wire [2:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [5:0]Q;
  wire [0:0]WEA;
  wire [31:1]add_ln188_1_fu_465_p2;
  wire add_ln188_1_fu_465_p2_carry__0_i_1_n_0;
  wire add_ln188_1_fu_465_p2_carry__0_i_2_n_0;
  wire add_ln188_1_fu_465_p2_carry__0_i_3_n_0;
  wire add_ln188_1_fu_465_p2_carry__0_i_4_n_0;
  wire add_ln188_1_fu_465_p2_carry__0_n_0;
  wire add_ln188_1_fu_465_p2_carry__0_n_1;
  wire add_ln188_1_fu_465_p2_carry__0_n_2;
  wire add_ln188_1_fu_465_p2_carry__0_n_3;
  wire add_ln188_1_fu_465_p2_carry__1_i_1_n_0;
  wire add_ln188_1_fu_465_p2_carry__1_i_2_n_0;
  wire add_ln188_1_fu_465_p2_carry__1_i_3_n_0;
  wire add_ln188_1_fu_465_p2_carry__1_i_4_n_0;
  wire add_ln188_1_fu_465_p2_carry__1_n_0;
  wire add_ln188_1_fu_465_p2_carry__1_n_1;
  wire add_ln188_1_fu_465_p2_carry__1_n_2;
  wire add_ln188_1_fu_465_p2_carry__1_n_3;
  wire add_ln188_1_fu_465_p2_carry__2_i_1_n_0;
  wire add_ln188_1_fu_465_p2_carry__2_i_2_n_0;
  wire add_ln188_1_fu_465_p2_carry__2_i_3_n_0;
  wire add_ln188_1_fu_465_p2_carry__2_i_4_n_0;
  wire add_ln188_1_fu_465_p2_carry__2_n_0;
  wire add_ln188_1_fu_465_p2_carry__2_n_1;
  wire add_ln188_1_fu_465_p2_carry__2_n_2;
  wire add_ln188_1_fu_465_p2_carry__2_n_3;
  wire add_ln188_1_fu_465_p2_carry__3_i_1_n_0;
  wire add_ln188_1_fu_465_p2_carry__3_i_2_n_0;
  wire add_ln188_1_fu_465_p2_carry__3_i_3_n_0;
  wire add_ln188_1_fu_465_p2_carry__3_i_4_n_0;
  wire add_ln188_1_fu_465_p2_carry__3_n_0;
  wire add_ln188_1_fu_465_p2_carry__3_n_1;
  wire add_ln188_1_fu_465_p2_carry__3_n_2;
  wire add_ln188_1_fu_465_p2_carry__3_n_3;
  wire add_ln188_1_fu_465_p2_carry__4_i_1_n_0;
  wire add_ln188_1_fu_465_p2_carry__4_i_2_n_0;
  wire add_ln188_1_fu_465_p2_carry__4_i_3_n_0;
  wire add_ln188_1_fu_465_p2_carry__4_i_4_n_0;
  wire add_ln188_1_fu_465_p2_carry__4_n_0;
  wire add_ln188_1_fu_465_p2_carry__4_n_1;
  wire add_ln188_1_fu_465_p2_carry__4_n_2;
  wire add_ln188_1_fu_465_p2_carry__4_n_3;
  wire add_ln188_1_fu_465_p2_carry__5_i_1_n_0;
  wire add_ln188_1_fu_465_p2_carry__5_i_2_n_0;
  wire add_ln188_1_fu_465_p2_carry__5_i_3_n_0;
  wire add_ln188_1_fu_465_p2_carry__5_i_4_n_0;
  wire add_ln188_1_fu_465_p2_carry__5_n_0;
  wire add_ln188_1_fu_465_p2_carry__5_n_1;
  wire add_ln188_1_fu_465_p2_carry__5_n_2;
  wire add_ln188_1_fu_465_p2_carry__5_n_3;
  wire add_ln188_1_fu_465_p2_carry__6_i_1_n_0;
  wire add_ln188_1_fu_465_p2_carry__6_i_2_n_0;
  wire add_ln188_1_fu_465_p2_carry__6_i_3_n_0;
  wire add_ln188_1_fu_465_p2_carry__6_n_2;
  wire add_ln188_1_fu_465_p2_carry__6_n_3;
  wire add_ln188_1_fu_465_p2_carry_i_1_n_0;
  wire add_ln188_1_fu_465_p2_carry_i_2_n_0;
  wire add_ln188_1_fu_465_p2_carry_i_3_n_0;
  wire add_ln188_1_fu_465_p2_carry_i_4_n_0;
  wire add_ln188_1_fu_465_p2_carry_n_0;
  wire add_ln188_1_fu_465_p2_carry_n_1;
  wire add_ln188_1_fu_465_p2_carry_n_2;
  wire add_ln188_1_fu_465_p2_carry_n_3;
  wire [7:2]add_ln188_fu_471_p2;
  wire add_ln188_fu_471_p2_carry__0_n_3;
  wire add_ln188_fu_471_p2_carry_i_1_n_0;
  wire add_ln188_fu_471_p2_carry_n_0;
  wire add_ln188_fu_471_p2_carry_n_1;
  wire add_ln188_fu_471_p2_carry_n_2;
  wire add_ln188_fu_471_p2_carry_n_3;
  wire \ap_CS_fsm[1]_i_2__9_n_0 ;
  wire \ap_CS_fsm[1]_i_3__2_n_0 ;
  wire \ap_CS_fsm[1]_i_4__2_n_0 ;
  wire \ap_CS_fsm[1]_i_5__2_n_0 ;
  wire \ap_CS_fsm[1]_i_6__2_n_0 ;
  wire \ap_CS_fsm[1]_i_7__2_n_0 ;
  wire \ap_CS_fsm[1]_i_8__2_n_0 ;
  wire \ap_CS_fsm[1]_i_9__1_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage17;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[10]_0 ;
  wire [1:0]\ap_CS_fsm_reg[10]_1 ;
  wire \ap_CS_fsm_reg[10]_2 ;
  wire \ap_CS_fsm_reg[10]_3 ;
  wire [2:0]\ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire [2:0]\ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__11_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1__15_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clefia_s0_ce0;
  wire dec12_i_in_fu_800;
  wire dec12_i_in_fu_801;
  wire [31:0]dec12_i_in_fu_80_reg;
  wire \dec12_i_in_fu_80_reg[3]_0 ;
  wire \dec12_i_in_fu_80_reg[3]_1 ;
  wire \dec12_i_in_fu_80_reg[3]_2 ;
  wire [7:0]empty_reg_517;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire fout_ce0;
  wire fout_ce1;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg;
  wire grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  wire grp_ClefiaF0Xor_fu_398_ap_start_reg;
  wire grp_ClefiaF0Xor_fu_398_n_0;
  wire grp_ClefiaF0Xor_fu_398_n_1;
  wire grp_ClefiaF0Xor_fu_398_n_10;
  wire grp_ClefiaF0Xor_fu_398_n_11;
  wire grp_ClefiaF0Xor_fu_398_n_12;
  wire grp_ClefiaF0Xor_fu_398_n_13;
  wire grp_ClefiaF0Xor_fu_398_n_14;
  wire grp_ClefiaF0Xor_fu_398_n_15;
  wire grp_ClefiaF0Xor_fu_398_n_16;
  wire grp_ClefiaF0Xor_fu_398_n_2;
  wire grp_ClefiaF0Xor_fu_398_n_28;
  wire grp_ClefiaF0Xor_fu_398_n_3;
  wire grp_ClefiaF0Xor_fu_398_n_4;
  wire grp_ClefiaF0Xor_fu_398_n_45;
  wire grp_ClefiaF0Xor_fu_398_n_46;
  wire grp_ClefiaF0Xor_fu_398_n_47;
  wire grp_ClefiaF0Xor_fu_398_n_48;
  wire grp_ClefiaF0Xor_fu_398_n_49;
  wire grp_ClefiaF0Xor_fu_398_n_5;
  wire grp_ClefiaF0Xor_fu_398_n_50;
  wire grp_ClefiaF0Xor_fu_398_n_51;
  wire grp_ClefiaF0Xor_fu_398_n_52;
  wire grp_ClefiaF0Xor_fu_398_n_56;
  wire grp_ClefiaF0Xor_fu_398_n_6;
  wire grp_ClefiaF0Xor_fu_398_n_7;
  wire grp_ClefiaF0Xor_fu_398_n_8;
  wire grp_ClefiaF0Xor_fu_398_n_9;
  wire [6:4]grp_ClefiaF0Xor_fu_398_rk_offset;
  wire grp_ClefiaF1Xor_3_fu_413_ap_start_reg;
  wire grp_ClefiaF1Xor_3_fu_413_n_14;
  wire grp_ClefiaF1Xor_3_fu_413_n_15;
  wire grp_ClefiaF1Xor_3_fu_413_n_16;
  wire grp_ClefiaF1Xor_3_fu_413_n_17;
  wire grp_ClefiaF1Xor_3_fu_413_n_18;
  wire grp_ClefiaF1Xor_3_fu_413_n_19;
  wire grp_ClefiaF1Xor_3_fu_413_n_20;
  wire grp_ClefiaF1Xor_3_fu_413_n_21;
  wire grp_ClefiaF1Xor_3_fu_413_n_22;
  wire grp_ClefiaF1Xor_3_fu_413_n_23;
  wire grp_ClefiaF1Xor_3_fu_413_n_24;
  wire grp_ClefiaF1Xor_3_fu_413_n_25;
  wire grp_ClefiaF1Xor_3_fu_413_n_26;
  wire grp_ClefiaF1Xor_3_fu_413_n_27;
  wire grp_ClefiaF1Xor_3_fu_413_n_28;
  wire grp_ClefiaF1Xor_3_fu_413_n_29;
  wire grp_ClefiaF1Xor_3_fu_413_n_30;
  wire grp_ClefiaF1Xor_3_fu_413_n_31;
  wire grp_ClefiaF1Xor_3_fu_413_n_32;
  wire grp_ClefiaF1Xor_3_fu_413_n_33;
  wire grp_ClefiaF1Xor_3_fu_413_n_34;
  wire grp_ClefiaF1Xor_3_fu_413_n_35;
  wire grp_ClefiaF1Xor_3_fu_413_n_36;
  wire grp_ClefiaF1Xor_3_fu_413_n_37;
  wire grp_ClefiaF1Xor_3_fu_413_n_38;
  wire grp_ClefiaF1Xor_3_fu_413_n_4;
  wire grp_ClefiaF1Xor_3_fu_413_n_43;
  wire grp_ClefiaF1Xor_3_fu_413_n_6;
  wire grp_ClefiaF1Xor_3_fu_413_n_8;
  wire [1:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  wire [1:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  wire icmp_ln193_fu_482_p2;
  wire icmp_ln193_fu_482_p2_carry__0_i_1_n_0;
  wire icmp_ln193_fu_482_p2_carry__0_i_2_n_0;
  wire icmp_ln193_fu_482_p2_carry__0_i_3_n_0;
  wire icmp_ln193_fu_482_p2_carry__0_i_4_n_0;
  wire icmp_ln193_fu_482_p2_carry__0_i_5_n_0;
  wire icmp_ln193_fu_482_p2_carry__0_i_6_n_0;
  wire icmp_ln193_fu_482_p2_carry__0_i_7_n_0;
  wire icmp_ln193_fu_482_p2_carry__0_i_8_n_0;
  wire icmp_ln193_fu_482_p2_carry__0_n_0;
  wire icmp_ln193_fu_482_p2_carry__0_n_1;
  wire icmp_ln193_fu_482_p2_carry__0_n_2;
  wire icmp_ln193_fu_482_p2_carry__0_n_3;
  wire icmp_ln193_fu_482_p2_carry__1_i_1_n_0;
  wire icmp_ln193_fu_482_p2_carry__1_i_2_n_0;
  wire icmp_ln193_fu_482_p2_carry__1_i_3_n_0;
  wire icmp_ln193_fu_482_p2_carry__1_i_4_n_0;
  wire icmp_ln193_fu_482_p2_carry__1_i_5_n_0;
  wire icmp_ln193_fu_482_p2_carry__1_i_6_n_0;
  wire icmp_ln193_fu_482_p2_carry__1_i_7_n_0;
  wire icmp_ln193_fu_482_p2_carry__1_i_8_n_0;
  wire icmp_ln193_fu_482_p2_carry__1_n_0;
  wire icmp_ln193_fu_482_p2_carry__1_n_1;
  wire icmp_ln193_fu_482_p2_carry__1_n_2;
  wire icmp_ln193_fu_482_p2_carry__1_n_3;
  wire icmp_ln193_fu_482_p2_carry__2_i_1_n_0;
  wire icmp_ln193_fu_482_p2_carry__2_i_2_n_0;
  wire icmp_ln193_fu_482_p2_carry__2_i_3_n_0;
  wire icmp_ln193_fu_482_p2_carry__2_i_4_n_0;
  wire icmp_ln193_fu_482_p2_carry__2_i_5_n_0;
  wire icmp_ln193_fu_482_p2_carry__2_i_6_n_0;
  wire icmp_ln193_fu_482_p2_carry__2_i_7_n_0;
  wire icmp_ln193_fu_482_p2_carry__2_i_8_n_0;
  wire icmp_ln193_fu_482_p2_carry__2_n_1;
  wire icmp_ln193_fu_482_p2_carry__2_n_2;
  wire icmp_ln193_fu_482_p2_carry__2_n_3;
  wire icmp_ln193_fu_482_p2_carry_i_1_n_0;
  wire icmp_ln193_fu_482_p2_carry_i_2_n_0;
  wire icmp_ln193_fu_482_p2_carry_i_3_n_0;
  wire icmp_ln193_fu_482_p2_carry_i_4_n_0;
  wire icmp_ln193_fu_482_p2_carry_i_5_n_0;
  wire icmp_ln193_fu_482_p2_carry_i_6_n_0;
  wire icmp_ln193_fu_482_p2_carry_i_7_n_0;
  wire icmp_ln193_fu_482_p2_carry_i_8_n_0;
  wire icmp_ln193_fu_482_p2_carry_n_0;
  wire icmp_ln193_fu_482_p2_carry_n_1;
  wire icmp_ln193_fu_482_p2_carry_n_2;
  wire icmp_ln193_fu_482_p2_carry_n_3;
  wire [3:0]\icmp_ln193_reg_172_reg[0] ;
  wire icmp_ln193_reg_536;
  wire \icmp_ln193_reg_536[0]_i_1_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_10_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_11_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_12_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_13_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_1_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_2_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_3_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_4_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_5_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_6_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_7_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_8_n_0 ;
  wire \icmp_ln197_reg_532[0]_i_9_n_0 ;
  wire \icmp_ln197_reg_532_reg_n_0_[0] ;
  wire \idx109_fu_76_reg_n_0_[0] ;
  wire \idx109_fu_76_reg_n_0_[1] ;
  wire \idx109_fu_76_reg_n_0_[2] ;
  wire \idx109_fu_76_reg_n_0_[3] ;
  wire \idx109_fu_76_reg_n_0_[4] ;
  wire \idx109_fu_76_reg_n_0_[5] ;
  wire \idx109_fu_76_reg_n_0_[6] ;
  wire \idx109_fu_76_reg_n_0_[7] ;
  wire \idx97_fu_46_reg[1] ;
  wire ram_reg;
  wire ram_reg_0;
  wire [2:0]ram_reg_1;
  wire ram_reg_2;
  wire [1:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [3:0]ram_reg_8;
  wire [1:0]ram_reg_9;
  wire ram_reg_i_174_n_0;
  wire ram_reg_i_175_n_0;
  wire ram_reg_i_21__9_n_0;
  wire ram_reg_i_24__9_n_0;
  wire ram_reg_i_26__9_n_0;
  wire ram_reg_i_27__8_n_0;
  wire ram_reg_i_28__7_n_0;
  wire ram_reg_i_29__8_n_0;
  wire ram_reg_i_29__9_n_0;
  wire ram_reg_i_30__7_n_0;
  wire ram_reg_i_31__7_n_0;
  wire ram_reg_i_31__8_n_0;
  wire ram_reg_i_32__9_n_0;
  wire ram_reg_i_33__8_n_0;
  wire ram_reg_i_33__9_n_0;
  wire ram_reg_i_34__8_n_0;
  wire ram_reg_i_358_n_0;
  wire ram_reg_i_35__8_n_0;
  wire ram_reg_i_36__8_n_0;
  wire ram_reg_i_376_n_0;
  wire ram_reg_i_37__8_n_0;
  wire ram_reg_i_38__12_n_0;
  wire ram_reg_i_38__8_n_0;
  wire ram_reg_i_41__9_n_0;
  wire ram_reg_i_539_n_0;
  wire ram_reg_i_540_n_0;
  wire ram_reg_i_541_n_0;
  wire ram_reg_i_545_n_0;
  wire ram_reg_i_547_n_0;
  wire ram_reg_i_551_n_0;
  wire ram_reg_i_552_n_0;
  wire ram_reg_i_557_n_0;
  wire ram_reg_i_559_n_0;
  wire ram_reg_i_565_n_0;
  wire ram_reg_i_568_n_0;
  wire ram_reg_i_571_n_0;
  wire ram_reg_i_573_n_0;
  wire ram_reg_i_576_n_0;
  wire ram_reg_i_93__5;
  wire [0:0]ram_reg_i_97__5;
  wire [0:0]ram_reg_i_97__5_0;
  wire reg_3130;
  wire [7:0]reg_315_reg;
  wire [3:0]\rk_offset_read_reg_977_reg[6] ;
  wire [2:0]shl_ln_reg_176;
  wire [3:2]NLW_add_ln188_1_fu_465_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln188_1_fu_465_p2_carry__6_O_UNCONNECTED;
  wire [3:1]NLW_add_ln188_fu_471_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln188_fu_471_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln193_fu_482_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln193_fu_482_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln193_fu_482_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln193_fu_482_p2_carry__2_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln188_1_fu_465_p2_carry
       (.CI(1'b0),
        .CO({add_ln188_1_fu_465_p2_carry_n_0,add_ln188_1_fu_465_p2_carry_n_1,add_ln188_1_fu_465_p2_carry_n_2,add_ln188_1_fu_465_p2_carry_n_3}),
        .CYINIT(dec12_i_in_fu_80_reg[0]),
        .DI(dec12_i_in_fu_80_reg[4:1]),
        .O(add_ln188_1_fu_465_p2[4:1]),
        .S({add_ln188_1_fu_465_p2_carry_i_1_n_0,add_ln188_1_fu_465_p2_carry_i_2_n_0,add_ln188_1_fu_465_p2_carry_i_3_n_0,add_ln188_1_fu_465_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln188_1_fu_465_p2_carry__0
       (.CI(add_ln188_1_fu_465_p2_carry_n_0),
        .CO({add_ln188_1_fu_465_p2_carry__0_n_0,add_ln188_1_fu_465_p2_carry__0_n_1,add_ln188_1_fu_465_p2_carry__0_n_2,add_ln188_1_fu_465_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(dec12_i_in_fu_80_reg[8:5]),
        .O(add_ln188_1_fu_465_p2[8:5]),
        .S({add_ln188_1_fu_465_p2_carry__0_i_1_n_0,add_ln188_1_fu_465_p2_carry__0_i_2_n_0,add_ln188_1_fu_465_p2_carry__0_i_3_n_0,add_ln188_1_fu_465_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__0_i_1
       (.I0(dec12_i_in_fu_80_reg[8]),
        .O(add_ln188_1_fu_465_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__0_i_2
       (.I0(dec12_i_in_fu_80_reg[7]),
        .O(add_ln188_1_fu_465_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__0_i_3
       (.I0(dec12_i_in_fu_80_reg[6]),
        .O(add_ln188_1_fu_465_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__0_i_4
       (.I0(dec12_i_in_fu_80_reg[5]),
        .O(add_ln188_1_fu_465_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln188_1_fu_465_p2_carry__1
       (.CI(add_ln188_1_fu_465_p2_carry__0_n_0),
        .CO({add_ln188_1_fu_465_p2_carry__1_n_0,add_ln188_1_fu_465_p2_carry__1_n_1,add_ln188_1_fu_465_p2_carry__1_n_2,add_ln188_1_fu_465_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(dec12_i_in_fu_80_reg[12:9]),
        .O(add_ln188_1_fu_465_p2[12:9]),
        .S({add_ln188_1_fu_465_p2_carry__1_i_1_n_0,add_ln188_1_fu_465_p2_carry__1_i_2_n_0,add_ln188_1_fu_465_p2_carry__1_i_3_n_0,add_ln188_1_fu_465_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__1_i_1
       (.I0(dec12_i_in_fu_80_reg[12]),
        .O(add_ln188_1_fu_465_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__1_i_2
       (.I0(dec12_i_in_fu_80_reg[11]),
        .O(add_ln188_1_fu_465_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__1_i_3
       (.I0(dec12_i_in_fu_80_reg[10]),
        .O(add_ln188_1_fu_465_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__1_i_4
       (.I0(dec12_i_in_fu_80_reg[9]),
        .O(add_ln188_1_fu_465_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln188_1_fu_465_p2_carry__2
       (.CI(add_ln188_1_fu_465_p2_carry__1_n_0),
        .CO({add_ln188_1_fu_465_p2_carry__2_n_0,add_ln188_1_fu_465_p2_carry__2_n_1,add_ln188_1_fu_465_p2_carry__2_n_2,add_ln188_1_fu_465_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(dec12_i_in_fu_80_reg[16:13]),
        .O(add_ln188_1_fu_465_p2[16:13]),
        .S({add_ln188_1_fu_465_p2_carry__2_i_1_n_0,add_ln188_1_fu_465_p2_carry__2_i_2_n_0,add_ln188_1_fu_465_p2_carry__2_i_3_n_0,add_ln188_1_fu_465_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__2_i_1
       (.I0(dec12_i_in_fu_80_reg[16]),
        .O(add_ln188_1_fu_465_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__2_i_2
       (.I0(dec12_i_in_fu_80_reg[15]),
        .O(add_ln188_1_fu_465_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__2_i_3
       (.I0(dec12_i_in_fu_80_reg[14]),
        .O(add_ln188_1_fu_465_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__2_i_4
       (.I0(dec12_i_in_fu_80_reg[13]),
        .O(add_ln188_1_fu_465_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln188_1_fu_465_p2_carry__3
       (.CI(add_ln188_1_fu_465_p2_carry__2_n_0),
        .CO({add_ln188_1_fu_465_p2_carry__3_n_0,add_ln188_1_fu_465_p2_carry__3_n_1,add_ln188_1_fu_465_p2_carry__3_n_2,add_ln188_1_fu_465_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(dec12_i_in_fu_80_reg[20:17]),
        .O(add_ln188_1_fu_465_p2[20:17]),
        .S({add_ln188_1_fu_465_p2_carry__3_i_1_n_0,add_ln188_1_fu_465_p2_carry__3_i_2_n_0,add_ln188_1_fu_465_p2_carry__3_i_3_n_0,add_ln188_1_fu_465_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__3_i_1
       (.I0(dec12_i_in_fu_80_reg[20]),
        .O(add_ln188_1_fu_465_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__3_i_2
       (.I0(dec12_i_in_fu_80_reg[19]),
        .O(add_ln188_1_fu_465_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__3_i_3
       (.I0(dec12_i_in_fu_80_reg[18]),
        .O(add_ln188_1_fu_465_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__3_i_4
       (.I0(dec12_i_in_fu_80_reg[17]),
        .O(add_ln188_1_fu_465_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln188_1_fu_465_p2_carry__4
       (.CI(add_ln188_1_fu_465_p2_carry__3_n_0),
        .CO({add_ln188_1_fu_465_p2_carry__4_n_0,add_ln188_1_fu_465_p2_carry__4_n_1,add_ln188_1_fu_465_p2_carry__4_n_2,add_ln188_1_fu_465_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(dec12_i_in_fu_80_reg[24:21]),
        .O(add_ln188_1_fu_465_p2[24:21]),
        .S({add_ln188_1_fu_465_p2_carry__4_i_1_n_0,add_ln188_1_fu_465_p2_carry__4_i_2_n_0,add_ln188_1_fu_465_p2_carry__4_i_3_n_0,add_ln188_1_fu_465_p2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__4_i_1
       (.I0(dec12_i_in_fu_80_reg[24]),
        .O(add_ln188_1_fu_465_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__4_i_2
       (.I0(dec12_i_in_fu_80_reg[23]),
        .O(add_ln188_1_fu_465_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__4_i_3
       (.I0(dec12_i_in_fu_80_reg[22]),
        .O(add_ln188_1_fu_465_p2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__4_i_4
       (.I0(dec12_i_in_fu_80_reg[21]),
        .O(add_ln188_1_fu_465_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln188_1_fu_465_p2_carry__5
       (.CI(add_ln188_1_fu_465_p2_carry__4_n_0),
        .CO({add_ln188_1_fu_465_p2_carry__5_n_0,add_ln188_1_fu_465_p2_carry__5_n_1,add_ln188_1_fu_465_p2_carry__5_n_2,add_ln188_1_fu_465_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(dec12_i_in_fu_80_reg[28:25]),
        .O(add_ln188_1_fu_465_p2[28:25]),
        .S({add_ln188_1_fu_465_p2_carry__5_i_1_n_0,add_ln188_1_fu_465_p2_carry__5_i_2_n_0,add_ln188_1_fu_465_p2_carry__5_i_3_n_0,add_ln188_1_fu_465_p2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__5_i_1
       (.I0(dec12_i_in_fu_80_reg[28]),
        .O(add_ln188_1_fu_465_p2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__5_i_2
       (.I0(dec12_i_in_fu_80_reg[27]),
        .O(add_ln188_1_fu_465_p2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__5_i_3
       (.I0(dec12_i_in_fu_80_reg[26]),
        .O(add_ln188_1_fu_465_p2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__5_i_4
       (.I0(dec12_i_in_fu_80_reg[25]),
        .O(add_ln188_1_fu_465_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln188_1_fu_465_p2_carry__6
       (.CI(add_ln188_1_fu_465_p2_carry__5_n_0),
        .CO({NLW_add_ln188_1_fu_465_p2_carry__6_CO_UNCONNECTED[3:2],add_ln188_1_fu_465_p2_carry__6_n_2,add_ln188_1_fu_465_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,dec12_i_in_fu_80_reg[30:29]}),
        .O({NLW_add_ln188_1_fu_465_p2_carry__6_O_UNCONNECTED[3],add_ln188_1_fu_465_p2[31:29]}),
        .S({1'b0,add_ln188_1_fu_465_p2_carry__6_i_1_n_0,add_ln188_1_fu_465_p2_carry__6_i_2_n_0,add_ln188_1_fu_465_p2_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__6_i_1
       (.I0(dec12_i_in_fu_80_reg[31]),
        .O(add_ln188_1_fu_465_p2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__6_i_2
       (.I0(dec12_i_in_fu_80_reg[30]),
        .O(add_ln188_1_fu_465_p2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry__6_i_3
       (.I0(dec12_i_in_fu_80_reg[29]),
        .O(add_ln188_1_fu_465_p2_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry_i_1
       (.I0(dec12_i_in_fu_80_reg[4]),
        .O(add_ln188_1_fu_465_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry_i_2
       (.I0(dec12_i_in_fu_80_reg[3]),
        .O(add_ln188_1_fu_465_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry_i_3
       (.I0(dec12_i_in_fu_80_reg[2]),
        .O(add_ln188_1_fu_465_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_1_fu_465_p2_carry_i_4
       (.I0(dec12_i_in_fu_80_reg[1]),
        .O(add_ln188_1_fu_465_p2_carry_i_4_n_0));
  CARRY4 add_ln188_fu_471_p2_carry
       (.CI(1'b0),
        .CO({add_ln188_fu_471_p2_carry_n_0,add_ln188_fu_471_p2_carry_n_1,add_ln188_fu_471_p2_carry_n_2,add_ln188_fu_471_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,empty_reg_517[3],1'b0}),
        .O(add_ln188_fu_471_p2[5:2]),
        .S({empty_reg_517[5:4],add_ln188_fu_471_p2_carry_i_1_n_0,empty_reg_517[2]}));
  CARRY4 add_ln188_fu_471_p2_carry__0
       (.CI(add_ln188_fu_471_p2_carry_n_0),
        .CO({NLW_add_ln188_fu_471_p2_carry__0_CO_UNCONNECTED[3:1],add_ln188_fu_471_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln188_fu_471_p2_carry__0_O_UNCONNECTED[3:2],add_ln188_fu_471_p2[7:6]}),
        .S({1'b0,1'b0,empty_reg_517[7:6]}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln188_fu_471_p2_carry_i_1
       (.I0(empty_reg_517[3]),
        .O(add_ln188_fu_471_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__14 
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(\ap_CS_fsm[1]_i_2__9_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[1]_i_1__16 
       (.I0(\ap_CS_fsm[1]_i_2__9_n_0 ),
        .I1(\ap_CS_fsm[1]_i_3__2_n_0 ),
        .I2(\ap_CS_fsm[1]_i_4__2_n_0 ),
        .I3(\ap_CS_fsm[1]_i_5__2_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000F000FFFFF7F7)) 
    \ap_CS_fsm[1]_i_2__9 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage26),
        .I4(icmp_ln193_reg_536),
        .I5(\ap_CS_fsm[1]_i_6__2_n_0 ),
        .O(\ap_CS_fsm[1]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3__2 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage9),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\ap_CS_fsm[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_CS_fsm[1]_i_4__2 
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(\ap_CS_fsm_reg_n_0_[5] ),
        .I2(\ap_CS_fsm_reg_n_0_[4] ),
        .I3(\ap_CS_fsm_reg_n_0_[13] ),
        .I4(\ap_CS_fsm[1]_i_7__2_n_0 ),
        .I5(\ap_CS_fsm[1]_i_8__2_n_0 ),
        .O(\ap_CS_fsm[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5__2 
       (.I0(ram_reg_i_36__8_n_0),
        .I1(\ap_CS_fsm[1]_i_9__1_n_0 ),
        .I2(ap_CS_fsm_pp0_stage24),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(\ap_CS_fsm_reg_n_0_[14] ),
        .I5(\ap_CS_fsm_reg_n_0_[6] ),
        .O(\ap_CS_fsm[1]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[1]_i_6__2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_7__2 
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_CS_fsm_pp0_stage22),
        .O(\ap_CS_fsm[1]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_8__2 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage16),
        .O(\ap_CS_fsm[1]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9__1 
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(\ap_CS_fsm_reg_n_0_[15] ),
        .I3(ap_CS_fsm_pp0_stage26),
        .O(\ap_CS_fsm[1]_i_9__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage16),
        .Q(ap_CS_fsm_pp0_stage17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage17),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage20),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage21),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage22),
        .Q(ap_CS_fsm_pp0_stage23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage23),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage24),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(ap_CS_fsm_pp0_stage26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__9
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__11
       (.I0(ap_rst_n),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage26),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__11_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000A0ACFC00A0A)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__15
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage26),
        .I5(icmp_ln193_reg_536),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1__15_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1__15_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(dec12_i_in_fu_80_reg[0]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(dec12_i_in_fu_80_reg[10]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(dec12_i_in_fu_80_reg[11]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(dec12_i_in_fu_80_reg[12]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(dec12_i_in_fu_80_reg[13]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(dec12_i_in_fu_80_reg[14]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(dec12_i_in_fu_80_reg[15]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(dec12_i_in_fu_80_reg[16]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(dec12_i_in_fu_80_reg[17]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(dec12_i_in_fu_80_reg[18]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(dec12_i_in_fu_80_reg[19]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_2),
        .Q(dec12_i_in_fu_80_reg[1]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(dec12_i_in_fu_80_reg[20]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(dec12_i_in_fu_80_reg[21]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(dec12_i_in_fu_80_reg[22]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(dec12_i_in_fu_80_reg[23]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(dec12_i_in_fu_80_reg[24]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(dec12_i_in_fu_80_reg[25]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(dec12_i_in_fu_80_reg[26]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(dec12_i_in_fu_80_reg[27]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(dec12_i_in_fu_80_reg[28]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(dec12_i_in_fu_80_reg[29]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_1),
        .Q(dec12_i_in_fu_80_reg[2]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(dec12_i_in_fu_80_reg[30]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(dec12_i_in_fu_80_reg[31]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_0),
        .Q(dec12_i_in_fu_80_reg[3]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(dec12_i_in_fu_80_reg[4]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(dec12_i_in_fu_80_reg[5]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(dec12_i_in_fu_80_reg[6]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(dec12_i_in_fu_80_reg[7]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(dec12_i_in_fu_80_reg[8]),
        .R(1'b0));
  FDRE \dec12_i_in_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_34),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(dec12_i_in_fu_80_reg[9]),
        .R(1'b0));
  FDRE \empty_reg_517_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_76_reg_n_0_[0] ),
        .Q(empty_reg_517[0]),
        .R(1'b0));
  FDRE \empty_reg_517_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_76_reg_n_0_[1] ),
        .Q(empty_reg_517[1]),
        .R(1'b0));
  FDRE \empty_reg_517_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_76_reg_n_0_[2] ),
        .Q(empty_reg_517[2]),
        .R(1'b0));
  FDRE \empty_reg_517_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_76_reg_n_0_[3] ),
        .Q(empty_reg_517[3]),
        .R(1'b0));
  FDRE \empty_reg_517_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_76_reg_n_0_[4] ),
        .Q(empty_reg_517[4]),
        .R(1'b0));
  FDRE \empty_reg_517_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_76_reg_n_0_[5] ),
        .Q(empty_reg_517[5]),
        .R(1'b0));
  FDRE \empty_reg_517_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_76_reg_n_0_[6] ),
        .Q(empty_reg_517[6]),
        .R(1'b0));
  FDRE \empty_reg_517_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\idx109_fu_76_reg_n_0_[7] ),
        .Q(empty_reg_517[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_41 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln193_fu_482_p2),
        .D(D),
        .O({flow_control_loop_pipe_sequential_init_U_n_0,flow_control_loop_pipe_sequential_init_U_n_1,flow_control_loop_pipe_sequential_init_U_n_2,flow_control_loop_pipe_sequential_init_U_n_3}),
        .Q({ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage19,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(dec12_i_in_fu_801),
        .\ap_CS_fsm_reg[10] (Q[2]),
        .\ap_CS_fsm_reg[10]_0 (ram_reg_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_34),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dec12_i_in_fu_80_reg(dec12_i_in_fu_80_reg),
        .\dec12_i_in_fu_80_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .\dec12_i_in_fu_80_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .\dec12_i_in_fu_80_reg[19] ({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .\dec12_i_in_fu_80_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .\dec12_i_in_fu_80_reg[27] ({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .\dec12_i_in_fu_80_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .\dec12_i_in_fu_80_reg[3]_0 (\dec12_i_in_fu_80_reg[3]_1 ),
        .\dec12_i_in_fu_80_reg[3]_1 (\dec12_i_in_fu_80_reg[3]_2 ),
        .\dec12_i_in_fu_80_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7}),
        .dec12_i_in_fu_80_reg_3_sp_1(\dec12_i_in_fu_80_reg[3]_0 ),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg));
  LUT6 #(
    .INIT(64'hEFEFEFFFAAAAAAAA)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(icmp_ln193_reg_536),
        .I2(ap_CS_fsm_pp0_stage26),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .O(\ap_CS_fsm_reg[8]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor grp_ClefiaF0Xor_fu_398
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D({grp_ClefiaF0Xor_fu_398_n_0,grp_ClefiaF0Xor_fu_398_n_1,grp_ClefiaF0Xor_fu_398_n_2,grp_ClefiaF0Xor_fu_398_n_3,grp_ClefiaF0Xor_fu_398_n_4,grp_ClefiaF0Xor_fu_398_n_5,grp_ClefiaF0Xor_fu_398_n_6,grp_ClefiaF0Xor_fu_398_n_7}),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q({Q[5:2],Q[0]}),
        .WEA(WEA),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10]_1 ),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_3 ),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[19]_0 [1:0]),
        .\ap_CS_fsm_reg[23] (grp_ClefiaF0Xor_fu_398_n_28),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF0Xor_fu_398_n_16),
        .\ap_CS_fsm_reg[3]_0 (grp_ClefiaF0Xor_fu_398_n_56),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg_reg_0(\rk_offset_read_reg_977_reg[6] [2]),
        .ap_ready_int(ap_ready_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[1]),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[1]),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .grp_ClefiaEncrypt_1_fu_190_rk_ce1(grp_ClefiaEncrypt_1_fu_190_rk_ce1),
        .grp_ClefiaF0Xor_fu_398_ap_start_reg(grp_ClefiaF0Xor_fu_398_ap_start_reg),
        .grp_ClefiaF0Xor_fu_398_ap_start_reg_reg(grp_ClefiaF0Xor_fu_398_n_52),
        .grp_ClefiaKeySet128_fu_176_rk_address1(grp_ClefiaKeySet128_fu_176_rk_address1),
        .\icmp_ln193_reg_172_reg[0] (\icmp_ln193_reg_172_reg[0] [3:1]),
        .\idx109_fu_76_reg[1] (grp_ClefiaF0Xor_fu_398_n_48),
        .\idx97_fu_46_reg[1] (\idx97_fu_46_reg[1] ),
        .ram_reg(\ap_CS_fsm[1]_i_3__2_n_0 ),
        .ram_reg_0(ram_reg_i_175_n_0),
        .ram_reg_1(ram_reg_0),
        .ram_reg_10(grp_ClefiaF1Xor_3_fu_413_n_8),
        .ram_reg_11(ram_reg_i_41__9_n_0),
        .ram_reg_12(grp_ClefiaF1Xor_3_fu_413_n_29),
        .ram_reg_13(grp_ClefiaF1Xor_3_fu_413_n_32),
        .ram_reg_14(ram_reg_i_38__8_n_0),
        .ram_reg_15(grp_ClefiaF1Xor_3_fu_413_n_14),
        .ram_reg_16(grp_ClefiaF1Xor_3_fu_413_n_15),
        .ram_reg_17(grp_ClefiaF1Xor_3_fu_413_n_16),
        .ram_reg_18(grp_ClefiaF1Xor_3_fu_413_n_17),
        .ram_reg_19(grp_ClefiaF1Xor_3_fu_413_n_43),
        .ram_reg_2({ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,\ap_CS_fsm_reg_n_0_[0] }),
        .ram_reg_20(grp_ClefiaF1Xor_3_fu_413_n_18),
        .ram_reg_21(grp_ClefiaF1Xor_3_fu_413_n_19),
        .ram_reg_22(grp_ClefiaF1Xor_3_fu_413_n_20),
        .ram_reg_23(grp_ClefiaF1Xor_3_fu_413_n_21),
        .ram_reg_24(grp_ClefiaF1Xor_3_fu_413_n_22),
        .ram_reg_25(grp_ClefiaF1Xor_3_fu_413_n_23),
        .ram_reg_26(grp_ClefiaF1Xor_3_fu_413_n_24),
        .ram_reg_27(grp_ClefiaF1Xor_3_fu_413_n_25),
        .ram_reg_28(grp_ClefiaF1Xor_3_fu_413_n_26),
        .ram_reg_29(grp_ClefiaF1Xor_3_fu_413_n_27),
        .ram_reg_3(ram_reg_i_34__8_n_0),
        .ram_reg_30(grp_ClefiaF1Xor_3_fu_413_n_28),
        .ram_reg_31(ram_reg_2),
        .ram_reg_32(ram_reg_3),
        .ram_reg_33(ram_reg_6),
        .ram_reg_34(ram_reg_7),
        .ram_reg_35(ram_reg_8[3:1]),
        .ram_reg_36(ram_reg_i_28__7_n_0),
        .ram_reg_37(ram_reg_i_33__9_n_0),
        .ram_reg_4(ram_reg_i_32__9_n_0),
        .ram_reg_5(grp_ClefiaF1Xor_3_fu_413_n_4),
        .ram_reg_6(ram_reg_i_35__8_n_0),
        .ram_reg_7(ram_reg_i_30__7_n_0),
        .ram_reg_8(ram_reg_i_37__8_n_0),
        .ram_reg_9(ram_reg_i_38__12_n_0),
        .ram_reg_i_164__1_0(ram_reg_i_539_n_0),
        .ram_reg_i_207_0(ram_reg_i_545_n_0),
        .ram_reg_i_215_0(ram_reg_i_551_n_0),
        .ram_reg_i_222_0(ram_reg_i_557_n_0),
        .ram_reg_i_230(ram_reg_i_568_n_0),
        .ram_reg_i_236(ram_reg_i_573_n_0),
        .ram_reg_i_245(ram_reg_i_576_n_0),
        .ram_reg_i_252_0(grp_ClefiaF1Xor_3_fu_413_n_37),
        .ram_reg_i_38__11(ram_reg),
        .ram_reg_i_38__11_0(ram_reg_i_358_n_0),
        .ram_reg_i_38__11_1(grp_ClefiaF1Xor_3_fu_413_n_6),
        .ram_reg_i_44__9_0(grp_ClefiaF1Xor_3_fu_413_n_35),
        .ram_reg_i_55__9_0(grp_ClefiaF1Xor_3_fu_413_n_36),
        .ram_reg_i_59__7_0(grp_ClefiaF1Xor_3_fu_413_n_30),
        .ram_reg_i_73__4_0(grp_ClefiaF1Xor_3_fu_413_n_33),
        .ram_reg_i_77__3_0(grp_ClefiaF1Xor_3_fu_413_n_34),
        .ram_reg_i_81__3_0(grp_ClefiaF1Xor_3_fu_413_n_31),
        .ram_reg_i_93__5(ram_reg_i_93__5),
        .reg_3130(reg_3130),
        .reg_315_reg_0({grp_ClefiaF0Xor_fu_398_n_8,grp_ClefiaF0Xor_fu_398_n_9,grp_ClefiaF0Xor_fu_398_n_10,grp_ClefiaF0Xor_fu_398_n_11,grp_ClefiaF0Xor_fu_398_n_12,grp_ClefiaF0Xor_fu_398_n_13,grp_ClefiaF0Xor_fu_398_n_14,grp_ClefiaF0Xor_fu_398_n_15}),
        .reg_315_reg_1(reg_315_reg),
        .\rk_offset_read_reg_815_reg[0]_0 (grp_ClefiaF0Xor_fu_398_n_49),
        .\rk_offset_read_reg_815_reg[1]_0 (grp_ClefiaF0Xor_fu_398_n_47),
        .\rk_offset_read_reg_815_reg[2]_0 (grp_ClefiaF0Xor_fu_398_n_50),
        .\rk_offset_read_reg_815_reg[3]_0 (grp_ClefiaF0Xor_fu_398_n_51),
        .\rk_offset_read_reg_815_reg[4]_0 (grp_ClefiaF0Xor_fu_398_n_45),
        .\rk_offset_read_reg_815_reg[6]_0 (grp_ClefiaF0Xor_fu_398_n_46),
        .\rk_offset_read_reg_815_reg[6]_1 ({grp_ClefiaF0Xor_fu_398_rk_offset[6],grp_ClefiaF0Xor_fu_398_rk_offset[4]}),
        .\rk_offset_read_reg_815_reg[7]_0 ({\idx109_fu_76_reg_n_0_[7] ,\idx109_fu_76_reg_n_0_[6] ,\idx109_fu_76_reg_n_0_[5] ,\idx109_fu_76_reg_n_0_[4] ,\idx109_fu_76_reg_n_0_[3] ,\idx109_fu_76_reg_n_0_[2] ,\idx109_fu_76_reg_n_0_[1] ,\idx109_fu_76_reg_n_0_[0] }),
        .shl_ln_reg_176(shl_ln_reg_176));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_fu_398_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_fu_398_n_52),
        .Q(grp_ClefiaF0Xor_fu_398_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3 grp_ClefiaF1Xor_3_fu_413
       (.ADDRARDADDR(ADDRARDADDR[1:0]),
        .D({grp_ClefiaF0Xor_fu_398_n_8,grp_ClefiaF0Xor_fu_398_n_9,grp_ClefiaF0Xor_fu_398_n_10,grp_ClefiaF0Xor_fu_398_n_11,grp_ClefiaF0Xor_fu_398_n_12,grp_ClefiaF0Xor_fu_398_n_13,grp_ClefiaF0Xor_fu_398_n_14,grp_ClefiaF0Xor_fu_398_n_15}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q({Q[5:4],Q[2],Q[0]}),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_2 ),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaF1Xor_3_fu_413_n_4),
        .\ap_CS_fsm_reg[1]_1 (grp_ClefiaF1Xor_3_fu_413_n_6),
        .\ap_CS_fsm_reg[1]_2 (grp_ClefiaF1Xor_3_fu_413_n_31),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF1Xor_3_fu_413_n_8),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3]_0 (grp_ClefiaF1Xor_3_fu_413_n_14),
        .\ap_CS_fsm_reg[3]_1 (grp_ClefiaF1Xor_3_fu_413_n_15),
        .\ap_CS_fsm_reg[3]_10 (grp_ClefiaF1Xor_3_fu_413_n_24),
        .\ap_CS_fsm_reg[3]_11 (grp_ClefiaF1Xor_3_fu_413_n_25),
        .\ap_CS_fsm_reg[3]_12 (grp_ClefiaF1Xor_3_fu_413_n_26),
        .\ap_CS_fsm_reg[3]_13 (grp_ClefiaF1Xor_3_fu_413_n_27),
        .\ap_CS_fsm_reg[3]_14 (grp_ClefiaF1Xor_3_fu_413_n_28),
        .\ap_CS_fsm_reg[3]_2 (grp_ClefiaF1Xor_3_fu_413_n_16),
        .\ap_CS_fsm_reg[3]_3 (grp_ClefiaF1Xor_3_fu_413_n_17),
        .\ap_CS_fsm_reg[3]_4 (grp_ClefiaF1Xor_3_fu_413_n_18),
        .\ap_CS_fsm_reg[3]_5 (grp_ClefiaF1Xor_3_fu_413_n_19),
        .\ap_CS_fsm_reg[3]_6 (grp_ClefiaF1Xor_3_fu_413_n_20),
        .\ap_CS_fsm_reg[3]_7 (grp_ClefiaF1Xor_3_fu_413_n_21),
        .\ap_CS_fsm_reg[3]_8 (grp_ClefiaF1Xor_3_fu_413_n_22),
        .\ap_CS_fsm_reg[3]_9 (grp_ClefiaF1Xor_3_fu_413_n_23),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9]_0 [1:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2_reg_0(grp_ClefiaF1Xor_3_fu_413_n_29),
        .ap_ready_int(ap_ready_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .empty_reg_517(empty_reg_517),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1[0]),
        .grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1[0]),
        .grp_ClefiaF1Xor_3_fu_413_ap_start_reg(grp_ClefiaF1Xor_3_fu_413_ap_start_reg),
        .grp_ClefiaF1Xor_3_fu_413_ap_start_reg_reg(grp_ClefiaF1Xor_3_fu_413_n_38),
        .grp_ClefiaKeySet128_fu_176_rk_address0(grp_ClefiaKeySet128_fu_176_rk_address0),
        .ram_reg(grp_ClefiaF1Xor_3_fu_413_n_43),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1[1:0]),
        .ram_reg_10(grp_ClefiaF0Xor_fu_398_n_28),
        .ram_reg_11(ram_reg_i_27__8_n_0),
        .ram_reg_12(ram_reg_i_174_n_0),
        .ram_reg_13(ram_reg_i_175_n_0),
        .ram_reg_14(grp_ClefiaF0Xor_fu_398_n_46),
        .ram_reg_15(ram_reg),
        .ram_reg_16(grp_ClefiaF0Xor_fu_398_n_49),
        .ram_reg_17(grp_ClefiaF0Xor_fu_398_n_47),
        .ram_reg_18(ram_reg_2),
        .ram_reg_19(ram_reg_3),
        .ram_reg_2({ap_CS_fsm_pp0_stage23,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage9}),
        .ram_reg_20(ram_reg_4),
        .ram_reg_21(ram_reg_5),
        .ram_reg_22(ram_reg_9),
        .ram_reg_23(ram_reg_8[0]),
        .ram_reg_24(grp_ClefiaF0Xor_fu_398_n_16),
        .ram_reg_25(ram_reg_i_24__9_n_0),
        .ram_reg_3(ram_reg_i_31__8_n_0),
        .ram_reg_4(ram_reg_i_29__8_n_0),
        .ram_reg_5(ram_reg_i_33__8_n_0),
        .ram_reg_6(ram_reg_i_21__9_n_0),
        .ram_reg_7(grp_ClefiaF0Xor_fu_398_n_56),
        .ram_reg_8(ram_reg_i_29__9_n_0),
        .ram_reg_9(ram_reg_i_26__9_n_0),
        .ram_reg_i_164__1(ram_reg_i_540_n_0),
        .ram_reg_i_185(ram_reg_i_541_n_0),
        .ram_reg_i_207(ram_reg_i_547_n_0),
        .ram_reg_i_215(ram_reg_i_552_n_0),
        .ram_reg_i_222(ram_reg_i_559_n_0),
        .ram_reg_i_230_0(ram_reg_i_565_n_0),
        .ram_reg_i_245_0(ram_reg_i_571_n_0),
        .ram_reg_i_52__7(ram_reg_i_376_n_0),
        .ram_reg_i_67__7_0(grp_ClefiaF0Xor_fu_398_n_48),
        .ram_reg_i_84__5(grp_ClefiaF0Xor_fu_398_n_45),
        .ram_reg_i_84__5_0(ram_reg_i_93__5),
        .ram_reg_i_87__5_0(grp_ClefiaF0Xor_fu_398_n_51),
        .ram_reg_i_90__5(grp_ClefiaF0Xor_fu_398_n_50),
        .ram_reg_i_97__5_0(ram_reg_i_97__5),
        .ram_reg_i_97__5_1(ram_reg_i_97__5_0),
        .reg_3130(reg_3130),
        .\rk_offset_read_reg_977_reg[1]_0 (grp_ClefiaF1Xor_3_fu_413_n_37),
        .\rk_offset_read_reg_977_reg[3]_0 (grp_ClefiaF1Xor_3_fu_413_n_30),
        .\rk_offset_read_reg_977_reg[4]_0 (grp_ClefiaF1Xor_3_fu_413_n_36),
        .\rk_offset_read_reg_977_reg[5]_0 (grp_ClefiaF1Xor_3_fu_413_n_32),
        .\rk_offset_read_reg_977_reg[6]_0 ({\rk_offset_read_reg_977_reg[6] [3],\rk_offset_read_reg_977_reg[6] [1:0]}),
        .\rk_offset_read_reg_977_reg[6]_1 (grp_ClefiaF1Xor_3_fu_413_n_34),
        .\rk_offset_read_reg_977_reg[7]_0 (grp_ClefiaF1Xor_3_fu_413_n_33),
        .\rk_offset_read_reg_977_reg[7]_1 (grp_ClefiaF1Xor_3_fu_413_n_35),
        .shl_ln_reg_176(shl_ln_reg_176[2]),
        .\shl_ln_reg_176_reg[7] (\icmp_ln193_reg_172_reg[0] [0]),
        .\z_3_reg_1084_reg[7]_0 ({grp_ClefiaF0Xor_fu_398_n_0,grp_ClefiaF0Xor_fu_398_n_1,grp_ClefiaF0Xor_fu_398_n_2,grp_ClefiaF0Xor_fu_398_n_3,grp_ClefiaF0Xor_fu_398_n_4,grp_ClefiaF0Xor_fu_398_n_5,grp_ClefiaF0Xor_fu_398_n_6,grp_ClefiaF0Xor_fu_398_n_7}));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_3_fu_413_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_3_fu_413_n_38),
        .Q(grp_ClefiaF1Xor_3_fu_413_ap_start_reg),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln193_fu_482_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln193_fu_482_p2_carry_n_0,icmp_ln193_fu_482_p2_carry_n_1,icmp_ln193_fu_482_p2_carry_n_2,icmp_ln193_fu_482_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln193_fu_482_p2_carry_i_1_n_0,icmp_ln193_fu_482_p2_carry_i_2_n_0,icmp_ln193_fu_482_p2_carry_i_3_n_0,icmp_ln193_fu_482_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln193_fu_482_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln193_fu_482_p2_carry_i_5_n_0,icmp_ln193_fu_482_p2_carry_i_6_n_0,icmp_ln193_fu_482_p2_carry_i_7_n_0,icmp_ln193_fu_482_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln193_fu_482_p2_carry__0
       (.CI(icmp_ln193_fu_482_p2_carry_n_0),
        .CO({icmp_ln193_fu_482_p2_carry__0_n_0,icmp_ln193_fu_482_p2_carry__0_n_1,icmp_ln193_fu_482_p2_carry__0_n_2,icmp_ln193_fu_482_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln193_fu_482_p2_carry__0_i_1_n_0,icmp_ln193_fu_482_p2_carry__0_i_2_n_0,icmp_ln193_fu_482_p2_carry__0_i_3_n_0,icmp_ln193_fu_482_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln193_fu_482_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln193_fu_482_p2_carry__0_i_5_n_0,icmp_ln193_fu_482_p2_carry__0_i_6_n_0,icmp_ln193_fu_482_p2_carry__0_i_7_n_0,icmp_ln193_fu_482_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry__0_i_1
       (.I0(add_ln188_1_fu_465_p2[15]),
        .I1(add_ln188_1_fu_465_p2[14]),
        .O(icmp_ln193_fu_482_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry__0_i_2
       (.I0(add_ln188_1_fu_465_p2[13]),
        .I1(add_ln188_1_fu_465_p2[12]),
        .O(icmp_ln193_fu_482_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry__0_i_3
       (.I0(add_ln188_1_fu_465_p2[11]),
        .I1(add_ln188_1_fu_465_p2[10]),
        .O(icmp_ln193_fu_482_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry__0_i_4
       (.I0(add_ln188_1_fu_465_p2[9]),
        .I1(add_ln188_1_fu_465_p2[8]),
        .O(icmp_ln193_fu_482_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry__0_i_5
       (.I0(add_ln188_1_fu_465_p2[14]),
        .I1(add_ln188_1_fu_465_p2[15]),
        .O(icmp_ln193_fu_482_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry__0_i_6
       (.I0(add_ln188_1_fu_465_p2[12]),
        .I1(add_ln188_1_fu_465_p2[13]),
        .O(icmp_ln193_fu_482_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry__0_i_7
       (.I0(add_ln188_1_fu_465_p2[10]),
        .I1(add_ln188_1_fu_465_p2[11]),
        .O(icmp_ln193_fu_482_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry__0_i_8
       (.I0(add_ln188_1_fu_465_p2[8]),
        .I1(add_ln188_1_fu_465_p2[9]),
        .O(icmp_ln193_fu_482_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln193_fu_482_p2_carry__1
       (.CI(icmp_ln193_fu_482_p2_carry__0_n_0),
        .CO({icmp_ln193_fu_482_p2_carry__1_n_0,icmp_ln193_fu_482_p2_carry__1_n_1,icmp_ln193_fu_482_p2_carry__1_n_2,icmp_ln193_fu_482_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln193_fu_482_p2_carry__1_i_1_n_0,icmp_ln193_fu_482_p2_carry__1_i_2_n_0,icmp_ln193_fu_482_p2_carry__1_i_3_n_0,icmp_ln193_fu_482_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln193_fu_482_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln193_fu_482_p2_carry__1_i_5_n_0,icmp_ln193_fu_482_p2_carry__1_i_6_n_0,icmp_ln193_fu_482_p2_carry__1_i_7_n_0,icmp_ln193_fu_482_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry__1_i_1
       (.I0(add_ln188_1_fu_465_p2[23]),
        .I1(add_ln188_1_fu_465_p2[22]),
        .O(icmp_ln193_fu_482_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry__1_i_2
       (.I0(add_ln188_1_fu_465_p2[21]),
        .I1(add_ln188_1_fu_465_p2[20]),
        .O(icmp_ln193_fu_482_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry__1_i_3
       (.I0(add_ln188_1_fu_465_p2[19]),
        .I1(add_ln188_1_fu_465_p2[18]),
        .O(icmp_ln193_fu_482_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry__1_i_4
       (.I0(add_ln188_1_fu_465_p2[17]),
        .I1(add_ln188_1_fu_465_p2[16]),
        .O(icmp_ln193_fu_482_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry__1_i_5
       (.I0(add_ln188_1_fu_465_p2[22]),
        .I1(add_ln188_1_fu_465_p2[23]),
        .O(icmp_ln193_fu_482_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry__1_i_6
       (.I0(add_ln188_1_fu_465_p2[20]),
        .I1(add_ln188_1_fu_465_p2[21]),
        .O(icmp_ln193_fu_482_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry__1_i_7
       (.I0(add_ln188_1_fu_465_p2[18]),
        .I1(add_ln188_1_fu_465_p2[19]),
        .O(icmp_ln193_fu_482_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry__1_i_8
       (.I0(add_ln188_1_fu_465_p2[16]),
        .I1(add_ln188_1_fu_465_p2[17]),
        .O(icmp_ln193_fu_482_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln193_fu_482_p2_carry__2
       (.CI(icmp_ln193_fu_482_p2_carry__1_n_0),
        .CO({icmp_ln193_fu_482_p2,icmp_ln193_fu_482_p2_carry__2_n_1,icmp_ln193_fu_482_p2_carry__2_n_2,icmp_ln193_fu_482_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln193_fu_482_p2_carry__2_i_1_n_0,icmp_ln193_fu_482_p2_carry__2_i_2_n_0,icmp_ln193_fu_482_p2_carry__2_i_3_n_0,icmp_ln193_fu_482_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln193_fu_482_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln193_fu_482_p2_carry__2_i_5_n_0,icmp_ln193_fu_482_p2_carry__2_i_6_n_0,icmp_ln193_fu_482_p2_carry__2_i_7_n_0,icmp_ln193_fu_482_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln193_fu_482_p2_carry__2_i_1
       (.I0(add_ln188_1_fu_465_p2[30]),
        .I1(add_ln188_1_fu_465_p2[31]),
        .O(icmp_ln193_fu_482_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry__2_i_2
       (.I0(add_ln188_1_fu_465_p2[29]),
        .I1(add_ln188_1_fu_465_p2[28]),
        .O(icmp_ln193_fu_482_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry__2_i_3
       (.I0(add_ln188_1_fu_465_p2[27]),
        .I1(add_ln188_1_fu_465_p2[26]),
        .O(icmp_ln193_fu_482_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry__2_i_4
       (.I0(add_ln188_1_fu_465_p2[25]),
        .I1(add_ln188_1_fu_465_p2[24]),
        .O(icmp_ln193_fu_482_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry__2_i_5
       (.I0(add_ln188_1_fu_465_p2[30]),
        .I1(add_ln188_1_fu_465_p2[31]),
        .O(icmp_ln193_fu_482_p2_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry__2_i_6
       (.I0(add_ln188_1_fu_465_p2[28]),
        .I1(add_ln188_1_fu_465_p2[29]),
        .O(icmp_ln193_fu_482_p2_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry__2_i_7
       (.I0(add_ln188_1_fu_465_p2[26]),
        .I1(add_ln188_1_fu_465_p2[27]),
        .O(icmp_ln193_fu_482_p2_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry__2_i_8
       (.I0(add_ln188_1_fu_465_p2[24]),
        .I1(add_ln188_1_fu_465_p2[25]),
        .O(icmp_ln193_fu_482_p2_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry_i_1
       (.I0(add_ln188_1_fu_465_p2[7]),
        .I1(add_ln188_1_fu_465_p2[6]),
        .O(icmp_ln193_fu_482_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry_i_2
       (.I0(add_ln188_1_fu_465_p2[5]),
        .I1(add_ln188_1_fu_465_p2[4]),
        .O(icmp_ln193_fu_482_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln193_fu_482_p2_carry_i_3
       (.I0(add_ln188_1_fu_465_p2[3]),
        .I1(add_ln188_1_fu_465_p2[2]),
        .O(icmp_ln193_fu_482_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln193_fu_482_p2_carry_i_4
       (.I0(add_ln188_1_fu_465_p2[1]),
        .I1(dec12_i_in_fu_80_reg[0]),
        .O(icmp_ln193_fu_482_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry_i_5
       (.I0(add_ln188_1_fu_465_p2[6]),
        .I1(add_ln188_1_fu_465_p2[7]),
        .O(icmp_ln193_fu_482_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry_i_6
       (.I0(add_ln188_1_fu_465_p2[4]),
        .I1(add_ln188_1_fu_465_p2[5]),
        .O(icmp_ln193_fu_482_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln193_fu_482_p2_carry_i_7
       (.I0(add_ln188_1_fu_465_p2[2]),
        .I1(add_ln188_1_fu_465_p2[3]),
        .O(icmp_ln193_fu_482_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln193_fu_482_p2_carry_i_8
       (.I0(dec12_i_in_fu_80_reg[0]),
        .I1(add_ln188_1_fu_465_p2[1]),
        .O(icmp_ln193_fu_482_p2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln193_reg_536[0]_i_1 
       (.I0(icmp_ln193_fu_482_p2),
        .I1(ap_CS_fsm_pp0_stage19),
        .I2(icmp_ln193_reg_536),
        .O(\icmp_ln193_reg_536[0]_i_1_n_0 ));
  FDRE \icmp_ln193_reg_536_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln193_reg_536[0]_i_1_n_0 ),
        .Q(icmp_ln193_reg_536),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \icmp_ln197_reg_532[0]_i_1 
       (.I0(\icmp_ln197_reg_532[0]_i_2_n_0 ),
        .I1(\icmp_ln197_reg_532[0]_i_3_n_0 ),
        .I2(\icmp_ln197_reg_532[0]_i_4_n_0 ),
        .I3(\icmp_ln197_reg_532[0]_i_5_n_0 ),
        .I4(ap_CS_fsm_pp0_stage19),
        .I5(\icmp_ln197_reg_532_reg_n_0_[0] ),
        .O(\icmp_ln197_reg_532[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln197_reg_532[0]_i_10 
       (.I0(add_ln188_1_fu_465_p2[28]),
        .I1(add_ln188_1_fu_465_p2[29]),
        .O(\icmp_ln197_reg_532[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln197_reg_532[0]_i_11 
       (.I0(add_ln188_1_fu_465_p2[26]),
        .I1(add_ln188_1_fu_465_p2[27]),
        .O(\icmp_ln197_reg_532[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln197_reg_532[0]_i_12 
       (.I0(add_ln188_1_fu_465_p2[4]),
        .I1(add_ln188_1_fu_465_p2[5]),
        .O(\icmp_ln197_reg_532[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln197_reg_532[0]_i_13 
       (.I0(add_ln188_1_fu_465_p2[2]),
        .I1(add_ln188_1_fu_465_p2[3]),
        .O(\icmp_ln197_reg_532[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \icmp_ln197_reg_532[0]_i_2 
       (.I0(add_ln188_1_fu_465_p2[30]),
        .I1(add_ln188_1_fu_465_p2[31]),
        .I2(add_ln188_1_fu_465_p2[22]),
        .I3(add_ln188_1_fu_465_p2[23]),
        .I4(\icmp_ln197_reg_532[0]_i_6_n_0 ),
        .I5(\icmp_ln197_reg_532[0]_i_7_n_0 ),
        .O(\icmp_ln197_reg_532[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \icmp_ln197_reg_532[0]_i_3 
       (.I0(add_ln188_1_fu_465_p2[20]),
        .I1(add_ln188_1_fu_465_p2[21]),
        .I2(add_ln188_1_fu_465_p2[18]),
        .I3(add_ln188_1_fu_465_p2[19]),
        .I4(\icmp_ln197_reg_532[0]_i_8_n_0 ),
        .I5(\icmp_ln197_reg_532[0]_i_9_n_0 ),
        .O(\icmp_ln197_reg_532[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \icmp_ln197_reg_532[0]_i_4 
       (.I0(add_ln188_1_fu_465_p2[12]),
        .I1(add_ln188_1_fu_465_p2[13]),
        .I2(dec12_i_in_fu_80_reg[0]),
        .I3(add_ln188_1_fu_465_p2[1]),
        .I4(\icmp_ln197_reg_532[0]_i_10_n_0 ),
        .I5(\icmp_ln197_reg_532[0]_i_11_n_0 ),
        .O(\icmp_ln197_reg_532[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \icmp_ln197_reg_532[0]_i_5 
       (.I0(add_ln188_1_fu_465_p2[8]),
        .I1(add_ln188_1_fu_465_p2[9]),
        .I2(add_ln188_1_fu_465_p2[6]),
        .I3(add_ln188_1_fu_465_p2[7]),
        .I4(\icmp_ln197_reg_532[0]_i_12_n_0 ),
        .I5(\icmp_ln197_reg_532[0]_i_13_n_0 ),
        .O(\icmp_ln197_reg_532[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln197_reg_532[0]_i_6 
       (.I0(add_ln188_1_fu_465_p2[16]),
        .I1(add_ln188_1_fu_465_p2[17]),
        .O(\icmp_ln197_reg_532[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln197_reg_532[0]_i_7 
       (.I0(add_ln188_1_fu_465_p2[10]),
        .I1(add_ln188_1_fu_465_p2[11]),
        .O(\icmp_ln197_reg_532[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln197_reg_532[0]_i_8 
       (.I0(add_ln188_1_fu_465_p2[24]),
        .I1(add_ln188_1_fu_465_p2[25]),
        .O(\icmp_ln197_reg_532[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln197_reg_532[0]_i_9 
       (.I0(add_ln188_1_fu_465_p2[14]),
        .I1(add_ln188_1_fu_465_p2[15]),
        .O(\icmp_ln197_reg_532[0]_i_9_n_0 ));
  FDRE \icmp_ln197_reg_532_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln197_reg_532[0]_i_1_n_0 ),
        .Q(\icmp_ln197_reg_532_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \idx109_fu_76[7]_i_2 
       (.I0(icmp_ln193_fu_482_p2),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage19),
        .O(dec12_i_in_fu_800));
  FDRE \idx109_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_800),
        .D(empty_reg_517[0]),
        .Q(\idx109_fu_76_reg_n_0_[0] ),
        .R(dec12_i_in_fu_801));
  FDRE \idx109_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_800),
        .D(empty_reg_517[1]),
        .Q(\idx109_fu_76_reg_n_0_[1] ),
        .R(dec12_i_in_fu_801));
  FDRE \idx109_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_800),
        .D(add_ln188_fu_471_p2[2]),
        .Q(\idx109_fu_76_reg_n_0_[2] ),
        .R(dec12_i_in_fu_801));
  FDRE \idx109_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_800),
        .D(add_ln188_fu_471_p2[3]),
        .Q(\idx109_fu_76_reg_n_0_[3] ),
        .R(dec12_i_in_fu_801));
  FDRE \idx109_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_800),
        .D(add_ln188_fu_471_p2[4]),
        .Q(\idx109_fu_76_reg_n_0_[4] ),
        .R(dec12_i_in_fu_801));
  FDRE \idx109_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_800),
        .D(add_ln188_fu_471_p2[5]),
        .Q(\idx109_fu_76_reg_n_0_[5] ),
        .R(dec12_i_in_fu_801));
  FDRE \idx109_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_800),
        .D(add_ln188_fu_471_p2[6]),
        .Q(\idx109_fu_76_reg_n_0_[6] ),
        .R(dec12_i_in_fu_801));
  FDRE \idx109_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(dec12_i_in_fu_800),
        .D(add_ln188_fu_471_p2[7]),
        .Q(\idx109_fu_76_reg_n_0_[7] ),
        .R(dec12_i_in_fu_801));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hA9555555)) 
    ram_reg_i_174
       (.I0(empty_reg_517[6]),
        .I1(empty_reg_517[2]),
        .I2(empty_reg_517[3]),
        .I3(empty_reg_517[4]),
        .I4(empty_reg_517[5]),
        .O(ram_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E2E200)) 
    ram_reg_i_175
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_CS_fsm_pp0_stage12),
        .I5(ap_CS_fsm_pp0_stage10),
        .O(ram_reg_i_175_n_0));
  LUT6 #(
    .INIT(64'h000000000000EA00)) 
    ram_reg_i_18__8
       (.I0(ram_reg_i_34__8_n_0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[2]),
        .I4(ram_reg_0),
        .I5(\icmp_ln197_reg_532_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h010101FFFFFF01FF)) 
    ram_reg_i_21__9
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage16),
        .I2(ram_reg_i_36__8_n_0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .O(ram_reg_i_21__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_i_24__9
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ram_reg_i_34__8_n_0),
        .O(ram_reg_i_24__9_n_0));
  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFEEE)) 
    ram_reg_i_26__9
       (.I0(ram_reg_i_21__9_n_0),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(ap_CS_fsm_pp0_stage23),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage22),
        .I5(ap_CS_fsm_pp0_stage21),
        .O(ram_reg_i_26__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_27__8
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_27__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    ram_reg_i_28__7
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_28__7_n_0));
  LUT6 #(
    .INIT(64'h03F303F303F357F7)) 
    ram_reg_i_29__8
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(ap_CS_fsm_pp0_stage26),
        .O(ram_reg_i_29__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    ram_reg_i_29__9
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage22),
        .I4(ap_CS_fsm_pp0_stage21),
        .O(ram_reg_i_29__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_30__6
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .O(ap_ready_int));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_30__7
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage23),
        .O(ram_reg_i_30__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_31__7
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage22),
        .O(ram_reg_i_31__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    ram_reg_i_31__8
       (.I0(ap_CS_fsm_pp0_stage22),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage21),
        .O(ram_reg_i_31__8_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    ram_reg_i_32__9
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage17),
        .I2(\ap_CS_fsm_reg_n_0_[18] ),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_CS_fsm_pp0_stage12),
        .O(ram_reg_i_32__9_n_0));
  LUT6 #(
    .INIT(64'hBB30AA30AA00AA00)) 
    ram_reg_i_33__8
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage26),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage25),
        .O(ram_reg_i_33__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_33__9
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .O(ram_reg_i_33__9_n_0));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    ram_reg_i_34__8
       (.I0(ram_reg_i_41__9_n_0),
        .I1(ap_CS_fsm_pp0_stage26),
        .I2(ap_CS_fsm_pp0_stage25),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage24),
        .I5(ap_CS_fsm_pp0_stage23),
        .O(ram_reg_i_34__8_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_358
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_i_358_n_0));
  LUT6 #(
    .INIT(64'h222FFF2F333FFF3F)) 
    ram_reg_i_35__8
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_CS_fsm_pp0_stage22),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage20),
        .O(ram_reg_i_35__8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_36__8
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(\ap_CS_fsm_reg_n_0_[18] ),
        .I3(ap_CS_fsm_pp0_stage17),
        .O(ram_reg_i_36__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_376
       (.I0(empty_reg_517[3]),
        .I1(empty_reg_517[2]),
        .O(ram_reg_i_376_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_37__8
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .O(ram_reg_i_37__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_i_38__12
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage25),
        .O(ram_reg_i_38__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h00FF01FF)) 
    ram_reg_i_38__8
       (.I0(ram_reg_i_36__8_n_0),
        .I1(ap_CS_fsm_pp0_stage16),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage20),
        .O(ram_reg_i_38__8_n_0));
  LUT6 #(
    .INIT(64'h5454545454555454)) 
    ram_reg_i_3__12
       (.I0(ram_reg_i_28__7_n_0),
        .I1(ram_reg_i_29__9_n_0),
        .I2(ram_reg_i_30__7_n_0),
        .I3(ram_reg_i_31__7_n_0),
        .I4(ram_reg_i_32__9_n_0),
        .I5(ap_CS_fsm_pp0_stage19),
        .O(\ap_CS_fsm_reg[19]_0 [2]));
  LUT6 #(
    .INIT(64'hFFDDFFDDFFDDFDDD)) 
    ram_reg_i_3__6
       (.I0(ram_reg_i_26__9_n_0),
        .I1(ram_reg_i_27__8_n_0),
        .I2(ap_CS_fsm_pp0_stage24),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(ap_CS_fsm_pp0_stage26),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFE00FEFEFE000000)) 
    ram_reg_i_41__9
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_CS_fsm_pp0_stage21),
        .I2(ap_CS_fsm_pp0_stage22),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_41__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    ram_reg_i_539
       (.I0(\idx109_fu_76_reg_n_0_[7] ),
        .I1(\idx109_fu_76_reg_n_0_[6] ),
        .I2(\idx109_fu_76_reg_n_0_[5] ),
        .I3(\idx109_fu_76_reg_n_0_[4] ),
        .I4(\idx109_fu_76_reg_n_0_[3] ),
        .O(ram_reg_i_539_n_0));
  LUT6 #(
    .INIT(64'h9555955595555555)) 
    ram_reg_i_540
       (.I0(empty_reg_517[7]),
        .I1(empty_reg_517[6]),
        .I2(empty_reg_517[5]),
        .I3(empty_reg_517[4]),
        .I4(empty_reg_517[3]),
        .I5(empty_reg_517[2]),
        .O(ram_reg_i_540_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    ram_reg_i_541
       (.I0(empty_reg_517[4]),
        .I1(empty_reg_517[2]),
        .I2(empty_reg_517[3]),
        .O(ram_reg_i_541_n_0));
  LUT6 #(
    .INIT(64'hA999999995555555)) 
    ram_reg_i_545
       (.I0(\idx109_fu_76_reg_n_0_[7] ),
        .I1(\idx109_fu_76_reg_n_0_[6] ),
        .I2(\idx109_fu_76_reg_n_0_[3] ),
        .I3(\idx109_fu_76_reg_n_0_[4] ),
        .I4(\idx109_fu_76_reg_n_0_[5] ),
        .I5(ram_reg_i_551_n_0),
        .O(ram_reg_i_545_n_0));
  LUT6 #(
    .INIT(64'h9955555559555555)) 
    ram_reg_i_547
       (.I0(empty_reg_517[7]),
        .I1(empty_reg_517[6]),
        .I2(ram_reg_i_376_n_0),
        .I3(empty_reg_517[4]),
        .I4(empty_reg_517[5]),
        .I5(ram_reg_i_571_n_0),
        .O(ram_reg_i_547_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_551
       (.I0(\idx109_fu_76_reg_n_0_[5] ),
        .I1(\idx109_fu_76_reg_n_0_[3] ),
        .I2(\idx109_fu_76_reg_n_0_[2] ),
        .I3(\idx109_fu_76_reg_n_0_[0] ),
        .I4(\idx109_fu_76_reg_n_0_[1] ),
        .I5(\idx109_fu_76_reg_n_0_[4] ),
        .O(ram_reg_i_551_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    ram_reg_i_552
       (.I0(empty_reg_517[5]),
        .I1(empty_reg_517[4]),
        .I2(empty_reg_517[2]),
        .I3(empty_reg_517[3]),
        .I4(empty_reg_517[1]),
        .I5(empty_reg_517[0]),
        .O(ram_reg_i_552_n_0));
  LUT6 #(
    .INIT(64'hA999999955555555)) 
    ram_reg_i_557
       (.I0(\idx109_fu_76_reg_n_0_[5] ),
        .I1(\idx109_fu_76_reg_n_0_[3] ),
        .I2(\idx109_fu_76_reg_n_0_[2] ),
        .I3(\idx109_fu_76_reg_n_0_[0] ),
        .I4(\idx109_fu_76_reg_n_0_[1] ),
        .I5(\idx109_fu_76_reg_n_0_[4] ),
        .O(ram_reg_i_557_n_0));
  LUT6 #(
    .INIT(64'h9999999599959995)) 
    ram_reg_i_559
       (.I0(empty_reg_517[5]),
        .I1(empty_reg_517[4]),
        .I2(empty_reg_517[2]),
        .I3(empty_reg_517[3]),
        .I4(empty_reg_517[1]),
        .I5(empty_reg_517[0]),
        .O(ram_reg_i_559_n_0));
  LUT5 #(
    .INIT(32'hAAAAAA95)) 
    ram_reg_i_565
       (.I0(empty_reg_517[4]),
        .I1(empty_reg_517[0]),
        .I2(empty_reg_517[1]),
        .I3(empty_reg_517[3]),
        .I4(empty_reg_517[2]),
        .O(ram_reg_i_565_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_i_568
       (.I0(\idx109_fu_76_reg_n_0_[3] ),
        .I1(\idx109_fu_76_reg_n_0_[2] ),
        .I2(\idx109_fu_76_reg_n_0_[0] ),
        .I3(\idx109_fu_76_reg_n_0_[1] ),
        .O(ram_reg_i_568_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_571
       (.I0(empty_reg_517[0]),
        .I1(empty_reg_517[1]),
        .O(ram_reg_i_571_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_i_573
       (.I0(\idx109_fu_76_reg_n_0_[1] ),
        .I1(\idx109_fu_76_reg_n_0_[0] ),
        .I2(\idx109_fu_76_reg_n_0_[2] ),
        .O(ram_reg_i_573_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_576
       (.I0(\idx109_fu_76_reg_n_0_[0] ),
        .I1(\idx109_fu_76_reg_n_0_[1] ),
        .O(ram_reg_i_576_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_6__9
       (.I0(ADDRARDADDR[2]),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_1[2]),
        .O(\ap_CS_fsm_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rk_offset_read_reg_815[4]_i_1 
       (.I0(\idx109_fu_76_reg_n_0_[3] ),
        .I1(\idx109_fu_76_reg_n_0_[4] ),
        .O(grp_ClefiaF0Xor_fu_398_rk_offset[4]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rk_offset_read_reg_815[6]_i_1 
       (.I0(\idx109_fu_76_reg_n_0_[6] ),
        .I1(\idx109_fu_76_reg_n_0_[3] ),
        .I2(\idx109_fu_76_reg_n_0_[4] ),
        .I3(\idx109_fu_76_reg_n_0_[5] ),
        .O(grp_ClefiaF0Xor_fu_398_rk_offset[6]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W
   (DOADO,
    DOBDO,
    ram_reg_0,
    ap_clk,
    ram_reg_1,
    fin_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_2,
    DIBDI,
    WEA,
    WEBWE,
    reg_315_reg);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input ram_reg_1;
  input fin_ce0;
  input [2:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [7:0]ram_reg_2;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [7:0]reg_315_reg;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire fin_ce0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]reg_315_reg;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaEncrypt_1_fu_190/fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_1),
        .ENBWREN(fin_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_10
       (.I0(DOADO[2]),
        .I1(reg_315_reg[2]),
        .O(ram_reg_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_11
       (.I0(DOADO[1]),
        .I1(reg_315_reg[1]),
        .O(ram_reg_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_12
       (.I0(DOADO[0]),
        .I1(reg_315_reg[0]),
        .O(ram_reg_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_5
       (.I0(DOADO[7]),
        .I1(reg_315_reg[7]),
        .O(ram_reg_0[7]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_6
       (.I0(DOADO[6]),
        .I1(reg_315_reg[6]),
        .O(ram_reg_0[6]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_7
       (.I0(DOADO[5]),
        .I1(reg_315_reg[5]),
        .O(ram_reg_0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_8
       (.I0(DOADO[4]),
        .I1(reg_315_reg[4]),
        .O(ram_reg_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_9
       (.I0(DOADO[3]),
        .I1(reg_315_reg[3]),
        .O(ram_reg_0[3]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_40
   (ram_reg_0,
    rout_d0,
    ram_reg_1,
    ap_clk,
    fout_ce1,
    fout_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    Q,
    ram_reg_2,
    q0);
  output [7:0]ram_reg_0;
  output [7:0]rout_d0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input fout_ce1;
  input fout_ce0;
  input [2:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [0:0]Q;
  input ram_reg_2;
  input [7:0]q0;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire fout_ce0;
  wire fout_ce1;
  wire [7:0]q0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [7:0]rout_d0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaEncrypt_1_fu_190/fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],rout_d0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(fout_ce1),
        .ENBWREN(fout_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_10__9
       (.I0(rout_d0[7]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[7]),
        .O(ram_reg_1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_11__9
       (.I0(rout_d0[6]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[6]),
        .O(ram_reg_1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_12__9
       (.I0(rout_d0[5]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[5]),
        .O(ram_reg_1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_13__9
       (.I0(rout_d0[4]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[4]),
        .O(ram_reg_1[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_14__9
       (.I0(rout_d0[3]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[3]),
        .O(ram_reg_1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_15__9
       (.I0(rout_d0[2]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[2]),
        .O(ram_reg_1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_16__9
       (.I0(rout_d0[1]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[1]),
        .O(ram_reg_1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_17__9
       (.I0(rout_d0[0]),
        .I1(Q),
        .I2(ram_reg_2),
        .I3(q0[0]),
        .O(ram_reg_1[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W
   (Q,
    \q0_reg[7]_0 ,
    E,
    ap_clk,
    d0,
    p_0_in,
    rin_address0,
    rin_address1,
    \q1_reg[7]_0 ,
    \q0_reg[7]_1 );
  output [7:0]Q;
  output [7:0]\q0_reg[7]_0 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in;
  input [3:0]rin_address0;
  input [1:0]rin_address1;
  input [0:0]\q1_reg[7]_0 ;
  input [0:0]\q0_reg[7]_1 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]d0;
  wire p_0_in;
  wire [7:0]q00__0;
  wire [7:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [7:0]q10;
  wire [0:0]\q1_reg[7]_0 ;
  wire [3:0]rin_address0;
  wire [1:0]rin_address1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__0[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .DPO(q10[0]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .DPO(q10[1]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .DPO(q10[2]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .DPO(q10[3]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .DPO(q10[4]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .DPO(q10[5]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .DPO(q10[6]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .DPO(q10[7]),
        .DPRA0(rin_address1[0]),
        .DPRA1(rin_address1[1]),
        .DPRA2(1'b1),
        .DPRA3(\q1_reg[7]_0 ),
        .DPRA4(1'b0),
        .SPO(q00__0[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W
   (DIBDI,
    Q,
    mem_reg,
    ct_d0,
    E,
    ap_clk,
    rout_d0,
    p_0_in__0,
    rout_address0);
  output [7:0]DIBDI;
  input [1:0]Q;
  input [7:0]mem_reg;
  input [7:0]ct_d0;
  input [0:0]E;
  input ap_clk;
  input [7:0]rout_d0;
  input p_0_in__0;
  input [3:0]rout_address0;

  wire [7:0]DIBDI;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire [7:0]ct_d0;
  wire [7:0]mem_reg;
  wire p_0_in__0;
  wire [7:0]q00;
  wire [3:0]rout_address0;
  wire [7:0]rout_d0;
  wire [7:0]rout_q0;

  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_15
       (.I0(rout_q0[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[7]),
        .I4(ct_d0[7]),
        .O(DIBDI[7]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_16
       (.I0(rout_q0[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[6]),
        .I4(ct_d0[6]),
        .O(DIBDI[6]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_17
       (.I0(rout_q0[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[5]),
        .I4(ct_d0[5]),
        .O(DIBDI[5]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_18
       (.I0(rout_q0[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[4]),
        .I4(ct_d0[4]),
        .O(DIBDI[4]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_19
       (.I0(rout_q0[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[3]),
        .I4(ct_d0[3]),
        .O(DIBDI[3]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_20
       (.I0(rout_q0[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[2]),
        .I4(ct_d0[2]),
        .O(DIBDI[2]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_21
       (.I0(rout_q0[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[1]),
        .I4(ct_d0[1]),
        .O(DIBDI[1]));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    mem_reg_i_22
       (.I0(rout_q0[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(mem_reg[0]),
        .I4(ct_d0[0]),
        .O(DIBDI[0]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(rout_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(rout_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(rout_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(rout_q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(rout_q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(rout_q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(rout_q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(rout_q0[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(rout_d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor
   (D,
    reg_315_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    grp_ClefiaEncrypt_1_fu_190_rk_ce1,
    WEA,
    fout_ce0,
    fout_ce1,
    \ap_CS_fsm_reg[21] ,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    \idx97_fu_46_reg[1] ,
    \icmp_ln193_reg_172_reg[0] ,
    \ap_CS_fsm_reg[23] ,
    DIADI,
    DIBDI,
    \rk_offset_read_reg_815_reg[4]_0 ,
    \rk_offset_read_reg_815_reg[6]_0 ,
    \rk_offset_read_reg_815_reg[1]_0 ,
    \idx109_fu_76_reg[1] ,
    \rk_offset_read_reg_815_reg[0]_0 ,
    \rk_offset_read_reg_815_reg[2]_0 ,
    \rk_offset_read_reg_815_reg[3]_0 ,
    grp_ClefiaF0Xor_fu_398_ap_start_reg_reg,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    ap_rst_n_inv,
    ap_clk,
    reg_3130,
    clefia_s0_ce0,
    reg_315_reg_1,
    ADDRBWRADDR,
    ap_rst_n,
    grp_ClefiaF0Xor_fu_398_ap_start_reg,
    ram_reg,
    ap_enable_reg_pp0_iter0,
    ram_reg_i_38__11,
    ram_reg_i_38__11_0,
    ram_reg_0,
    ram_reg_i_38__11_1,
    ram_reg_1,
    Q,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ap_ready_int,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_i_44__9_0,
    ram_reg_13,
    ram_reg_i_55__9_0,
    ram_reg_i_93__5,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1,
    ram_reg_i_252_0,
    shl_ln_reg_176,
    ram_reg_i_81__3_0,
    ram_reg_i_77__3_0,
    ram_reg_i_73__4_0,
    ram_reg_i_59__7_0,
    \rk_offset_read_reg_815_reg[7]_0 ,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    DOBDO,
    DOADO,
    \rk_offset_read_reg_815_reg[6]_1 ,
    ram_reg_i_230,
    ram_reg_i_222_0,
    ram_reg_i_164__1_0,
    ram_reg_i_207_0,
    ram_reg_i_215_0,
    ram_reg_i_245,
    ram_reg_i_236,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
    ram_reg_31,
    grp_ClefiaKeySet128_fu_176_rk_address1,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    ram_reg_35,
    ram_reg_36,
    ram_reg_37);
  output [7:0]D;
  output [7:0]reg_315_reg_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  output [0:0]WEA;
  output fout_ce0;
  output fout_ce1;
  output [1:0]\ap_CS_fsm_reg[21] ;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  output \idx97_fu_46_reg[1] ;
  output [2:0]\icmp_ln193_reg_172_reg[0] ;
  output \ap_CS_fsm_reg[23] ;
  output [7:0]DIADI;
  output [7:0]DIBDI;
  output \rk_offset_read_reg_815_reg[4]_0 ;
  output \rk_offset_read_reg_815_reg[6]_0 ;
  output \rk_offset_read_reg_815_reg[1]_0 ;
  output \idx109_fu_76_reg[1] ;
  output \rk_offset_read_reg_815_reg[0]_0 ;
  output \rk_offset_read_reg_815_reg[2]_0 ;
  output \rk_offset_read_reg_815_reg[3]_0 ;
  output grp_ClefiaF0Xor_fu_398_ap_start_reg_reg;
  output [1:0]\ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[10]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input reg_3130;
  input clefia_s0_ce0;
  input [7:0]reg_315_reg_1;
  input [7:0]ADDRBWRADDR;
  input ap_rst_n;
  input grp_ClefiaF0Xor_fu_398_ap_start_reg;
  input ram_reg;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_i_38__11;
  input ram_reg_i_38__11_0;
  input ram_reg_0;
  input ram_reg_i_38__11_1;
  input ram_reg_1;
  input [4:0]Q;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg;
  input [8:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ap_ready_int;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_i_44__9_0;
  input ram_reg_13;
  input ram_reg_i_55__9_0;
  input ram_reg_i_93__5;
  input [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  input [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1;
  input ram_reg_i_252_0;
  input [2:0]shl_ln_reg_176;
  input ram_reg_i_81__3_0;
  input ram_reg_i_77__3_0;
  input ram_reg_i_73__4_0;
  input ram_reg_i_59__7_0;
  input [7:0]\rk_offset_read_reg_815_reg[7]_0 ;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_29;
  input ram_reg_30;
  input [7:0]DOBDO;
  input [7:0]DOADO;
  input [1:0]\rk_offset_read_reg_815_reg[6]_1 ;
  input ram_reg_i_230;
  input ram_reg_i_222_0;
  input ram_reg_i_164__1_0;
  input ram_reg_i_207_0;
  input ram_reg_i_215_0;
  input ram_reg_i_245;
  input ram_reg_i_236;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg;
  input ram_reg_31;
  input [1:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  input [1:0]ram_reg_32;
  input ram_reg_33;
  input ram_reg_34;
  input [2:0]ram_reg_35;
  input ram_reg_36;
  input ram_reg_37;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [4:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm[1]_i_2__7_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [1:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire [1:0]\ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_1;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__14_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__5_n_0;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire fout_ce0;
  wire fout_ce1;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg;
  wire [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1;
  wire [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg;
  wire [7:3]grp_ClefiaEncrypt_1_fu_190_rk_address1;
  wire grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  wire grp_ClefiaF0Xor_fu_398_ap_ready;
  wire grp_ClefiaF0Xor_fu_398_ap_start_reg;
  wire grp_ClefiaF0Xor_fu_398_ap_start_reg_reg;
  wire [7:3]grp_ClefiaF0Xor_fu_398_rk_offset;
  wire [1:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  wire [2:0]\icmp_ln193_reg_172_reg[0] ;
  wire \idx109_fu_76_reg[1] ;
  wire \idx97_fu_46_reg[1] ;
  wire [7:1]or_ln134_7_fu_685_p3;
  wire [7:0]or_ln134_8_fu_747_p3;
  wire [7:0]or_ln134_s_fu_679_p3;
  wire [7:1]or_ln_fu_753_p3;
  wire [7:0]q0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [8:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire [1:0]ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire [2:0]ram_reg_35;
  wire ram_reg_36;
  wire ram_reg_37;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_100__3_n_0;
  wire ram_reg_i_101__3_n_0;
  wire ram_reg_i_104__3_n_0;
  wire ram_reg_i_105__3_n_0;
  wire ram_reg_i_108__3_n_0;
  wire ram_reg_i_109__2_n_0;
  wire ram_reg_i_112__2_n_0;
  wire ram_reg_i_113__3_n_0;
  wire ram_reg_i_116__3_n_0;
  wire ram_reg_i_117__3_n_0;
  wire ram_reg_i_120__3_n_0;
  wire ram_reg_i_121__2_n_0;
  wire ram_reg_i_124__2_n_0;
  wire ram_reg_i_125__3_n_0;
  wire ram_reg_i_128__3_n_0;
  wire ram_reg_i_129__2_n_0;
  wire ram_reg_i_132__2_n_0;
  wire ram_reg_i_133__3_n_0;
  wire ram_reg_i_136__3_n_0;
  wire ram_reg_i_137__3_n_0;
  wire ram_reg_i_140__2_n_0;
  wire ram_reg_i_141__3_n_0;
  wire ram_reg_i_144__2_n_0;
  wire ram_reg_i_145__3_n_0;
  wire ram_reg_i_164__1_0;
  wire ram_reg_i_181_n_0;
  wire ram_reg_i_207_0;
  wire ram_reg_i_207_n_0;
  wire ram_reg_i_215_0;
  wire ram_reg_i_215_n_0;
  wire ram_reg_i_222_0;
  wire ram_reg_i_222_n_0;
  wire ram_reg_i_230;
  wire ram_reg_i_236;
  wire ram_reg_i_245;
  wire ram_reg_i_252_0;
  wire ram_reg_i_27__7_n_0;
  wire ram_reg_i_34__9_n_0;
  wire ram_reg_i_35__7_n_0;
  wire ram_reg_i_368_n_0;
  wire ram_reg_i_36__7_n_0;
  wire ram_reg_i_373_n_0;
  wire ram_reg_i_374_n_0;
  wire ram_reg_i_377_n_0;
  wire ram_reg_i_37__9_n_0;
  wire ram_reg_i_382_n_0;
  wire ram_reg_i_38__11;
  wire ram_reg_i_38__11_0;
  wire ram_reg_i_38__11_1;
  wire ram_reg_i_394_n_0;
  wire ram_reg_i_39__8_n_0;
  wire ram_reg_i_411_n_0;
  wire ram_reg_i_41__10_n_0;
  wire ram_reg_i_422_n_0;
  wire ram_reg_i_43__7_n_0;
  wire ram_reg_i_44__9_0;
  wire ram_reg_i_44__9_n_0;
  wire ram_reg_i_458_n_0;
  wire ram_reg_i_45__9_n_0;
  wire ram_reg_i_47__7_n_0;
  wire ram_reg_i_49__7_n_0;
  wire ram_reg_i_51__7_n_0;
  wire ram_reg_i_53__6_n_0;
  wire ram_reg_i_544_n_0;
  wire ram_reg_i_558_n_0;
  wire ram_reg_i_55__7_n_0;
  wire ram_reg_i_55__9_0;
  wire ram_reg_i_55__9_n_0;
  wire ram_reg_i_567_n_0;
  wire ram_reg_i_572_n_0;
  wire ram_reg_i_577_n_0;
  wire ram_reg_i_57__7_n_0;
  wire ram_reg_i_59__5_n_0;
  wire ram_reg_i_59__7_0;
  wire ram_reg_i_61__5_n_0;
  wire ram_reg_i_63__4_n_0;
  wire ram_reg_i_65__5_n_0;
  wire ram_reg_i_67__5_n_0;
  wire ram_reg_i_69__5_n_0;
  wire ram_reg_i_71__5_n_0;
  wire ram_reg_i_73__4_0;
  wire ram_reg_i_73__5_n_0;
  wire ram_reg_i_75__5_n_0;
  wire ram_reg_i_77__3_0;
  wire ram_reg_i_77__4_n_0;
  wire ram_reg_i_78__3_n_0;
  wire ram_reg_i_79__3_n_0;
  wire ram_reg_i_81__3_0;
  wire ram_reg_i_83__3_n_0;
  wire ram_reg_i_84__3_n_0;
  wire ram_reg_i_87__3_n_0;
  wire ram_reg_i_88__4_n_0;
  wire ram_reg_i_91__3_n_0;
  wire ram_reg_i_92__3_n_0;
  wire ram_reg_i_93__5;
  wire ram_reg_i_96__3_n_0;
  wire ram_reg_i_97__3_n_0;
  wire reg_3110;
  wire reg_3130;
  wire [7:0]reg_315_reg_0;
  wire [7:0]reg_315_reg_1;
  wire reg_315_reg_n_10;
  wire reg_315_reg_n_11;
  wire reg_315_reg_n_12;
  wire reg_315_reg_n_13;
  wire reg_315_reg_n_14;
  wire reg_315_reg_n_15;
  wire reg_315_reg_n_8;
  wire reg_315_reg_n_9;
  wire [7:0]rk_offset_read_reg_815;
  wire \rk_offset_read_reg_815[5]_i_1_n_0 ;
  wire \rk_offset_read_reg_815_reg[0]_0 ;
  wire \rk_offset_read_reg_815_reg[1]_0 ;
  wire \rk_offset_read_reg_815_reg[2]_0 ;
  wire \rk_offset_read_reg_815_reg[3]_0 ;
  wire \rk_offset_read_reg_815_reg[4]_0 ;
  wire \rk_offset_read_reg_815_reg[6]_0 ;
  wire [1:0]\rk_offset_read_reg_815_reg[6]_1 ;
  wire [7:0]\rk_offset_read_reg_815_reg[7]_0 ;
  wire [2:0]shl_ln_reg_176;
  wire \trunc_ln134_67_reg_939[1]_i_1_n_0 ;
  wire \trunc_ln134_67_reg_939[2]_i_1_n_0 ;
  wire \trunc_ln134_67_reg_939[3]_i_1_n_0 ;
  wire \trunc_ln134_69_reg_955[1]_i_1_n_0 ;
  wire \trunc_ln134_69_reg_955[2]_i_1_n_0 ;
  wire \trunc_ln134_69_reg_955[3]_i_1_n_0 ;
  wire [3:1]trunc_ln134_71_reg_903;
  wire [3:1]trunc_ln134_72_reg_913;
  wire [4:2]x_assign_29_fu_561_p3;
  wire [3:1]x_assign_29_reg_933;
  wire [4:2]x_assign_30_fu_637_p3;
  wire [7:1]x_assign_30_reg_949;
  wire [7:0]x_assign_31_reg_897;
  wire [3:1]x_assign_31_reg_897_pp0_iter1_reg;
  wire [7:0]x_assign_s_reg_891;
  wire [7:1]x_assign_s_reg_891_pp0_iter1_reg;
  wire [7:0]z_22_reg_876;
  wire [7:0]z_23_reg_923;
  wire z_23_reg_9230;
  wire [7:0]z_24_reg_928;
  wire [7:0]z_reg_871;
  wire [15:8]NLW_reg_311_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_reg_311_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_reg_311_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_reg_311_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_reg_315_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_reg_315_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_reg_315_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_reg_315_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__18 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF0Xor_fu_398_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__14 
       (.I0(\ap_CS_fsm[1]_i_2__7_n_0 ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \ap_CS_fsm[1]_i_2__7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_ClefiaF0Xor_fu_398_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_2__7_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ap_enable_reg_pp0_iter0_reg_i_1__7
       (.I0(grp_ClefiaF0Xor_fu_398_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_1),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    ap_enable_reg_pp0_iter1_i_1__14
       (.I0(grp_ClefiaF0Xor_fu_398_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__14_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h00808A80)) 
    ap_enable_reg_pp0_iter2_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter2_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF02AA02AA02AA)) 
    grp_ClefiaF0Xor_fu_398_ap_start_reg_i_1
       (.I0(grp_ClefiaF0Xor_fu_398_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ram_reg_2[0]),
        .I5(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .O(grp_ClefiaF0Xor_fu_398_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_100__3
       (.I0(x_assign_s_reg_891_pp0_iter1_reg[2]),
        .I1(DOADO[2]),
        .I2(or_ln_fu_753_p3[2]),
        .I3(or_ln134_8_fu_747_p3[2]),
        .I4(x_assign_30_reg_949[2]),
        .I5(z_23_reg_923[2]),
        .O(ram_reg_i_100__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_101__3
       (.I0(or_ln134_s_fu_679_p3[2]),
        .I1(or_ln134_7_fu_685_p3[2]),
        .I2(x_assign_30_reg_949[2]),
        .I3(z_reg_871[2]),
        .I4(x_assign_s_reg_891[2]),
        .I5(DOADO[2]),
        .O(ram_reg_i_101__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_104__3
       (.I0(x_assign_s_reg_891_pp0_iter1_reg[1]),
        .I1(DOADO[1]),
        .I2(or_ln134_8_fu_747_p3[1]),
        .I3(or_ln_fu_753_p3[1]),
        .I4(x_assign_30_reg_949[1]),
        .I5(z_23_reg_923[1]),
        .O(ram_reg_i_104__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_105__3
       (.I0(or_ln134_s_fu_679_p3[1]),
        .I1(or_ln134_7_fu_685_p3[1]),
        .I2(x_assign_30_reg_949[1]),
        .I3(z_reg_871[1]),
        .I4(x_assign_s_reg_891[1]),
        .I5(DOADO[1]),
        .O(ram_reg_i_105__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_108__3
       (.I0(or_ln_fu_753_p3[1]),
        .I1(DOADO[0]),
        .I2(x_assign_s_reg_891_pp0_iter1_reg[7]),
        .I3(or_ln134_8_fu_747_p3[0]),
        .I4(or_ln134_7_fu_685_p3[1]),
        .I5(z_23_reg_923[0]),
        .O(ram_reg_i_108__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_109__2
       (.I0(or_ln134_s_fu_679_p3[0]),
        .I1(x_assign_30_reg_949[7]),
        .I2(or_ln134_7_fu_685_p3[1]),
        .I3(z_reg_871[0]),
        .I4(x_assign_s_reg_891[0]),
        .I5(DOADO[0]),
        .O(ram_reg_i_109__2_n_0));
  MUXF7 ram_reg_i_10__8
       (.I0(ram_reg_i_39__8_n_0),
        .I1(ram_reg_22),
        .O(DIADI[7]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_112__2
       (.I0(or_ln134_8_fu_747_p3[7]),
        .I1(DOBDO[7]),
        .I2(or_ln134_8_fu_747_p3[0]),
        .I3(or_ln_fu_753_p3[7]),
        .I4(or_ln134_s_fu_679_p3[0]),
        .I5(z_24_reg_928[7]),
        .O(ram_reg_i_112__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_113__3
       (.I0(or_ln134_s_fu_679_p3[0]),
        .I1(or_ln134_s_fu_679_p3[7]),
        .I2(z_22_reg_876[7]),
        .I3(or_ln134_7_fu_685_p3[7]),
        .I4(x_assign_31_reg_897[7]),
        .I5(DOBDO[7]),
        .O(ram_reg_i_113__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_116__3
       (.I0(or_ln134_8_fu_747_p3[6]),
        .I1(DOBDO[6]),
        .I2(or_ln134_8_fu_747_p3[7]),
        .I3(or_ln_fu_753_p3[6]),
        .I4(or_ln134_s_fu_679_p3[7]),
        .I5(z_24_reg_928[6]),
        .O(ram_reg_i_116__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_117__3
       (.I0(or_ln134_s_fu_679_p3[6]),
        .I1(z_22_reg_876[6]),
        .I2(or_ln134_s_fu_679_p3[7]),
        .I3(or_ln134_7_fu_685_p3[6]),
        .I4(x_assign_31_reg_897[6]),
        .I5(DOBDO[6]),
        .O(ram_reg_i_117__3_n_0));
  MUXF7 ram_reg_i_11__8
       (.I0(ram_reg_i_41__10_n_0),
        .I1(ram_reg_21),
        .O(DIADI[6]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_120__3
       (.I0(or_ln134_8_fu_747_p3[5]),
        .I1(DOBDO[5]),
        .I2(or_ln134_s_fu_679_p3[6]),
        .I3(z_24_reg_928[5]),
        .I4(or_ln134_8_fu_747_p3[6]),
        .I5(or_ln_fu_753_p3[5]),
        .O(ram_reg_i_120__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_121__2
       (.I0(or_ln134_s_fu_679_p3[5]),
        .I1(z_22_reg_876[5]),
        .I2(or_ln134_s_fu_679_p3[6]),
        .I3(or_ln134_7_fu_685_p3[5]),
        .I4(x_assign_31_reg_897[5]),
        .I5(DOBDO[5]),
        .O(ram_reg_i_121__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_124__2
       (.I0(or_ln134_8_fu_747_p3[4]),
        .I1(DOBDO[4]),
        .I2(or_ln134_8_fu_747_p3[5]),
        .I3(or_ln_fu_753_p3[4]),
        .I4(or_ln134_s_fu_679_p3[5]),
        .I5(z_24_reg_928[4]),
        .O(ram_reg_i_124__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_125__3
       (.I0(or_ln134_s_fu_679_p3[4]),
        .I1(z_22_reg_876[4]),
        .I2(or_ln134_s_fu_679_p3[5]),
        .I3(or_ln134_7_fu_685_p3[4]),
        .I4(x_assign_31_reg_897[4]),
        .I5(DOBDO[4]),
        .O(ram_reg_i_125__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_128__3
       (.I0(or_ln134_8_fu_747_p3[3]),
        .I1(DOBDO[3]),
        .I2(x_assign_29_reg_933[3]),
        .I3(z_24_reg_928[3]),
        .I4(x_assign_31_reg_897_pp0_iter1_reg[3]),
        .I5(or_ln_fu_753_p3[3]),
        .O(ram_reg_i_128__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_129__2
       (.I0(or_ln134_s_fu_679_p3[3]),
        .I1(z_22_reg_876[3]),
        .I2(x_assign_29_reg_933[3]),
        .I3(or_ln134_7_fu_685_p3[3]),
        .I4(x_assign_31_reg_897[3]),
        .I5(DOBDO[3]),
        .O(ram_reg_i_129__2_n_0));
  MUXF7 ram_reg_i_12__8
       (.I0(ram_reg_i_43__7_n_0),
        .I1(ram_reg_20),
        .O(DIADI[5]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_132__2
       (.I0(or_ln134_8_fu_747_p3[2]),
        .I1(DOBDO[2]),
        .I2(x_assign_31_reg_897_pp0_iter1_reg[2]),
        .I3(or_ln_fu_753_p3[2]),
        .I4(x_assign_29_reg_933[2]),
        .I5(z_24_reg_928[2]),
        .O(ram_reg_i_132__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_133__3
       (.I0(or_ln134_s_fu_679_p3[2]),
        .I1(z_22_reg_876[2]),
        .I2(x_assign_29_reg_933[2]),
        .I3(or_ln134_7_fu_685_p3[2]),
        .I4(x_assign_31_reg_897[2]),
        .I5(DOBDO[2]),
        .O(ram_reg_i_133__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_136__3
       (.I0(or_ln134_8_fu_747_p3[1]),
        .I1(DOBDO[1]),
        .I2(x_assign_29_reg_933[1]),
        .I3(z_24_reg_928[1]),
        .I4(x_assign_31_reg_897_pp0_iter1_reg[1]),
        .I5(or_ln_fu_753_p3[1]),
        .O(ram_reg_i_136__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_137__3
       (.I0(or_ln134_s_fu_679_p3[1]),
        .I1(z_22_reg_876[1]),
        .I2(x_assign_29_reg_933[1]),
        .I3(or_ln134_7_fu_685_p3[1]),
        .I4(x_assign_31_reg_897[1]),
        .I5(DOBDO[1]),
        .O(ram_reg_i_137__3_n_0));
  MUXF7 ram_reg_i_13__8
       (.I0(ram_reg_i_45__9_n_0),
        .I1(ram_reg_19),
        .O(DIADI[4]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_140__2
       (.I0(or_ln134_8_fu_747_p3[0]),
        .I1(DOBDO[0]),
        .I2(or_ln134_s_fu_679_p3[1]),
        .I3(z_24_reg_928[0]),
        .I4(or_ln134_8_fu_747_p3[1]),
        .I5(x_assign_s_reg_891_pp0_iter1_reg[7]),
        .O(ram_reg_i_140__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_141__3
       (.I0(or_ln134_s_fu_679_p3[0]),
        .I1(z_22_reg_876[0]),
        .I2(or_ln134_s_fu_679_p3[1]),
        .I3(x_assign_30_reg_949[7]),
        .I4(x_assign_31_reg_897[0]),
        .I5(DOBDO[0]),
        .O(ram_reg_i_141__3_n_0));
  LUT6 #(
    .INIT(64'h0000001F001F001F)) 
    ram_reg_i_144__2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0_1),
        .I3(ram_reg_i_145__3_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_144__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_145__3
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_145__3_n_0));
  MUXF7 ram_reg_i_14__8
       (.I0(ram_reg_i_47__7_n_0),
        .I1(ram_reg_18),
        .O(DIADI[3]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'h00000080AAAA0080)) 
    ram_reg_i_153__1
       (.I0(ram_reg_i_38__11),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ram_reg_i_38__11_0),
        .I3(ram_reg_i_35__7_n_0),
        .I4(ram_reg_0),
        .I5(ram_reg_i_38__11_1),
        .O(grp_ClefiaEncrypt_1_fu_190_rk_ce1));
  MUXF7 ram_reg_i_15__8
       (.I0(ram_reg_i_49__7_n_0),
        .I1(ram_reg_17),
        .O(DIADI[2]),
        .S(ram_reg_4));
  MUXF7 ram_reg_i_164__1
       (.I0(ram_reg_i_368_n_0),
        .I1(ram_reg_i_44__9_0),
        .O(grp_ClefiaEncrypt_1_fu_190_rk_address1[7]),
        .S(ram_reg_0));
  MUXF7 ram_reg_i_16__8
       (.I0(ram_reg_i_51__7_n_0),
        .I1(ram_reg_16),
        .O(DIADI[1]),
        .S(ram_reg_4));
  LUT4 #(
    .INIT(16'h9F90)) 
    ram_reg_i_176
       (.I0(rk_offset_read_reg_815[6]),
        .I1(ram_reg_i_373_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\rk_offset_read_reg_815_reg[6]_1 [1]),
        .O(\rk_offset_read_reg_815_reg[6]_0 ));
  MUXF7 ram_reg_i_17__8
       (.I0(ram_reg_i_53__6_n_0),
        .I1(ram_reg_15),
        .O(DIADI[0]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'h909F9F909F909F90)) 
    ram_reg_i_181
       (.I0(rk_offset_read_reg_815[5]),
        .I1(ram_reg_i_374_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\rk_offset_read_reg_815_reg[7]_0 [5]),
        .I4(\rk_offset_read_reg_815_reg[7]_0 [4]),
        .I5(\rk_offset_read_reg_815_reg[7]_0 [3]),
        .O(ram_reg_i_181_n_0));
  MUXF7 ram_reg_i_185
       (.I0(ram_reg_i_377_n_0),
        .I1(ram_reg_i_55__9_0),
        .O(grp_ClefiaEncrypt_1_fu_190_rk_address1[4]),
        .S(ram_reg_0));
  MUXF7 ram_reg_i_18__9
       (.I0(ram_reg_i_55__7_n_0),
        .I1(ram_reg_30),
        .O(DIBDI[7]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'hB88B8888B88BBBBB)) 
    ram_reg_i_190
       (.I0(ram_reg_i_59__7_0),
        .I1(ram_reg_0),
        .I2(rk_offset_read_reg_815[3]),
        .I3(ram_reg_i_382_n_0),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\rk_offset_read_reg_815_reg[7]_0 [3]),
        .O(grp_ClefiaEncrypt_1_fu_190_rk_address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    ram_reg_i_194
       (.I0(rk_offset_read_reg_815[1]),
        .I1(rk_offset_read_reg_815[2]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\rk_offset_read_reg_815_reg[7]_0 [2]),
        .O(\rk_offset_read_reg_815_reg[1]_0 ));
  MUXF7 ram_reg_i_19__10
       (.I0(ram_reg_i_57__7_n_0),
        .I1(ram_reg_29),
        .O(DIBDI[6]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'h4444400044444444)) 
    ram_reg_i_1__7
       (.I0(ram_reg_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_2[5]),
        .I4(ram_reg_3),
        .I5(ram_reg_i_27__7_n_0),
        .O(fout_ce1));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_202
       (.I0(rk_offset_read_reg_815[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\rk_offset_read_reg_815_reg[7]_0 [0]),
        .O(\rk_offset_read_reg_815_reg[0]_0 ));
  MUXF7 ram_reg_i_207
       (.I0(ram_reg_i_394_n_0),
        .I1(ram_reg_i_73__4_0),
        .O(ram_reg_i_207_n_0),
        .S(ram_reg_0));
  MUXF7 ram_reg_i_20__10
       (.I0(ram_reg_i_59__5_n_0),
        .I1(ram_reg_28),
        .O(DIBDI[5]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'h4400400044444444)) 
    ram_reg_i_20__9
       (.I0(ram_reg),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ram_reg_i_35__7_n_0),
        .O(\ap_CS_fsm_reg[2]_0 ));
  MUXF7 ram_reg_i_215
       (.I0(ram_reg_i_411_n_0),
        .I1(ram_reg_i_77__3_0),
        .O(ram_reg_i_215_n_0),
        .S(ram_reg_0));
  MUXF7 ram_reg_i_21__10
       (.I0(ram_reg_i_61__5_n_0),
        .I1(ram_reg_27),
        .O(DIBDI[4]),
        .S(ram_reg_4));
  MUXF8 ram_reg_i_222
       (.I0(ram_reg_i_422_n_0),
        .I1(ram_reg_i_81__3_0),
        .O(ram_reg_i_222_n_0),
        .S(ram_reg_0));
  MUXF7 ram_reg_i_22__10
       (.I0(ram_reg_i_63__4_n_0),
        .I1(ram_reg_26),
        .O(DIBDI[3]),
        .S(ram_reg_4));
  MUXF7 ram_reg_i_23__9
       (.I0(ram_reg_i_65__5_n_0),
        .I1(ram_reg_25),
        .O(DIBDI[2]),
        .S(ram_reg_4));
  MUXF7 ram_reg_i_24__10
       (.I0(ram_reg_i_67__5_n_0),
        .I1(ram_reg_24),
        .O(DIBDI[1]),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'h8C8C8C8080808C80)) 
    ram_reg_i_252
       (.I0(ram_reg_i_458_n_0),
        .I1(ram_reg_i_93__5),
        .I2(ram_reg_i_38__11),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1),
        .I4(Q[0]),
        .I5(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1),
        .O(\idx97_fu_46_reg[1] ));
  MUXF7 ram_reg_i_25__8
       (.I0(ram_reg_i_69__5_n_0),
        .I1(ram_reg_23),
        .O(DIBDI[0]),
        .S(ram_reg_4));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_26__8
       (.I0(ram_reg_1),
        .I1(Q[1]),
        .I2(ram_reg_i_27__7_n_0),
        .O(WEA));
  MUXF7 ram_reg_i_27__7
       (.I0(ram_reg_i_71__5_n_0),
        .I1(ram_reg_5),
        .O(ram_reg_i_27__7_n_0),
        .S(ram_reg_4));
  LUT6 #(
    .INIT(64'hE0E0EFFFE0E0E0E0)) 
    ram_reg_i_28__8
       (.I0(ram_reg_2[8]),
        .I1(ram_reg_2[7]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_2[6]),
        .I4(ram_reg_i_37__9_n_0),
        .I5(ram_reg_14),
        .O(\ap_CS_fsm_reg[23] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__8
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .I1(Q[2]),
        .I2(fout_ce1),
        .O(fout_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0011F033)) 
    ram_reg_i_34__9
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg_i_73__5_n_0),
        .I2(ram_reg_12),
        .I3(ram_reg_4),
        .I4(ram_reg_2[5]),
        .I5(ram_reg_11),
        .O(ram_reg_i_34__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h335F)) 
    ram_reg_i_35__7
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(grp_ClefiaF0Xor_fu_398_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_i_35__7_n_0));
  LUT5 #(
    .INIT(32'h9A009AFF)) 
    ram_reg_i_368
       (.I0(rk_offset_read_reg_815[7]),
        .I1(ram_reg_i_373_n_0),
        .I2(rk_offset_read_reg_815[6]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ram_reg_i_164__1_0),
        .O(ram_reg_i_368_n_0));
  LUT6 #(
    .INIT(64'h0000000022370015)) 
    ram_reg_i_36__7
       (.I0(ram_reg_4),
        .I1(ram_reg_2[5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_i_75__5_n_0),
        .I4(ram_reg_10),
        .I5(ram_reg_11),
        .O(ram_reg_i_36__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    ram_reg_i_373
       (.I0(rk_offset_read_reg_815[4]),
        .I1(rk_offset_read_reg_815[2]),
        .I2(rk_offset_read_reg_815[1]),
        .I3(rk_offset_read_reg_815[3]),
        .I4(rk_offset_read_reg_815[5]),
        .O(ram_reg_i_373_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_i_374
       (.I0(rk_offset_read_reg_815[3]),
        .I1(rk_offset_read_reg_815[1]),
        .I2(rk_offset_read_reg_815[2]),
        .I3(rk_offset_read_reg_815[4]),
        .O(ram_reg_i_374_n_0));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    ram_reg_i_377
       (.I0(rk_offset_read_reg_815[4]),
        .I1(rk_offset_read_reg_815[3]),
        .I2(rk_offset_read_reg_815[1]),
        .I3(rk_offset_read_reg_815[2]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\rk_offset_read_reg_815_reg[6]_1 [0]),
        .O(ram_reg_i_377_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h37)) 
    ram_reg_i_37__9
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_i_37__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_382
       (.I0(rk_offset_read_reg_815[1]),
        .I1(rk_offset_read_reg_815[2]),
        .O(ram_reg_i_382_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    ram_reg_i_385
       (.I0(\rk_offset_read_reg_815_reg[7]_0 [1]),
        .I1(rk_offset_read_reg_815[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(\idx109_fu_76_reg[1] ));
  LUT5 #(
    .INIT(32'h59FF5900)) 
    ram_reg_i_394
       (.I0(rk_offset_read_reg_815[7]),
        .I1(rk_offset_read_reg_815[6]),
        .I2(ram_reg_i_544_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ram_reg_i_207_0),
        .O(ram_reg_i_394_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_39__8
       (.I0(ram_reg_i_77__4_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_79__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[7]),
        .O(ram_reg_i_39__8_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAC0AAAAAAFF)) 
    ram_reg_i_3__9
       (.I0(ram_reg_i_44__9_n_0),
        .I1(ram_reg_31),
        .I2(grp_ClefiaKeySet128_fu_176_rk_address1[1]),
        .I3(ram_reg_32[1]),
        .I4(ram_reg_32[0]),
        .I5(ram_reg_33),
        .O(\ap_CS_fsm_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h40777777)) 
    ram_reg_i_40__12
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter0_1),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h6F60606F)) 
    ram_reg_i_411
       (.I0(rk_offset_read_reg_815[6]),
        .I1(ram_reg_i_544_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\rk_offset_read_reg_815_reg[6]_1 [1]),
        .I4(ram_reg_i_215_0),
        .O(ram_reg_i_411_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_41__10
       (.I0(ram_reg_i_83__3_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_84__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[6]),
        .O(ram_reg_i_41__10_n_0));
  MUXF7 ram_reg_i_422
       (.I0(ram_reg_i_222_0),
        .I1(ram_reg_i_558_n_0),
        .O(ram_reg_i_422_n_0),
        .S(ap_CS_fsm_pp0_stage1));
  LUT6 #(
    .INIT(64'h9F90909F909F9F90)) 
    ram_reg_i_434
       (.I0(rk_offset_read_reg_815[4]),
        .I1(ram_reg_i_567_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\rk_offset_read_reg_815_reg[7]_0 [4]),
        .I4(\rk_offset_read_reg_815_reg[7]_0 [3]),
        .I5(ram_reg_i_230),
        .O(\rk_offset_read_reg_815_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_43__7
       (.I0(ram_reg_i_87__3_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_88__4_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[5]),
        .O(ram_reg_i_43__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h6F60606F)) 
    ram_reg_i_444
       (.I0(rk_offset_read_reg_815[3]),
        .I1(ram_reg_i_572_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\rk_offset_read_reg_815_reg[7]_0 [3]),
        .I4(ram_reg_i_236),
        .O(\rk_offset_read_reg_815_reg[3]_0 ));
  MUXF8 ram_reg_i_44__9
       (.I0(grp_ClefiaEncrypt_1_fu_190_rk_address1[7]),
        .I1(ram_reg_35[2]),
        .O(ram_reg_i_44__9_n_0),
        .S(ram_reg_32[1]));
  LUT6 #(
    .INIT(64'hA900A9FFA9FFA900)) 
    ram_reg_i_454
       (.I0(rk_offset_read_reg_815[2]),
        .I1(rk_offset_read_reg_815[1]),
        .I2(rk_offset_read_reg_815[0]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\rk_offset_read_reg_815_reg[7]_0 [2]),
        .I5(ram_reg_i_245),
        .O(\rk_offset_read_reg_815_reg[2]_0 ));
  MUXF7 ram_reg_i_458
       (.I0(ram_reg_i_577_n_0),
        .I1(ram_reg_i_252_0),
        .O(ram_reg_i_458_n_0),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'h0000FFFF7F407F40)) 
    ram_reg_i_45__9
       (.I0(ram_reg_i_91__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[4]),
        .I4(ram_reg_i_92__3_n_0),
        .I5(ram_reg_i_78__3_n_0),
        .O(ram_reg_i_45__9_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_47__7
       (.I0(ram_reg_i_96__3_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_97__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[3]),
        .O(ram_reg_i_47__7_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_49__7
       (.I0(ram_reg_i_100__3_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_101__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[2]),
        .O(ram_reg_i_49__7_n_0));
  LUT6 #(
    .INIT(64'h5555010055555555)) 
    ram_reg_i_4__12
       (.I0(ram_reg_36),
        .I1(ram_reg_2[6]),
        .I2(ram_reg_2[7]),
        .I3(ram_reg_37),
        .I4(ram_reg_7),
        .I5(ram_reg_i_34__9_n_0),
        .O(\ap_CS_fsm_reg[21] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_51__7
       (.I0(ram_reg_i_104__3_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_105__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[1]),
        .O(ram_reg_i_51__7_n_0));
  MUXF7 ram_reg_i_52__7
       (.I0(ram_reg_i_181_n_0),
        .I1(ram_reg_13),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_53__6
       (.I0(ram_reg_i_108__3_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_109__2_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[0]),
        .O(ram_reg_i_53__6_n_0));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    ram_reg_i_544
       (.I0(rk_offset_read_reg_815[4]),
        .I1(rk_offset_read_reg_815[2]),
        .I2(rk_offset_read_reg_815[0]),
        .I3(rk_offset_read_reg_815[1]),
        .I4(rk_offset_read_reg_815[3]),
        .I5(rk_offset_read_reg_815[5]),
        .O(ram_reg_i_544_n_0));
  LUT6 #(
    .INIT(64'h9595955555555555)) 
    ram_reg_i_558
       (.I0(rk_offset_read_reg_815[5]),
        .I1(rk_offset_read_reg_815[4]),
        .I2(rk_offset_read_reg_815[2]),
        .I3(rk_offset_read_reg_815[0]),
        .I4(rk_offset_read_reg_815[1]),
        .I5(rk_offset_read_reg_815[3]),
        .O(ram_reg_i_558_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_55__7
       (.I0(ram_reg_i_112__2_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_113__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[7]),
        .O(ram_reg_i_55__7_n_0));
  MUXF8 ram_reg_i_55__9
       (.I0(grp_ClefiaEncrypt_1_fu_190_rk_address1[4]),
        .I1(ram_reg_35[1]),
        .O(ram_reg_i_55__9_n_0),
        .S(ram_reg_32[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    ram_reg_i_567
       (.I0(rk_offset_read_reg_815[2]),
        .I1(rk_offset_read_reg_815[0]),
        .I2(rk_offset_read_reg_815[1]),
        .I3(rk_offset_read_reg_815[3]),
        .O(ram_reg_i_567_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    ram_reg_i_572
       (.I0(rk_offset_read_reg_815[1]),
        .I1(rk_offset_read_reg_815[0]),
        .I2(rk_offset_read_reg_815[2]),
        .O(ram_reg_i_572_n_0));
  LUT5 #(
    .INIT(32'hF60606F6)) 
    ram_reg_i_577
       (.I0(\rk_offset_read_reg_815_reg[7]_0 [0]),
        .I1(\rk_offset_read_reg_815_reg[7]_0 [1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(rk_offset_read_reg_815[0]),
        .I4(rk_offset_read_reg_815[1]),
        .O(ram_reg_i_577_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_57__7
       (.I0(ram_reg_i_116__3_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_117__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[6]),
        .O(ram_reg_i_57__7_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_59__5
       (.I0(ram_reg_i_120__3_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_121__2_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[5]),
        .O(ram_reg_i_59__5_n_0));
  MUXF7 ram_reg_i_59__7
       (.I0(grp_ClefiaEncrypt_1_fu_190_rk_address1[3]),
        .I1(ram_reg_35[0]),
        .O(\ap_CS_fsm_reg[10]_0 ),
        .S(ram_reg_32[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF0D)) 
    ram_reg_i_5__9
       (.I0(ram_reg_6),
        .I1(ram_reg_i_36__7_n_0),
        .I2(ram_reg_7),
        .I3(ram_reg_8),
        .I4(ram_reg_9),
        .I5(ap_ready_int),
        .O(\ap_CS_fsm_reg[21] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_61__5
       (.I0(ram_reg_i_124__2_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_125__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[4]),
        .O(ram_reg_i_61__5_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_63__4
       (.I0(ram_reg_i_128__3_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_129__2_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[3]),
        .O(ram_reg_i_63__4_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_65__5
       (.I0(ram_reg_i_132__2_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_133__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[2]),
        .O(ram_reg_i_65__5_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_67__5
       (.I0(ram_reg_i_136__3_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_137__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[1]),
        .O(ram_reg_i_67__5_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_69__5
       (.I0(ram_reg_i_140__2_n_0),
        .I1(ram_reg_i_78__3_n_0),
        .I2(ram_reg_i_141__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[0]),
        .O(ram_reg_i_69__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAACFAAAAAA00)) 
    ram_reg_i_6__12
       (.I0(ram_reg_i_55__9_n_0),
        .I1(grp_ClefiaKeySet128_fu_176_rk_address1[0]),
        .I2(ram_reg_31),
        .I3(ram_reg_32[1]),
        .I4(ram_reg_32[0]),
        .I5(ram_reg_34),
        .O(\ap_CS_fsm_reg[10] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0001FFFF)) 
    ram_reg_i_71__5
       (.I0(ram_reg_2[1]),
        .I1(ram_reg_2[2]),
        .I2(ram_reg_2[3]),
        .I3(ram_reg_2[4]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_i_144__2_n_0),
        .O(ram_reg_i_71__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF0400000004)) 
    ram_reg_i_73__4
       (.I0(ram_reg_1),
        .I1(Q[1]),
        .I2(ram_reg_i_207_n_0),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(shl_ln_reg_176[2]),
        .O(\icmp_ln193_reg_172_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_73__5
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_i_73__5_n_0));
  LUT6 #(
    .INIT(64'h45CF45FF55CF55FF)) 
    ram_reg_i_75__5
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_i_145__3_n_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(grp_ClefiaF0Xor_fu_398_ap_start_reg),
        .O(ram_reg_i_75__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF0400000004)) 
    ram_reg_i_77__3
       (.I0(ram_reg_1),
        .I1(Q[1]),
        .I2(ram_reg_i_215_n_0),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(shl_ln_reg_176[1]),
        .O(\icmp_ln193_reg_172_reg[0] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_77__4
       (.I0(x_assign_s_reg_891_pp0_iter1_reg[7]),
        .I1(DOADO[7]),
        .I2(or_ln134_8_fu_747_p3[7]),
        .I3(or_ln_fu_753_p3[7]),
        .I4(x_assign_30_reg_949[7]),
        .I5(z_23_reg_923[7]),
        .O(ram_reg_i_77__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_78__3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_78__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_79__3
       (.I0(x_assign_30_reg_949[7]),
        .I1(or_ln134_s_fu_679_p3[7]),
        .I2(or_ln134_7_fu_685_p3[7]),
        .I3(z_reg_871[7]),
        .I4(x_assign_s_reg_891[7]),
        .I5(DOADO[7]),
        .O(ram_reg_i_79__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF0400000004)) 
    ram_reg_i_81__3
       (.I0(ram_reg_1),
        .I1(Q[1]),
        .I2(ram_reg_i_222_n_0),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(shl_ln_reg_176[0]),
        .O(\icmp_ln193_reg_172_reg[0] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_83__3
       (.I0(or_ln_fu_753_p3[7]),
        .I1(DOADO[6]),
        .I2(or_ln134_8_fu_747_p3[6]),
        .I3(or_ln_fu_753_p3[6]),
        .I4(or_ln134_7_fu_685_p3[7]),
        .I5(z_23_reg_923[6]),
        .O(ram_reg_i_83__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_84__3
       (.I0(or_ln134_s_fu_679_p3[6]),
        .I1(or_ln134_7_fu_685_p3[6]),
        .I2(or_ln134_7_fu_685_p3[7]),
        .I3(z_reg_871[6]),
        .I4(x_assign_s_reg_891[6]),
        .I5(DOADO[6]),
        .O(ram_reg_i_84__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_87__3
       (.I0(or_ln_fu_753_p3[6]),
        .I1(DOADO[5]),
        .I2(or_ln134_8_fu_747_p3[5]),
        .I3(or_ln_fu_753_p3[5]),
        .I4(or_ln134_7_fu_685_p3[6]),
        .I5(z_23_reg_923[5]),
        .O(ram_reg_i_87__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_88__4
       (.I0(or_ln134_s_fu_679_p3[5]),
        .I1(or_ln134_7_fu_685_p3[5]),
        .I2(or_ln134_7_fu_685_p3[6]),
        .I3(z_reg_871[5]),
        .I4(x_assign_s_reg_891[5]),
        .I5(DOADO[5]),
        .O(ram_reg_i_88__4_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    ram_reg_i_91__3
       (.I0(or_ln134_s_fu_679_p3[4]),
        .I1(or_ln134_7_fu_685_p3[4]),
        .I2(or_ln134_7_fu_685_p3[5]),
        .I3(z_reg_871[4]),
        .I4(x_assign_s_reg_891[4]),
        .I5(DOADO[4]),
        .O(ram_reg_i_91__3_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    ram_reg_i_92__3
       (.I0(or_ln_fu_753_p3[5]),
        .I1(DOADO[4]),
        .I2(or_ln_fu_753_p3[4]),
        .I3(or_ln134_8_fu_747_p3[4]),
        .I4(or_ln134_7_fu_685_p3[5]),
        .I5(z_23_reg_923[4]),
        .O(ram_reg_i_92__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_96__3
       (.I0(x_assign_s_reg_891_pp0_iter1_reg[3]),
        .I1(DOADO[3]),
        .I2(or_ln_fu_753_p3[3]),
        .I3(or_ln134_8_fu_747_p3[3]),
        .I4(x_assign_30_reg_949[3]),
        .I5(z_23_reg_923[3]),
        .O(ram_reg_i_96__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_97__3
       (.I0(or_ln134_s_fu_679_p3[3]),
        .I1(or_ln134_7_fu_685_p3[3]),
        .I2(x_assign_30_reg_949[3]),
        .I3(z_reg_871[3]),
        .I4(x_assign_s_reg_891[3]),
        .I5(DOADO[3]),
        .O(ram_reg_i_97__3_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaEncrypt_1_fu_190/grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108/grp_ClefiaF0Xor_fu_398/reg_311_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    reg_311_reg
       (.ADDRARDADDR({1'b0,1'b0,reg_315_reg_1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_reg_311_reg_DOADO_UNCONNECTED[15:8],q0}),
        .DOBDO({NLW_reg_311_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_reg_311_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_reg_311_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(reg_3110),
        .ENBWREN(reg_3130),
        .REGCEAREGCE(clefia_s0_ce0_0),
        .REGCEB(clefia_s0_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hE0E0EE00)) 
    reg_311_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(grp_ClefiaF0Xor_fu_398_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(reg_3110));
  LUT5 #(
    .INIT(32'hCCF088A0)) 
    reg_311_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF0Xor_fu_398_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(clefia_s0_ce0_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaEncrypt_1_fu_190/grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108/grp_ClefiaF0Xor_fu_398/reg_315_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    reg_315_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,reg_315_reg_1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_reg_315_reg_DOADO_UNCONNECTED[15:8],reg_315_reg_n_8,reg_315_reg_n_9,reg_315_reg_n_10,reg_315_reg_n_11,reg_315_reg_n_12,reg_315_reg_n_13,reg_315_reg_n_14,reg_315_reg_n_15}),
        .DOBDO({NLW_reg_315_reg_DOBDO_UNCONNECTED[15:8],reg_315_reg_0}),
        .DOPADOP(NLW_reg_315_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_reg_315_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(reg_3110),
        .ENBWREN(reg_3130),
        .REGCEAREGCE(clefia_s0_ce0_0),
        .REGCEB(clefia_s0_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rk_offset_read_reg_815[3]_i_1 
       (.I0(\rk_offset_read_reg_815_reg[7]_0 [3]),
        .O(grp_ClefiaF0Xor_fu_398_rk_offset[3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rk_offset_read_reg_815[5]_i_1 
       (.I0(\rk_offset_read_reg_815_reg[7]_0 [5]),
        .I1(\rk_offset_read_reg_815_reg[7]_0 [4]),
        .I2(\rk_offset_read_reg_815_reg[7]_0 [3]),
        .O(\rk_offset_read_reg_815[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rk_offset_read_reg_815[7]_i_1 
       (.I0(\rk_offset_read_reg_815_reg[7]_0 [3]),
        .I1(\rk_offset_read_reg_815_reg[7]_0 [4]),
        .I2(\rk_offset_read_reg_815_reg[7]_0 [5]),
        .I3(\rk_offset_read_reg_815_reg[7]_0 [6]),
        .I4(\rk_offset_read_reg_815_reg[7]_0 [7]),
        .O(grp_ClefiaF0Xor_fu_398_rk_offset[7]));
  FDRE \rk_offset_read_reg_815_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_815_reg[7]_0 [0]),
        .Q(rk_offset_read_reg_815[0]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_815_reg[7]_0 [1]),
        .Q(rk_offset_read_reg_815[1]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_815_reg[7]_0 [2]),
        .Q(rk_offset_read_reg_815[2]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_ClefiaF0Xor_fu_398_rk_offset[3]),
        .Q(rk_offset_read_reg_815[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_815_reg[6]_1 [0]),
        .Q(rk_offset_read_reg_815[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_815[5]_i_1_n_0 ),
        .Q(rk_offset_read_reg_815[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_815_reg[6]_1 [1]),
        .Q(rk_offset_read_reg_815[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_ClefiaF0Xor_fu_398_rk_offset[7]),
        .Q(rk_offset_read_reg_815[7]),
        .R(1'b0));
  FDRE \tmp_149_reg_944_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0[6]),
        .Q(or_ln134_s_fu_679_p3[0]),
        .R(1'b0));
  FDRE \tmp_157_reg_908_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[7]),
        .Q(or_ln134_8_fu_747_p3[0]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_67_reg_939[1]_i_1 
       (.I0(q0[6]),
        .I1(q0[0]),
        .O(\trunc_ln134_67_reg_939[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_67_reg_939[2]_i_1 
       (.I0(q0[6]),
        .I1(q0[1]),
        .I2(q0[7]),
        .O(\trunc_ln134_67_reg_939[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_67_reg_939[3]_i_1 
       (.I0(q0[6]),
        .I1(q0[2]),
        .I2(q0[7]),
        .O(\trunc_ln134_67_reg_939[3]_i_1_n_0 ));
  FDRE \trunc_ln134_67_reg_939_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0[7]),
        .Q(or_ln134_s_fu_679_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_67_reg_939_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_67_reg_939[1]_i_1_n_0 ),
        .Q(or_ln134_s_fu_679_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_67_reg_939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_67_reg_939[2]_i_1_n_0 ),
        .Q(or_ln134_s_fu_679_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_67_reg_939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_67_reg_939[3]_i_1_n_0 ),
        .Q(or_ln134_s_fu_679_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_67_reg_939_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_29_fu_561_p3[4]),
        .Q(or_ln134_s_fu_679_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_67_reg_939_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0[4]),
        .Q(or_ln134_s_fu_679_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_67_reg_939_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0[5]),
        .Q(or_ln134_s_fu_679_p3[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_69_reg_955[1]_i_1 
       (.I0(reg_315_reg_n_9),
        .I1(reg_315_reg_n_15),
        .O(\trunc_ln134_69_reg_955[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_69_reg_955[2]_i_1 
       (.I0(reg_315_reg_n_9),
        .I1(reg_315_reg_n_14),
        .I2(reg_315_reg_n_8),
        .O(\trunc_ln134_69_reg_955[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_69_reg_955[3]_i_1 
       (.I0(reg_315_reg_n_9),
        .I1(reg_315_reg_n_13),
        .I2(reg_315_reg_n_8),
        .O(\trunc_ln134_69_reg_955[3]_i_1_n_0 ));
  FDRE \trunc_ln134_69_reg_955_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(reg_315_reg_n_8),
        .Q(or_ln134_7_fu_685_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_69_reg_955_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_69_reg_955[1]_i_1_n_0 ),
        .Q(or_ln134_7_fu_685_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_69_reg_955_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_69_reg_955[2]_i_1_n_0 ),
        .Q(or_ln134_7_fu_685_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_69_reg_955_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_69_reg_955[3]_i_1_n_0 ),
        .Q(or_ln134_7_fu_685_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_69_reg_955_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_30_fu_637_p3[4]),
        .Q(or_ln134_7_fu_685_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_69_reg_955_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(reg_315_reg_n_11),
        .Q(or_ln134_7_fu_685_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_69_reg_955_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(reg_315_reg_n_10),
        .Q(or_ln134_7_fu_685_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[0]),
        .Q(or_ln134_8_fu_747_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_71_reg_903[1]),
        .Q(or_ln134_8_fu_747_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_71_reg_903[2]),
        .Q(or_ln134_8_fu_747_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_71_reg_903[3]),
        .Q(or_ln134_8_fu_747_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[4]),
        .Q(or_ln134_8_fu_747_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[5]),
        .Q(or_ln134_8_fu_747_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[6]),
        .Q(or_ln134_8_fu_747_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_67_reg_939[1]_i_1_n_0 ),
        .Q(trunc_ln134_71_reg_903[1]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_67_reg_939[2]_i_1_n_0 ),
        .Q(trunc_ln134_71_reg_903[2]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_67_reg_939[3]_i_1_n_0 ),
        .Q(trunc_ln134_71_reg_903[3]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[0]),
        .Q(or_ln_fu_753_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_72_reg_913[1]),
        .Q(or_ln_fu_753_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_72_reg_913[2]),
        .Q(or_ln_fu_753_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_72_reg_913[3]),
        .Q(or_ln_fu_753_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[4]),
        .Q(or_ln_fu_753_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[5]),
        .Q(or_ln_fu_753_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[6]),
        .Q(or_ln_fu_753_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_69_reg_955[1]_i_1_n_0 ),
        .Q(trunc_ln134_72_reg_913[1]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_69_reg_955[2]_i_1_n_0 ),
        .Q(trunc_ln134_72_reg_913[2]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_69_reg_955[3]_i_1_n_0 ),
        .Q(trunc_ln134_72_reg_913[3]),
        .R(1'b0));
  FDRE \x_assign_29_reg_933_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0[0]),
        .Q(x_assign_29_reg_933[1]),
        .R(1'b0));
  FDRE \x_assign_29_reg_933_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_29_fu_561_p3[2]),
        .Q(x_assign_29_reg_933[2]),
        .R(1'b0));
  FDRE \x_assign_29_reg_933_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_29_fu_561_p3[3]),
        .Q(x_assign_29_reg_933[3]),
        .R(1'b0));
  FDRE \x_assign_30_reg_949_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(reg_315_reg_n_15),
        .Q(x_assign_30_reg_949[1]),
        .R(1'b0));
  FDRE \x_assign_30_reg_949_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_30_fu_637_p3[2]),
        .Q(x_assign_30_reg_949[2]),
        .R(1'b0));
  FDRE \x_assign_30_reg_949_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_30_fu_637_p3[3]),
        .Q(x_assign_30_reg_949[3]),
        .R(1'b0));
  FDRE \x_assign_30_reg_949_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(reg_315_reg_n_9),
        .Q(x_assign_30_reg_949[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_31_reg_897[2]_i_1 
       (.I0(q0[7]),
        .I1(q0[1]),
        .O(x_assign_29_fu_561_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_31_reg_897[3]_i_1 
       (.I0(q0[7]),
        .I1(q0[2]),
        .O(x_assign_29_fu_561_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_31_reg_897[4]_i_1 
       (.I0(q0[7]),
        .I1(q0[3]),
        .O(x_assign_29_fu_561_p3[4]));
  FDRE \x_assign_31_reg_897_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[1]),
        .Q(x_assign_31_reg_897_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[2]),
        .Q(x_assign_31_reg_897_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[3]),
        .Q(x_assign_31_reg_897_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0[7]),
        .Q(x_assign_31_reg_897[0]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0[0]),
        .Q(x_assign_31_reg_897[1]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_29_fu_561_p3[2]),
        .Q(x_assign_31_reg_897[2]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_29_fu_561_p3[3]),
        .Q(x_assign_31_reg_897[3]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_29_fu_561_p3[4]),
        .Q(x_assign_31_reg_897[4]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0[4]),
        .Q(x_assign_31_reg_897[5]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0[5]),
        .Q(x_assign_31_reg_897[6]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0[6]),
        .Q(x_assign_31_reg_897[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_891[2]_i_1 
       (.I0(reg_315_reg_n_8),
        .I1(reg_315_reg_n_14),
        .O(x_assign_30_fu_637_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_891[3]_i_1 
       (.I0(reg_315_reg_n_8),
        .I1(reg_315_reg_n_13),
        .O(x_assign_30_fu_637_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_891[4]_i_1 
       (.I0(reg_315_reg_n_8),
        .I1(reg_315_reg_n_12),
        .O(x_assign_30_fu_637_p3[4]));
  FDRE \x_assign_s_reg_891_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[1]),
        .Q(x_assign_s_reg_891_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[2]),
        .Q(x_assign_s_reg_891_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[3]),
        .Q(x_assign_s_reg_891_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[7]),
        .Q(x_assign_s_reg_891_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_315_reg_n_8),
        .Q(x_assign_s_reg_891[0]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_315_reg_n_15),
        .Q(x_assign_s_reg_891[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_30_fu_637_p3[2]),
        .Q(x_assign_s_reg_891[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_30_fu_637_p3[3]),
        .Q(x_assign_s_reg_891[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_30_fu_637_p3[4]),
        .Q(x_assign_s_reg_891[4]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_315_reg_n_11),
        .Q(x_assign_s_reg_891[5]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_315_reg_n_10),
        .Q(x_assign_s_reg_891[6]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_315_reg_n_9),
        .Q(x_assign_s_reg_891[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA820)) 
    \z_22_reg_876[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(grp_ClefiaF0Xor_fu_398_ap_start_reg),
        .O(grp_ClefiaF0Xor_fu_398_ap_ready));
  FDRE \z_22_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(reg_315_reg_n_15),
        .Q(z_22_reg_876[0]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(reg_315_reg_n_14),
        .Q(z_22_reg_876[1]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(reg_315_reg_n_13),
        .Q(z_22_reg_876[2]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(reg_315_reg_n_12),
        .Q(z_22_reg_876[3]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(reg_315_reg_n_11),
        .Q(z_22_reg_876[4]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(reg_315_reg_n_10),
        .Q(z_22_reg_876[5]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(reg_315_reg_n_9),
        .Q(z_22_reg_876[6]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(reg_315_reg_n_8),
        .Q(z_22_reg_876[7]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[0] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[0]),
        .Q(z_23_reg_923[0]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[1] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[1]),
        .Q(z_23_reg_923[1]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[2] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[2]),
        .Q(z_23_reg_923[2]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[3] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[3]),
        .Q(z_23_reg_923[3]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[4] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[4]),
        .Q(z_23_reg_923[4]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[5] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[5]),
        .Q(z_23_reg_923[5]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[6] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[6]),
        .Q(z_23_reg_923[6]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[7] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[7]),
        .Q(z_23_reg_923[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_24_reg_928[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(z_23_reg_9230));
  FDRE \z_24_reg_928_reg[0] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_15),
        .Q(z_24_reg_928[0]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[1] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_14),
        .Q(z_24_reg_928[1]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[2] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_13),
        .Q(z_24_reg_928[2]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[3] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_12),
        .Q(z_24_reg_928[3]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[4] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_11),
        .Q(z_24_reg_928[4]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[5] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_10),
        .Q(z_24_reg_928[5]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[6] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_9),
        .Q(z_24_reg_928[6]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[7] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_8),
        .Q(z_24_reg_928[7]),
        .R(1'b0));
  FDRE \z_reg_871_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(q0[0]),
        .Q(z_reg_871[0]),
        .R(1'b0));
  FDRE \z_reg_871_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(q0[1]),
        .Q(z_reg_871[1]),
        .R(1'b0));
  FDRE \z_reg_871_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(q0[2]),
        .Q(z_reg_871[2]),
        .R(1'b0));
  FDRE \z_reg_871_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(q0[3]),
        .Q(z_reg_871[3]),
        .R(1'b0));
  FDRE \z_reg_871_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(q0[4]),
        .Q(z_reg_871[4]),
        .R(1'b0));
  FDRE \z_reg_871_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(q0[5]),
        .Q(z_reg_871[5]),
        .R(1'b0));
  FDRE \z_reg_871_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(q0[6]),
        .Q(z_reg_871[6]),
        .R(1'b0));
  FDRE \z_reg_871_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_398_ap_ready),
        .D(q0[7]),
        .Q(z_reg_871[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1
   (DOBDO,
    q0_reg_1,
    Q,
    ap_enable_reg_pp0_iter2_reg_0,
    fout_ce0,
    fout_ce1,
    ap_enable_reg_pp0_iter2_reg_1,
    \ap_port_reg_dst_offset_reg[4]_0 ,
    \dst_offset_read_reg_1002_reg[4]_0 ,
    \ap_CS_fsm_reg[5] ,
    E,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[43] ,
    \src_offset_read_reg_977_reg[4]_0 ,
    fin_ce1,
    grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg,
    grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[40] ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[3]_5 ,
    \ap_CS_fsm_reg[3]_6 ,
    \ap_CS_fsm_reg[3]_7 ,
    \ap_CS_fsm_reg[3]_8 ,
    \ap_CS_fsm_reg[3]_9 ,
    \ap_CS_fsm_reg[3]_10 ,
    \ap_CS_fsm_reg[3]_11 ,
    \ap_CS_fsm_reg[3]_12 ,
    \ap_CS_fsm_reg[3]_13 ,
    \ap_CS_fsm_reg[3]_14 ,
    \ap_CS_fsm_reg[3]_15 ,
    \ap_CS_fsm_reg[3]_16 ,
    \ap_CS_fsm_reg[37] ,
    \ap_CS_fsm_reg[37]_0 ,
    ADDRARDADDR,
    \trunc_ln134_31_reg_1232_reg[5] ,
    q0_reg_2,
    q0_reg_3,
    \ap_CS_fsm_reg[3]_17 ,
    \ap_CS_fsm_reg[18] ,
    \reg_297_reg[7]_0 ,
    \src_load_45_reg_1043_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    clefia_s0_ce0,
    ADDRBWRADDR,
    clefia_s1_ce0,
    q0_reg_4,
    ram_reg,
    grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
    ap_rst_n,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_i_49__3_0,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    \src_load_45_reg_1043_reg[7]_1 ,
    DOADO,
    ram_reg_35,
    con192_address01,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    D,
    \xor_ln180_reg_1267_reg[4] ,
    \xor_ln180_reg_1267_reg[3] ,
    ap_enable_reg_pp0_iter0_reg,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
    \xor_ln124_reg_1018_reg[7]_0 ,
    \reg_308_reg[7]_0 ,
    \xor_ln124_60_reg_1084_reg[7]_0 ,
    \reg_297_reg[7]_1 );
  output [7:0]DOBDO;
  output [7:0]q0_reg_1;
  output [1:0]Q;
  output ap_enable_reg_pp0_iter2_reg_0;
  output fout_ce0;
  output fout_ce1;
  output ap_enable_reg_pp0_iter2_reg_1;
  output \ap_port_reg_dst_offset_reg[4]_0 ;
  output \dst_offset_read_reg_1002_reg[4]_0 ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]\ap_CS_fsm_reg[43] ;
  output \src_offset_read_reg_977_reg[4]_0 ;
  output fin_ce1;
  output grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg;
  output grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[40] ;
  output \ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[3]_2 ;
  output \ap_CS_fsm_reg[3]_3 ;
  output \ap_CS_fsm_reg[3]_4 ;
  output \ap_CS_fsm_reg[3]_5 ;
  output \ap_CS_fsm_reg[3]_6 ;
  output \ap_CS_fsm_reg[3]_7 ;
  output \ap_CS_fsm_reg[3]_8 ;
  output \ap_CS_fsm_reg[3]_9 ;
  output \ap_CS_fsm_reg[3]_10 ;
  output \ap_CS_fsm_reg[3]_11 ;
  output \ap_CS_fsm_reg[3]_12 ;
  output \ap_CS_fsm_reg[3]_13 ;
  output \ap_CS_fsm_reg[3]_14 ;
  output \ap_CS_fsm_reg[3]_15 ;
  output \ap_CS_fsm_reg[3]_16 ;
  output \ap_CS_fsm_reg[37] ;
  output \ap_CS_fsm_reg[37]_0 ;
  output [4:0]ADDRARDADDR;
  output [4:0]\trunc_ln134_31_reg_1232_reg[5] ;
  output [4:0]q0_reg_2;
  output [1:0]q0_reg_3;
  output \ap_CS_fsm_reg[3]_17 ;
  output \ap_CS_fsm_reg[18] ;
  output [7:0]\reg_297_reg[7]_0 ;
  output [7:0]\src_load_45_reg_1043_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input clefia_s1_ce0;
  input [7:0]q0_reg_4;
  input [7:0]ram_reg;
  input grp_ClefiaF0Xor_1_fu_722_ap_start_reg;
  input ap_rst_n;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg;
  input [1:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [0:0]ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input [1:0]ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_i_49__3_0;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_29;
  input ram_reg_30;
  input ram_reg_31;
  input ram_reg_32;
  input ram_reg_33;
  input ram_reg_34;
  input [7:0]\src_load_45_reg_1043_reg[7]_1 ;
  input [7:0]DOADO;
  input ram_reg_35;
  input con192_address01;
  input q0_reg_5;
  input q0_reg_6;
  input q0_reg_7;
  input q0_reg_8;
  input q0_reg_9;
  input [3:0]D;
  input [0:0]\xor_ln180_reg_1267_reg[4] ;
  input [3:0]\xor_ln180_reg_1267_reg[3] ;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  input [7:0]\xor_ln124_reg_1018_reg[7]_0 ;
  input [7:0]\reg_308_reg[7]_0 ;
  input [7:0]\xor_ln124_60_reg_1084_reg[7]_0 ;
  input [7:0]\reg_297_reg[7]_1 ;

  wire [4:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_10 ;
  wire \ap_CS_fsm_reg[3]_11 ;
  wire \ap_CS_fsm_reg[3]_12 ;
  wire \ap_CS_fsm_reg[3]_13 ;
  wire \ap_CS_fsm_reg[3]_14 ;
  wire \ap_CS_fsm_reg[3]_15 ;
  wire \ap_CS_fsm_reg[3]_16 ;
  wire \ap_CS_fsm_reg[3]_17 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[3]_5 ;
  wire \ap_CS_fsm_reg[3]_6 ;
  wire \ap_CS_fsm_reg[3]_7 ;
  wire \ap_CS_fsm_reg[3]_8 ;
  wire \ap_CS_fsm_reg[3]_9 ;
  wire \ap_CS_fsm_reg[40] ;
  wire [0:0]\ap_CS_fsm_reg[43] ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire [4:4]ap_port_reg_dst_offset;
  wire \ap_port_reg_dst_offset[4]_i_1__1_n_0 ;
  wire \ap_port_reg_dst_offset_reg[4]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce0111_out;
  wire ce012_out;
  wire clefia_s0_ce0;
  wire clefia_s1_address01;
  wire clefia_s1_ce0;
  wire con192_address01;
  wire [4:4]dst_offset_read_reg_1002;
  wire [4:4]dst_offset_read_reg_1002_pp0_iter1_reg;
  wire \dst_offset_read_reg_1002_reg[4]_0 ;
  wire fin_ce1;
  wire fout_ce0;
  wire fout_ce1;
  wire grp_ClefiaF0Xor_1_fu_722_ap_start_reg;
  wire grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg;
  wire grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg_0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  wire [7:1]or_ln134_5_fu_782_p3;
  wire [7:0]or_ln134_6_fu_884_p3;
  wire [7:0]or_ln134_s_fu_776_p3;
  wire [7:1]or_ln_fu_890_p3;
  wire [7:0]q0_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [4:0]q0_reg_2;
  wire [1:0]q0_reg_3;
  wire [7:0]q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire q0_reg_i_19__0_n_0;
  wire q0_reg_i_21__0_n_0;
  wire q0_reg_i_23__0_n_0;
  wire q0_reg_i_25__0_n_0;
  wire q0_reg_i_27__0_n_0;
  wire [7:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire [1:0]ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire ram_reg_35;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [0:0]ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_110__0_n_0;
  wire ram_reg_i_111__0_n_0;
  wire ram_reg_i_114__0_n_0;
  wire ram_reg_i_115__0_n_0;
  wire ram_reg_i_118__0_n_0;
  wire ram_reg_i_119__0_n_0;
  wire ram_reg_i_122__0_n_0;
  wire ram_reg_i_123__0_n_0;
  wire ram_reg_i_126__0_n_0;
  wire ram_reg_i_127__0_n_0;
  wire ram_reg_i_130__0_n_0;
  wire ram_reg_i_131__0_n_0;
  wire ram_reg_i_134__0_n_0;
  wire ram_reg_i_135__0_n_0;
  wire ram_reg_i_138__0_n_0;
  wire ram_reg_i_139__0_n_0;
  wire ram_reg_i_142__0_n_0;
  wire ram_reg_i_143__0_n_0;
  wire ram_reg_i_146__0_n_0;
  wire ram_reg_i_147__0_n_0;
  wire ram_reg_i_150__0_n_0;
  wire ram_reg_i_151__0_n_0;
  wire ram_reg_i_154__0_n_0;
  wire ram_reg_i_155__0_n_0;
  wire ram_reg_i_158__0_n_0;
  wire ram_reg_i_159__0_n_0;
  wire ram_reg_i_162__0_n_0;
  wire ram_reg_i_163__1_n_0;
  wire ram_reg_i_166__0_n_0;
  wire ram_reg_i_167__0_n_0;
  wire ram_reg_i_170_n_0;
  wire ram_reg_i_171_n_0;
  wire ram_reg_i_44__2_n_0;
  wire ram_reg_i_48__3_n_0;
  wire ram_reg_i_49__3_0;
  wire ram_reg_i_49__3_n_0;
  wire ram_reg_i_50__2_n_0;
  wire ram_reg_i_51__2_n_0;
  wire ram_reg_i_51__3_n_0;
  wire ram_reg_i_63__7_n_0;
  wire ram_reg_i_71__1_n_0;
  wire ram_reg_i_85__0_n_0;
  wire ram_reg_i_90__0_n_0;
  wire ram_reg_i_95__0_n_0;
  wire reg_297;
  wire [7:0]\reg_297_reg[7]_0 ;
  wire [7:0]\reg_297_reg[7]_1 ;
  wire [7:0]reg_308;
  wire reg_3081;
  wire [7:0]\reg_308_reg[7]_0 ;
  wire [7:3]rk_offset_cast_reg_1012;
  wire [7:4]rk_offset_read_reg_972;
  wire [7:0]\src_load_45_reg_1043_reg[7]_0 ;
  wire [7:0]\src_load_45_reg_1043_reg[7]_1 ;
  wire [4:4]src_offset_read_reg_977;
  wire [4:4]src_offset_read_reg_977_pp0_iter1_reg;
  wire \src_offset_read_reg_977_reg[4]_0 ;
  wire [4:0]\trunc_ln134_31_reg_1232_reg[5] ;
  wire \trunc_ln134_60_reg_1131[1]_i_1_n_0 ;
  wire \trunc_ln134_60_reg_1131[2]_i_1_n_0 ;
  wire \trunc_ln134_60_reg_1131[3]_i_1_n_0 ;
  wire \trunc_ln134_62_reg_1152[1]_i_1_n_0 ;
  wire \trunc_ln134_62_reg_1152[2]_i_1_n_0 ;
  wire \trunc_ln134_62_reg_1152[3]_i_1_n_0 ;
  wire [3:1]trunc_ln134_64_reg_1074;
  wire [4:2]x_assign_26_fu_638_p3;
  wire [3:1]x_assign_26_reg_1125;
  wire [4:2]x_assign_27_fu_714_p3;
  wire [7:1]x_assign_27_reg_1146;
  wire [7:0]x_assign_28_reg_1068;
  wire [3:1]x_assign_28_reg_1068_pp0_iter1_reg;
  wire [7:1]x_assign_s_reg_1099;
  wire [7:0]xor_ln124_60_reg_1084;
  wire [7:0]\xor_ln124_60_reg_1084_reg[7]_0 ;
  wire [7:0]xor_ln124_reg_1018;
  wire [7:0]\xor_ln124_reg_1018_reg[7]_0 ;
  wire [3:0]\xor_ln180_reg_1267_reg[3] ;
  wire [0:0]\xor_ln180_reg_1267_reg[4] ;
  wire [7:0]z_19_reg_1089;
  wire [7:0]z_20_reg_1115;
  wire [7:0]z_21_reg_1141;
  wire z_21_reg_11410;
  wire [7:0]z_reg_1058;

  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(Q[1]),
        .I1(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ap_enable_reg_pp0_iter0_reg_i_1__1
       (.I0(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'h00808A80)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_port_reg_dst_offset[4]_i_1__1 
       (.I0(ram_reg[2]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .I3(ap_port_reg_dst_offset),
        .O(\ap_port_reg_dst_offset[4]_i_1__1_n_0 ));
  FDRE \ap_port_reg_dst_offset_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_port_reg_dst_offset[4]_i_1__1_n_0 ),
        .Q(ap_port_reg_dst_offset),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_16 clefia_s0_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(q0_reg),
        .DOBDO(DOBDO),
        .Q({Q[0],\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .clefia_s0_ce0(clefia_s0_ce0),
        .grp_ClefiaF0Xor_1_fu_722_ap_start_reg(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .q0_reg_0(q0_reg_2),
        .q0_reg_1(q0_reg_3),
        .q0_reg_2(reg_308),
        .q0_reg_3(xor_ln124_reg_1018),
        .\trunc_ln134_31_reg_1232_reg[5] (\trunc_ln134_31_reg_1232_reg[5] ),
        .\xor_ln180_reg_1267_reg[3] (\xor_ln180_reg_1267_reg[3] ),
        .\xor_ln180_reg_1267_reg[4] (\xor_ln180_reg_1267_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_17 clefia_s1_U
       (.DOADO(q0_reg_0),
        .Q({Q[1],ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .clefia_s1_ce0(clefia_s1_ce0),
        .grp_ClefiaF0Xor_1_fu_722_ap_start_reg(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .q0_reg_0(q0_reg_1),
        .q0_reg_1(q0_reg_4),
        .q0_reg_2(xor_ln124_60_reg_1084),
        .q0_reg_3(reg_308));
  FDRE \dst_offset_read_reg_1002_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dst_offset_read_reg_1002),
        .Q(dst_offset_read_reg_1002_pp0_iter1_reg),
        .R(1'b0));
  FDRE \dst_offset_read_reg_1002_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_dst_offset),
        .Q(dst_offset_read_reg_1002),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDF55D55FCF00C00)) 
    grp_ClefiaF0Xor_1_fu_722_ap_start_reg_i_1
       (.I0(reg_3081),
        .I1(ram_reg[1]),
        .I2(ram_reg[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .O(\ap_CS_fsm_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    q0_reg_i_18__2
       (.I0(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_19__0
       (.I0(Q[1]),
        .I1(rk_offset_cast_reg_1012[7]),
        .I2(Q[0]),
        .I3(rk_offset_read_reg_972[7]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(D[3]),
        .O(q0_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_21__0
       (.I0(Q[1]),
        .I1(rk_offset_cast_reg_1012[6]),
        .I2(Q[0]),
        .I3(rk_offset_read_reg_972[6]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(D[2]),
        .O(q0_reg_i_21__0_n_0));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_23__0
       (.I0(Q[1]),
        .I1(rk_offset_cast_reg_1012[5]),
        .I2(Q[0]),
        .I3(rk_offset_read_reg_972[5]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(D[1]),
        .O(q0_reg_i_23__0_n_0));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_25__0
       (.I0(Q[1]),
        .I1(rk_offset_cast_reg_1012[4]),
        .I2(Q[0]),
        .I3(rk_offset_read_reg_972[4]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(D[0]),
        .O(q0_reg_i_25__0_n_0));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_27__0
       (.I0(Q[1]),
        .I1(rk_offset_cast_reg_1012[3]),
        .I2(Q[0]),
        .I3(src_offset_read_reg_977),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ram_reg[2]),
        .O(q0_reg_i_27__0_n_0));
  MUXF7 q0_reg_i_2__5
       (.I0(q0_reg_i_19__0_n_0),
        .I1(q0_reg_5),
        .O(ADDRARDADDR[4]),
        .S(con192_address01));
  LUT3 #(
    .INIT(8'hBA)) 
    q0_reg_i_30__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm_reg[3]_17 ));
  MUXF7 q0_reg_i_3__5
       (.I0(q0_reg_i_21__0_n_0),
        .I1(q0_reg_6),
        .O(ADDRARDADDR[3]),
        .S(con192_address01));
  MUXF7 q0_reg_i_4__4
       (.I0(q0_reg_i_23__0_n_0),
        .I1(q0_reg_7),
        .O(ADDRARDADDR[2]),
        .S(con192_address01));
  MUXF7 q0_reg_i_5__4
       (.I0(q0_reg_i_25__0_n_0),
        .I1(q0_reg_8),
        .O(ADDRARDADDR[1]),
        .S(con192_address01));
  MUXF7 q0_reg_i_6__4
       (.I0(q0_reg_i_27__0_n_0),
        .I1(q0_reg_9),
        .O(ADDRARDADDR[0]),
        .S(con192_address01));
  LUT6 #(
    .INIT(64'h0000000000474747)) 
    ram_reg_i_101__0
       (.I0(dst_offset_read_reg_1002),
        .I1(ce0111_out),
        .I2(ap_port_reg_dst_offset),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ram_reg_i_85__0_n_0),
        .O(\dst_offset_read_reg_1002_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h23232323FFFFFF23)) 
    ram_reg_i_102__0
       (.I0(ram_reg[3]),
        .I1(ram_reg_6),
        .I2(ram_reg_35),
        .I3(ram_reg_i_95__0_n_0),
        .I4(ram_reg_i_85__0_n_0),
        .I5(dst_offset_read_reg_1002_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[37]_0 ));
  LUT6 #(
    .INIT(64'h45CF45FF55CF55FF)) 
    ram_reg_i_103__4
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_i_85__0_n_0),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    ram_reg_i_10__2
       (.I0(ram_reg_8),
        .I1(ram_reg_0[1]),
        .I2(ram_reg_9),
        .I3(ram_reg_i_51__2_n_0),
        .I4(ram_reg_10),
        .I5(ram_reg_11),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hF0EEFFFFF0EE0000)) 
    ram_reg_i_10__3
       (.I0(ram_reg_15),
        .I1(ram_reg_i_49__3_n_0),
        .I2(ram_reg_16),
        .I3(ram_reg_17),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_18[0]),
        .O(\ap_CS_fsm_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_110__0
       (.I0(x_assign_s_reg_1099[7]),
        .I1(DOADO[7]),
        .I2(x_assign_27_reg_1146[7]),
        .I3(or_ln134_6_fu_884_p3[7]),
        .I4(or_ln_fu_890_p3[7]),
        .I5(z_20_reg_1115[7]),
        .O(ram_reg_i_110__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_111__0
       (.I0(x_assign_s_reg_1099[7]),
        .I1(DOADO[7]),
        .I2(x_assign_27_reg_1146[7]),
        .I3(or_ln134_s_fu_776_p3[7]),
        .I4(or_ln134_5_fu_782_p3[7]),
        .I5(z_reg_1058[7]),
        .O(ram_reg_i_111__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_114__0
       (.I0(or_ln_fu_890_p3[7]),
        .I1(DOADO[6]),
        .I2(or_ln134_5_fu_782_p3[7]),
        .I3(or_ln134_6_fu_884_p3[6]),
        .I4(or_ln_fu_890_p3[6]),
        .I5(z_20_reg_1115[6]),
        .O(ram_reg_i_114__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_115__0
       (.I0(or_ln134_s_fu_776_p3[6]),
        .I1(or_ln134_5_fu_782_p3[6]),
        .I2(or_ln134_5_fu_782_p3[7]),
        .I3(z_reg_1058[6]),
        .I4(or_ln_fu_890_p3[7]),
        .I5(DOADO[6]),
        .O(ram_reg_i_115__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_118__0
       (.I0(or_ln_fu_890_p3[6]),
        .I1(DOADO[5]),
        .I2(or_ln134_5_fu_782_p3[6]),
        .I3(or_ln134_6_fu_884_p3[5]),
        .I4(or_ln_fu_890_p3[5]),
        .I5(z_20_reg_1115[5]),
        .O(ram_reg_i_118__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_119__0
       (.I0(or_ln134_s_fu_776_p3[5]),
        .I1(or_ln134_5_fu_782_p3[5]),
        .I2(or_ln134_5_fu_782_p3[6]),
        .I3(z_reg_1058[5]),
        .I4(or_ln_fu_890_p3[6]),
        .I5(DOADO[5]),
        .O(ram_reg_i_119__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_122__0
       (.I0(or_ln_fu_890_p3[5]),
        .I1(DOADO[4]),
        .I2(or_ln134_5_fu_782_p3[5]),
        .I3(or_ln_fu_890_p3[4]),
        .I4(or_ln134_6_fu_884_p3[4]),
        .I5(z_20_reg_1115[4]),
        .O(ram_reg_i_122__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_123__0
       (.I0(or_ln_fu_890_p3[5]),
        .I1(DOADO[4]),
        .I2(or_ln134_s_fu_776_p3[4]),
        .I3(or_ln134_5_fu_782_p3[4]),
        .I4(or_ln134_5_fu_782_p3[5]),
        .I5(z_reg_1058[4]),
        .O(ram_reg_i_123__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_126__0
       (.I0(x_assign_s_reg_1099[3]),
        .I1(DOADO[3]),
        .I2(or_ln_fu_890_p3[3]),
        .I3(or_ln134_6_fu_884_p3[3]),
        .I4(x_assign_27_reg_1146[3]),
        .I5(z_20_reg_1115[3]),
        .O(ram_reg_i_126__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_127__0
       (.I0(or_ln134_s_fu_776_p3[3]),
        .I1(or_ln134_5_fu_782_p3[3]),
        .I2(x_assign_27_reg_1146[3]),
        .I3(z_reg_1058[3]),
        .I4(x_assign_s_reg_1099[3]),
        .I5(DOADO[3]),
        .O(ram_reg_i_127__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_130__0
       (.I0(x_assign_s_reg_1099[2]),
        .I1(DOADO[2]),
        .I2(or_ln_fu_890_p3[2]),
        .I3(or_ln134_6_fu_884_p3[2]),
        .I4(x_assign_27_reg_1146[2]),
        .I5(z_20_reg_1115[2]),
        .O(ram_reg_i_130__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_131__0
       (.I0(or_ln134_s_fu_776_p3[2]),
        .I1(or_ln134_5_fu_782_p3[2]),
        .I2(x_assign_27_reg_1146[2]),
        .I3(z_reg_1058[2]),
        .I4(x_assign_s_reg_1099[2]),
        .I5(DOADO[2]),
        .O(ram_reg_i_131__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_134__0
       (.I0(x_assign_s_reg_1099[1]),
        .I1(DOADO[1]),
        .I2(or_ln134_6_fu_884_p3[1]),
        .I3(or_ln_fu_890_p3[1]),
        .I4(x_assign_27_reg_1146[1]),
        .I5(z_20_reg_1115[1]),
        .O(ram_reg_i_134__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_135__0
       (.I0(or_ln134_s_fu_776_p3[1]),
        .I1(or_ln134_5_fu_782_p3[1]),
        .I2(x_assign_27_reg_1146[1]),
        .I3(z_reg_1058[1]),
        .I4(x_assign_s_reg_1099[1]),
        .I5(DOADO[1]),
        .O(ram_reg_i_135__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_138__0
       (.I0(or_ln_fu_890_p3[1]),
        .I1(DOADO[0]),
        .I2(or_ln134_5_fu_782_p3[1]),
        .I3(x_assign_s_reg_1099[7]),
        .I4(or_ln134_6_fu_884_p3[0]),
        .I5(z_20_reg_1115[0]),
        .O(ram_reg_i_138__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_139__0
       (.I0(or_ln134_s_fu_776_p3[0]),
        .I1(x_assign_27_reg_1146[7]),
        .I2(or_ln134_5_fu_782_p3[1]),
        .I3(z_reg_1058[0]),
        .I4(or_ln_fu_890_p3[1]),
        .I5(DOADO[0]),
        .O(ram_reg_i_139__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_142__0
       (.I0(or_ln134_6_fu_884_p3[7]),
        .I1(\src_load_45_reg_1043_reg[7]_1 [7]),
        .I2(or_ln134_6_fu_884_p3[0]),
        .I3(or_ln_fu_890_p3[7]),
        .I4(or_ln134_s_fu_776_p3[0]),
        .I5(z_21_reg_1141[7]),
        .O(ram_reg_i_142__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_143__0
       (.I0(or_ln134_s_fu_776_p3[0]),
        .I1(or_ln134_s_fu_776_p3[7]),
        .I2(z_19_reg_1089[7]),
        .I3(or_ln134_5_fu_782_p3[7]),
        .I4(\src_load_45_reg_1043_reg[7]_1 [7]),
        .I5(x_assign_28_reg_1068[7]),
        .O(ram_reg_i_143__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_146__0
       (.I0(or_ln134_6_fu_884_p3[6]),
        .I1(\src_load_45_reg_1043_reg[7]_1 [6]),
        .I2(or_ln134_6_fu_884_p3[7]),
        .I3(or_ln_fu_890_p3[6]),
        .I4(or_ln134_s_fu_776_p3[7]),
        .I5(z_21_reg_1141[6]),
        .O(ram_reg_i_146__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_147__0
       (.I0(or_ln134_s_fu_776_p3[6]),
        .I1(z_19_reg_1089[6]),
        .I2(or_ln134_s_fu_776_p3[7]),
        .I3(or_ln134_5_fu_782_p3[6]),
        .I4(\src_load_45_reg_1043_reg[7]_1 [6]),
        .I5(x_assign_28_reg_1068[6]),
        .O(ram_reg_i_147__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_150__0
       (.I0(or_ln134_6_fu_884_p3[5]),
        .I1(\src_load_45_reg_1043_reg[7]_1 [5]),
        .I2(or_ln134_s_fu_776_p3[6]),
        .I3(z_21_reg_1141[5]),
        .I4(or_ln134_6_fu_884_p3[6]),
        .I5(or_ln_fu_890_p3[5]),
        .O(ram_reg_i_150__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_151__0
       (.I0(or_ln134_s_fu_776_p3[5]),
        .I1(z_19_reg_1089[5]),
        .I2(or_ln134_s_fu_776_p3[6]),
        .I3(or_ln134_5_fu_782_p3[5]),
        .I4(\src_load_45_reg_1043_reg[7]_1 [5]),
        .I5(x_assign_28_reg_1068[5]),
        .O(ram_reg_i_151__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_154__0
       (.I0(or_ln134_6_fu_884_p3[4]),
        .I1(\src_load_45_reg_1043_reg[7]_1 [4]),
        .I2(or_ln134_s_fu_776_p3[5]),
        .I3(z_21_reg_1141[4]),
        .I4(or_ln134_6_fu_884_p3[5]),
        .I5(or_ln_fu_890_p3[4]),
        .O(ram_reg_i_154__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_155__0
       (.I0(or_ln134_s_fu_776_p3[4]),
        .I1(z_19_reg_1089[4]),
        .I2(or_ln134_s_fu_776_p3[5]),
        .I3(or_ln134_5_fu_782_p3[4]),
        .I4(\src_load_45_reg_1043_reg[7]_1 [4]),
        .I5(x_assign_28_reg_1068[4]),
        .O(ram_reg_i_155__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_158__0
       (.I0(or_ln134_6_fu_884_p3[3]),
        .I1(\src_load_45_reg_1043_reg[7]_1 [3]),
        .I2(x_assign_28_reg_1068_pp0_iter1_reg[3]),
        .I3(or_ln_fu_890_p3[3]),
        .I4(x_assign_26_reg_1125[3]),
        .I5(z_21_reg_1141[3]),
        .O(ram_reg_i_158__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_159__0
       (.I0(or_ln134_s_fu_776_p3[3]),
        .I1(z_19_reg_1089[3]),
        .I2(x_assign_26_reg_1125[3]),
        .I3(or_ln134_5_fu_782_p3[3]),
        .I4(\src_load_45_reg_1043_reg[7]_1 [3]),
        .I5(x_assign_28_reg_1068[3]),
        .O(ram_reg_i_159__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_162__0
       (.I0(or_ln134_6_fu_884_p3[2]),
        .I1(\src_load_45_reg_1043_reg[7]_1 [2]),
        .I2(x_assign_26_reg_1125[2]),
        .I3(z_21_reg_1141[2]),
        .I4(x_assign_28_reg_1068_pp0_iter1_reg[2]),
        .I5(or_ln_fu_890_p3[2]),
        .O(ram_reg_i_162__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_163__1
       (.I0(or_ln134_s_fu_776_p3[2]),
        .I1(z_19_reg_1089[2]),
        .I2(x_assign_26_reg_1125[2]),
        .I3(or_ln134_5_fu_782_p3[2]),
        .I4(\src_load_45_reg_1043_reg[7]_1 [2]),
        .I5(x_assign_28_reg_1068[2]),
        .O(ram_reg_i_163__1_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_166__0
       (.I0(or_ln134_6_fu_884_p3[1]),
        .I1(\src_load_45_reg_1043_reg[7]_1 [1]),
        .I2(x_assign_26_reg_1125[1]),
        .I3(z_21_reg_1141[1]),
        .I4(x_assign_28_reg_1068_pp0_iter1_reg[1]),
        .I5(or_ln_fu_890_p3[1]),
        .O(ram_reg_i_166__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_167__0
       (.I0(or_ln134_s_fu_776_p3[1]),
        .I1(z_19_reg_1089[1]),
        .I2(x_assign_26_reg_1125[1]),
        .I3(or_ln134_5_fu_782_p3[1]),
        .I4(\src_load_45_reg_1043_reg[7]_1 [1]),
        .I5(x_assign_28_reg_1068[1]),
        .O(ram_reg_i_167__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_170
       (.I0(or_ln134_6_fu_884_p3[0]),
        .I1(\src_load_45_reg_1043_reg[7]_1 [0]),
        .I2(or_ln134_6_fu_884_p3[1]),
        .I3(x_assign_s_reg_1099[7]),
        .I4(or_ln134_s_fu_776_p3[1]),
        .I5(z_21_reg_1141[0]),
        .O(ram_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_171
       (.I0(or_ln134_s_fu_776_p3[0]),
        .I1(z_19_reg_1089[0]),
        .I2(or_ln134_s_fu_776_p3[1]),
        .I3(x_assign_27_reg_1146[7]),
        .I4(\src_load_45_reg_1043_reg[7]_1 [0]),
        .I5(x_assign_28_reg_1068[0]),
        .O(ram_reg_i_171_n_0));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8AAAAAA)) 
    ram_reg_i_1__1
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(ap_enable_reg_pp0_iter2_reg_1),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(fout_ce1));
  LUT6 #(
    .INIT(64'h88888888AAA888A8)) 
    ram_reg_i_1__2
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_25),
        .I2(grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg),
        .I3(ram_reg_26),
        .I4(ram_reg_27),
        .I5(ram_reg_6),
        .O(fin_ce1));
  LUT6 #(
    .INIT(64'hEAFF0000EAFFEAFF)) 
    ram_reg_i_23__2
       (.I0(ram_reg_i_50__2_n_0),
        .I1(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ram_reg_i_51__3_n_0),
        .I4(ram_reg_28),
        .I5(ram_reg_5),
        .O(grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__2
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .I1(ram_reg_0[1]),
        .I2(fout_ce1),
        .O(fout_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0015)) 
    ram_reg_i_31__1
       (.I0(reg_297),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ram_reg_i_85__0_n_0),
        .I4(ram_reg_5),
        .I5(ram_reg_6),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  LUT6 #(
    .INIT(64'hFF00E4E400000000)) 
    ram_reg_i_33__2
       (.I0(ram_reg_i_51__3_n_0),
        .I1(src_offset_read_reg_977),
        .I2(ram_reg[2]),
        .I3(src_offset_read_reg_977_pp0_iter1_reg),
        .I4(ram_reg_i_50__2_n_0),
        .I5(ram_reg_22),
        .O(\src_offset_read_reg_977_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h1D1D00FFFFFFFFFF)) 
    ram_reg_i_38__2
       (.I0(ap_port_reg_dst_offset),
        .I1(ce0111_out),
        .I2(dst_offset_read_reg_1002),
        .I3(dst_offset_read_reg_1002_pp0_iter1_reg),
        .I4(ram_reg_i_90__0_n_0),
        .I5(ram_reg_7),
        .O(\ap_port_reg_dst_offset_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFEFF0E0E0E0E0E0E)) 
    ram_reg_i_39__2
       (.I0(ram_reg[6]),
        .I1(ram_reg[7]),
        .I2(ram_reg_6),
        .I3(ram_reg[5]),
        .I4(ram_reg_i_50__2_n_0),
        .I5(ram_reg_22),
        .O(\ap_CS_fsm_reg[40] ));
  LUT6 #(
    .INIT(64'h2322EFEF23222322)) 
    ram_reg_i_44__2
       (.I0(ram_reg[7]),
        .I1(ram_reg_6),
        .I2(ram_reg[6]),
        .I3(ram_reg[5]),
        .I4(ram_reg_i_63__7_n_0),
        .I5(ram_reg_22),
        .O(ram_reg_i_44__2_n_0));
  LUT6 #(
    .INIT(64'hEEEEFFFFEEEEFFE0)) 
    ram_reg_i_45__2
       (.I0(ram_reg_i_95__0_n_0),
        .I1(ram_reg_i_85__0_n_0),
        .I2(ram_reg_35),
        .I3(ram_reg[3]),
        .I4(ram_reg_6),
        .I5(ram_reg[4]),
        .O(\ap_CS_fsm_reg[37] ));
  LUT6 #(
    .INIT(64'hFF08FF08FF08FFFF)) 
    ram_reg_i_48__3
       (.I0(ram_reg_22),
        .I1(ram_reg_i_50__2_n_0),
        .I2(ram_reg_32),
        .I3(ram_reg_33),
        .I4(ram_reg_23),
        .I5(ram_reg_34),
        .O(ram_reg_i_48__3_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    ram_reg_i_49__3
       (.I0(ram_reg_19),
        .I1(ram_reg_21),
        .I2(ram_reg_i_71__1_n_0),
        .I3(ram_reg_22),
        .I4(ram_reg_23),
        .I5(ram_reg_24),
        .O(ram_reg_i_49__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_50__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(ram_reg_i_50__2_n_0));
  LUT6 #(
    .INIT(64'h0000000007FF04FF)) 
    ram_reg_i_51__2
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ram_reg_3),
        .I2(ram_reg_2),
        .I3(ram_reg_12),
        .I4(ram_reg_13),
        .I5(ram_reg_14),
        .O(ram_reg_i_51__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h57DF)) 
    ram_reg_i_51__3
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .O(ram_reg_i_51__3_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_53__1
       (.I0(ram_reg_i_110__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_111__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[7]),
        .O(\ap_CS_fsm_reg[3]_5 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_55__2
       (.I0(ram_reg_i_114__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_115__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[6]),
        .O(\ap_CS_fsm_reg[3]_6 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_57__2
       (.I0(ram_reg_i_118__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_119__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[5]),
        .O(\ap_CS_fsm_reg[3]_7 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_59__1
       (.I0(ram_reg_i_122__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_123__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[4]),
        .O(\ap_CS_fsm_reg[3]_8 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_61__1
       (.I0(ram_reg_i_126__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_127__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[3]),
        .O(\ap_CS_fsm_reg[3]_9 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_63__1
       (.I0(ram_reg_i_130__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_131__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[2]),
        .O(\ap_CS_fsm_reg[3]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'h553F153F)) 
    ram_reg_i_63__7
       (.I0(Q[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(ram_reg_i_63__7_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_65__1
       (.I0(ram_reg_i_134__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_135__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[1]),
        .O(\ap_CS_fsm_reg[3]_11 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_67__1
       (.I0(ram_reg_i_138__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_139__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[0]),
        .O(\ap_CS_fsm_reg[3]_12 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_69__1
       (.I0(ram_reg_i_142__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_143__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_45_reg_1043_reg[7]_1 [7]),
        .O(\ap_CS_fsm_reg[3]_16 ));
  LUT6 #(
    .INIT(64'hFFFF0000EAEEEAEE)) 
    ram_reg_i_6__3
       (.I0(ram_reg_15),
        .I1(ram_reg_19),
        .I2(ram_reg_i_44__2_n_0),
        .I3(ram_reg_20),
        .I4(ram_reg_16),
        .I5(ram_reg_17),
        .O(\ap_CS_fsm_reg[43] ));
  LUT6 #(
    .INIT(64'hAAAFAFAFEAFFFFFF)) 
    ram_reg_i_71__1
       (.I0(ram_reg_i_49__3_0),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(Q[1]),
        .O(ram_reg_i_71__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_71__2
       (.I0(ram_reg_i_146__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_147__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_45_reg_1043_reg[7]_1 [6]),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_73__1
       (.I0(ram_reg_i_150__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_151__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_45_reg_1043_reg[7]_1 [5]),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_75__0
       (.I0(ram_reg_i_154__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_155__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_45_reg_1043_reg[7]_1 [4]),
        .O(\ap_CS_fsm_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_77__0
       (.I0(ram_reg_i_158__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_159__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_45_reg_1043_reg[7]_1 [3]),
        .O(\ap_CS_fsm_reg[3]_4 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_79__0
       (.I0(ram_reg_i_162__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_163__1_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_45_reg_1043_reg[7]_1 [2]),
        .O(\ap_CS_fsm_reg[3]_15 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_81__0
       (.I0(ram_reg_i_166__0_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_167__0_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_45_reg_1043_reg[7]_1 [1]),
        .O(\ap_CS_fsm_reg[3]_14 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_83__0
       (.I0(ram_reg_i_170_n_0),
        .I1(ram_reg_i_95__0_n_0),
        .I2(ram_reg_i_171_n_0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_45_reg_1043_reg[7]_1 [0]),
        .O(\ap_CS_fsm_reg[3]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_85__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_85__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    ram_reg_i_90__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .O(ram_reg_i_90__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_95__0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_95__0_n_0));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    ram_reg_i_9__2
       (.I0(ram_reg_i_48__3_n_0),
        .I1(ram_reg_29),
        .I2(ram_reg_30),
        .I3(ram_reg_31),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_18[1]),
        .O(\ap_CS_fsm_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'hCCF088A0)) 
    \reg_297[7]_i_1__1 
       (.I0(Q[0]),
        .I1(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(reg_297));
  FDRE \reg_297_reg[0] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [0]),
        .Q(\reg_297_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \reg_297_reg[1] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [1]),
        .Q(\reg_297_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \reg_297_reg[2] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [2]),
        .Q(\reg_297_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \reg_297_reg[3] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [3]),
        .Q(\reg_297_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \reg_297_reg[4] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [4]),
        .Q(\reg_297_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \reg_297_reg[5] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [5]),
        .Q(\reg_297_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \reg_297_reg[6] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [6]),
        .Q(\reg_297_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \reg_297_reg[7] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [7]),
        .Q(\reg_297_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE4E4E400)) 
    \reg_308[7]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(E));
  FDRE \reg_308_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_0 [0]),
        .Q(reg_308[0]),
        .R(1'b0));
  FDRE \reg_308_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_0 [1]),
        .Q(reg_308[1]),
        .R(1'b0));
  FDRE \reg_308_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_0 [2]),
        .Q(reg_308[2]),
        .R(1'b0));
  FDRE \reg_308_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_0 [3]),
        .Q(reg_308[3]),
        .R(1'b0));
  FDRE \reg_308_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_0 [4]),
        .Q(reg_308[4]),
        .R(1'b0));
  FDRE \reg_308_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_0 [5]),
        .Q(reg_308[5]),
        .R(1'b0));
  FDRE \reg_308_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_0 [6]),
        .Q(reg_308[6]),
        .R(1'b0));
  FDRE \reg_308_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\reg_308_reg[7]_0 [7]),
        .Q(reg_308[7]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1012_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_offset_read_reg_977),
        .Q(rk_offset_cast_reg_1012[3]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1012_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_972[4]),
        .Q(rk_offset_cast_reg_1012[4]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1012_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_972[5]),
        .Q(rk_offset_cast_reg_1012[5]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1012_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_972[6]),
        .Q(rk_offset_cast_reg_1012[6]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1012_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_972[7]),
        .Q(rk_offset_cast_reg_1012[7]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_972_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[0]),
        .Q(rk_offset_read_reg_972[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_972_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[1]),
        .Q(rk_offset_read_reg_972[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_972_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[2]),
        .Q(rk_offset_read_reg_972[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_972_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[3]),
        .Q(rk_offset_read_reg_972[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA820)) 
    \src_load_45_reg_1043[7]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .O(ce0111_out));
  FDRE \src_load_45_reg_1043_reg[0] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_45_reg_1043_reg[7]_1 [0]),
        .Q(\src_load_45_reg_1043_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_load_45_reg_1043_reg[1] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_45_reg_1043_reg[7]_1 [1]),
        .Q(\src_load_45_reg_1043_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_load_45_reg_1043_reg[2] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_45_reg_1043_reg[7]_1 [2]),
        .Q(\src_load_45_reg_1043_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_load_45_reg_1043_reg[3] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_45_reg_1043_reg[7]_1 [3]),
        .Q(\src_load_45_reg_1043_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_load_45_reg_1043_reg[4] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_45_reg_1043_reg[7]_1 [4]),
        .Q(\src_load_45_reg_1043_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_load_45_reg_1043_reg[5] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_45_reg_1043_reg[7]_1 [5]),
        .Q(\src_load_45_reg_1043_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_load_45_reg_1043_reg[6] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_45_reg_1043_reg[7]_1 [6]),
        .Q(\src_load_45_reg_1043_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_load_45_reg_1043_reg[7] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_45_reg_1043_reg[7]_1 [7]),
        .Q(\src_load_45_reg_1043_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_offset_read_reg_977_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(src_offset_read_reg_977),
        .Q(src_offset_read_reg_977_pp0_iter1_reg),
        .R(1'b0));
  FDRE \src_offset_read_reg_977_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(ram_reg[2]),
        .Q(src_offset_read_reg_977),
        .R(1'b0));
  FDRE \tmp_134_reg_1136_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[6]),
        .Q(or_ln134_s_fu_776_p3[0]),
        .R(1'b0));
  FDRE \tmp_142_reg_1079_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_28_reg_1068[7]),
        .Q(or_ln134_6_fu_884_p3[0]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_60_reg_1131[1]_i_1 
       (.I0(q0_reg[6]),
        .I1(q0_reg[0]),
        .O(\trunc_ln134_60_reg_1131[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_60_reg_1131[2]_i_1 
       (.I0(q0_reg[6]),
        .I1(q0_reg[1]),
        .I2(q0_reg[7]),
        .O(\trunc_ln134_60_reg_1131[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_60_reg_1131[3]_i_1 
       (.I0(q0_reg[6]),
        .I1(q0_reg[2]),
        .I2(q0_reg[7]),
        .O(\trunc_ln134_60_reg_1131[3]_i_1_n_0 ));
  FDRE \trunc_ln134_60_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[7]),
        .Q(or_ln134_s_fu_776_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_60_reg_1131_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_60_reg_1131[1]_i_1_n_0 ),
        .Q(or_ln134_s_fu_776_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_60_reg_1131_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_60_reg_1131[2]_i_1_n_0 ),
        .Q(or_ln134_s_fu_776_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_60_reg_1131_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_60_reg_1131[3]_i_1_n_0 ),
        .Q(or_ln134_s_fu_776_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_60_reg_1131_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_26_fu_638_p3[4]),
        .Q(or_ln134_s_fu_776_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_60_reg_1131_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[4]),
        .Q(or_ln134_s_fu_776_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_60_reg_1131_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[5]),
        .Q(or_ln134_s_fu_776_p3[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_62_reg_1152[1]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[0]),
        .O(\trunc_ln134_62_reg_1152[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_62_reg_1152[2]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[7]),
        .O(\trunc_ln134_62_reg_1152[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_62_reg_1152[3]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[2]),
        .I2(q0_reg_0[7]),
        .O(\trunc_ln134_62_reg_1152[3]_i_1_n_0 ));
  FDRE \trunc_ln134_62_reg_1152_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(q0_reg_0[7]),
        .Q(or_ln134_5_fu_782_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_62_reg_1152_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_62_reg_1152[1]_i_1_n_0 ),
        .Q(or_ln134_5_fu_782_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_62_reg_1152_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_62_reg_1152[2]_i_1_n_0 ),
        .Q(or_ln134_5_fu_782_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_62_reg_1152_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_62_reg_1152[3]_i_1_n_0 ),
        .Q(or_ln134_5_fu_782_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_62_reg_1152_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(x_assign_27_fu_714_p3[4]),
        .Q(or_ln134_5_fu_782_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_62_reg_1152_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(q0_reg_0[4]),
        .Q(or_ln134_5_fu_782_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_62_reg_1152_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(q0_reg_0[5]),
        .Q(or_ln134_5_fu_782_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_28_reg_1068[0]),
        .Q(or_ln134_6_fu_884_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(trunc_ln134_64_reg_1074[1]),
        .Q(or_ln134_6_fu_884_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(trunc_ln134_64_reg_1074[2]),
        .Q(or_ln134_6_fu_884_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(trunc_ln134_64_reg_1074[3]),
        .Q(or_ln134_6_fu_884_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_28_reg_1068[4]),
        .Q(or_ln134_6_fu_884_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_28_reg_1068[5]),
        .Q(or_ln134_6_fu_884_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_28_reg_1068[6]),
        .Q(or_ln134_6_fu_884_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1074_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_60_reg_1131[1]_i_1_n_0 ),
        .Q(trunc_ln134_64_reg_1074[1]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1074_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_60_reg_1131[2]_i_1_n_0 ),
        .Q(trunc_ln134_64_reg_1074[2]),
        .R(1'b0));
  FDRE \trunc_ln134_64_reg_1074_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_60_reg_1131[3]_i_1_n_0 ),
        .Q(trunc_ln134_64_reg_1074[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_65_reg_1105[4]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[3]),
        .O(x_assign_27_fu_714_p3[4]));
  FDRE \trunc_ln134_65_reg_1105_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg_0[7]),
        .Q(or_ln_fu_890_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1105_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_62_reg_1152[1]_i_1_n_0 ),
        .Q(or_ln_fu_890_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1105_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_62_reg_1152[2]_i_1_n_0 ),
        .Q(or_ln_fu_890_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1105_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_62_reg_1152[3]_i_1_n_0 ),
        .Q(or_ln_fu_890_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1105_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_27_fu_714_p3[4]),
        .Q(or_ln_fu_890_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1105_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg_0[4]),
        .Q(or_ln_fu_890_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_65_reg_1105_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg_0[5]),
        .Q(or_ln_fu_890_p3[7]),
        .R(1'b0));
  FDRE \x_assign_26_reg_1125_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[0]),
        .Q(x_assign_26_reg_1125[1]),
        .R(1'b0));
  FDRE \x_assign_26_reg_1125_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_26_fu_638_p3[2]),
        .Q(x_assign_26_reg_1125[2]),
        .R(1'b0));
  FDRE \x_assign_26_reg_1125_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_26_fu_638_p3[3]),
        .Q(x_assign_26_reg_1125[3]),
        .R(1'b0));
  FDRE \x_assign_27_reg_1146_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(q0_reg_0[0]),
        .Q(x_assign_27_reg_1146[1]),
        .R(1'b0));
  FDRE \x_assign_27_reg_1146_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(x_assign_27_fu_714_p3[2]),
        .Q(x_assign_27_reg_1146[2]),
        .R(1'b0));
  FDRE \x_assign_27_reg_1146_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(x_assign_27_fu_714_p3[3]),
        .Q(x_assign_27_reg_1146[3]),
        .R(1'b0));
  FDRE \x_assign_27_reg_1146_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(q0_reg_0[6]),
        .Q(x_assign_27_reg_1146[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_28_reg_1068[2]_i_1 
       (.I0(q0_reg[7]),
        .I1(q0_reg[1]),
        .O(x_assign_26_fu_638_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_28_reg_1068[3]_i_1 
       (.I0(q0_reg[7]),
        .I1(q0_reg[2]),
        .O(x_assign_26_fu_638_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_28_reg_1068[4]_i_1 
       (.I0(q0_reg[7]),
        .I1(q0_reg[3]),
        .O(x_assign_26_fu_638_p3[4]));
  FDRE \x_assign_28_reg_1068_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_28_reg_1068[1]),
        .Q(x_assign_28_reg_1068_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1068_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_28_reg_1068[2]),
        .Q(x_assign_28_reg_1068_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1068_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_28_reg_1068[3]),
        .Q(x_assign_28_reg_1068_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1068_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(q0_reg[7]),
        .Q(x_assign_28_reg_1068[0]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1068_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(q0_reg[0]),
        .Q(x_assign_28_reg_1068[1]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1068_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_26_fu_638_p3[2]),
        .Q(x_assign_28_reg_1068[2]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1068_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_26_fu_638_p3[3]),
        .Q(x_assign_28_reg_1068[3]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1068_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_26_fu_638_p3[4]),
        .Q(x_assign_28_reg_1068[4]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1068_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(q0_reg[4]),
        .Q(x_assign_28_reg_1068[5]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1068_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(q0_reg[5]),
        .Q(x_assign_28_reg_1068[6]),
        .R(1'b0));
  FDRE \x_assign_28_reg_1068_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(q0_reg[6]),
        .Q(x_assign_28_reg_1068[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1099[2]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[1]),
        .O(x_assign_27_fu_714_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1099[3]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[2]),
        .O(x_assign_27_fu_714_p3[3]));
  FDRE \x_assign_s_reg_1099_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg_0[0]),
        .Q(x_assign_s_reg_1099[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1099_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_27_fu_714_p3[2]),
        .Q(x_assign_s_reg_1099[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1099_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_27_fu_714_p3[3]),
        .Q(x_assign_s_reg_1099[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1099_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg_0[6]),
        .Q(x_assign_s_reg_1099[7]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_1084_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_60_reg_1084_reg[7]_0 [0]),
        .Q(xor_ln124_60_reg_1084[0]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_1084_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_60_reg_1084_reg[7]_0 [1]),
        .Q(xor_ln124_60_reg_1084[1]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_1084_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_60_reg_1084_reg[7]_0 [2]),
        .Q(xor_ln124_60_reg_1084[2]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_1084_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_60_reg_1084_reg[7]_0 [3]),
        .Q(xor_ln124_60_reg_1084[3]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_1084_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_60_reg_1084_reg[7]_0 [4]),
        .Q(xor_ln124_60_reg_1084[4]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_1084_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_60_reg_1084_reg[7]_0 [5]),
        .Q(xor_ln124_60_reg_1084[5]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_1084_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_60_reg_1084_reg[7]_0 [6]),
        .Q(xor_ln124_60_reg_1084[6]),
        .R(1'b0));
  FDRE \xor_ln124_60_reg_1084_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_60_reg_1084_reg[7]_0 [7]),
        .Q(xor_ln124_60_reg_1084[7]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [0]),
        .Q(xor_ln124_reg_1018[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [1]),
        .Q(xor_ln124_reg_1018[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [2]),
        .Q(xor_ln124_reg_1018[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [3]),
        .Q(xor_ln124_reg_1018[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [4]),
        .Q(xor_ln124_reg_1018[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [5]),
        .Q(xor_ln124_reg_1018[5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [6]),
        .Q(xor_ln124_reg_1018[6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [7]),
        .Q(xor_ln124_reg_1018[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_19_reg_1089[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ce012_out));
  FDRE \z_19_reg_1089_reg[0] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[0]),
        .Q(z_19_reg_1089[0]),
        .R(1'b0));
  FDRE \z_19_reg_1089_reg[1] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[1]),
        .Q(z_19_reg_1089[1]),
        .R(1'b0));
  FDRE \z_19_reg_1089_reg[2] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[2]),
        .Q(z_19_reg_1089[2]),
        .R(1'b0));
  FDRE \z_19_reg_1089_reg[3] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[3]),
        .Q(z_19_reg_1089[3]),
        .R(1'b0));
  FDRE \z_19_reg_1089_reg[4] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[4]),
        .Q(z_19_reg_1089[4]),
        .R(1'b0));
  FDRE \z_19_reg_1089_reg[5] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[5]),
        .Q(z_19_reg_1089[5]),
        .R(1'b0));
  FDRE \z_19_reg_1089_reg[6] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[6]),
        .Q(z_19_reg_1089[6]),
        .R(1'b0));
  FDRE \z_19_reg_1089_reg[7] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[7]),
        .Q(z_19_reg_1089[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_20_reg_1115[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(clefia_s1_address01));
  FDRE \z_20_reg_1115_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[0]),
        .Q(z_20_reg_1115[0]),
        .R(1'b0));
  FDRE \z_20_reg_1115_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[1]),
        .Q(z_20_reg_1115[1]),
        .R(1'b0));
  FDRE \z_20_reg_1115_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[2]),
        .Q(z_20_reg_1115[2]),
        .R(1'b0));
  FDRE \z_20_reg_1115_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[3]),
        .Q(z_20_reg_1115[3]),
        .R(1'b0));
  FDRE \z_20_reg_1115_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[4]),
        .Q(z_20_reg_1115[4]),
        .R(1'b0));
  FDRE \z_20_reg_1115_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[5]),
        .Q(z_20_reg_1115[5]),
        .R(1'b0));
  FDRE \z_20_reg_1115_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[6]),
        .Q(z_20_reg_1115[6]),
        .R(1'b0));
  FDRE \z_20_reg_1115_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[7]),
        .Q(z_20_reg_1115[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_21_reg_1141[7]_i_1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(z_21_reg_11410));
  FDRE \z_21_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(z_21_reg_11410),
        .D(q0_reg_0[0]),
        .Q(z_21_reg_1141[0]),
        .R(1'b0));
  FDRE \z_21_reg_1141_reg[1] 
       (.C(ap_clk),
        .CE(z_21_reg_11410),
        .D(q0_reg_0[1]),
        .Q(z_21_reg_1141[1]),
        .R(1'b0));
  FDRE \z_21_reg_1141_reg[2] 
       (.C(ap_clk),
        .CE(z_21_reg_11410),
        .D(q0_reg_0[2]),
        .Q(z_21_reg_1141[2]),
        .R(1'b0));
  FDRE \z_21_reg_1141_reg[3] 
       (.C(ap_clk),
        .CE(z_21_reg_11410),
        .D(q0_reg_0[3]),
        .Q(z_21_reg_1141[3]),
        .R(1'b0));
  FDRE \z_21_reg_1141_reg[4] 
       (.C(ap_clk),
        .CE(z_21_reg_11410),
        .D(q0_reg_0[4]),
        .Q(z_21_reg_1141[4]),
        .R(1'b0));
  FDRE \z_21_reg_1141_reg[5] 
       (.C(ap_clk),
        .CE(z_21_reg_11410),
        .D(q0_reg_0[5]),
        .Q(z_21_reg_1141[5]),
        .R(1'b0));
  FDRE \z_21_reg_1141_reg[6] 
       (.C(ap_clk),
        .CE(z_21_reg_11410),
        .D(q0_reg_0[6]),
        .Q(z_21_reg_1141[6]),
        .R(1'b0));
  FDRE \z_21_reg_1141_reg[7] 
       (.C(ap_clk),
        .CE(z_21_reg_11410),
        .D(q0_reg_0[7]),
        .Q(z_21_reg_1141[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA820)) 
    \z_reg_1058[7]_i_1__0 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .O(reg_3081));
  FDRE \z_reg_1058_reg[0] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[0]),
        .Q(z_reg_1058[0]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[1] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[1]),
        .Q(z_reg_1058[1]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[2] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[2]),
        .Q(z_reg_1058[2]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[3] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[3]),
        .Q(z_reg_1058[3]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[4] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[4]),
        .Q(z_reg_1058[4]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[5] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[5]),
        .Q(z_reg_1058[5]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[6] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[6]),
        .Q(z_reg_1058[6]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[7] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[7]),
        .Q(z_reg_1058[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_125
   (DOBDO,
    q0_reg_1,
    Q,
    con128_ce0,
    \ap_CS_fsm_reg[2]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    dst_address01__0,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[23] ,
    fin_ce1,
    fin_ce0,
    \rk_offset_read_reg_814_reg[3]_0 ,
    \rk_offset_read_reg_814_reg[4]_0 ,
    \rk_offset_read_reg_814_reg[5]_0 ,
    \rk_offset_read_reg_814_reg[6]_0 ,
    DIADI,
    DIBDI,
    D,
    q0_reg_2,
    q0_reg_3,
    \ap_CS_fsm_reg[0]_0 ,
    \src_load_38_reg_861_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    clefia_s0_ce0,
    ADDRBWRADDR,
    clefia_s1_ce0,
    q0_reg_4,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0,
    q0_reg_5,
    q0_reg_6,
    grp_ClefiaF1Xor_fu_405_rk_ce0,
    ap_rst_n,
    grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
    con128_ce01,
    fout_ce01__2,
    fout_address012_out__3,
    ap_enable_reg_pp0_iter0,
    ram_reg_i_34__6,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    fin_address0118_out__0,
    ram_reg_3,
    ram_reg_4,
    fin_address01__0,
    fin_address016_out__2,
    ram_reg_5,
    ap_enable_reg_pp0_iter1,
    fin_ce01__2,
    grp_ClefiaF1Xor_fu_405_src_ce1,
    p_4_in,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    z_12_reg_11270,
    dst_address01__0_0,
    \rk_offset_read_reg_814_reg[6]_1 ,
    grp_ClefiaF1Xor_fu_405_dst_d1,
    grp_ClefiaF1Xor_fu_405_dst_d0,
    ram_reg_10,
    \src_load_38_reg_861_reg[7]_1 ,
    DOADO,
    \xor_ln180_reg_1095_reg[4] ,
    \xor_ln180_reg_1095_reg[3] ,
    \xor_ln124_reg_836_reg[7]_0 ,
    \xor_ln124_34_reg_902_reg[7]_0 ,
    \reg_295_reg[7]_0 );
  output [7:0]DOBDO;
  output [7:0]q0_reg_1;
  output [2:0]Q;
  output con128_ce0;
  output \ap_CS_fsm_reg[2]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output dst_address01__0;
  output \ap_CS_fsm_reg[19] ;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output [1:0]\ap_CS_fsm_reg[23] ;
  output fin_ce1;
  output fin_ce0;
  output \rk_offset_read_reg_814_reg[3]_0 ;
  output \rk_offset_read_reg_814_reg[4]_0 ;
  output \rk_offset_read_reg_814_reg[5]_0 ;
  output \rk_offset_read_reg_814_reg[6]_0 ;
  output [7:0]DIADI;
  output [7:0]DIBDI;
  output [2:0]D;
  output [4:0]q0_reg_2;
  output [1:0]q0_reg_3;
  output \ap_CS_fsm_reg[0]_0 ;
  output [7:0]\src_load_38_reg_861_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input clefia_s1_ce0;
  input [7:0]q0_reg_4;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0;
  input [2:0]q0_reg_5;
  input q0_reg_6;
  input grp_ClefiaF1Xor_fu_405_rk_ce0;
  input ap_rst_n;
  input grp_ClefiaF0Xor_125_fu_390_ap_start_reg;
  input con128_ce01;
  input fout_ce01__2;
  input fout_address012_out__3;
  input ap_enable_reg_pp0_iter0;
  input [1:0]ram_reg_i_34__6;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input [1:0]ram_reg_2;
  input fin_address0118_out__0;
  input ram_reg_3;
  input ram_reg_4;
  input fin_address01__0;
  input fin_address016_out__2;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter1;
  input fin_ce01__2;
  input grp_ClefiaF1Xor_fu_405_src_ce1;
  input p_4_in;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input z_12_reg_11270;
  input dst_address01__0_0;
  input [3:0]\rk_offset_read_reg_814_reg[6]_1 ;
  input [7:0]grp_ClefiaF1Xor_fu_405_dst_d1;
  input [7:0]grp_ClefiaF1Xor_fu_405_dst_d0;
  input [7:0]ram_reg_10;
  input [7:0]\src_load_38_reg_861_reg[7]_1 ;
  input [7:0]DOADO;
  input [0:0]\xor_ln180_reg_1095_reg[4] ;
  input [1:0]\xor_ln180_reg_1095_reg[3] ;
  input [7:0]\xor_ln124_reg_836_reg[7]_0 ;
  input [7:0]\xor_ln124_34_reg_902_reg[7]_0 ;
  input [7:0]\reg_295_reg[7]_0 ;

  wire [7:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [2:0]Q;
  wire \ap_CS_fsm[1]_i_2__4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[19] ;
  wire [1:0]\ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_3;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1__9_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clefia_s0_address01;
  wire clefia_s0_ce0;
  wire clefia_s1_address01;
  wire clefia_s1_ce0;
  wire con128_ce0;
  wire con128_ce01;
  wire dst_address01__0;
  wire dst_address01__0_0;
  wire dst_ce01__0;
  wire fin_address0118_out__0;
  wire fin_address016_out__2;
  wire fin_address01__0;
  wire fin_ce0;
  wire fin_ce01__2;
  wire fin_ce1;
  wire fout_address012_out__3;
  wire fout_ce01__2;
  wire grp_ClefiaF0Xor_125_fu_390_ap_ready;
  wire grp_ClefiaF0Xor_125_fu_390_ap_start_reg;
  wire [7:0]grp_ClefiaF0Xor_125_fu_390_dst_d0;
  wire [7:0]grp_ClefiaF0Xor_125_fu_390_dst_d1;
  wire grp_ClefiaF0Xor_125_fu_390_src_ce1;
  wire [7:0]grp_ClefiaF1Xor_fu_405_dst_d0;
  wire [7:0]grp_ClefiaF1Xor_fu_405_dst_d1;
  wire grp_ClefiaF1Xor_fu_405_rk_ce0;
  wire grp_ClefiaF1Xor_fu_405_src_ce1;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce1;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0;
  wire [7:0]grp_fu_300_p2;
  wire [7:1]or_ln134_3_fu_684_p3;
  wire [7:0]or_ln134_4_fu_746_p3;
  wire [7:0]or_ln134_s_fu_678_p3;
  wire [7:1]or_ln_fu_752_p3;
  wire p_4_in;
  wire [7:0]q0_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [4:0]q0_reg_2;
  wire [1:0]q0_reg_3;
  wire [7:0]q0_reg_4;
  wire [2:0]q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_i_10__5_n_0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_10;
  wire [1:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_101__2_n_0;
  wire ram_reg_i_102__2_n_0;
  wire ram_reg_i_105__2_n_0;
  wire ram_reg_i_106__1_n_0;
  wire ram_reg_i_109__1_n_0;
  wire ram_reg_i_110__2_n_0;
  wire ram_reg_i_113__2_n_0;
  wire ram_reg_i_114__2_n_0;
  wire ram_reg_i_117__2_n_0;
  wire ram_reg_i_118__2_n_0;
  wire ram_reg_i_121__1_n_0;
  wire ram_reg_i_122__2_n_0;
  wire ram_reg_i_125__2_n_0;
  wire ram_reg_i_126__2_n_0;
  wire ram_reg_i_129__1_n_0;
  wire ram_reg_i_130__2_n_0;
  wire ram_reg_i_133__2_n_0;
  wire ram_reg_i_134__2_n_0;
  wire ram_reg_i_137__1_n_0;
  wire ram_reg_i_138__1_n_0;
  wire ram_reg_i_141__2_n_0;
  wire ram_reg_i_142__1_n_0;
  wire ram_reg_i_145__2_n_0;
  wire ram_reg_i_146__1_n_0;
  wire ram_reg_i_147__2_n_0;
  wire ram_reg_i_148__2_n_0;
  wire ram_reg_i_149__2_n_0;
  wire ram_reg_i_150__1_n_0;
  wire ram_reg_i_151__2_n_0;
  wire ram_reg_i_152__1_n_0;
  wire ram_reg_i_28__5_n_0;
  wire ram_reg_i_32__6_n_0;
  wire [1:0]ram_reg_i_34__6;
  wire ram_reg_i_80__2_n_0;
  wire ram_reg_i_81__2_n_0;
  wire ram_reg_i_85__3_n_0;
  wire ram_reg_i_86__2_n_0;
  wire ram_reg_i_89__2_n_0;
  wire ram_reg_i_90__2_n_0;
  wire ram_reg_i_93__2_n_0;
  wire ram_reg_i_94__3_n_0;
  wire ram_reg_i_97__2_n_0;
  wire ram_reg_i_98__1_n_0;
  wire reg_295;
  wire [7:0]\reg_295_reg[7]_0 ;
  wire \reg_295_reg_n_0_[0] ;
  wire \reg_295_reg_n_0_[1] ;
  wire \reg_295_reg_n_0_[2] ;
  wire \reg_295_reg_n_0_[3] ;
  wire \reg_295_reg_n_0_[4] ;
  wire \reg_295_reg_n_0_[5] ;
  wire \reg_295_reg_n_0_[6] ;
  wire \reg_295_reg_n_0_[7] ;
  wire [7:0]reg_306;
  wire reg_3060;
  wire reg_3061;
  wire [6:3]rk_offset_read_reg_814;
  wire \rk_offset_read_reg_814_reg[3]_0 ;
  wire \rk_offset_read_reg_814_reg[4]_0 ;
  wire \rk_offset_read_reg_814_reg[5]_0 ;
  wire \rk_offset_read_reg_814_reg[6]_0 ;
  wire [3:0]\rk_offset_read_reg_814_reg[6]_1 ;
  wire [7:0]\src_load_38_reg_861_reg[7]_0 ;
  wire [7:0]\src_load_38_reg_861_reg[7]_1 ;
  wire \trunc_ln134_53_reg_949[1]_i_1_n_0 ;
  wire \trunc_ln134_53_reg_949[2]_i_1_n_0 ;
  wire \trunc_ln134_53_reg_949[3]_i_1_n_0 ;
  wire \trunc_ln134_55_reg_970[1]_i_1_n_0 ;
  wire \trunc_ln134_55_reg_970[2]_i_1_n_0 ;
  wire \trunc_ln134_55_reg_970[3]_i_1_n_0 ;
  wire [3:1]trunc_ln134_57_reg_892;
  wire [4:2]x_assign_23_fu_560_p3;
  wire [3:1]x_assign_23_reg_943;
  wire [4:2]x_assign_24_fu_636_p3;
  wire [7:1]x_assign_24_reg_964;
  wire [7:0]x_assign_25_reg_886;
  wire [3:1]x_assign_25_reg_886_pp0_iter1_reg;
  wire [7:1]x_assign_s_reg_917;
  wire [7:0]xor_ln124_34_reg_902;
  wire [7:0]\xor_ln124_34_reg_902_reg[7]_0 ;
  wire [7:0]xor_ln124_reg_836;
  wire [7:0]\xor_ln124_reg_836_reg[7]_0 ;
  wire [1:0]\xor_ln180_reg_1095_reg[3] ;
  wire [0:0]\xor_ln180_reg_1095_reg[4] ;
  wire z_12_reg_11270;
  wire [7:0]z_16_reg_907;
  wire [7:0]z_17_reg_933;
  wire [7:0]z_18_reg_959;
  wire z_18_reg_9590;
  wire [7:0]z_reg_876;

  LUT4 #(
    .INIT(16'hFF02)) 
    \ap_CS_fsm[0]_i_1__12 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .I3(Q[2]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h1111111011111010)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm[1]_i_2__4_n_0 ),
        .I2(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(ap_enable_reg_pp0_iter0_3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_2__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\ap_CS_fsm[1]_i_2__4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__4
       (.I0(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_3),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1__9
       (.I0(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter1_0),
        .O(ap_enable_reg_pp0_iter1_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__9_n_0),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h008A8080)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[2]),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_31 clefia_s0_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOADO(q0_reg),
        .DOBDO(DOBDO),
        .Q({Q[1],ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .clefia_s0_ce0(clefia_s0_ce0),
        .grp_ClefiaF0Xor_125_fu_390_ap_start_reg(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .q0_reg_0(q0_reg_2),
        .q0_reg_1(q0_reg_3),
        .q0_reg_2(reg_306),
        .q0_reg_3(xor_ln124_reg_836),
        .\xor_ln180_reg_1095_reg[3] (\xor_ln180_reg_1095_reg[3] ),
        .\xor_ln180_reg_1095_reg[4] (\xor_ln180_reg_1095_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_32 clefia_s1_U
       (.DOADO(q0_reg_0),
        .Q({Q[2],Q[0],ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .grp_ClefiaF0Xor_125_fu_390_ap_start_reg(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .q0_reg_0(q0_reg_1),
        .q0_reg_1(q0_reg_4),
        .q0_reg_2(xor_ln124_34_reg_902),
        .q0_reg_3(reg_306));
  LUT6 #(
    .INIT(64'h888888F8F8F8F8F8)) 
    grp_ClefiaF0Xor_125_fu_390_ap_start_reg_i_1
       (.I0(ram_reg_i_34__6[0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A808080)) 
    q0_reg_i_10__5
       (.I0(con128_ce01),
        .I1(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[0]),
        .I5(reg_3060),
        .O(q0_reg_i_10__5_n_0));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    q0_reg_i_1__9
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0),
        .I1(q0_reg_5[2]),
        .I2(q0_reg_i_10__5_n_0),
        .I3(q0_reg_6),
        .I4(grp_ClefiaF1Xor_fu_405_rk_ce0),
        .I5(q0_reg_5[1]),
        .O(con128_ce0));
  LUT6 #(
    .INIT(64'h0000AAAA0000ABA8)) 
    q0_reg_i_24__1
       (.I0(rk_offset_read_reg_814[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\rk_offset_read_reg_814_reg[6]_1 [0]),
        .I4(q0_reg_6),
        .I5(Q[2]),
        .O(\rk_offset_read_reg_814_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000ABA8)) 
    q0_reg_i_29__1
       (.I0(rk_offset_read_reg_814[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\rk_offset_read_reg_814_reg[6]_1 [3]),
        .I4(q0_reg_6),
        .I5(Q[2]),
        .O(\rk_offset_read_reg_814_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000ABA8)) 
    q0_reg_i_31__1
       (.I0(rk_offset_read_reg_814[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\rk_offset_read_reg_814_reg[6]_1 [2]),
        .I4(q0_reg_6),
        .I5(Q[2]),
        .O(\rk_offset_read_reg_814_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000ABA8)) 
    q0_reg_i_33__1
       (.I0(rk_offset_read_reg_814[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\rk_offset_read_reg_814_reg[6]_1 [1]),
        .I4(q0_reg_6),
        .I5(Q[2]),
        .O(\rk_offset_read_reg_814_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_101__2
       (.I0(or_ln134_s_fu_678_p3[2]),
        .I1(or_ln134_3_fu_684_p3[2]),
        .I2(x_assign_24_reg_964[2]),
        .I3(z_reg_876[2]),
        .O(ram_reg_i_101__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_102__2
       (.I0(or_ln134_4_fu_746_p3[2]),
        .I1(or_ln_fu_752_p3[2]),
        .I2(x_assign_24_reg_964[2]),
        .I3(z_17_reg_933[2]),
        .O(ram_reg_i_102__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_105__2
       (.I0(or_ln134_s_fu_678_p3[1]),
        .I1(or_ln134_3_fu_684_p3[1]),
        .I2(x_assign_24_reg_964[1]),
        .I3(z_reg_876[1]),
        .O(ram_reg_i_105__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_106__1
       (.I0(or_ln134_4_fu_746_p3[1]),
        .I1(or_ln_fu_752_p3[1]),
        .I2(x_assign_24_reg_964[1]),
        .I3(z_17_reg_933[1]),
        .O(ram_reg_i_106__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_109__1
       (.I0(or_ln134_s_fu_678_p3[0]),
        .I1(x_assign_24_reg_964[7]),
        .I2(or_ln134_3_fu_684_p3[1]),
        .I3(z_reg_876[0]),
        .O(ram_reg_i_109__1_n_0));
  MUXF7 ram_reg_i_10__6
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d1[7]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d1[7]),
        .O(DIADI[7]),
        .S(fout_address012_out__3));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_110__2
       (.I0(or_ln134_4_fu_746_p3[0]),
        .I1(x_assign_s_reg_917[7]),
        .I2(or_ln134_3_fu_684_p3[1]),
        .I3(z_17_reg_933[0]),
        .O(ram_reg_i_110__2_n_0));
  LUT5 #(
    .INIT(32'hBF7F4080)) 
    ram_reg_i_113__2
       (.I0(ram_reg_i_145__2_n_0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[2]),
        .I3(x_assign_25_reg_886[7]),
        .I4(\src_load_38_reg_861_reg[7]_1 [7]),
        .O(ram_reg_i_113__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_114__2
       (.I0(or_ln134_4_fu_746_p3[0]),
        .I1(or_ln_fu_752_p3[7]),
        .I2(or_ln134_s_fu_678_p3[0]),
        .I3(z_18_reg_959[7]),
        .O(ram_reg_i_114__2_n_0));
  LUT5 #(
    .INIT(32'hBF7F4080)) 
    ram_reg_i_117__2
       (.I0(ram_reg_i_146__1_n_0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[2]),
        .I3(x_assign_25_reg_886[6]),
        .I4(\src_load_38_reg_861_reg[7]_1 [6]),
        .O(ram_reg_i_117__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_118__2
       (.I0(or_ln134_4_fu_746_p3[7]),
        .I1(or_ln_fu_752_p3[6]),
        .I2(or_ln134_s_fu_678_p3[7]),
        .I3(z_18_reg_959[6]),
        .O(ram_reg_i_118__2_n_0));
  MUXF7 ram_reg_i_11__6
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d1[6]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d1[6]),
        .O(DIADI[6]),
        .S(fout_address012_out__3));
  LUT5 #(
    .INIT(32'hBF7F4080)) 
    ram_reg_i_121__1
       (.I0(ram_reg_i_147__2_n_0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[2]),
        .I3(x_assign_25_reg_886[5]),
        .I4(\src_load_38_reg_861_reg[7]_1 [5]),
        .O(ram_reg_i_121__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_122__2
       (.I0(or_ln134_4_fu_746_p3[6]),
        .I1(or_ln_fu_752_p3[5]),
        .I2(or_ln134_s_fu_678_p3[6]),
        .I3(z_18_reg_959[5]),
        .O(ram_reg_i_122__2_n_0));
  LUT5 #(
    .INIT(32'hBF7F4080)) 
    ram_reg_i_125__2
       (.I0(ram_reg_i_148__2_n_0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[2]),
        .I3(x_assign_25_reg_886[4]),
        .I4(\src_load_38_reg_861_reg[7]_1 [4]),
        .O(ram_reg_i_125__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_126__2
       (.I0(or_ln134_4_fu_746_p3[5]),
        .I1(or_ln_fu_752_p3[4]),
        .I2(or_ln134_s_fu_678_p3[5]),
        .I3(z_18_reg_959[4]),
        .O(ram_reg_i_126__2_n_0));
  LUT5 #(
    .INIT(32'hBF7F4080)) 
    ram_reg_i_129__1
       (.I0(ram_reg_i_149__2_n_0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[2]),
        .I3(x_assign_25_reg_886[3]),
        .I4(\src_load_38_reg_861_reg[7]_1 [3]),
        .O(ram_reg_i_129__1_n_0));
  MUXF7 ram_reg_i_12__6
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d1[5]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d1[5]),
        .O(DIADI[5]),
        .S(fout_address012_out__3));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_130__2
       (.I0(x_assign_25_reg_886_pp0_iter1_reg[3]),
        .I1(or_ln_fu_752_p3[3]),
        .I2(x_assign_23_reg_943[3]),
        .I3(z_18_reg_959[3]),
        .O(ram_reg_i_130__2_n_0));
  LUT5 #(
    .INIT(32'hBF7F4080)) 
    ram_reg_i_133__2
       (.I0(ram_reg_i_150__1_n_0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[2]),
        .I3(x_assign_25_reg_886[2]),
        .I4(\src_load_38_reg_861_reg[7]_1 [2]),
        .O(ram_reg_i_133__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_134__2
       (.I0(x_assign_25_reg_886_pp0_iter1_reg[2]),
        .I1(or_ln_fu_752_p3[2]),
        .I2(x_assign_23_reg_943[2]),
        .I3(z_18_reg_959[2]),
        .O(ram_reg_i_134__2_n_0));
  LUT5 #(
    .INIT(32'hBF7F4080)) 
    ram_reg_i_137__1
       (.I0(ram_reg_i_151__2_n_0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[2]),
        .I3(x_assign_25_reg_886[1]),
        .I4(\src_load_38_reg_861_reg[7]_1 [1]),
        .O(ram_reg_i_137__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_138__1
       (.I0(x_assign_25_reg_886_pp0_iter1_reg[1]),
        .I1(or_ln_fu_752_p3[1]),
        .I2(x_assign_23_reg_943[1]),
        .I3(z_18_reg_959[1]),
        .O(ram_reg_i_138__1_n_0));
  MUXF7 ram_reg_i_13__6
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d1[4]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d1[4]),
        .O(DIADI[4]),
        .S(fout_address012_out__3));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hBF7F4080)) 
    ram_reg_i_141__2
       (.I0(ram_reg_i_152__1_n_0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[2]),
        .I3(x_assign_25_reg_886[0]),
        .I4(\src_load_38_reg_861_reg[7]_1 [0]),
        .O(ram_reg_i_141__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_142__1
       (.I0(or_ln134_4_fu_746_p3[1]),
        .I1(x_assign_s_reg_917[7]),
        .I2(or_ln134_s_fu_678_p3[1]),
        .I3(z_18_reg_959[0]),
        .O(ram_reg_i_142__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_145__2
       (.I0(or_ln134_s_fu_678_p3[0]),
        .I1(or_ln134_3_fu_684_p3[7]),
        .I2(or_ln134_s_fu_678_p3[7]),
        .I3(z_16_reg_907[7]),
        .O(ram_reg_i_145__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_146__1
       (.I0(or_ln134_s_fu_678_p3[7]),
        .I1(or_ln134_3_fu_684_p3[6]),
        .I2(or_ln134_s_fu_678_p3[6]),
        .I3(z_16_reg_907[6]),
        .O(ram_reg_i_146__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_147__2
       (.I0(or_ln134_s_fu_678_p3[6]),
        .I1(or_ln134_3_fu_684_p3[5]),
        .I2(or_ln134_s_fu_678_p3[5]),
        .I3(z_16_reg_907[5]),
        .O(ram_reg_i_147__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_148__2
       (.I0(or_ln134_s_fu_678_p3[5]),
        .I1(or_ln134_3_fu_684_p3[4]),
        .I2(or_ln134_s_fu_678_p3[4]),
        .I3(z_16_reg_907[4]),
        .O(ram_reg_i_148__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_149__2
       (.I0(x_assign_23_reg_943[3]),
        .I1(or_ln134_3_fu_684_p3[3]),
        .I2(or_ln134_s_fu_678_p3[3]),
        .I3(z_16_reg_907[3]),
        .O(ram_reg_i_149__2_n_0));
  MUXF7 ram_reg_i_14__6
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d1[3]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d1[3]),
        .O(DIADI[3]),
        .S(fout_address012_out__3));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_150__1
       (.I0(x_assign_23_reg_943[2]),
        .I1(or_ln134_3_fu_684_p3[2]),
        .I2(or_ln134_s_fu_678_p3[2]),
        .I3(z_16_reg_907[2]),
        .O(ram_reg_i_150__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_151__2
       (.I0(x_assign_23_reg_943[1]),
        .I1(or_ln134_3_fu_684_p3[1]),
        .I2(or_ln134_s_fu_678_p3[1]),
        .I3(z_16_reg_907[1]),
        .O(ram_reg_i_151__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_152__1
       (.I0(or_ln134_s_fu_678_p3[1]),
        .I1(x_assign_24_reg_964[7]),
        .I2(or_ln134_s_fu_678_p3[0]),
        .I3(z_16_reg_907[0]),
        .O(ram_reg_i_152__1_n_0));
  MUXF7 ram_reg_i_15__6
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d1[2]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d1[2]),
        .O(DIADI[2]),
        .S(fout_address012_out__3));
  MUXF7 ram_reg_i_16__6
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d1[1]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d1[1]),
        .O(DIADI[1]),
        .S(fout_address012_out__3));
  MUXF7 ram_reg_i_17__6
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d1[0]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d1[0]),
        .O(DIADI[0]),
        .S(fout_address012_out__3));
  MUXF7 ram_reg_i_18__7
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d0[7]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d0[7]),
        .O(DIBDI[7]),
        .S(fout_address012_out__3));
  MUXF7 ram_reg_i_19__8
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d0[6]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d0[6]),
        .O(DIBDI[6]),
        .S(fout_address012_out__3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__6
       (.I0(q0_reg_5[1]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce1),
        .O(fin_ce1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEA40)) 
    ram_reg_i_20__7
       (.I0(fin_address016_out__2),
        .I1(grp_ClefiaF0Xor_125_fu_390_src_ce1),
        .I2(fin_ce01__2),
        .I3(grp_ClefiaF1Xor_fu_405_src_ce1),
        .I4(p_4_in),
        .I5(ram_reg_6),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce1));
  MUXF7 ram_reg_i_20__8
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d0[5]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d0[5]),
        .O(DIBDI[5]),
        .S(fout_address012_out__3));
  MUXF7 ram_reg_i_21__7
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d0[4]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d0[4]),
        .O(DIBDI[4]),
        .S(fout_address012_out__3));
  MUXF7 ram_reg_i_22__8
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d0[3]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d0[3]),
        .O(DIBDI[3]),
        .S(fout_address012_out__3));
  MUXF7 ram_reg_i_23__7
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d0[2]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d0[2]),
        .O(DIBDI[2]),
        .S(fout_address012_out__3));
  MUXF7 ram_reg_i_24__8
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d0[1]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d0[1]),
        .O(DIBDI[1]),
        .S(fout_address012_out__3));
  MUXF7 ram_reg_i_25__7
       (.I0(grp_ClefiaF0Xor_125_fu_390_dst_d0[0]),
        .I1(grp_ClefiaF1Xor_fu_405_dst_d0[0]),
        .O(DIBDI[0]),
        .S(fout_address012_out__3));
  LUT6 #(
    .INIT(64'hAAAAAAFFABABABAB)) 
    ram_reg_i_28__5
       (.I0(fin_address01__0),
        .I1(dst_address01__0),
        .I2(z_18_reg_9590),
        .I3(z_12_reg_11270),
        .I4(dst_address01__0_0),
        .I5(fin_address016_out__2),
        .O(ram_reg_i_28__5_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_2__6
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce1),
        .I1(q0_reg_5[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_5[0]),
        .O(fin_ce0));
  LUT6 #(
    .INIT(64'hFFFFBABBAAAABABB)) 
    ram_reg_i_32__6
       (.I0(fin_address01__0),
        .I1(dst_address01__0),
        .I2(z_18_reg_9590),
        .I3(dst_ce01__0),
        .I4(fin_address016_out__2),
        .I5(ram_reg_5),
        .O(ram_reg_i_32__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEFEEE)) 
    ram_reg_i_36__5
       (.I0(z_18_reg_9590),
        .I1(dst_address01__0),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .O(grp_ClefiaF0Xor_125_fu_390_src_ce1));
  LUT6 #(
    .INIT(64'hF0DD0F770F22F088)) 
    ram_reg_i_39__6
       (.I0(dst_address01__0),
        .I1(ram_reg_i_80__2_n_0),
        .I2(ram_reg_i_81__2_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(x_assign_s_reg_917[7]),
        .I5(ram_reg_10[7]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d1[7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_39__7
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .O(dst_address01__0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_41__7
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .O(dst_ce01__0));
  LUT6 #(
    .INIT(64'hF0DD0F770F22F088)) 
    ram_reg_i_41__8
       (.I0(dst_address01__0),
        .I1(ram_reg_i_85__3_n_0),
        .I2(ram_reg_i_86__2_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(or_ln_fu_752_p3[7]),
        .I5(ram_reg_10[6]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d1[6]));
  LUT6 #(
    .INIT(64'hF0DD0F770F22F088)) 
    ram_reg_i_43__6
       (.I0(dst_address01__0),
        .I1(ram_reg_i_89__2_n_0),
        .I2(ram_reg_i_90__2_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(or_ln_fu_752_p3[6]),
        .I5(ram_reg_10[5]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d1[5]));
  LUT6 #(
    .INIT(64'hF0DD0F770F22F088)) 
    ram_reg_i_45__8
       (.I0(dst_address01__0),
        .I1(ram_reg_i_93__2_n_0),
        .I2(ram_reg_i_94__3_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(or_ln_fu_752_p3[5]),
        .I5(ram_reg_10[4]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d1[4]));
  LUT6 #(
    .INIT(64'hF0DD0F770F22F088)) 
    ram_reg_i_47__6
       (.I0(dst_address01__0),
        .I1(ram_reg_i_97__2_n_0),
        .I2(ram_reg_i_98__1_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(x_assign_s_reg_917[3]),
        .I5(ram_reg_10[3]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d1[3]));
  LUT6 #(
    .INIT(64'hF0DD0F770F22F088)) 
    ram_reg_i_49__6
       (.I0(dst_address01__0),
        .I1(ram_reg_i_101__2_n_0),
        .I2(ram_reg_i_102__2_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(x_assign_s_reg_917[2]),
        .I5(ram_reg_10[2]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d1[2]));
  LUT6 #(
    .INIT(64'hFCFCF5F5FCFCF5FF)) 
    ram_reg_i_4__5
       (.I0(ram_reg_8),
        .I1(ram_reg_9),
        .I2(ram_reg_6),
        .I3(ram_reg_i_28__5_n_0),
        .I4(ram_reg_0),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[23] [1]));
  LUT6 #(
    .INIT(64'hF0DD0F770F22F088)) 
    ram_reg_i_51__6
       (.I0(dst_address01__0),
        .I1(ram_reg_i_105__2_n_0),
        .I2(ram_reg_i_106__1_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(x_assign_s_reg_917[1]),
        .I5(ram_reg_10[1]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d1[1]));
  LUT6 #(
    .INIT(64'hF0DD0F770F22F088)) 
    ram_reg_i_53__5
       (.I0(dst_address01__0),
        .I1(ram_reg_i_109__1_n_0),
        .I2(ram_reg_i_110__2_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(or_ln_fu_752_p3[1]),
        .I5(ram_reg_10[0]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d1[0]));
  LUT6 #(
    .INIT(64'hCAAA3AAA3AAACAAA)) 
    ram_reg_i_55__6
       (.I0(ram_reg_i_113__2_n_0),
        .I1(ram_reg_i_114__2_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\src_load_38_reg_861_reg[7]_1 [7]),
        .I5(or_ln134_4_fu_746_p3[7]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d0[7]));
  LUT6 #(
    .INIT(64'hCAAA3AAA3AAACAAA)) 
    ram_reg_i_57__6
       (.I0(ram_reg_i_117__2_n_0),
        .I1(ram_reg_i_118__2_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\src_load_38_reg_861_reg[7]_1 [6]),
        .I5(or_ln134_4_fu_746_p3[6]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d0[6]));
  LUT6 #(
    .INIT(64'hCAAA3AAA3AAACAAA)) 
    ram_reg_i_59__4
       (.I0(ram_reg_i_121__1_n_0),
        .I1(ram_reg_i_122__2_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\src_load_38_reg_861_reg[7]_1 [5]),
        .I5(or_ln134_4_fu_746_p3[5]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d0[5]));
  LUT6 #(
    .INIT(64'hF0F0FEFEF0F0F0FF)) 
    ram_reg_i_5__7
       (.I0(fin_address0118_out__0),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_i_32__6_n_0),
        .I4(ram_reg_0),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[23] [0]));
  LUT6 #(
    .INIT(64'hCAAA3AAA3AAACAAA)) 
    ram_reg_i_61__4
       (.I0(ram_reg_i_125__2_n_0),
        .I1(ram_reg_i_126__2_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\src_load_38_reg_861_reg[7]_1 [4]),
        .I5(or_ln134_4_fu_746_p3[4]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d0[4]));
  LUT6 #(
    .INIT(64'hCAAA3AAA3AAACAAA)) 
    ram_reg_i_63__3
       (.I0(ram_reg_i_129__1_n_0),
        .I1(ram_reg_i_130__2_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\src_load_38_reg_861_reg[7]_1 [3]),
        .I5(or_ln134_4_fu_746_p3[3]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d0[3]));
  LUT6 #(
    .INIT(64'hCAAA3AAA3AAACAAA)) 
    ram_reg_i_65__4
       (.I0(ram_reg_i_133__2_n_0),
        .I1(ram_reg_i_134__2_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\src_load_38_reg_861_reg[7]_1 [2]),
        .I5(or_ln134_4_fu_746_p3[2]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d0[2]));
  LUT6 #(
    .INIT(64'hCAAA3AAA3AAACAAA)) 
    ram_reg_i_67__4
       (.I0(ram_reg_i_137__1_n_0),
        .I1(ram_reg_i_138__1_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\src_load_38_reg_861_reg[7]_1 [1]),
        .I5(or_ln134_4_fu_746_p3[1]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d0[1]));
  LUT6 #(
    .INIT(64'hCAAA3AAA3AAACAAA)) 
    ram_reg_i_69__4
       (.I0(ram_reg_i_141__2_n_0),
        .I1(ram_reg_i_142__1_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\src_load_38_reg_861_reg[7]_1 [0]),
        .I5(or_ln134_4_fu_746_p3[0]),
        .O(grp_ClefiaF0Xor_125_fu_390_dst_d0[0]));
  LUT6 #(
    .INIT(64'hFFFAFFEA00000000)) 
    ram_reg_i_73__3
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0_3),
        .I3(dst_address01__0),
        .I4(Q[0]),
        .I5(fout_ce01__2),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFF005100510051)) 
    ram_reg_i_79__2
       (.I0(fout_address012_out__3),
        .I1(reg_3061),
        .I2(dst_address01__0),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_i_34__6[1]),
        .O(\ap_CS_fsm_reg[19] ));
  LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
    ram_reg_i_7__6
       (.I0(ram_reg_7),
        .I1(ram_reg_i_28__5_n_0),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(q0_reg_5[1]),
        .I5(ram_reg_2[1]),
        .O(\ap_CS_fsm_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_80__2
       (.I0(or_ln134_s_fu_678_p3[7]),
        .I1(or_ln134_3_fu_684_p3[7]),
        .I2(x_assign_24_reg_964[7]),
        .I3(z_reg_876[7]),
        .O(ram_reg_i_80__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_81__2
       (.I0(or_ln134_4_fu_746_p3[7]),
        .I1(or_ln_fu_752_p3[7]),
        .I2(x_assign_24_reg_964[7]),
        .I3(z_17_reg_933[7]),
        .O(ram_reg_i_81__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_82__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_85__3
       (.I0(or_ln134_s_fu_678_p3[6]),
        .I1(or_ln134_3_fu_684_p3[6]),
        .I2(or_ln134_3_fu_684_p3[7]),
        .I3(z_reg_876[6]),
        .O(ram_reg_i_85__3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_86__2
       (.I0(or_ln134_4_fu_746_p3[6]),
        .I1(or_ln_fu_752_p3[6]),
        .I2(or_ln134_3_fu_684_p3[7]),
        .I3(z_17_reg_933[6]),
        .O(ram_reg_i_86__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_89__2
       (.I0(or_ln134_s_fu_678_p3[5]),
        .I1(or_ln134_3_fu_684_p3[5]),
        .I2(or_ln134_3_fu_684_p3[6]),
        .I3(z_reg_876[5]),
        .O(ram_reg_i_89__2_n_0));
  LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
    ram_reg_i_8__5
       (.I0(ram_reg),
        .I1(ram_reg_i_32__6_n_0),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(q0_reg_5[1]),
        .I5(ram_reg_2[0]),
        .O(\ap_CS_fsm_reg[3]_0 [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_90__2
       (.I0(or_ln134_4_fu_746_p3[5]),
        .I1(or_ln_fu_752_p3[5]),
        .I2(or_ln134_3_fu_684_p3[6]),
        .I3(z_17_reg_933[5]),
        .O(ram_reg_i_90__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_93__2
       (.I0(or_ln134_s_fu_678_p3[4]),
        .I1(or_ln134_3_fu_684_p3[4]),
        .I2(or_ln134_3_fu_684_p3[5]),
        .I3(z_reg_876[4]),
        .O(ram_reg_i_93__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_94__3
       (.I0(or_ln134_4_fu_746_p3[4]),
        .I1(or_ln_fu_752_p3[4]),
        .I2(or_ln134_3_fu_684_p3[5]),
        .I3(z_17_reg_933[4]),
        .O(ram_reg_i_94__3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_97__2
       (.I0(or_ln134_s_fu_678_p3[3]),
        .I1(or_ln134_3_fu_684_p3[3]),
        .I2(x_assign_24_reg_964[3]),
        .I3(z_reg_876[3]),
        .O(ram_reg_i_97__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_98__1
       (.I0(or_ln134_4_fu_746_p3[3]),
        .I1(or_ln_fu_752_p3[3]),
        .I2(x_assign_24_reg_964[3]),
        .I3(z_17_reg_933[3]),
        .O(ram_reg_i_98__1_n_0));
  LUT5 #(
    .INIT(32'hEEE000E0)) 
    \reg_295[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .O(reg_295));
  FDRE \reg_295_reg[0] 
       (.C(ap_clk),
        .CE(reg_295),
        .D(\reg_295_reg[7]_0 [0]),
        .Q(\reg_295_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_295_reg[1] 
       (.C(ap_clk),
        .CE(reg_295),
        .D(\reg_295_reg[7]_0 [1]),
        .Q(\reg_295_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_295_reg[2] 
       (.C(ap_clk),
        .CE(reg_295),
        .D(\reg_295_reg[7]_0 [2]),
        .Q(\reg_295_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_295_reg[3] 
       (.C(ap_clk),
        .CE(reg_295),
        .D(\reg_295_reg[7]_0 [3]),
        .Q(\reg_295_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_295_reg[4] 
       (.C(ap_clk),
        .CE(reg_295),
        .D(\reg_295_reg[7]_0 [4]),
        .Q(\reg_295_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_295_reg[5] 
       (.C(ap_clk),
        .CE(reg_295),
        .D(\reg_295_reg[7]_0 [5]),
        .Q(\reg_295_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_295_reg[6] 
       (.C(ap_clk),
        .CE(reg_295),
        .D(\reg_295_reg[7]_0 [6]),
        .Q(\reg_295_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_295_reg[7] 
       (.C(ap_clk),
        .CE(reg_295),
        .D(\reg_295_reg[7]_0 [7]),
        .Q(\reg_295_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_306[0]_i_1 
       (.I0(\reg_295_reg_n_0_[0] ),
        .I1(DOADO[0]),
        .O(grp_fu_300_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_306[1]_i_1 
       (.I0(\reg_295_reg_n_0_[1] ),
        .I1(DOADO[1]),
        .O(grp_fu_300_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_306[2]_i_1 
       (.I0(\reg_295_reg_n_0_[2] ),
        .I1(DOADO[2]),
        .O(grp_fu_300_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_306[3]_i_1 
       (.I0(\reg_295_reg_n_0_[3] ),
        .I1(DOADO[3]),
        .O(grp_fu_300_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_306[4]_i_1 
       (.I0(\reg_295_reg_n_0_[4] ),
        .I1(DOADO[4]),
        .O(grp_fu_300_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_306[5]_i_1 
       (.I0(\reg_295_reg_n_0_[5] ),
        .I1(DOADO[5]),
        .O(grp_fu_300_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_306[6]_i_1 
       (.I0(\reg_295_reg_n_0_[6] ),
        .I1(DOADO[6]),
        .O(grp_fu_300_p2[6]));
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    \reg_306[7]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_3060));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_306[7]_i_2 
       (.I0(\reg_295_reg_n_0_[7] ),
        .I1(DOADO[7]),
        .O(grp_fu_300_p2[7]));
  FDRE \reg_306_reg[0] 
       (.C(ap_clk),
        .CE(reg_3060),
        .D(grp_fu_300_p2[0]),
        .Q(reg_306[0]),
        .R(1'b0));
  FDRE \reg_306_reg[1] 
       (.C(ap_clk),
        .CE(reg_3060),
        .D(grp_fu_300_p2[1]),
        .Q(reg_306[1]),
        .R(1'b0));
  FDRE \reg_306_reg[2] 
       (.C(ap_clk),
        .CE(reg_3060),
        .D(grp_fu_300_p2[2]),
        .Q(reg_306[2]),
        .R(1'b0));
  FDRE \reg_306_reg[3] 
       (.C(ap_clk),
        .CE(reg_3060),
        .D(grp_fu_300_p2[3]),
        .Q(reg_306[3]),
        .R(1'b0));
  FDRE \reg_306_reg[4] 
       (.C(ap_clk),
        .CE(reg_3060),
        .D(grp_fu_300_p2[4]),
        .Q(reg_306[4]),
        .R(1'b0));
  FDRE \reg_306_reg[5] 
       (.C(ap_clk),
        .CE(reg_3060),
        .D(grp_fu_300_p2[5]),
        .Q(reg_306[5]),
        .R(1'b0));
  FDRE \reg_306_reg[6] 
       (.C(ap_clk),
        .CE(reg_3060),
        .D(grp_fu_300_p2[6]),
        .Q(reg_306[6]),
        .R(1'b0));
  FDRE \reg_306_reg[7] 
       (.C(ap_clk),
        .CE(reg_3060),
        .D(grp_fu_300_p2[7]),
        .Q(reg_306[7]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_814_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_814_reg[6]_1 [0]),
        .Q(rk_offset_read_reg_814[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_814_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_814_reg[6]_1 [1]),
        .Q(rk_offset_read_reg_814[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_814_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_814_reg[6]_1 [2]),
        .Q(rk_offset_read_reg_814[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_814_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_814_reg[6]_1 [3]),
        .Q(rk_offset_read_reg_814[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE200)) 
    \src_load_38_reg_861[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .I3(Q[1]),
        .O(reg_3061));
  FDRE \src_load_38_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(reg_3061),
        .D(\src_load_38_reg_861_reg[7]_1 [0]),
        .Q(\src_load_38_reg_861_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_load_38_reg_861_reg[1] 
       (.C(ap_clk),
        .CE(reg_3061),
        .D(\src_load_38_reg_861_reg[7]_1 [1]),
        .Q(\src_load_38_reg_861_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_load_38_reg_861_reg[2] 
       (.C(ap_clk),
        .CE(reg_3061),
        .D(\src_load_38_reg_861_reg[7]_1 [2]),
        .Q(\src_load_38_reg_861_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_load_38_reg_861_reg[3] 
       (.C(ap_clk),
        .CE(reg_3061),
        .D(\src_load_38_reg_861_reg[7]_1 [3]),
        .Q(\src_load_38_reg_861_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_load_38_reg_861_reg[4] 
       (.C(ap_clk),
        .CE(reg_3061),
        .D(\src_load_38_reg_861_reg[7]_1 [4]),
        .Q(\src_load_38_reg_861_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_load_38_reg_861_reg[5] 
       (.C(ap_clk),
        .CE(reg_3061),
        .D(\src_load_38_reg_861_reg[7]_1 [5]),
        .Q(\src_load_38_reg_861_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_load_38_reg_861_reg[6] 
       (.C(ap_clk),
        .CE(reg_3061),
        .D(\src_load_38_reg_861_reg[7]_1 [6]),
        .Q(\src_load_38_reg_861_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_load_38_reg_861_reg[7] 
       (.C(ap_clk),
        .CE(reg_3061),
        .D(\src_load_38_reg_861_reg[7]_1 [7]),
        .Q(\src_load_38_reg_861_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \tmp_119_reg_954_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(q0_reg[6]),
        .Q(or_ln134_s_fu_678_p3[0]),
        .R(1'b0));
  FDRE \tmp_127_reg_897_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(x_assign_25_reg_886[7]),
        .Q(or_ln134_4_fu_746_p3[0]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_53_reg_949[1]_i_1 
       (.I0(q0_reg[6]),
        .I1(q0_reg[0]),
        .O(\trunc_ln134_53_reg_949[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_53_reg_949[2]_i_1 
       (.I0(q0_reg[6]),
        .I1(q0_reg[1]),
        .I2(q0_reg[7]),
        .O(\trunc_ln134_53_reg_949[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_53_reg_949[3]_i_1 
       (.I0(q0_reg[6]),
        .I1(q0_reg[2]),
        .I2(q0_reg[7]),
        .O(\trunc_ln134_53_reg_949[3]_i_1_n_0 ));
  FDRE \trunc_ln134_53_reg_949_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(q0_reg[7]),
        .Q(or_ln134_s_fu_678_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_53_reg_949_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_53_reg_949[1]_i_1_n_0 ),
        .Q(or_ln134_s_fu_678_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_53_reg_949_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_53_reg_949[2]_i_1_n_0 ),
        .Q(or_ln134_s_fu_678_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_53_reg_949_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_53_reg_949[3]_i_1_n_0 ),
        .Q(or_ln134_s_fu_678_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_53_reg_949_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(x_assign_23_fu_560_p3[4]),
        .Q(or_ln134_s_fu_678_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_53_reg_949_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(q0_reg[4]),
        .Q(or_ln134_s_fu_678_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_53_reg_949_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(q0_reg[5]),
        .Q(or_ln134_s_fu_678_p3[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_55_reg_970[1]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[0]),
        .O(\trunc_ln134_55_reg_970[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_55_reg_970[2]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[7]),
        .O(\trunc_ln134_55_reg_970[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_55_reg_970[3]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[2]),
        .I2(q0_reg_0[7]),
        .O(\trunc_ln134_55_reg_970[3]_i_1_n_0 ));
  FDRE \trunc_ln134_55_reg_970_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(q0_reg_0[7]),
        .Q(or_ln134_3_fu_684_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_55_reg_970_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_55_reg_970[1]_i_1_n_0 ),
        .Q(or_ln134_3_fu_684_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_55_reg_970_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_55_reg_970[2]_i_1_n_0 ),
        .Q(or_ln134_3_fu_684_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_55_reg_970_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_55_reg_970[3]_i_1_n_0 ),
        .Q(or_ln134_3_fu_684_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_55_reg_970_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_24_fu_636_p3[4]),
        .Q(or_ln134_3_fu_684_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_55_reg_970_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(q0_reg_0[4]),
        .Q(or_ln134_3_fu_684_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_55_reg_970_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(q0_reg_0[5]),
        .Q(or_ln134_3_fu_684_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_57_reg_892_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(x_assign_25_reg_886[0]),
        .Q(or_ln134_4_fu_746_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_57_reg_892_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(trunc_ln134_57_reg_892[1]),
        .Q(or_ln134_4_fu_746_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_57_reg_892_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(trunc_ln134_57_reg_892[2]),
        .Q(or_ln134_4_fu_746_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_57_reg_892_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(trunc_ln134_57_reg_892[3]),
        .Q(or_ln134_4_fu_746_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_57_reg_892_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(x_assign_25_reg_886[4]),
        .Q(or_ln134_4_fu_746_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_57_reg_892_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(x_assign_25_reg_886[5]),
        .Q(or_ln134_4_fu_746_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_57_reg_892_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(x_assign_25_reg_886[6]),
        .Q(or_ln134_4_fu_746_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_57_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\trunc_ln134_53_reg_949[1]_i_1_n_0 ),
        .Q(trunc_ln134_57_reg_892[1]),
        .R(1'b0));
  FDRE \trunc_ln134_57_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\trunc_ln134_53_reg_949[2]_i_1_n_0 ),
        .Q(trunc_ln134_57_reg_892[2]),
        .R(1'b0));
  FDRE \trunc_ln134_57_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(\trunc_ln134_53_reg_949[3]_i_1_n_0 ),
        .Q(trunc_ln134_57_reg_892[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_58_reg_923[4]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[3]),
        .O(x_assign_24_fu_636_p3[4]));
  FDRE \trunc_ln134_58_reg_923_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_0[7]),
        .Q(or_ln_fu_752_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_58_reg_923_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_55_reg_970[1]_i_1_n_0 ),
        .Q(or_ln_fu_752_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_58_reg_923_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_55_reg_970[2]_i_1_n_0 ),
        .Q(or_ln_fu_752_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_58_reg_923_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_55_reg_970[3]_i_1_n_0 ),
        .Q(or_ln_fu_752_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_58_reg_923_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_24_fu_636_p3[4]),
        .Q(or_ln_fu_752_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_58_reg_923_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_0[4]),
        .Q(or_ln_fu_752_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_58_reg_923_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_0[5]),
        .Q(or_ln_fu_752_p3[7]),
        .R(1'b0));
  FDRE \x_assign_23_reg_943_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(q0_reg[0]),
        .Q(x_assign_23_reg_943[1]),
        .R(1'b0));
  FDRE \x_assign_23_reg_943_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(x_assign_23_fu_560_p3[2]),
        .Q(x_assign_23_reg_943[2]),
        .R(1'b0));
  FDRE \x_assign_23_reg_943_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(x_assign_23_fu_560_p3[3]),
        .Q(x_assign_23_reg_943[3]),
        .R(1'b0));
  FDRE \x_assign_24_reg_964_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(q0_reg_0[0]),
        .Q(x_assign_24_reg_964[1]),
        .R(1'b0));
  FDRE \x_assign_24_reg_964_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_24_fu_636_p3[2]),
        .Q(x_assign_24_reg_964[2]),
        .R(1'b0));
  FDRE \x_assign_24_reg_964_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_24_fu_636_p3[3]),
        .Q(x_assign_24_reg_964[3]),
        .R(1'b0));
  FDRE \x_assign_24_reg_964_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(q0_reg_0[6]),
        .Q(x_assign_24_reg_964[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_25_reg_886[2]_i_1 
       (.I0(q0_reg[7]),
        .I1(q0_reg[1]),
        .O(x_assign_23_fu_560_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_25_reg_886[3]_i_1 
       (.I0(q0_reg[7]),
        .I1(q0_reg[2]),
        .O(x_assign_23_fu_560_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_25_reg_886[4]_i_1 
       (.I0(q0_reg[7]),
        .I1(q0_reg[3]),
        .O(x_assign_23_fu_560_p3[4]));
  FDRE \x_assign_25_reg_886_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(x_assign_25_reg_886[1]),
        .Q(x_assign_25_reg_886_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_assign_25_reg_886_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(x_assign_25_reg_886[2]),
        .Q(x_assign_25_reg_886_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_assign_25_reg_886_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(x_assign_25_reg_886[3]),
        .Q(x_assign_25_reg_886_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_assign_25_reg_886_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(q0_reg[7]),
        .Q(x_assign_25_reg_886[0]),
        .R(1'b0));
  FDRE \x_assign_25_reg_886_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(q0_reg[0]),
        .Q(x_assign_25_reg_886[1]),
        .R(1'b0));
  FDRE \x_assign_25_reg_886_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(x_assign_23_fu_560_p3[2]),
        .Q(x_assign_25_reg_886[2]),
        .R(1'b0));
  FDRE \x_assign_25_reg_886_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(x_assign_23_fu_560_p3[3]),
        .Q(x_assign_25_reg_886[3]),
        .R(1'b0));
  FDRE \x_assign_25_reg_886_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(x_assign_23_fu_560_p3[4]),
        .Q(x_assign_25_reg_886[4]),
        .R(1'b0));
  FDRE \x_assign_25_reg_886_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(q0_reg[4]),
        .Q(x_assign_25_reg_886[5]),
        .R(1'b0));
  FDRE \x_assign_25_reg_886_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(q0_reg[5]),
        .Q(x_assign_25_reg_886[6]),
        .R(1'b0));
  FDRE \x_assign_25_reg_886_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(q0_reg[6]),
        .Q(x_assign_25_reg_886[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_917[2]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[1]),
        .O(x_assign_24_fu_636_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_917[3]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[2]),
        .O(x_assign_24_fu_636_p3[3]));
  FDRE \x_assign_s_reg_917_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_0[0]),
        .Q(x_assign_s_reg_917[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_917_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_24_fu_636_p3[2]),
        .Q(x_assign_s_reg_917[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_917_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_24_fu_636_p3[3]),
        .Q(x_assign_s_reg_917[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_917_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0_reg_0[6]),
        .Q(x_assign_s_reg_917[7]),
        .R(1'b0));
  FDRE \xor_ln124_34_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_34_reg_902_reg[7]_0 [0]),
        .Q(xor_ln124_34_reg_902[0]),
        .R(1'b0));
  FDRE \xor_ln124_34_reg_902_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_34_reg_902_reg[7]_0 [1]),
        .Q(xor_ln124_34_reg_902[1]),
        .R(1'b0));
  FDRE \xor_ln124_34_reg_902_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_34_reg_902_reg[7]_0 [2]),
        .Q(xor_ln124_34_reg_902[2]),
        .R(1'b0));
  FDRE \xor_ln124_34_reg_902_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_34_reg_902_reg[7]_0 [3]),
        .Q(xor_ln124_34_reg_902[3]),
        .R(1'b0));
  FDRE \xor_ln124_34_reg_902_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_34_reg_902_reg[7]_0 [4]),
        .Q(xor_ln124_34_reg_902[4]),
        .R(1'b0));
  FDRE \xor_ln124_34_reg_902_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_34_reg_902_reg[7]_0 [5]),
        .Q(xor_ln124_34_reg_902[5]),
        .R(1'b0));
  FDRE \xor_ln124_34_reg_902_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_34_reg_902_reg[7]_0 [6]),
        .Q(xor_ln124_34_reg_902[6]),
        .R(1'b0));
  FDRE \xor_ln124_34_reg_902_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_34_reg_902_reg[7]_0 [7]),
        .Q(xor_ln124_34_reg_902[7]),
        .R(1'b0));
  FDRE \xor_ln124_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\xor_ln124_reg_836_reg[7]_0 [0]),
        .Q(xor_ln124_reg_836[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_836_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\xor_ln124_reg_836_reg[7]_0 [1]),
        .Q(xor_ln124_reg_836[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_836_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\xor_ln124_reg_836_reg[7]_0 [2]),
        .Q(xor_ln124_reg_836[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_836_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\xor_ln124_reg_836_reg[7]_0 [3]),
        .Q(xor_ln124_reg_836[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_836_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\xor_ln124_reg_836_reg[7]_0 [4]),
        .Q(xor_ln124_reg_836[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_836_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\xor_ln124_reg_836_reg[7]_0 [5]),
        .Q(xor_ln124_reg_836[5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_836_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\xor_ln124_reg_836_reg[7]_0 [6]),
        .Q(xor_ln124_reg_836[6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_836_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\xor_ln124_reg_836_reg[7]_0 [7]),
        .Q(xor_ln124_reg_836[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_16_reg_907[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(clefia_s0_address01));
  FDRE \z_16_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(q0_reg_0[0]),
        .Q(z_16_reg_907[0]),
        .R(1'b0));
  FDRE \z_16_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(q0_reg_0[1]),
        .Q(z_16_reg_907[1]),
        .R(1'b0));
  FDRE \z_16_reg_907_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(q0_reg_0[2]),
        .Q(z_16_reg_907[2]),
        .R(1'b0));
  FDRE \z_16_reg_907_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(q0_reg_0[3]),
        .Q(z_16_reg_907[3]),
        .R(1'b0));
  FDRE \z_16_reg_907_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(q0_reg_0[4]),
        .Q(z_16_reg_907[4]),
        .R(1'b0));
  FDRE \z_16_reg_907_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(q0_reg_0[5]),
        .Q(z_16_reg_907[5]),
        .R(1'b0));
  FDRE \z_16_reg_907_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(q0_reg_0[6]),
        .Q(z_16_reg_907[6]),
        .R(1'b0));
  FDRE \z_16_reg_907_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(q0_reg_0[7]),
        .Q(z_16_reg_907[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_17_reg_933[7]_i_1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .O(clefia_s1_address01));
  FDRE \z_17_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[0]),
        .Q(z_17_reg_933[0]),
        .R(1'b0));
  FDRE \z_17_reg_933_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[1]),
        .Q(z_17_reg_933[1]),
        .R(1'b0));
  FDRE \z_17_reg_933_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[2]),
        .Q(z_17_reg_933[2]),
        .R(1'b0));
  FDRE \z_17_reg_933_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[3]),
        .Q(z_17_reg_933[3]),
        .R(1'b0));
  FDRE \z_17_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[4]),
        .Q(z_17_reg_933[4]),
        .R(1'b0));
  FDRE \z_17_reg_933_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[5]),
        .Q(z_17_reg_933[5]),
        .R(1'b0));
  FDRE \z_17_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[6]),
        .Q(z_17_reg_933[6]),
        .R(1'b0));
  FDRE \z_17_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[7]),
        .Q(z_17_reg_933[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_18_reg_959[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(Q[1]),
        .O(z_18_reg_9590));
  FDRE \z_18_reg_959_reg[0] 
       (.C(ap_clk),
        .CE(z_18_reg_9590),
        .D(q0_reg_0[0]),
        .Q(z_18_reg_959[0]),
        .R(1'b0));
  FDRE \z_18_reg_959_reg[1] 
       (.C(ap_clk),
        .CE(z_18_reg_9590),
        .D(q0_reg_0[1]),
        .Q(z_18_reg_959[1]),
        .R(1'b0));
  FDRE \z_18_reg_959_reg[2] 
       (.C(ap_clk),
        .CE(z_18_reg_9590),
        .D(q0_reg_0[2]),
        .Q(z_18_reg_959[2]),
        .R(1'b0));
  FDRE \z_18_reg_959_reg[3] 
       (.C(ap_clk),
        .CE(z_18_reg_9590),
        .D(q0_reg_0[3]),
        .Q(z_18_reg_959[3]),
        .R(1'b0));
  FDRE \z_18_reg_959_reg[4] 
       (.C(ap_clk),
        .CE(z_18_reg_9590),
        .D(q0_reg_0[4]),
        .Q(z_18_reg_959[4]),
        .R(1'b0));
  FDRE \z_18_reg_959_reg[5] 
       (.C(ap_clk),
        .CE(z_18_reg_9590),
        .D(q0_reg_0[5]),
        .Q(z_18_reg_959[5]),
        .R(1'b0));
  FDRE \z_18_reg_959_reg[6] 
       (.C(ap_clk),
        .CE(z_18_reg_9590),
        .D(q0_reg_0[6]),
        .Q(z_18_reg_959[6]),
        .R(1'b0));
  FDRE \z_18_reg_959_reg[7] 
       (.C(ap_clk),
        .CE(z_18_reg_9590),
        .D(q0_reg_0[7]),
        .Q(z_18_reg_959[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \z_reg_876[7]_i_1 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .O(grp_ClefiaF0Xor_125_fu_390_ap_ready));
  FDRE \z_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_125_fu_390_ap_ready),
        .D(q0_reg[0]),
        .Q(z_reg_876[0]),
        .R(1'b0));
  FDRE \z_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_125_fu_390_ap_ready),
        .D(q0_reg[1]),
        .Q(z_reg_876[1]),
        .R(1'b0));
  FDRE \z_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_125_fu_390_ap_ready),
        .D(q0_reg[2]),
        .Q(z_reg_876[2]),
        .R(1'b0));
  FDRE \z_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_125_fu_390_ap_ready),
        .D(q0_reg[3]),
        .Q(z_reg_876[3]),
        .R(1'b0));
  FDRE \z_reg_876_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_125_fu_390_ap_ready),
        .D(q0_reg[4]),
        .Q(z_reg_876[4]),
        .R(1'b0));
  FDRE \z_reg_876_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_125_fu_390_ap_ready),
        .D(q0_reg[5]),
        .Q(z_reg_876[5]),
        .R(1'b0));
  FDRE \z_reg_876_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_125_fu_390_ap_ready),
        .D(q0_reg[6]),
        .Q(z_reg_876[6]),
        .R(1'b0));
  FDRE \z_reg_876_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_125_fu_390_ap_ready),
        .D(q0_reg[7]),
        .Q(z_reg_876[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2
   (DOBDO,
    q0_reg_1,
    Q,
    \ap_CS_fsm_reg[18] ,
    ap_enable_reg_pp0_iter2_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    fout_ce0,
    fout_ce1,
    ap_enable_reg_pp0_iter2_reg_1,
    \ap_port_reg_dst_offset_reg[4]_0 ,
    \dst_offset_read_reg_1002_reg[4]_0 ,
    \ap_CS_fsm_reg[5] ,
    con256_ce0,
    grp_ClefiaF0Xor_2_fu_722_ap_start_reg_reg,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[43] ,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[25] ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[3]_5 ,
    \ap_CS_fsm_reg[3]_6 ,
    \ap_CS_fsm_reg[3]_7 ,
    \ap_CS_fsm_reg[3]_8 ,
    \ap_CS_fsm_reg[3]_9 ,
    \ap_CS_fsm_reg[3]_10 ,
    \ap_CS_fsm_reg[3]_11 ,
    \ap_CS_fsm_reg[3]_12 ,
    \ap_CS_fsm_reg[3]_13 ,
    \ap_CS_fsm_reg[3]_14 ,
    \ap_CS_fsm_reg[3]_15 ,
    \ap_CS_fsm_reg[3]_16 ,
    \ap_CS_fsm_reg[37] ,
    \ap_CS_fsm_reg[37]_0 ,
    \trunc_ln134_20_reg_1232_reg[5] ,
    q0_reg_2,
    q0_reg_3,
    \ap_CS_fsm_reg[3]_17 ,
    \reg_297_reg[7]_0 ,
    \src_load_31_reg_1043_reg[7]_0 ,
    SR,
    ap_clk,
    clefia_s0_ce0,
    ADDRBWRADDR,
    clefia_s1_ce0,
    q0_reg_4,
    ram_reg,
    ap_enable_reg_pp0_iter0_reg,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
    grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
    ap_rst_n,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    con256_address01,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_i_43_0,
    ram_reg_28,
    q0_reg_8,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    ram_reg_32,
    \src_load_31_reg_1043_reg[7]_1 ,
    DOADO,
    ram_reg_33,
    q0_reg_9,
    q0_reg_10,
    q0_reg_11,
    q0_reg_12,
    q0_reg_13,
    D,
    \xor_ln180_reg_1267_reg[4] ,
    \xor_ln180_reg_1267_reg[3] ,
    \xor_ln124_reg_1018_reg[7]_0 ,
    \reg_308_reg[7]_0 ,
    \xor_ln124_51_reg_1084_reg[7]_0 ,
    \reg_297_reg[7]_1 );
  output [7:0]DOBDO;
  output [7:0]q0_reg_1;
  output [0:0]Q;
  output \ap_CS_fsm_reg[18] ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output fout_ce0;
  output fout_ce1;
  output ap_enable_reg_pp0_iter2_reg_1;
  output \ap_port_reg_dst_offset_reg[4]_0 ;
  output \dst_offset_read_reg_1002_reg[4]_0 ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output con256_ce0;
  output grp_ClefiaF0Xor_2_fu_722_ap_start_reg_reg;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [1:0]\ap_CS_fsm_reg[43] ;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[25] ;
  output [5:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[3]_2 ;
  output \ap_CS_fsm_reg[3]_3 ;
  output \ap_CS_fsm_reg[3]_4 ;
  output \ap_CS_fsm_reg[3]_5 ;
  output \ap_CS_fsm_reg[3]_6 ;
  output \ap_CS_fsm_reg[3]_7 ;
  output \ap_CS_fsm_reg[3]_8 ;
  output \ap_CS_fsm_reg[3]_9 ;
  output \ap_CS_fsm_reg[3]_10 ;
  output \ap_CS_fsm_reg[3]_11 ;
  output \ap_CS_fsm_reg[3]_12 ;
  output \ap_CS_fsm_reg[3]_13 ;
  output \ap_CS_fsm_reg[3]_14 ;
  output \ap_CS_fsm_reg[3]_15 ;
  output \ap_CS_fsm_reg[3]_16 ;
  output \ap_CS_fsm_reg[37] ;
  output \ap_CS_fsm_reg[37]_0 ;
  output [4:0]\trunc_ln134_20_reg_1232_reg[5] ;
  output [4:0]q0_reg_2;
  output [1:0]q0_reg_3;
  output \ap_CS_fsm_reg[3]_17 ;
  output [7:0]\reg_297_reg[7]_0 ;
  output [7:0]\src_load_31_reg_1043_reg[7]_0 ;
  input [0:0]SR;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input clefia_s1_ce0;
  input [7:0]q0_reg_4;
  input [9:0]ram_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  input grp_ClefiaF0Xor_2_fu_722_ap_start_reg;
  input ap_rst_n;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg;
  input [1:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [0:0]ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input con256_address01;
  input q0_reg_5;
  input q0_reg_6;
  input q0_reg_7;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input [0:0]ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_i_43_0;
  input ram_reg_28;
  input [1:0]q0_reg_8;
  input ram_reg_29;
  input ram_reg_30;
  input ram_reg_31;
  input ram_reg_32;
  input [7:0]\src_load_31_reg_1043_reg[7]_1 ;
  input [7:0]DOADO;
  input ram_reg_33;
  input q0_reg_9;
  input q0_reg_10;
  input q0_reg_11;
  input q0_reg_12;
  input q0_reg_13;
  input [3:0]D;
  input [0:0]\xor_ln180_reg_1267_reg[4] ;
  input [3:0]\xor_ln180_reg_1267_reg[3] ;
  input [7:0]\xor_ln124_reg_1018_reg[7]_0 ;
  input [7:0]\reg_308_reg[7]_0 ;
  input [7:0]\xor_ln124_51_reg_1084_reg[7]_0 ;
  input [7:0]\reg_297_reg[7]_1 ;

  wire [5:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_10 ;
  wire \ap_CS_fsm_reg[3]_11 ;
  wire \ap_CS_fsm_reg[3]_12 ;
  wire \ap_CS_fsm_reg[3]_13 ;
  wire \ap_CS_fsm_reg[3]_14 ;
  wire \ap_CS_fsm_reg[3]_15 ;
  wire \ap_CS_fsm_reg[3]_16 ;
  wire \ap_CS_fsm_reg[3]_17 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[3]_5 ;
  wire \ap_CS_fsm_reg[3]_6 ;
  wire \ap_CS_fsm_reg[3]_7 ;
  wire \ap_CS_fsm_reg[3]_8 ;
  wire \ap_CS_fsm_reg[3]_9 ;
  wire [1:0]\ap_CS_fsm_reg[43] ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire [4:4]ap_port_reg_dst_offset;
  wire \ap_port_reg_dst_offset[4]_i_1_n_0 ;
  wire \ap_port_reg_dst_offset_reg[4]_0 ;
  wire ap_rst_n;
  wire ce0111_out;
  wire ce012_out;
  wire clefia_s0_ce0;
  wire clefia_s1_address01;
  wire clefia_s1_ce0;
  wire con256_address01;
  wire con256_ce0;
  wire [4:4]dst_offset_read_reg_1002;
  wire [4:4]dst_offset_read_reg_1002_pp0_iter1_reg;
  wire \dst_offset_read_reg_1002_reg[4]_0 ;
  wire fout_ce0;
  wire fout_ce1;
  wire grp_ClefiaF0Xor_2_fu_722_ap_start_reg;
  wire grp_ClefiaF0Xor_2_fu_722_ap_start_reg_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  wire [7:1]or_ln134_1_fu_782_p3;
  wire [7:0]or_ln134_2_fu_884_p3;
  wire [7:0]or_ln134_s_fu_776_p3;
  wire [7:1]or_ln_fu_890_p3;
  wire [7:0]q0_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire q0_reg_10;
  wire q0_reg_11;
  wire q0_reg_12;
  wire q0_reg_13;
  wire [4:0]q0_reg_2;
  wire [1:0]q0_reg_3;
  wire [7:0]q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire [1:0]q0_reg_8;
  wire q0_reg_9;
  wire q0_reg_i_16_n_0;
  wire q0_reg_i_18__1_n_0;
  wire q0_reg_i_20_n_0;
  wire q0_reg_i_22_n_0;
  wire q0_reg_i_24_n_0;
  wire q0_reg_i_26_n_0;
  wire [9:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire [0:0]ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [0:0]ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_106_n_0;
  wire ram_reg_i_107_n_0;
  wire ram_reg_i_110_n_0;
  wire ram_reg_i_111_n_0;
  wire ram_reg_i_114_n_0;
  wire ram_reg_i_115_n_0;
  wire ram_reg_i_118_n_0;
  wire ram_reg_i_119_n_0;
  wire ram_reg_i_122_n_0;
  wire ram_reg_i_123_n_0;
  wire ram_reg_i_126_n_0;
  wire ram_reg_i_127_n_0;
  wire ram_reg_i_130_n_0;
  wire ram_reg_i_131_n_0;
  wire ram_reg_i_134_n_0;
  wire ram_reg_i_135_n_0;
  wire ram_reg_i_138_n_0;
  wire ram_reg_i_139_n_0;
  wire ram_reg_i_142_n_0;
  wire ram_reg_i_143_n_0;
  wire ram_reg_i_146_n_0;
  wire ram_reg_i_147_n_0;
  wire ram_reg_i_150_n_0;
  wire ram_reg_i_151_n_0;
  wire ram_reg_i_154_n_0;
  wire ram_reg_i_155_n_0;
  wire ram_reg_i_158_n_0;
  wire ram_reg_i_159_n_0;
  wire ram_reg_i_162_n_0;
  wire ram_reg_i_163__0_n_0;
  wire ram_reg_i_166_n_0;
  wire ram_reg_i_167_n_0;
  wire ram_reg_i_39_n_0;
  wire ram_reg_i_43_0;
  wire ram_reg_i_43_n_0;
  wire ram_reg_i_52_n_0;
  wire ram_reg_i_53__9_n_0;
  wire ram_reg_i_60_n_0;
  wire ram_reg_i_66_n_0;
  wire ram_reg_i_86_n_0;
  wire ram_reg_i_92_n_0;
  wire ram_reg_i_95_n_0;
  wire reg_297;
  wire [7:0]\reg_297_reg[7]_0 ;
  wire [7:0]\reg_297_reg[7]_1 ;
  wire [7:0]reg_308;
  wire reg_3080;
  wire reg_3081;
  wire [7:0]\reg_308_reg[7]_0 ;
  wire [7:3]rk_offset_cast_reg_1012;
  wire [7:4]rk_offset_read_reg_972;
  wire [7:0]\src_load_31_reg_1043_reg[7]_0 ;
  wire [7:0]\src_load_31_reg_1043_reg[7]_1 ;
  wire [4:4]src_offset_read_reg_977;
  wire [4:4]src_offset_read_reg_977_pp0_iter1_reg;
  wire [4:0]\trunc_ln134_20_reg_1232_reg[5] ;
  wire \trunc_ln134_46_reg_1131[1]_i_1_n_0 ;
  wire \trunc_ln134_46_reg_1131[2]_i_1_n_0 ;
  wire \trunc_ln134_46_reg_1131[3]_i_1_n_0 ;
  wire \trunc_ln134_48_reg_1152[1]_i_1_n_0 ;
  wire \trunc_ln134_48_reg_1152[2]_i_1_n_0 ;
  wire \trunc_ln134_48_reg_1152[3]_i_1_n_0 ;
  wire [3:1]trunc_ln134_50_reg_1074;
  wire [4:2]x_assign_20_fu_638_p3;
  wire [3:1]x_assign_20_reg_1125;
  wire [4:2]x_assign_21_fu_714_p3;
  wire [7:1]x_assign_21_reg_1146;
  wire [7:0]x_assign_22_reg_1068;
  wire [3:1]x_assign_22_reg_1068_pp0_iter1_reg;
  wire [7:1]x_assign_s_reg_1099;
  wire [7:0]xor_ln124_51_reg_1084;
  wire [7:0]\xor_ln124_51_reg_1084_reg[7]_0 ;
  wire [7:0]xor_ln124_reg_1018;
  wire [7:0]\xor_ln124_reg_1018_reg[7]_0 ;
  wire [3:0]\xor_ln180_reg_1267_reg[3] ;
  wire [0:0]\xor_ln180_reg_1267_reg[4] ;
  wire [7:0]z_13_reg_1089;
  wire [7:0]z_14_reg_1115;
  wire [7:0]z_15_reg_1141;
  wire z_15_reg_11410;
  wire [7:0]z_reg_1058;

  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'h00808A80)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_port_reg_dst_offset[4]_i_1 
       (.I0(ram_reg[3]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .I3(ap_port_reg_dst_offset),
        .O(\ap_port_reg_dst_offset[4]_i_1_n_0 ));
  FDRE \ap_port_reg_dst_offset_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_port_reg_dst_offset[4]_i_1_n_0 ),
        .Q(ap_port_reg_dst_offset),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R clefia_s0_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(q0_reg),
        .DOBDO(DOBDO),
        .Q({Q,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .clefia_s0_ce0(clefia_s0_ce0),
        .grp_ClefiaF0Xor_2_fu_722_ap_start_reg(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .q0_reg_0(q0_reg_2),
        .q0_reg_1(q0_reg_3),
        .q0_reg_2(reg_308),
        .q0_reg_3(xor_ln124_reg_1018),
        .\trunc_ln134_20_reg_1232_reg[5] (\trunc_ln134_20_reg_1232_reg[5] ),
        .\xor_ln180_reg_1267_reg[3] (\xor_ln180_reg_1267_reg[3] ),
        .\xor_ln180_reg_1267_reg[4] (\xor_ln180_reg_1267_reg[4] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R clefia_s1_U
       (.DOADO(q0_reg_0),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .clefia_s1_ce0(clefia_s1_ce0),
        .grp_ClefiaF0Xor_2_fu_722_ap_start_reg(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .q0_reg_0(q0_reg_1),
        .q0_reg_1(q0_reg_4),
        .q0_reg_2(xor_ln124_51_reg_1084),
        .q0_reg_3(reg_308));
  FDRE \dst_offset_read_reg_1002_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dst_offset_read_reg_1002),
        .Q(dst_offset_read_reg_1002_pp0_iter1_reg),
        .R(1'b0));
  FDRE \dst_offset_read_reg_1002_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_dst_offset),
        .Q(dst_offset_read_reg_1002),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDF55D55FCF00C00)) 
    grp_ClefiaF0Xor_2_fu_722_ap_start_reg_i_1
       (.I0(reg_3081),
        .I1(ram_reg[2]),
        .I2(ram_reg[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .O(\ap_CS_fsm_reg[18] ));
  LUT5 #(
    .INIT(32'h00E0EEEE)) 
    q0_reg_i_16
       (.I0(grp_ClefiaF0Xor_2_fu_722_ap_start_reg_reg),
        .I1(reg_3080),
        .I2(q0_reg_6),
        .I3(ram_reg_6),
        .I4(q0_reg_7),
        .O(q0_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_18__1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(rk_offset_cast_reg_1012[7]),
        .I2(Q),
        .I3(rk_offset_read_reg_972[7]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(D[3]),
        .O(q0_reg_i_18__1_n_0));
  MUXF7 q0_reg_i_1__1
       (.I0(q0_reg_i_16_n_0),
        .I1(q0_reg_5),
        .O(con256_ce0),
        .S(con256_address01));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_20
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(rk_offset_cast_reg_1012[6]),
        .I2(Q),
        .I3(rk_offset_read_reg_972[6]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(D[2]),
        .O(q0_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_22
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(rk_offset_cast_reg_1012[5]),
        .I2(Q),
        .I3(rk_offset_read_reg_972[5]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(D[1]),
        .O(q0_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_24
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(rk_offset_cast_reg_1012[4]),
        .I2(Q),
        .I3(rk_offset_read_reg_972[4]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(D[0]),
        .O(q0_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_26
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(rk_offset_cast_reg_1012[3]),
        .I2(Q),
        .I3(src_offset_read_reg_977),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ram_reg[3]),
        .O(q0_reg_i_26_n_0));
  MUXF7 q0_reg_i_2__1
       (.I0(q0_reg_i_18__1_n_0),
        .I1(q0_reg_9),
        .O(ADDRARDADDR[5]),
        .S(con256_address01));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    q0_reg_i_31
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(Q),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm_reg[3]_17 ));
  MUXF7 q0_reg_i_3__1
       (.I0(q0_reg_i_20_n_0),
        .I1(q0_reg_10),
        .O(ADDRARDADDR[4]),
        .S(con256_address01));
  MUXF7 q0_reg_i_4__1
       (.I0(q0_reg_i_22_n_0),
        .I1(q0_reg_11),
        .O(ADDRARDADDR[3]),
        .S(con256_address01));
  MUXF7 q0_reg_i_5__1
       (.I0(q0_reg_i_24_n_0),
        .I1(q0_reg_12),
        .O(ADDRARDADDR[2]),
        .S(con256_address01));
  MUXF7 q0_reg_i_6__1
       (.I0(q0_reg_i_26_n_0),
        .I1(q0_reg_13),
        .O(ADDRARDADDR[1]),
        .S(con256_address01));
  LUT5 #(
    .INIT(32'hFFF0EEEE)) 
    q0_reg_i_8__1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(Q),
        .I2(q0_reg_8[1]),
        .I3(q0_reg_8[0]),
        .I4(con256_address01),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8AAAAAA)) 
    ram_reg_i_1
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(ap_enable_reg_pp0_iter2_reg_1),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(fout_ce1));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB8B8)) 
    ram_reg_i_10
       (.I0(ram_reg_8),
        .I1(ram_reg_0[1]),
        .I2(ram_reg_9),
        .I3(ram_reg_10),
        .I4(ram_reg_11),
        .I5(ram_reg_i_52_n_0),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h23232323FFFFFF23)) 
    ram_reg_i_100
       (.I0(ram_reg[5]),
        .I1(ram_reg_6),
        .I2(ram_reg_33),
        .I3(ram_reg_i_95_n_0),
        .I4(ram_reg_i_86_n_0),
        .I5(dst_offset_read_reg_1002_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[37]_0 ));
  LUT6 #(
    .INIT(64'h0000000000474747)) 
    ram_reg_i_101
       (.I0(dst_offset_read_reg_1002),
        .I1(ce0111_out),
        .I2(ap_port_reg_dst_offset),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ram_reg_i_86_n_0),
        .O(\dst_offset_read_reg_1002_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_106
       (.I0(x_assign_s_reg_1099[7]),
        .I1(DOADO[7]),
        .I2(x_assign_21_reg_1146[7]),
        .I3(or_ln134_2_fu_884_p3[7]),
        .I4(or_ln_fu_890_p3[7]),
        .I5(z_14_reg_1115[7]),
        .O(ram_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_107
       (.I0(x_assign_s_reg_1099[7]),
        .I1(DOADO[7]),
        .I2(x_assign_21_reg_1146[7]),
        .I3(or_ln134_s_fu_776_p3[7]),
        .I4(or_ln134_1_fu_782_p3[7]),
        .I5(z_reg_1058[7]),
        .O(ram_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'hF0EEFFFFF0EE0000)) 
    ram_reg_i_10__0
       (.I0(ram_reg_15),
        .I1(ram_reg_i_43_n_0),
        .I2(ram_reg_16),
        .I3(ram_reg_17),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_18),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_110
       (.I0(or_ln_fu_890_p3[7]),
        .I1(DOADO[6]),
        .I2(or_ln134_1_fu_782_p3[7]),
        .I3(or_ln134_2_fu_884_p3[6]),
        .I4(or_ln_fu_890_p3[6]),
        .I5(z_14_reg_1115[6]),
        .O(ram_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_111
       (.I0(or_ln134_s_fu_776_p3[6]),
        .I1(or_ln134_1_fu_782_p3[6]),
        .I2(or_ln134_1_fu_782_p3[7]),
        .I3(z_reg_1058[6]),
        .I4(or_ln_fu_890_p3[7]),
        .I5(DOADO[6]),
        .O(ram_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_114
       (.I0(or_ln_fu_890_p3[6]),
        .I1(DOADO[5]),
        .I2(or_ln134_1_fu_782_p3[6]),
        .I3(or_ln134_2_fu_884_p3[5]),
        .I4(or_ln_fu_890_p3[5]),
        .I5(z_14_reg_1115[5]),
        .O(ram_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_115
       (.I0(or_ln134_s_fu_776_p3[5]),
        .I1(or_ln134_1_fu_782_p3[5]),
        .I2(or_ln134_1_fu_782_p3[6]),
        .I3(z_reg_1058[5]),
        .I4(or_ln_fu_890_p3[6]),
        .I5(DOADO[5]),
        .O(ram_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_118
       (.I0(or_ln_fu_890_p3[5]),
        .I1(DOADO[4]),
        .I2(or_ln134_1_fu_782_p3[5]),
        .I3(or_ln_fu_890_p3[4]),
        .I4(or_ln134_2_fu_884_p3[4]),
        .I5(z_14_reg_1115[4]),
        .O(ram_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_119
       (.I0(or_ln_fu_890_p3[5]),
        .I1(DOADO[4]),
        .I2(or_ln134_s_fu_776_p3[4]),
        .I3(or_ln134_1_fu_782_p3[4]),
        .I4(or_ln134_1_fu_782_p3[5]),
        .I5(z_reg_1058[4]),
        .O(ram_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_122
       (.I0(x_assign_s_reg_1099[3]),
        .I1(DOADO[3]),
        .I2(or_ln_fu_890_p3[3]),
        .I3(or_ln134_2_fu_884_p3[3]),
        .I4(x_assign_21_reg_1146[3]),
        .I5(z_14_reg_1115[3]),
        .O(ram_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_123
       (.I0(or_ln134_s_fu_776_p3[3]),
        .I1(or_ln134_1_fu_782_p3[3]),
        .I2(x_assign_21_reg_1146[3]),
        .I3(z_reg_1058[3]),
        .I4(x_assign_s_reg_1099[3]),
        .I5(DOADO[3]),
        .O(ram_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_126
       (.I0(x_assign_s_reg_1099[2]),
        .I1(DOADO[2]),
        .I2(or_ln_fu_890_p3[2]),
        .I3(or_ln134_2_fu_884_p3[2]),
        .I4(x_assign_21_reg_1146[2]),
        .I5(z_14_reg_1115[2]),
        .O(ram_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_127
       (.I0(or_ln134_s_fu_776_p3[2]),
        .I1(or_ln134_1_fu_782_p3[2]),
        .I2(x_assign_21_reg_1146[2]),
        .I3(z_reg_1058[2]),
        .I4(x_assign_s_reg_1099[2]),
        .I5(DOADO[2]),
        .O(ram_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_130
       (.I0(x_assign_s_reg_1099[1]),
        .I1(DOADO[1]),
        .I2(or_ln134_2_fu_884_p3[1]),
        .I3(or_ln_fu_890_p3[1]),
        .I4(x_assign_21_reg_1146[1]),
        .I5(z_14_reg_1115[1]),
        .O(ram_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_131
       (.I0(or_ln134_s_fu_776_p3[1]),
        .I1(or_ln134_1_fu_782_p3[1]),
        .I2(x_assign_21_reg_1146[1]),
        .I3(z_reg_1058[1]),
        .I4(x_assign_s_reg_1099[1]),
        .I5(DOADO[1]),
        .O(ram_reg_i_131_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_134
       (.I0(or_ln_fu_890_p3[1]),
        .I1(DOADO[0]),
        .I2(or_ln134_1_fu_782_p3[1]),
        .I3(x_assign_s_reg_1099[7]),
        .I4(or_ln134_2_fu_884_p3[0]),
        .I5(z_14_reg_1115[0]),
        .O(ram_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_135
       (.I0(or_ln134_s_fu_776_p3[0]),
        .I1(x_assign_21_reg_1146[7]),
        .I2(or_ln134_1_fu_782_p3[1]),
        .I3(z_reg_1058[0]),
        .I4(or_ln_fu_890_p3[1]),
        .I5(DOADO[0]),
        .O(ram_reg_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_138
       (.I0(or_ln134_2_fu_884_p3[7]),
        .I1(\src_load_31_reg_1043_reg[7]_1 [7]),
        .I2(or_ln134_2_fu_884_p3[0]),
        .I3(or_ln_fu_890_p3[7]),
        .I4(or_ln134_s_fu_776_p3[0]),
        .I5(z_15_reg_1141[7]),
        .O(ram_reg_i_138_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_139
       (.I0(or_ln134_s_fu_776_p3[0]),
        .I1(or_ln134_s_fu_776_p3[7]),
        .I2(z_13_reg_1089[7]),
        .I3(or_ln134_1_fu_782_p3[7]),
        .I4(\src_load_31_reg_1043_reg[7]_1 [7]),
        .I5(x_assign_22_reg_1068[7]),
        .O(ram_reg_i_139_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_142
       (.I0(or_ln134_2_fu_884_p3[6]),
        .I1(\src_load_31_reg_1043_reg[7]_1 [6]),
        .I2(or_ln134_2_fu_884_p3[7]),
        .I3(or_ln_fu_890_p3[6]),
        .I4(or_ln134_s_fu_776_p3[7]),
        .I5(z_15_reg_1141[6]),
        .O(ram_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_143
       (.I0(or_ln134_s_fu_776_p3[6]),
        .I1(z_13_reg_1089[6]),
        .I2(or_ln134_s_fu_776_p3[7]),
        .I3(or_ln134_1_fu_782_p3[6]),
        .I4(\src_load_31_reg_1043_reg[7]_1 [6]),
        .I5(x_assign_22_reg_1068[6]),
        .O(ram_reg_i_143_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_146
       (.I0(or_ln134_2_fu_884_p3[5]),
        .I1(\src_load_31_reg_1043_reg[7]_1 [5]),
        .I2(or_ln134_2_fu_884_p3[6]),
        .I3(or_ln_fu_890_p3[5]),
        .I4(or_ln134_s_fu_776_p3[6]),
        .I5(z_15_reg_1141[5]),
        .O(ram_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_147
       (.I0(or_ln134_s_fu_776_p3[5]),
        .I1(z_13_reg_1089[5]),
        .I2(or_ln134_s_fu_776_p3[6]),
        .I3(or_ln134_1_fu_782_p3[5]),
        .I4(\src_load_31_reg_1043_reg[7]_1 [5]),
        .I5(x_assign_22_reg_1068[5]),
        .O(ram_reg_i_147_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_150
       (.I0(or_ln134_2_fu_884_p3[4]),
        .I1(\src_load_31_reg_1043_reg[7]_1 [4]),
        .I2(or_ln134_s_fu_776_p3[5]),
        .I3(z_15_reg_1141[4]),
        .I4(or_ln134_2_fu_884_p3[5]),
        .I5(or_ln_fu_890_p3[4]),
        .O(ram_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_151
       (.I0(or_ln134_s_fu_776_p3[4]),
        .I1(z_13_reg_1089[4]),
        .I2(or_ln134_s_fu_776_p3[5]),
        .I3(or_ln134_1_fu_782_p3[4]),
        .I4(\src_load_31_reg_1043_reg[7]_1 [4]),
        .I5(x_assign_22_reg_1068[4]),
        .O(ram_reg_i_151_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_154
       (.I0(or_ln134_2_fu_884_p3[3]),
        .I1(\src_load_31_reg_1043_reg[7]_1 [3]),
        .I2(x_assign_22_reg_1068_pp0_iter1_reg[3]),
        .I3(or_ln_fu_890_p3[3]),
        .I4(x_assign_20_reg_1125[3]),
        .I5(z_15_reg_1141[3]),
        .O(ram_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_155
       (.I0(or_ln134_s_fu_776_p3[3]),
        .I1(z_13_reg_1089[3]),
        .I2(x_assign_20_reg_1125[3]),
        .I3(or_ln134_1_fu_782_p3[3]),
        .I4(\src_load_31_reg_1043_reg[7]_1 [3]),
        .I5(x_assign_22_reg_1068[3]),
        .O(ram_reg_i_155_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_158
       (.I0(or_ln134_2_fu_884_p3[2]),
        .I1(\src_load_31_reg_1043_reg[7]_1 [2]),
        .I2(x_assign_20_reg_1125[2]),
        .I3(z_15_reg_1141[2]),
        .I4(x_assign_22_reg_1068_pp0_iter1_reg[2]),
        .I5(or_ln_fu_890_p3[2]),
        .O(ram_reg_i_158_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_159
       (.I0(or_ln134_s_fu_776_p3[2]),
        .I1(z_13_reg_1089[2]),
        .I2(x_assign_20_reg_1125[2]),
        .I3(or_ln134_1_fu_782_p3[2]),
        .I4(\src_load_31_reg_1043_reg[7]_1 [2]),
        .I5(x_assign_22_reg_1068[2]),
        .O(ram_reg_i_159_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_162
       (.I0(or_ln134_2_fu_884_p3[1]),
        .I1(\src_load_31_reg_1043_reg[7]_1 [1]),
        .I2(x_assign_20_reg_1125[1]),
        .I3(z_15_reg_1141[1]),
        .I4(x_assign_22_reg_1068_pp0_iter1_reg[1]),
        .I5(or_ln_fu_890_p3[1]),
        .O(ram_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_163__0
       (.I0(or_ln134_s_fu_776_p3[1]),
        .I1(z_13_reg_1089[1]),
        .I2(x_assign_20_reg_1125[1]),
        .I3(or_ln134_1_fu_782_p3[1]),
        .I4(\src_load_31_reg_1043_reg[7]_1 [1]),
        .I5(x_assign_22_reg_1068[1]),
        .O(ram_reg_i_163__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_166
       (.I0(or_ln134_2_fu_884_p3[0]),
        .I1(\src_load_31_reg_1043_reg[7]_1 [0]),
        .I2(or_ln134_s_fu_776_p3[1]),
        .I3(z_15_reg_1141[0]),
        .I4(or_ln134_2_fu_884_p3[1]),
        .I5(x_assign_s_reg_1099[7]),
        .O(ram_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_167
       (.I0(or_ln134_s_fu_776_p3[0]),
        .I1(z_13_reg_1089[0]),
        .I2(or_ln134_s_fu_776_p3[1]),
        .I3(x_assign_21_reg_1146[7]),
        .I4(\src_load_31_reg_1043_reg[7]_1 [0]),
        .I5(x_assign_22_reg_1068[0]),
        .O(ram_reg_i_167_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .I1(ram_reg_0[1]),
        .I2(fout_ce1),
        .O(fout_ce0));
  LUT6 #(
    .INIT(64'hFF010000FFFFFFFF)) 
    ram_reg_i_24
       (.I0(ram_reg_28),
        .I1(ram_reg[4]),
        .I2(ram_reg[1]),
        .I3(ram_reg_6),
        .I4(q0_reg_7),
        .I5(ram_reg_i_53__9_n_0),
        .O(\ap_CS_fsm_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0015)) 
    ram_reg_i_31
       (.I0(reg_297),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ram_reg_i_86_n_0),
        .I4(ram_reg_5),
        .I5(ram_reg_6),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  LUT6 #(
    .INIT(64'hB8B8FF0000000000)) 
    ram_reg_i_33
       (.I0(ram_reg[3]),
        .I1(ram_reg_i_60_n_0),
        .I2(src_offset_read_reg_977),
        .I3(src_offset_read_reg_977_pp0_iter1_reg),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(ram_reg_25),
        .O(\ap_CS_fsm_reg[19] ));
  LUT6 #(
    .INIT(64'h1D1D00FFFFFFFFFF)) 
    ram_reg_i_37
       (.I0(ap_port_reg_dst_offset),
        .I1(ce0111_out),
        .I2(dst_offset_read_reg_1002),
        .I3(dst_offset_read_reg_1002_pp0_iter1_reg),
        .I4(ram_reg_i_92_n_0),
        .I5(ram_reg_7),
        .O(\ap_port_reg_dst_offset_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0E0EFEFF0E0E0E0E)) 
    ram_reg_i_39
       (.I0(ram_reg[8]),
        .I1(ram_reg[9]),
        .I2(ram_reg_6),
        .I3(ram_reg[7]),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(ram_reg_25),
        .O(ram_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    ram_reg_i_43
       (.I0(ram_reg_23),
        .I1(ram_reg_24),
        .I2(ram_reg_i_66_n_0),
        .I3(ram_reg_25),
        .I4(ram_reg_26),
        .I5(ram_reg_27),
        .O(ram_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hEEEEFFFFEEEEFFE0)) 
    ram_reg_i_44
       (.I0(ram_reg_i_95_n_0),
        .I1(ram_reg_i_86_n_0),
        .I2(ram_reg_33),
        .I3(ram_reg[5]),
        .I4(ram_reg_6),
        .I5(ram_reg[6]),
        .O(\ap_CS_fsm_reg[37] ));
  LUT6 #(
    .INIT(64'h00000000FFFF8A88)) 
    ram_reg_i_5
       (.I0(ram_reg_29),
        .I1(ram_reg_i_39_n_0),
        .I2(ram_reg_26),
        .I3(ram_reg_30),
        .I4(ram_reg_31),
        .I5(ram_reg_32),
        .O(\ap_CS_fsm_reg[43] [1]));
  LUT6 #(
    .INIT(64'h00000000AABAAFBF)) 
    ram_reg_i_52
       (.I0(ram_reg_12),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ram_reg_3),
        .I3(ram_reg_2),
        .I4(ram_reg_13),
        .I5(ram_reg_14),
        .O(ram_reg_i_52_n_0));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT5 #(
    .INIT(32'hEC20FFFF)) 
    ram_reg_i_53__9
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .O(ram_reg_i_53__9_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_54
       (.I0(ram_reg_i_106_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_107_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[7]),
        .O(\ap_CS_fsm_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    ram_reg_i_55
       (.I0(Q),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    ram_reg_i_56
       (.I0(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(grp_ClefiaF0Xor_2_fu_722_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_56__0
       (.I0(ram_reg_i_110_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_111_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[6]),
        .O(\ap_CS_fsm_reg[3]_5 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_58
       (.I0(ram_reg_i_114_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_115_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[5]),
        .O(\ap_CS_fsm_reg[3]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT4 #(
    .INIT(16'h57DF)) 
    ram_reg_i_60
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .O(ram_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_60__0
       (.I0(ram_reg_i_118_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_119_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[4]),
        .O(\ap_CS_fsm_reg[3]_7 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_62
       (.I0(ram_reg_i_122_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_123_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[3]),
        .O(\ap_CS_fsm_reg[3]_8 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_64
       (.I0(ram_reg_i_126_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_127_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[2]),
        .O(\ap_CS_fsm_reg[3]_9 ));
  LUT6 #(
    .INIT(64'hAAAFAFAFEAFFFFFF)) 
    ram_reg_i_66
       (.I0(ram_reg_i_43_0),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_66__0
       (.I0(ram_reg_i_130_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_131_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[1]),
        .O(\ap_CS_fsm_reg[3]_10 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_68
       (.I0(ram_reg_i_134_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_135_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[0]),
        .O(\ap_CS_fsm_reg[3]_11 ));
  LUT6 #(
    .INIT(64'hFFFFFF00F4F4F4F4)) 
    ram_reg_i_6__0
       (.I0(ram_reg_19),
        .I1(ram_reg_20),
        .I2(ram_reg_i_43_n_0),
        .I3(ram_reg_21),
        .I4(ram_reg_22),
        .I5(ram_reg_17),
        .O(\ap_CS_fsm_reg[43] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_70
       (.I0(ram_reg_i_138_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_139_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_31_reg_1043_reg[7]_1 [7]),
        .O(\ap_CS_fsm_reg[3]_16 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_72
       (.I0(ram_reg_i_142_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_143_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_31_reg_1043_reg[7]_1 [6]),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_74
       (.I0(ram_reg_i_146_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_147_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_31_reg_1043_reg[7]_1 [5]),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_76
       (.I0(ram_reg_i_150_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_151_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_31_reg_1043_reg[7]_1 [4]),
        .O(\ap_CS_fsm_reg[3]_15 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_78
       (.I0(ram_reg_i_154_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_155_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_31_reg_1043_reg[7]_1 [3]),
        .O(\ap_CS_fsm_reg[3]_14 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_80
       (.I0(ram_reg_i_158_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_159_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_31_reg_1043_reg[7]_1 [2]),
        .O(\ap_CS_fsm_reg[3]_13 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_82
       (.I0(ram_reg_i_162_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_163__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_31_reg_1043_reg[7]_1 [1]),
        .O(\ap_CS_fsm_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_84
       (.I0(ram_reg_i_166_n_0),
        .I1(ram_reg_i_95_n_0),
        .I2(ram_reg_i_167_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\src_load_31_reg_1043_reg[7]_1 [0]),
        .O(\ap_CS_fsm_reg[3]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_86
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_86_n_0));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    ram_reg_i_92
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_i_92_n_0));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_95
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h45CF45FF55CF55FF)) 
    ram_reg_i_98__4
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_i_86_n_0),
        .I2(Q),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT5 #(
    .INIT(32'hCCF088A0)) 
    \reg_297[7]_i_1 
       (.I0(Q),
        .I1(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(reg_297));
  FDRE \reg_297_reg[0] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [0]),
        .Q(\reg_297_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \reg_297_reg[1] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [1]),
        .Q(\reg_297_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \reg_297_reg[2] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [2]),
        .Q(\reg_297_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \reg_297_reg[3] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [3]),
        .Q(\reg_297_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \reg_297_reg[4] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [4]),
        .Q(\reg_297_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \reg_297_reg[5] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [5]),
        .Q(\reg_297_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \reg_297_reg[6] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [6]),
        .Q(\reg_297_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \reg_297_reg[7] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [7]),
        .Q(\reg_297_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE4E4E400)) 
    \reg_308[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(reg_3080));
  FDRE \reg_308_reg[0] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [0]),
        .Q(reg_308[0]),
        .R(1'b0));
  FDRE \reg_308_reg[1] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [1]),
        .Q(reg_308[1]),
        .R(1'b0));
  FDRE \reg_308_reg[2] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [2]),
        .Q(reg_308[2]),
        .R(1'b0));
  FDRE \reg_308_reg[3] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [3]),
        .Q(reg_308[3]),
        .R(1'b0));
  FDRE \reg_308_reg[4] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [4]),
        .Q(reg_308[4]),
        .R(1'b0));
  FDRE \reg_308_reg[5] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [5]),
        .Q(reg_308[5]),
        .R(1'b0));
  FDRE \reg_308_reg[6] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [6]),
        .Q(reg_308[6]),
        .R(1'b0));
  FDRE \reg_308_reg[7] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_0 [7]),
        .Q(reg_308[7]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1012_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_offset_read_reg_977),
        .Q(rk_offset_cast_reg_1012[3]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1012_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_972[4]),
        .Q(rk_offset_cast_reg_1012[4]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1012_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_972[5]),
        .Q(rk_offset_cast_reg_1012[5]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1012_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_972[6]),
        .Q(rk_offset_cast_reg_1012[6]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1012_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_972[7]),
        .Q(rk_offset_cast_reg_1012[7]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_972_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[0]),
        .Q(rk_offset_read_reg_972[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_972_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[1]),
        .Q(rk_offset_read_reg_972[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_972_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[2]),
        .Q(rk_offset_read_reg_972[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_972_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(D[3]),
        .Q(rk_offset_read_reg_972[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA820)) 
    \src_load_31_reg_1043[7]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .O(ce0111_out));
  FDRE \src_load_31_reg_1043_reg[0] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_31_reg_1043_reg[7]_1 [0]),
        .Q(\src_load_31_reg_1043_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_load_31_reg_1043_reg[1] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_31_reg_1043_reg[7]_1 [1]),
        .Q(\src_load_31_reg_1043_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_load_31_reg_1043_reg[2] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_31_reg_1043_reg[7]_1 [2]),
        .Q(\src_load_31_reg_1043_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_load_31_reg_1043_reg[3] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_31_reg_1043_reg[7]_1 [3]),
        .Q(\src_load_31_reg_1043_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_load_31_reg_1043_reg[4] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_31_reg_1043_reg[7]_1 [4]),
        .Q(\src_load_31_reg_1043_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_load_31_reg_1043_reg[5] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_31_reg_1043_reg[7]_1 [5]),
        .Q(\src_load_31_reg_1043_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_load_31_reg_1043_reg[6] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_31_reg_1043_reg[7]_1 [6]),
        .Q(\src_load_31_reg_1043_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_load_31_reg_1043_reg[7] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_31_reg_1043_reg[7]_1 [7]),
        .Q(\src_load_31_reg_1043_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_offset_read_reg_977_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(src_offset_read_reg_977),
        .Q(src_offset_read_reg_977_pp0_iter1_reg),
        .R(1'b0));
  FDRE \src_offset_read_reg_977_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(ram_reg[3]),
        .Q(src_offset_read_reg_977),
        .R(1'b0));
  FDRE \tmp_104_reg_1136_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[6]),
        .Q(or_ln134_s_fu_776_p3[0]),
        .R(1'b0));
  FDRE \tmp_112_reg_1079_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1068[7]),
        .Q(or_ln134_2_fu_884_p3[0]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_46_reg_1131[1]_i_1 
       (.I0(q0_reg[6]),
        .I1(q0_reg[0]),
        .O(\trunc_ln134_46_reg_1131[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_46_reg_1131[2]_i_1 
       (.I0(q0_reg[6]),
        .I1(q0_reg[1]),
        .I2(q0_reg[7]),
        .O(\trunc_ln134_46_reg_1131[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_46_reg_1131[3]_i_1 
       (.I0(q0_reg[6]),
        .I1(q0_reg[2]),
        .I2(q0_reg[7]),
        .O(\trunc_ln134_46_reg_1131[3]_i_1_n_0 ));
  FDRE \trunc_ln134_46_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[7]),
        .Q(or_ln134_s_fu_776_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_46_reg_1131_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_46_reg_1131[1]_i_1_n_0 ),
        .Q(or_ln134_s_fu_776_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_46_reg_1131_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_46_reg_1131[2]_i_1_n_0 ),
        .Q(or_ln134_s_fu_776_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_46_reg_1131_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_46_reg_1131[3]_i_1_n_0 ),
        .Q(or_ln134_s_fu_776_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_46_reg_1131_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_20_fu_638_p3[4]),
        .Q(or_ln134_s_fu_776_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_46_reg_1131_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[4]),
        .Q(or_ln134_s_fu_776_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_46_reg_1131_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[5]),
        .Q(or_ln134_s_fu_776_p3[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_48_reg_1152[1]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[0]),
        .O(\trunc_ln134_48_reg_1152[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_48_reg_1152[2]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[1]),
        .I2(q0_reg_0[7]),
        .O(\trunc_ln134_48_reg_1152[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_48_reg_1152[3]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[2]),
        .I2(q0_reg_0[7]),
        .O(\trunc_ln134_48_reg_1152[3]_i_1_n_0 ));
  FDRE \trunc_ln134_48_reg_1152_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg_0[7]),
        .Q(or_ln134_1_fu_782_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_48_reg_1152_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_48_reg_1152[1]_i_1_n_0 ),
        .Q(or_ln134_1_fu_782_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_48_reg_1152_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_48_reg_1152[2]_i_1_n_0 ),
        .Q(or_ln134_1_fu_782_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_48_reg_1152_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_48_reg_1152[3]_i_1_n_0 ),
        .Q(or_ln134_1_fu_782_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_48_reg_1152_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(x_assign_21_fu_714_p3[4]),
        .Q(or_ln134_1_fu_782_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_48_reg_1152_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg_0[4]),
        .Q(or_ln134_1_fu_782_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_48_reg_1152_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg_0[5]),
        .Q(or_ln134_1_fu_782_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1068[0]),
        .Q(or_ln134_2_fu_884_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_50_reg_1074[1]),
        .Q(or_ln134_2_fu_884_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_50_reg_1074[2]),
        .Q(or_ln134_2_fu_884_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_50_reg_1074[3]),
        .Q(or_ln134_2_fu_884_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1068[4]),
        .Q(or_ln134_2_fu_884_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1068[5]),
        .Q(or_ln134_2_fu_884_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1068[6]),
        .Q(or_ln134_2_fu_884_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1074_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_46_reg_1131[1]_i_1_n_0 ),
        .Q(trunc_ln134_50_reg_1074[1]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1074_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_46_reg_1131[2]_i_1_n_0 ),
        .Q(trunc_ln134_50_reg_1074[2]),
        .R(1'b0));
  FDRE \trunc_ln134_50_reg_1074_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_46_reg_1131[3]_i_1_n_0 ),
        .Q(trunc_ln134_50_reg_1074[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_51_reg_1105[4]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[3]),
        .O(x_assign_21_fu_714_p3[4]));
  FDRE \trunc_ln134_51_reg_1105_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg_0[7]),
        .Q(or_ln_fu_890_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1105_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_48_reg_1152[1]_i_1_n_0 ),
        .Q(or_ln_fu_890_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1105_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_48_reg_1152[2]_i_1_n_0 ),
        .Q(or_ln_fu_890_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1105_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_48_reg_1152[3]_i_1_n_0 ),
        .Q(or_ln_fu_890_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1105_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_21_fu_714_p3[4]),
        .Q(or_ln_fu_890_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1105_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg_0[4]),
        .Q(or_ln_fu_890_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_51_reg_1105_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg_0[5]),
        .Q(or_ln_fu_890_p3[7]),
        .R(1'b0));
  FDRE \x_assign_20_reg_1125_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(q0_reg[0]),
        .Q(x_assign_20_reg_1125[1]),
        .R(1'b0));
  FDRE \x_assign_20_reg_1125_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_20_fu_638_p3[2]),
        .Q(x_assign_20_reg_1125[2]),
        .R(1'b0));
  FDRE \x_assign_20_reg_1125_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_20_fu_638_p3[3]),
        .Q(x_assign_20_reg_1125[3]),
        .R(1'b0));
  FDRE \x_assign_21_reg_1146_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg_0[0]),
        .Q(x_assign_21_reg_1146[1]),
        .R(1'b0));
  FDRE \x_assign_21_reg_1146_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(x_assign_21_fu_714_p3[2]),
        .Q(x_assign_21_reg_1146[2]),
        .R(1'b0));
  FDRE \x_assign_21_reg_1146_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(x_assign_21_fu_714_p3[3]),
        .Q(x_assign_21_reg_1146[3]),
        .R(1'b0));
  FDRE \x_assign_21_reg_1146_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(q0_reg_0[6]),
        .Q(x_assign_21_reg_1146[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_22_reg_1068[2]_i_1 
       (.I0(q0_reg[7]),
        .I1(q0_reg[1]),
        .O(x_assign_20_fu_638_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_22_reg_1068[3]_i_1 
       (.I0(q0_reg[7]),
        .I1(q0_reg[2]),
        .O(x_assign_20_fu_638_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_22_reg_1068[4]_i_1 
       (.I0(q0_reg[7]),
        .I1(q0_reg[3]),
        .O(x_assign_20_fu_638_p3[4]));
  FDRE \x_assign_22_reg_1068_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1068[1]),
        .Q(x_assign_22_reg_1068_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1068_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1068[2]),
        .Q(x_assign_22_reg_1068_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1068_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_22_reg_1068[3]),
        .Q(x_assign_22_reg_1068_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1068_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[7]),
        .Q(x_assign_22_reg_1068[0]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1068_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[0]),
        .Q(x_assign_22_reg_1068[1]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1068_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_20_fu_638_p3[2]),
        .Q(x_assign_22_reg_1068[2]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1068_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_20_fu_638_p3[3]),
        .Q(x_assign_22_reg_1068[3]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1068_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_20_fu_638_p3[4]),
        .Q(x_assign_22_reg_1068[4]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1068_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[4]),
        .Q(x_assign_22_reg_1068[5]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1068_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[5]),
        .Q(x_assign_22_reg_1068[6]),
        .R(1'b0));
  FDRE \x_assign_22_reg_1068_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0_reg[6]),
        .Q(x_assign_22_reg_1068[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1099[2]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[1]),
        .O(x_assign_21_fu_714_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1099[3]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[2]),
        .O(x_assign_21_fu_714_p3[3]));
  FDRE \x_assign_s_reg_1099_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg_0[0]),
        .Q(x_assign_s_reg_1099[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1099_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_21_fu_714_p3[2]),
        .Q(x_assign_s_reg_1099[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1099_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(x_assign_21_fu_714_p3[3]),
        .Q(x_assign_s_reg_1099[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1099_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(q0_reg_0[6]),
        .Q(x_assign_s_reg_1099[7]),
        .R(1'b0));
  FDRE \xor_ln124_51_reg_1084_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_51_reg_1084_reg[7]_0 [0]),
        .Q(xor_ln124_51_reg_1084[0]),
        .R(1'b0));
  FDRE \xor_ln124_51_reg_1084_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_51_reg_1084_reg[7]_0 [1]),
        .Q(xor_ln124_51_reg_1084[1]),
        .R(1'b0));
  FDRE \xor_ln124_51_reg_1084_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_51_reg_1084_reg[7]_0 [2]),
        .Q(xor_ln124_51_reg_1084[2]),
        .R(1'b0));
  FDRE \xor_ln124_51_reg_1084_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_51_reg_1084_reg[7]_0 [3]),
        .Q(xor_ln124_51_reg_1084[3]),
        .R(1'b0));
  FDRE \xor_ln124_51_reg_1084_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_51_reg_1084_reg[7]_0 [4]),
        .Q(xor_ln124_51_reg_1084[4]),
        .R(1'b0));
  FDRE \xor_ln124_51_reg_1084_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_51_reg_1084_reg[7]_0 [5]),
        .Q(xor_ln124_51_reg_1084[5]),
        .R(1'b0));
  FDRE \xor_ln124_51_reg_1084_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_51_reg_1084_reg[7]_0 [6]),
        .Q(xor_ln124_51_reg_1084[6]),
        .R(1'b0));
  FDRE \xor_ln124_51_reg_1084_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_51_reg_1084_reg[7]_0 [7]),
        .Q(xor_ln124_51_reg_1084[7]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [0]),
        .Q(xor_ln124_reg_1018[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [1]),
        .Q(xor_ln124_reg_1018[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [2]),
        .Q(xor_ln124_reg_1018[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [3]),
        .Q(xor_ln124_reg_1018[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [4]),
        .Q(xor_ln124_reg_1018[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [5]),
        .Q(xor_ln124_reg_1018[5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [6]),
        .Q(xor_ln124_reg_1018[6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1018_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1018_reg[7]_0 [7]),
        .Q(xor_ln124_reg_1018[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_13_reg_1089[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ce012_out));
  FDRE \z_13_reg_1089_reg[0] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[0]),
        .Q(z_13_reg_1089[0]),
        .R(1'b0));
  FDRE \z_13_reg_1089_reg[1] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[1]),
        .Q(z_13_reg_1089[1]),
        .R(1'b0));
  FDRE \z_13_reg_1089_reg[2] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[2]),
        .Q(z_13_reg_1089[2]),
        .R(1'b0));
  FDRE \z_13_reg_1089_reg[3] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[3]),
        .Q(z_13_reg_1089[3]),
        .R(1'b0));
  FDRE \z_13_reg_1089_reg[4] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[4]),
        .Q(z_13_reg_1089[4]),
        .R(1'b0));
  FDRE \z_13_reg_1089_reg[5] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[5]),
        .Q(z_13_reg_1089[5]),
        .R(1'b0));
  FDRE \z_13_reg_1089_reg[6] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[6]),
        .Q(z_13_reg_1089[6]),
        .R(1'b0));
  FDRE \z_13_reg_1089_reg[7] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(q0_reg_0[7]),
        .Q(z_13_reg_1089[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_14_reg_1115[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(clefia_s1_address01));
  FDRE \z_14_reg_1115_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[0]),
        .Q(z_14_reg_1115[0]),
        .R(1'b0));
  FDRE \z_14_reg_1115_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[1]),
        .Q(z_14_reg_1115[1]),
        .R(1'b0));
  FDRE \z_14_reg_1115_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[2]),
        .Q(z_14_reg_1115[2]),
        .R(1'b0));
  FDRE \z_14_reg_1115_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[3]),
        .Q(z_14_reg_1115[3]),
        .R(1'b0));
  FDRE \z_14_reg_1115_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[4]),
        .Q(z_14_reg_1115[4]),
        .R(1'b0));
  FDRE \z_14_reg_1115_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[5]),
        .Q(z_14_reg_1115[5]),
        .R(1'b0));
  FDRE \z_14_reg_1115_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[6]),
        .Q(z_14_reg_1115[6]),
        .R(1'b0));
  FDRE \z_14_reg_1115_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(q0_reg[7]),
        .Q(z_14_reg_1115[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_15_reg_1141[7]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(z_15_reg_11410));
  FDRE \z_15_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(z_15_reg_11410),
        .D(q0_reg_0[0]),
        .Q(z_15_reg_1141[0]),
        .R(1'b0));
  FDRE \z_15_reg_1141_reg[1] 
       (.C(ap_clk),
        .CE(z_15_reg_11410),
        .D(q0_reg_0[1]),
        .Q(z_15_reg_1141[1]),
        .R(1'b0));
  FDRE \z_15_reg_1141_reg[2] 
       (.C(ap_clk),
        .CE(z_15_reg_11410),
        .D(q0_reg_0[2]),
        .Q(z_15_reg_1141[2]),
        .R(1'b0));
  FDRE \z_15_reg_1141_reg[3] 
       (.C(ap_clk),
        .CE(z_15_reg_11410),
        .D(q0_reg_0[3]),
        .Q(z_15_reg_1141[3]),
        .R(1'b0));
  FDRE \z_15_reg_1141_reg[4] 
       (.C(ap_clk),
        .CE(z_15_reg_11410),
        .D(q0_reg_0[4]),
        .Q(z_15_reg_1141[4]),
        .R(1'b0));
  FDRE \z_15_reg_1141_reg[5] 
       (.C(ap_clk),
        .CE(z_15_reg_11410),
        .D(q0_reg_0[5]),
        .Q(z_15_reg_1141[5]),
        .R(1'b0));
  FDRE \z_15_reg_1141_reg[6] 
       (.C(ap_clk),
        .CE(z_15_reg_11410),
        .D(q0_reg_0[6]),
        .Q(z_15_reg_1141[6]),
        .R(1'b0));
  FDRE \z_15_reg_1141_reg[7] 
       (.C(ap_clk),
        .CE(z_15_reg_11410),
        .D(q0_reg_0[7]),
        .Q(z_15_reg_1141[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA820)) 
    \z_reg_1058[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .O(reg_3081));
  FDRE \z_reg_1058_reg[0] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[0]),
        .Q(z_reg_1058[0]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[1] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[1]),
        .Q(z_reg_1058[1]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[2] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[2]),
        .Q(z_reg_1058[2]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[3] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[3]),
        .Q(z_reg_1058[3]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[4] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[4]),
        .Q(z_reg_1058[4]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[5] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[5]),
        .Q(z_reg_1058[5]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[6] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[6]),
        .Q(z_reg_1058[6]),
        .R(1'b0));
  FDRE \z_reg_1058_reg[7] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(q0_reg[7]),
        .Q(z_reg_1058[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    \trunc_ln134_20_reg_1232_reg[5] ,
    q0_reg_0,
    q0_reg_1,
    ap_clk,
    clefia_s0_ce0,
    ADDRBWRADDR,
    grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    Q,
    ap_enable_reg_pp0_iter1,
    q0_reg_2,
    q0_reg_3,
    \xor_ln180_reg_1267_reg[4] ,
    \xor_ln180_reg_1267_reg[3] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [4:0]\trunc_ln134_20_reg_1232_reg[5] ;
  output [4:0]q0_reg_0;
  output [1:0]q0_reg_1;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input grp_ClefiaF0Xor_2_fu_722_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]q0_reg_2;
  input [7:0]q0_reg_3;
  input [0:0]\xor_ln180_reg_1267_reg[4] ;
  input [3:0]\xor_ln180_reg_1267_reg[3] ;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_2;
  wire grp_ClefiaF0Xor_2_fu_722_ap_start_reg;
  wire [4:0]q0_reg_0;
  wire [1:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire [7:0]sel;
  wire [4:0]\trunc_ln134_20_reg_1232_reg[5] ;
  wire [3:0]\xor_ln180_reg_1267_reg[3] ;
  wire [0:0]\xor_ln180_reg_1267_reg[4] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_148/grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92/grp_ClefiaF0Xor_2_fu_722/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0_2),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_10
       (.I0(q0_reg_2[0]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[0]),
        .O(sel[0]));
  LUT5 #(
    .INIT(32'hFFA0C0C0)) 
    q0_reg_i_1__0
       (.I0(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(clefia_s0_ce0_2));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_3
       (.I0(q0_reg_2[7]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[7]),
        .O(sel[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_4
       (.I0(q0_reg_2[6]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[6]),
        .O(sel[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_5
       (.I0(q0_reg_2[5]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[5]),
        .O(sel[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_6
       (.I0(q0_reg_2[4]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[4]),
        .O(sel[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_7
       (.I0(q0_reg_2[3]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[3]),
        .O(sel[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_8
       (.I0(q0_reg_2[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[2]),
        .O(sel[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_9
       (.I0(q0_reg_2[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[1]),
        .O(sel[1]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_13_reg_1257[5]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .O(q0_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_17_reg_1310[1]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[5]),
        .O(q0_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_17_reg_1310[2]_i_1 
       (.I0(DOBDO[0]),
        .I1(DOBDO[6]),
        .I2(DOBDO[5]),
        .O(q0_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_17_reg_1310[3]_i_1 
       (.I0(DOBDO[1]),
        .I1(DOBDO[7]),
        .I2(DOBDO[6]),
        .I3(DOBDO[5]),
        .O(q0_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_17_reg_1310[4]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(q0_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_1_reg_1304[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[1]),
        .O(q0_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_1_reg_1304[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .O(q0_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1267[0]_i_1 
       (.I0(DOBDO[7]),
        .I1(\xor_ln180_reg_1267_reg[3] [0]),
        .O(\trunc_ln134_20_reg_1232_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1267[1]_i_1 
       (.I0(DOBDO[0]),
        .I1(\xor_ln180_reg_1267_reg[3] [1]),
        .O(\trunc_ln134_20_reg_1232_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln180_reg_1267[2]_i_1 
       (.I0(\xor_ln180_reg_1267_reg[3] [2]),
        .I1(DOBDO[1]),
        .I2(DOBDO[7]),
        .O(\trunc_ln134_20_reg_1232_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln180_reg_1267[3]_i_1 
       (.I0(\xor_ln180_reg_1267_reg[3] [3]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(\trunc_ln134_20_reg_1232_reg[5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln180_reg_1267[4]_i_1 
       (.I0(\xor_ln180_reg_1267_reg[4] ),
        .I1(DOBDO[3]),
        .I2(DOBDO[7]),
        .O(\trunc_ln134_20_reg_1232_reg[5] [4]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_16
   (DOADO,
    DOBDO,
    \trunc_ln134_31_reg_1232_reg[5] ,
    q0_reg_0,
    q0_reg_1,
    ap_clk,
    clefia_s0_ce0,
    ADDRBWRADDR,
    grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    Q,
    ap_enable_reg_pp0_iter1,
    q0_reg_2,
    q0_reg_3,
    \xor_ln180_reg_1267_reg[4] ,
    \xor_ln180_reg_1267_reg[3] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [4:0]\trunc_ln134_31_reg_1232_reg[5] ;
  output [4:0]q0_reg_0;
  output [1:0]q0_reg_1;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input grp_ClefiaF0Xor_1_fu_722_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]q0_reg_2;
  input [7:0]q0_reg_3;
  input [0:0]\xor_ln180_reg_1267_reg[4] ;
  input [3:0]\xor_ln180_reg_1267_reg[3] ;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_2;
  wire grp_ClefiaF0Xor_1_fu_722_ap_start_reg;
  wire [4:0]q0_reg_0;
  wire [1:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire [7:0]sel;
  wire [4:0]\trunc_ln134_31_reg_1232_reg[5] ;
  wire [3:0]\xor_ln180_reg_1267_reg[3] ;
  wire [0:0]\xor_ln180_reg_1267_reg[4] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_162/grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92/grp_ClefiaF0Xor_1_fu_722/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0_2),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_10__2
       (.I0(q0_reg_2[0]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[0]),
        .O(sel[0]));
  LUT5 #(
    .INIT(32'hFFA0C0C0)) 
    q0_reg_i_1__4
       (.I0(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(clefia_s0_ce0_2));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_3__3
       (.I0(q0_reg_2[7]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[7]),
        .O(sel[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_4__2
       (.I0(q0_reg_2[6]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[6]),
        .O(sel[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_5__2
       (.I0(q0_reg_2[5]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[5]),
        .O(sel[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_6__2
       (.I0(q0_reg_2[4]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[4]),
        .O(sel[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_7__2
       (.I0(q0_reg_2[3]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[3]),
        .O(sel[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_8__2
       (.I0(q0_reg_2[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[2]),
        .O(sel[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_9__2
       (.I0(q0_reg_2[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg_3[1]),
        .O(sel[1]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_24_reg_1257[5]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .O(q0_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_28_reg_1310[1]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[5]),
        .O(q0_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_28_reg_1310[2]_i_1 
       (.I0(DOBDO[0]),
        .I1(DOBDO[6]),
        .I2(DOBDO[5]),
        .O(q0_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_28_reg_1310[3]_i_1 
       (.I0(DOBDO[1]),
        .I1(DOBDO[7]),
        .I2(DOBDO[6]),
        .I3(DOBDO[5]),
        .O(q0_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_28_reg_1310[4]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(q0_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_8_reg_1304[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[1]),
        .O(q0_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_8_reg_1304[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .O(q0_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1267[0]_i_1__0 
       (.I0(DOBDO[7]),
        .I1(\xor_ln180_reg_1267_reg[3] [0]),
        .O(\trunc_ln134_31_reg_1232_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1267[1]_i_1__0 
       (.I0(DOBDO[0]),
        .I1(\xor_ln180_reg_1267_reg[3] [1]),
        .O(\trunc_ln134_31_reg_1232_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln180_reg_1267[2]_i_1__0 
       (.I0(\xor_ln180_reg_1267_reg[3] [2]),
        .I1(DOBDO[1]),
        .I2(DOBDO[7]),
        .O(\trunc_ln134_31_reg_1232_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln180_reg_1267[3]_i_1__0 
       (.I0(\xor_ln180_reg_1267_reg[3] [3]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(\trunc_ln134_31_reg_1232_reg[5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln180_reg_1267[4]_i_1__0 
       (.I0(\xor_ln180_reg_1267_reg[4] ),
        .I1(DOBDO[3]),
        .I2(DOBDO[7]),
        .O(\trunc_ln134_31_reg_1232_reg[5] [4]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_31
   (DOADO,
    DOBDO,
    D,
    q0_reg_0,
    q0_reg_1,
    ap_clk,
    clefia_s0_ce0,
    ADDRBWRADDR,
    ap_enable_reg_pp0_iter1_0,
    Q,
    grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    q0_reg_2,
    q0_reg_3,
    \xor_ln180_reg_1095_reg[4] ,
    \xor_ln180_reg_1095_reg[3] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [2:0]D;
  output [4:0]q0_reg_0;
  output [1:0]q0_reg_1;
  input ap_clk;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input ap_enable_reg_pp0_iter1_0;
  input [1:0]Q;
  input grp_ClefiaF0Xor_125_fu_390_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input [7:0]q0_reg_2;
  input [7:0]q0_reg_3;
  input [0:0]\xor_ln180_reg_1095_reg[4] ;
  input [1:0]\xor_ln180_reg_1095_reg[3] ;

  wire [7:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_0;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_2;
  wire grp_ClefiaF0Xor_125_fu_390_ap_start_reg;
  wire [4:0]q0_reg_0;
  wire [1:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire q0_reg_i_10__6_n_0;
  wire q0_reg_i_3__8_n_0;
  wire q0_reg_i_4__6_n_0;
  wire q0_reg_i_5__6_n_0;
  wire q0_reg_i_6__6_n_0;
  wire q0_reg_i_7__6_n_0;
  wire q0_reg_i_8__6_n_0;
  wire q0_reg_i_9__6_n_0;
  wire [1:0]\xor_ln180_reg_1095_reg[3] ;
  wire [0:0]\xor_ln180_reg_1095_reg[4] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_176/grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44/grp_ClefiaF0Xor_125_fu_390/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_3__8_n_0,q0_reg_i_4__6_n_0,q0_reg_i_5__6_n_0,q0_reg_i_6__6_n_0,q0_reg_i_7__6_n_0,q0_reg_i_8__6_n_0,q0_reg_i_9__6_n_0,q0_reg_i_10__6_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0_2),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_10__6
       (.I0(q0_reg_2[0]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[0]),
        .I3(q0_reg_3[0]),
        .O(q0_reg_i_10__6_n_0));
  LUT5 #(
    .INIT(32'hEACCEA00)) 
    q0_reg_i_1__8
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(Q[1]),
        .I2(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(clefia_s0_ce0_2));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_3__8
       (.I0(q0_reg_2[7]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[0]),
        .I3(q0_reg_3[7]),
        .O(q0_reg_i_3__8_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_4__6
       (.I0(q0_reg_2[6]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[0]),
        .I3(q0_reg_3[6]),
        .O(q0_reg_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_5__6
       (.I0(q0_reg_2[5]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[0]),
        .I3(q0_reg_3[5]),
        .O(q0_reg_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_6__6
       (.I0(q0_reg_2[4]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[0]),
        .I3(q0_reg_3[4]),
        .O(q0_reg_i_6__6_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_7__6
       (.I0(q0_reg_2[3]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[0]),
        .I3(q0_reg_3[3]),
        .O(q0_reg_i_7__6_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_8__6
       (.I0(q0_reg_2[2]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[0]),
        .I3(q0_reg_3[2]),
        .O(q0_reg_i_8__6_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_9__6
       (.I0(q0_reg_2[1]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[0]),
        .I3(q0_reg_3[1]),
        .O(q0_reg_i_9__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_35_reg_1085[5]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[3]),
        .O(q0_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_39_reg_1138[1]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .O(q0_reg_0[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_39_reg_1138[2]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[0]),
        .I2(DOBDO[6]),
        .O(q0_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_39_reg_1138[3]_i_1 
       (.I0(DOBDO[5]),
        .I1(DOBDO[7]),
        .I2(DOBDO[1]),
        .I3(DOBDO[6]),
        .O(q0_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_39_reg_1138[4]_i_1 
       (.I0(DOBDO[6]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(q0_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_15_reg_1132[2]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[1]),
        .O(q0_reg_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_15_reg_1132[3]_i_1 
       (.I0(DOBDO[7]),
        .I1(DOBDO[2]),
        .O(q0_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln180_reg_1095[2]_i_1 
       (.I0(\xor_ln180_reg_1095_reg[3] [0]),
        .I1(DOBDO[1]),
        .I2(DOBDO[7]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln180_reg_1095[3]_i_1 
       (.I0(\xor_ln180_reg_1095_reg[3] [1]),
        .I1(DOBDO[2]),
        .I2(DOBDO[7]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_ln180_reg_1095[4]_i_1 
       (.I0(\xor_ln180_reg_1095_reg[4] ),
        .I1(DOBDO[3]),
        .I2(DOBDO[7]),
        .O(D[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
   (DOADO,
    q0_reg_0,
    ap_clk,
    clefia_s1_ce0,
    q0_reg_1,
    grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    Q,
    ap_enable_reg_pp0_iter1,
    q0_reg_2,
    q0_reg_3);
  output [7:0]DOADO;
  output [7:0]q0_reg_0;
  input ap_clk;
  input clefia_s1_ce0;
  input [7:0]q0_reg_1;
  input grp_ClefiaF0Xor_2_fu_722_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg_0;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]q0_reg_2;
  input [7:0]q0_reg_3;

  wire [7:0]DOADO;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire clefia_s1_ce0;
  wire clefia_s1_ce0_1;
  wire grp_ClefiaF0Xor_2_fu_722_ap_start_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire q0_reg_i_10__0_n_0;
  wire q0_reg_i_3__0_n_0;
  wire q0_reg_i_4__0_n_0;
  wire q0_reg_i_5__0_n_0;
  wire q0_reg_i_6__0_n_0;
  wire q0_reg_i_7__0_n_0;
  wire q0_reg_i_8__0_n_0;
  wire q0_reg_i_9__0_n_0;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_148/grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92/grp_ClefiaF0Xor_2_fu_722/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_3__0_n_0,q0_reg_i_4__0_n_0,q0_reg_i_5__0_n_0,q0_reg_i_6__0_n_0,q0_reg_i_7__0_n_0,q0_reg_i_8__0_n_0,q0_reg_i_9__0_n_0,q0_reg_i_10__0_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_0}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce0_1),
        .ENBWREN(clefia_s1_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    q0_reg_i_1
       (.I0(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(clefia_s1_ce0_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_10__0
       (.I0(q0_reg_2[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[0]),
        .O(q0_reg_i_10__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_3__0
       (.I0(q0_reg_2[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[7]),
        .O(q0_reg_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_4__0
       (.I0(q0_reg_2[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[6]),
        .O(q0_reg_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_5__0
       (.I0(q0_reg_2[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[5]),
        .O(q0_reg_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_6__0
       (.I0(q0_reg_2[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[4]),
        .O(q0_reg_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_7__0
       (.I0(q0_reg_2[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[3]),
        .O(q0_reg_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_8__0
       (.I0(q0_reg_2[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[2]),
        .O(q0_reg_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_9__0
       (.I0(q0_reg_2[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[1]),
        .O(q0_reg_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_17
   (DOADO,
    q0_reg_0,
    ap_clk,
    clefia_s1_ce0,
    q0_reg_1,
    grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    Q,
    ap_enable_reg_pp0_iter1,
    q0_reg_2,
    q0_reg_3);
  output [7:0]DOADO;
  output [7:0]q0_reg_0;
  input ap_clk;
  input clefia_s1_ce0;
  input [7:0]q0_reg_1;
  input grp_ClefiaF0Xor_1_fu_722_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg_0;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]q0_reg_2;
  input [7:0]q0_reg_3;

  wire [7:0]DOADO;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire clefia_s1_ce0;
  wire clefia_s1_ce0_1;
  wire grp_ClefiaF0Xor_1_fu_722_ap_start_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire q0_reg_i_10__3_n_0;
  wire q0_reg_i_3__4_n_0;
  wire q0_reg_i_4__3_n_0;
  wire q0_reg_i_5__3_n_0;
  wire q0_reg_i_6__3_n_0;
  wire q0_reg_i_7__3_n_0;
  wire q0_reg_i_8__3_n_0;
  wire q0_reg_i_9__3_n_0;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_162/grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92/grp_ClefiaF0Xor_1_fu_722/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_3__4_n_0,q0_reg_i_4__3_n_0,q0_reg_i_5__3_n_0,q0_reg_i_6__3_n_0,q0_reg_i_7__3_n_0,q0_reg_i_8__3_n_0,q0_reg_i_9__3_n_0,q0_reg_i_10__3_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_0}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce0_1),
        .ENBWREN(clefia_s1_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_10__3
       (.I0(q0_reg_2[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[0]),
        .O(q0_reg_i_10__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    q0_reg_i_1__3
       (.I0(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(clefia_s1_ce0_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_3__4
       (.I0(q0_reg_2[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[7]),
        .O(q0_reg_i_3__4_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_4__3
       (.I0(q0_reg_2[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[6]),
        .O(q0_reg_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_5__3
       (.I0(q0_reg_2[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[5]),
        .O(q0_reg_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_6__3
       (.I0(q0_reg_2[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[4]),
        .O(q0_reg_i_6__3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_7__3
       (.I0(q0_reg_2[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[3]),
        .O(q0_reg_i_7__3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_8__3
       (.I0(q0_reg_2[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[2]),
        .O(q0_reg_i_8__3_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_9__3
       (.I0(q0_reg_2[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(q0_reg_3[1]),
        .O(q0_reg_i_9__3_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_32
   (DOADO,
    q0_reg_0,
    ap_clk,
    clefia_s1_ce0,
    q0_reg_1,
    grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_0,
    q0_reg_2,
    q0_reg_3);
  output [7:0]DOADO;
  output [7:0]q0_reg_0;
  input ap_clk;
  input clefia_s1_ce0;
  input [7:0]q0_reg_1;
  input grp_ClefiaF0Xor_125_fu_390_ap_start_reg;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_enable_reg_pp0_iter1_0;
  input [7:0]q0_reg_2;
  input [7:0]q0_reg_3;

  wire [7:0]DOADO;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_0;
  wire clefia_s1_ce0;
  wire clefia_s1_ce0_1;
  wire grp_ClefiaF0Xor_125_fu_390_ap_start_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire q0_reg_i_10__7_n_0;
  wire q0_reg_i_3__9_n_0;
  wire q0_reg_i_4__7_n_0;
  wire q0_reg_i_5__7_n_0;
  wire q0_reg_i_6__7_n_0;
  wire q0_reg_i_7__7_n_0;
  wire q0_reg_i_8__7_n_0;
  wire q0_reg_i_9__7_n_0;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_176/grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44/grp_ClefiaF0Xor_125_fu_390/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_3__9_n_0,q0_reg_i_4__7_n_0,q0_reg_i_5__7_n_0,q0_reg_i_6__7_n_0,q0_reg_i_7__7_n_0,q0_reg_i_8__7_n_0,q0_reg_i_9__7_n_0,q0_reg_i_10__7_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_0}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce0_1),
        .ENBWREN(clefia_s1_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_10__7
       (.I0(q0_reg_2[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(q0_reg_3[0]),
        .O(q0_reg_i_10__7_n_0));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    q0_reg_i_1__7
       (.I0(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(Q[1]),
        .O(clefia_s1_ce0_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_3__9
       (.I0(q0_reg_2[7]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(q0_reg_3[7]),
        .O(q0_reg_i_3__9_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_4__7
       (.I0(q0_reg_2[6]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(q0_reg_3[6]),
        .O(q0_reg_i_4__7_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_5__7
       (.I0(q0_reg_2[5]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(q0_reg_3[5]),
        .O(q0_reg_i_5__7_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_6__7
       (.I0(q0_reg_2[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(q0_reg_3[4]),
        .O(q0_reg_i_6__7_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_7__7
       (.I0(q0_reg_2[3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(q0_reg_3[3]),
        .O(q0_reg_i_7__7_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_8__7
       (.I0(q0_reg_2[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(q0_reg_3[2]),
        .O(q0_reg_i_8__7_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_9__7
       (.I0(q0_reg_2[1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(q0_reg_3[1]),
        .O(q0_reg_i_9__7_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_52
   (D,
    reg_315_reg_0,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[9] ,
    ADDRARDADDR,
    ap_enable_reg_pp0_iter2_reg_0,
    \ap_CS_fsm_reg[19] ,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    \idx109_fu_78_reg[0] ,
    S,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[3]_5 ,
    \ap_CS_fsm_reg[3]_6 ,
    \ap_CS_fsm_reg[3]_7 ,
    \ap_CS_fsm_reg[3]_8 ,
    \ap_CS_fsm_reg[3]_9 ,
    \ap_CS_fsm_reg[3]_10 ,
    \ap_CS_fsm_reg[3]_11 ,
    \ap_CS_fsm_reg[3]_12 ,
    \ap_CS_fsm_reg[3]_13 ,
    \ap_CS_fsm_reg[3]_14 ,
    \ap_CS_fsm_reg[3]_15 ,
    \ap_CS_fsm_reg[3]_16 ,
    \rk_offset_read_reg_815_reg[3]_0 ,
    \rk_offset_read_reg_815_reg[1]_0 ,
    \idx109_fu_78_reg[1] ,
    \rk_offset_read_reg_815_reg[0]_0 ,
    \rk_offset_read_reg_815_reg[3]_1 ,
    grp_ClefiaF0Xor_fu_406_ap_start_reg_reg,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[10]_0 ,
    ap_enable_reg_pp0_iter2_reg_1,
    ap_rst_n_inv,
    ap_clk,
    reg_3130,
    clefia_s0_ce0,
    reg_315_reg_1,
    ADDRBWRADDR,
    ap_rst_n,
    grp_ClefiaF0Xor_fu_406_ap_start_reg,
    ram_reg,
    Q,
    ap_enable_reg_pp0_iter0,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_i_44__9,
    ram_reg_15,
    O,
    ram_reg_16,
    ram_reg_i_55__9,
    ram_reg_i_80__5_0,
    ram_reg_i_84__5_0,
    \rk_offset_read_reg_815_reg[7]_0 ,
    ram_reg_i_90__5_0,
    ram_reg_17,
    shl_ln_reg_173,
    ram_reg_18,
    ram_reg_19,
    DOBDO,
    DOADO,
    ram_reg_i_237,
    ram_reg_i_72__5_0,
    ram_reg_i_76__5_0,
    ram_reg_i_229_0,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
    grp_ClefiaEncrypt_1_fu_190_rk_address0,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    grp_ClefiaKeySet128_fu_176_rk_address0,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    grp_ClefiaEncrypt_1_fu_190_rk_address1,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    ram_reg_35,
    ram_reg_36,
    ram_reg_37);
  output [7:0]D;
  output [7:0]reg_315_reg_0;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output [0:0]\ap_CS_fsm_reg[9] ;
  output [0:0]ADDRARDADDR;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [0:0]\ap_CS_fsm_reg[19] ;
  output [1:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  output \idx109_fu_78_reg[0] ;
  output [3:0]S;
  output \ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[3]_2 ;
  output \ap_CS_fsm_reg[3]_3 ;
  output \ap_CS_fsm_reg[3]_4 ;
  output \ap_CS_fsm_reg[3]_5 ;
  output \ap_CS_fsm_reg[3]_6 ;
  output \ap_CS_fsm_reg[3]_7 ;
  output \ap_CS_fsm_reg[3]_8 ;
  output \ap_CS_fsm_reg[3]_9 ;
  output \ap_CS_fsm_reg[3]_10 ;
  output \ap_CS_fsm_reg[3]_11 ;
  output \ap_CS_fsm_reg[3]_12 ;
  output \ap_CS_fsm_reg[3]_13 ;
  output \ap_CS_fsm_reg[3]_14 ;
  output \ap_CS_fsm_reg[3]_15 ;
  output \ap_CS_fsm_reg[3]_16 ;
  output \rk_offset_read_reg_815_reg[3]_0 ;
  output \rk_offset_read_reg_815_reg[1]_0 ;
  output \idx109_fu_78_reg[1] ;
  output \rk_offset_read_reg_815_reg[0]_0 ;
  output \rk_offset_read_reg_815_reg[3]_1 ;
  output grp_ClefiaF0Xor_fu_406_ap_start_reg_reg;
  output [4:0]\ap_CS_fsm_reg[10] ;
  output [1:0]\ap_CS_fsm_reg[10]_0 ;
  output ap_enable_reg_pp0_iter2_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input reg_3130;
  input clefia_s0_ce0;
  input [7:0]reg_315_reg_1;
  input [7:0]ADDRBWRADDR;
  input ap_rst_n;
  input grp_ClefiaF0Xor_fu_406_ap_start_reg;
  input ram_reg;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [3:0]ram_reg_0;
  input ram_reg_1;
  input [0:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_i_44__9;
  input ram_reg_15;
  input [3:0]O;
  input ram_reg_16;
  input ram_reg_i_55__9;
  input ram_reg_i_80__5_0;
  input ram_reg_i_84__5_0;
  input [7:0]\rk_offset_read_reg_815_reg[7]_0 ;
  input ram_reg_i_90__5_0;
  input ram_reg_17;
  input [2:0]shl_ln_reg_173;
  input ram_reg_18;
  input ram_reg_19;
  input [7:0]DOBDO;
  input [7:0]DOADO;
  input ram_reg_i_237;
  input ram_reg_i_72__5_0;
  input ram_reg_i_76__5_0;
  input ram_reg_i_229_0;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg;
  input [3:0]grp_ClefiaEncrypt_1_fu_190_rk_address0;
  input ram_reg_20;
  input [1:0]ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input [0:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_29;
  input ram_reg_30;
  input [1:0]grp_ClefiaEncrypt_1_fu_190_rk_address1;
  input ram_reg_31;
  input ram_reg_32;
  input ram_reg_33;
  input ram_reg_34;
  input [0:0]ram_reg_35;
  input ram_reg_36;
  input ram_reg_37;

  wire [0:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [3:0]O;
  wire [5:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[1]_i_2__10_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [4:0]\ap_CS_fsm_reg[10] ;
  wire [1:0]\ap_CS_fsm_reg[10]_0 ;
  wire [0:0]\ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_10 ;
  wire \ap_CS_fsm_reg[3]_11 ;
  wire \ap_CS_fsm_reg[3]_12 ;
  wire \ap_CS_fsm_reg[3]_13 ;
  wire \ap_CS_fsm_reg[3]_14 ;
  wire \ap_CS_fsm_reg[3]_15 ;
  wire \ap_CS_fsm_reg[3]_16 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[3]_5 ;
  wire \ap_CS_fsm_reg[3]_6 ;
  wire \ap_CS_fsm_reg[3]_7 ;
  wire \ap_CS_fsm_reg[3]_8 ;
  wire \ap_CS_fsm_reg[3]_9 ;
  wire \ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[9] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_1;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [1:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__19_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__7_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg;
  wire [7:7]grp_ClefiaDecrypt_1_fu_212_rk_address0;
  wire [6:5]grp_ClefiaDecrypt_1_fu_212_rk_address1;
  wire [3:0]grp_ClefiaEncrypt_1_fu_190_rk_address0;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_rk_address1;
  wire grp_ClefiaF0Xor_fu_406_ap_ready;
  wire grp_ClefiaF0Xor_fu_406_ap_start_reg;
  wire grp_ClefiaF0Xor_fu_406_ap_start_reg_reg;
  wire [0:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  wire \idx109_fu_78_reg[0] ;
  wire \idx109_fu_78_reg[1] ;
  wire [7:1]or_ln134_7_fu_685_p3;
  wire [7:0]or_ln134_8_fu_747_p3;
  wire [7:0]or_ln134_s_fu_679_p3;
  wire [7:1]or_ln_fu_753_p3;
  wire [7:0]q0;
  wire ram_reg;
  wire [3:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [0:0]ram_reg_2;
  wire ram_reg_20;
  wire [1:0]ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire [0:0]ram_reg_35;
  wire ram_reg_36;
  wire ram_reg_37;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_101__4_n_0;
  wire ram_reg_i_102__4_n_0;
  wire ram_reg_i_105__4_n_0;
  wire ram_reg_i_106__3_n_0;
  wire ram_reg_i_109__3_n_0;
  wire ram_reg_i_110__4_n_0;
  wire ram_reg_i_113__4_n_0;
  wire ram_reg_i_114__4_n_0;
  wire ram_reg_i_117__4_n_0;
  wire ram_reg_i_118__4_n_0;
  wire ram_reg_i_121__3_n_0;
  wire ram_reg_i_122__4_n_0;
  wire ram_reg_i_125__4_n_0;
  wire ram_reg_i_126__4_n_0;
  wire ram_reg_i_129__3_n_0;
  wire ram_reg_i_130__4_n_0;
  wire ram_reg_i_133__4_n_0;
  wire ram_reg_i_134__4_n_0;
  wire ram_reg_i_137__4_n_0;
  wire ram_reg_i_138__3_n_0;
  wire ram_reg_i_141__4_n_0;
  wire ram_reg_i_142__3_n_0;
  wire ram_reg_i_143__4_n_0;
  wire ram_reg_i_172__0_n_0;
  wire ram_reg_i_180_n_0;
  wire ram_reg_i_205_n_0;
  wire ram_reg_i_213_n_0;
  wire ram_reg_i_221_n_0;
  wire ram_reg_i_229_0;
  wire ram_reg_i_229_n_0;
  wire ram_reg_i_237;
  wire ram_reg_i_244_n_0;
  wire ram_reg_i_29__10_n_0;
  wire ram_reg_i_34__10_n_0;
  wire ram_reg_i_35__9_n_0;
  wire ram_reg_i_370_n_0;
  wire ram_reg_i_379_n_0;
  wire ram_reg_i_37__10_n_0;
  wire ram_reg_i_391_n_0;
  wire ram_reg_i_409_n_0;
  wire ram_reg_i_420_n_0;
  wire ram_reg_i_431_n_0;
  wire ram_reg_i_43__8_n_0;
  wire ram_reg_i_44__9;
  wire ram_reg_i_451_n_0;
  wire ram_reg_i_543_n_0;
  wire ram_reg_i_554_n_0;
  wire ram_reg_i_55__9;
  wire ram_reg_i_562_n_0;
  wire ram_reg_i_575_n_0;
  wire ram_reg_i_72__5_0;
  wire ram_reg_i_76__5_0;
  wire ram_reg_i_76__5_n_0;
  wire ram_reg_i_80__5_0;
  wire ram_reg_i_80__5_n_0;
  wire ram_reg_i_81__5_n_0;
  wire ram_reg_i_82__4_n_0;
  wire ram_reg_i_84__5_0;
  wire ram_reg_i_84__5_n_0;
  wire ram_reg_i_85__5_n_0;
  wire ram_reg_i_86__4_n_0;
  wire ram_reg_i_89__4_n_0;
  wire ram_reg_i_90__4_n_0;
  wire ram_reg_i_90__5_0;
  wire ram_reg_i_90__5_n_0;
  wire ram_reg_i_93__4_n_0;
  wire ram_reg_i_94__5_n_0;
  wire ram_reg_i_97__4_n_0;
  wire ram_reg_i_98__3_n_0;
  wire reg_3110;
  wire reg_3130;
  wire [7:0]reg_315_reg_0;
  wire [7:0]reg_315_reg_1;
  wire reg_315_reg_n_10;
  wire reg_315_reg_n_11;
  wire reg_315_reg_n_12;
  wire reg_315_reg_n_13;
  wire reg_315_reg_n_14;
  wire reg_315_reg_n_15;
  wire reg_315_reg_n_8;
  wire reg_315_reg_n_9;
  wire [7:0]rk_offset_read_reg_815;
  wire \rk_offset_read_reg_815_reg[0]_0 ;
  wire \rk_offset_read_reg_815_reg[1]_0 ;
  wire \rk_offset_read_reg_815_reg[3]_0 ;
  wire \rk_offset_read_reg_815_reg[3]_1 ;
  wire [7:0]\rk_offset_read_reg_815_reg[7]_0 ;
  wire [2:0]shl_ln_reg_173;
  wire \trunc_ln134_67_reg_939[1]_i_1_n_0 ;
  wire \trunc_ln134_67_reg_939[2]_i_1_n_0 ;
  wire \trunc_ln134_67_reg_939[3]_i_1_n_0 ;
  wire \trunc_ln134_69_reg_955[1]_i_1_n_0 ;
  wire \trunc_ln134_69_reg_955[2]_i_1_n_0 ;
  wire \trunc_ln134_69_reg_955[3]_i_1_n_0 ;
  wire [3:1]trunc_ln134_71_reg_903;
  wire [3:1]trunc_ln134_72_reg_913;
  wire [4:2]x_assign_29_fu_561_p3;
  wire [3:1]x_assign_29_reg_933;
  wire [4:2]x_assign_30_fu_637_p3;
  wire [7:1]x_assign_30_reg_949;
  wire [7:0]x_assign_31_reg_897;
  wire [3:1]x_assign_31_reg_897_pp0_iter1_reg;
  wire [7:0]x_assign_s_reg_891;
  wire [7:1]x_assign_s_reg_891_pp0_iter1_reg;
  wire [7:0]z_22_reg_876;
  wire [7:0]z_23_reg_923;
  wire z_23_reg_9230;
  wire [7:0]z_24_reg_928;
  wire [7:0]z_reg_871;
  wire [15:8]NLW_reg_311_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_reg_311_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_reg_311_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_reg_311_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_reg_315_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_reg_315_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_reg_315_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_reg_315_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln224_fu_457_p2_carry_i_1
       (.I0(\rk_offset_read_reg_815_reg[7]_0 [7]),
        .I1(shl_ln_reg_173[0]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln224_fu_457_p2_carry_i_2
       (.I0(shl_ln_reg_173[2]),
        .I1(\rk_offset_read_reg_815_reg[7]_0 [6]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln224_fu_457_p2_carry_i_3
       (.I0(shl_ln_reg_173[1]),
        .I1(\rk_offset_read_reg_815_reg[7]_0 [5]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln224_fu_457_p2_carry_i_4
       (.I0(shl_ln_reg_173[0]),
        .I1(\rk_offset_read_reg_815_reg[7]_0 [4]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__24 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__20 
       (.I0(\ap_CS_fsm[1]_i_2__10_n_0 ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \ap_CS_fsm[1]_i_2__10 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_2__10_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ap_enable_reg_pp0_iter0_reg_i_1__10
       (.I0(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_1),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    ap_enable_reg_pp0_iter1_i_1__19
       (.I0(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__19_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00808A80)) 
    ap_enable_reg_pp0_iter2_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter2_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__7_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF02AA02AA02AA)) 
    grp_ClefiaF0Xor_fu_406_ap_start_reg_i_1
       (.I0(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(Q[0]),
        .I5(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .O(grp_ClefiaF0Xor_fu_406_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    ram_reg_i_101__4
       (.I0(or_ln134_s_fu_679_p3[2]),
        .I1(or_ln134_7_fu_685_p3[2]),
        .I2(x_assign_30_reg_949[2]),
        .I3(z_reg_871[2]),
        .I4(x_assign_s_reg_891[2]),
        .I5(DOADO[2]),
        .O(ram_reg_i_101__4_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    ram_reg_i_102__4
       (.I0(x_assign_s_reg_891_pp0_iter1_reg[2]),
        .I1(DOADO[2]),
        .I2(x_assign_30_reg_949[2]),
        .I3(z_23_reg_923[2]),
        .I4(or_ln_fu_753_p3[2]),
        .I5(or_ln134_8_fu_747_p3[2]),
        .O(ram_reg_i_102__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_105__4
       (.I0(x_assign_s_reg_891_pp0_iter1_reg[1]),
        .I1(DOADO[1]),
        .I2(or_ln134_8_fu_747_p3[1]),
        .I3(or_ln_fu_753_p3[1]),
        .I4(x_assign_30_reg_949[1]),
        .I5(z_23_reg_923[1]),
        .O(ram_reg_i_105__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_106__3
       (.I0(or_ln134_s_fu_679_p3[1]),
        .I1(or_ln134_7_fu_685_p3[1]),
        .I2(x_assign_30_reg_949[1]),
        .I3(z_reg_871[1]),
        .I4(x_assign_s_reg_891[1]),
        .I5(DOADO[1]),
        .O(ram_reg_i_106__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_109__3
       (.I0(or_ln_fu_753_p3[1]),
        .I1(DOADO[0]),
        .I2(x_assign_s_reg_891_pp0_iter1_reg[7]),
        .I3(or_ln134_8_fu_747_p3[0]),
        .I4(or_ln134_7_fu_685_p3[1]),
        .I5(z_23_reg_923[0]),
        .O(ram_reg_i_109__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_110__4
       (.I0(or_ln134_s_fu_679_p3[0]),
        .I1(x_assign_30_reg_949[7]),
        .I2(or_ln134_7_fu_685_p3[1]),
        .I3(z_reg_871[0]),
        .I4(x_assign_s_reg_891[0]),
        .I5(DOADO[0]),
        .O(ram_reg_i_110__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_113__4
       (.I0(or_ln134_8_fu_747_p3[7]),
        .I1(DOBDO[7]),
        .I2(or_ln134_8_fu_747_p3[0]),
        .I3(or_ln_fu_753_p3[7]),
        .I4(or_ln134_s_fu_679_p3[0]),
        .I5(z_24_reg_928[7]),
        .O(ram_reg_i_113__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_114__4
       (.I0(or_ln134_s_fu_679_p3[0]),
        .I1(or_ln134_s_fu_679_p3[7]),
        .I2(z_22_reg_876[7]),
        .I3(or_ln134_7_fu_685_p3[7]),
        .I4(x_assign_31_reg_897[7]),
        .I5(DOBDO[7]),
        .O(ram_reg_i_114__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_117__4
       (.I0(or_ln134_8_fu_747_p3[6]),
        .I1(DOBDO[6]),
        .I2(or_ln134_8_fu_747_p3[7]),
        .I3(or_ln_fu_753_p3[6]),
        .I4(or_ln134_s_fu_679_p3[7]),
        .I5(z_24_reg_928[6]),
        .O(ram_reg_i_117__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_118__4
       (.I0(or_ln134_s_fu_679_p3[6]),
        .I1(z_22_reg_876[6]),
        .I2(or_ln134_s_fu_679_p3[7]),
        .I3(or_ln134_7_fu_685_p3[6]),
        .I4(x_assign_31_reg_897[6]),
        .I5(DOBDO[6]),
        .O(ram_reg_i_118__4_n_0));
  LUT6 #(
    .INIT(64'hAACCAAF0AACCAAFF)) 
    ram_reg_i_11__12
       (.I0(grp_ClefiaDecrypt_1_fu_212_rk_address0),
        .I1(grp_ClefiaEncrypt_1_fu_190_rk_address0[3]),
        .I2(ram_reg_20),
        .I3(ram_reg_21[1]),
        .I4(ram_reg_21[0]),
        .I5(ram_reg_22),
        .O(\ap_CS_fsm_reg[10] [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_121__3
       (.I0(or_ln134_8_fu_747_p3[5]),
        .I1(DOBDO[5]),
        .I2(or_ln134_s_fu_679_p3[6]),
        .I3(z_24_reg_928[5]),
        .I4(or_ln134_8_fu_747_p3[6]),
        .I5(or_ln_fu_753_p3[5]),
        .O(ram_reg_i_121__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_122__4
       (.I0(or_ln134_s_fu_679_p3[5]),
        .I1(z_22_reg_876[5]),
        .I2(or_ln134_s_fu_679_p3[6]),
        .I3(or_ln134_7_fu_685_p3[5]),
        .I4(x_assign_31_reg_897[5]),
        .I5(DOBDO[5]),
        .O(ram_reg_i_122__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_125__4
       (.I0(or_ln134_8_fu_747_p3[4]),
        .I1(DOBDO[4]),
        .I2(or_ln134_8_fu_747_p3[5]),
        .I3(or_ln_fu_753_p3[4]),
        .I4(or_ln134_s_fu_679_p3[5]),
        .I5(z_24_reg_928[4]),
        .O(ram_reg_i_125__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_126__4
       (.I0(or_ln134_s_fu_679_p3[4]),
        .I1(z_22_reg_876[4]),
        .I2(or_ln134_s_fu_679_p3[5]),
        .I3(or_ln134_7_fu_685_p3[4]),
        .I4(x_assign_31_reg_897[4]),
        .I5(DOBDO[4]),
        .O(ram_reg_i_126__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_129__3
       (.I0(or_ln134_8_fu_747_p3[3]),
        .I1(DOBDO[3]),
        .I2(x_assign_29_reg_933[3]),
        .I3(z_24_reg_928[3]),
        .I4(x_assign_31_reg_897_pp0_iter1_reg[3]),
        .I5(or_ln_fu_753_p3[3]),
        .O(ram_reg_i_129__3_n_0));
  LUT6 #(
    .INIT(64'hAACCAAF0AACCAAFF)) 
    ram_reg_i_12__12
       (.I0(ram_reg_i_76__5_n_0),
        .I1(grp_ClefiaEncrypt_1_fu_190_rk_address0[2]),
        .I2(ram_reg_29),
        .I3(ram_reg_21[1]),
        .I4(ram_reg_21[0]),
        .I5(ram_reg_30),
        .O(\ap_CS_fsm_reg[10] [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_130__4
       (.I0(or_ln134_s_fu_679_p3[3]),
        .I1(z_22_reg_876[3]),
        .I2(x_assign_29_reg_933[3]),
        .I3(or_ln134_7_fu_685_p3[3]),
        .I4(x_assign_31_reg_897[3]),
        .I5(DOBDO[3]),
        .O(ram_reg_i_130__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_133__4
       (.I0(or_ln134_8_fu_747_p3[2]),
        .I1(DOBDO[2]),
        .I2(x_assign_29_reg_933[2]),
        .I3(z_24_reg_928[2]),
        .I4(x_assign_31_reg_897_pp0_iter1_reg[2]),
        .I5(or_ln_fu_753_p3[2]),
        .O(ram_reg_i_133__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_134__4
       (.I0(or_ln134_s_fu_679_p3[2]),
        .I1(z_22_reg_876[2]),
        .I2(x_assign_29_reg_933[2]),
        .I3(or_ln134_7_fu_685_p3[2]),
        .I4(x_assign_31_reg_897[2]),
        .I5(DOBDO[2]),
        .O(ram_reg_i_134__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_137__4
       (.I0(or_ln134_8_fu_747_p3[1]),
        .I1(DOBDO[1]),
        .I2(x_assign_29_reg_933[1]),
        .I3(z_24_reg_928[1]),
        .I4(x_assign_31_reg_897_pp0_iter1_reg[1]),
        .I5(or_ln_fu_753_p3[1]),
        .O(ram_reg_i_137__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_138__3
       (.I0(or_ln134_s_fu_679_p3[1]),
        .I1(z_22_reg_876[1]),
        .I2(x_assign_29_reg_933[1]),
        .I3(or_ln134_7_fu_685_p3[1]),
        .I4(x_assign_31_reg_897[1]),
        .I5(DOBDO[1]),
        .O(ram_reg_i_138__3_n_0));
  LUT6 #(
    .INIT(64'hAACCAAF0AACCAAFF)) 
    ram_reg_i_13__12
       (.I0(ram_reg_i_80__5_n_0),
        .I1(grp_ClefiaEncrypt_1_fu_190_rk_address0[1]),
        .I2(ram_reg_27),
        .I3(ram_reg_21[1]),
        .I4(ram_reg_21[0]),
        .I5(ram_reg_28),
        .O(\ap_CS_fsm_reg[10] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_141__4
       (.I0(or_ln134_8_fu_747_p3[0]),
        .I1(DOBDO[0]),
        .I2(or_ln134_8_fu_747_p3[1]),
        .I3(x_assign_s_reg_891_pp0_iter1_reg[7]),
        .I4(or_ln134_s_fu_679_p3[1]),
        .I5(z_24_reg_928[0]),
        .O(ram_reg_i_141__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_142__3
       (.I0(or_ln134_s_fu_679_p3[0]),
        .I1(z_22_reg_876[0]),
        .I2(or_ln134_s_fu_679_p3[1]),
        .I3(x_assign_30_reg_949[7]),
        .I4(x_assign_31_reg_897[0]),
        .I5(DOBDO[0]),
        .O(ram_reg_i_142__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h1B1B1BFF)) 
    ram_reg_i_143__4
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_i_143__4_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAC0AAAAAAFF)) 
    ram_reg_i_14__12
       (.I0(ram_reg_i_84__5_n_0),
        .I1(ram_reg_23),
        .I2(grp_ClefiaKeySet128_fu_176_rk_address0),
        .I3(ram_reg_21[1]),
        .I4(ram_reg_21[0]),
        .I5(ram_reg_24),
        .O(\ap_CS_fsm_reg[10] [1]));
  MUXF7 ram_reg_i_165__1
       (.I0(ram_reg_i_370_n_0),
        .I1(ram_reg_i_44__9),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0[1]),
        .S(ram_reg_14));
  LUT5 #(
    .INIT(32'hAAACAAAF)) 
    ram_reg_i_16__12
       (.I0(ram_reg_i_90__5_n_0),
        .I1(ram_reg_25),
        .I2(ram_reg_21[1]),
        .I3(ram_reg_21[0]),
        .I4(ram_reg_26),
        .O(\ap_CS_fsm_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    ram_reg_i_172__0
       (.I0(rk_offset_read_reg_815[4]),
        .I1(rk_offset_read_reg_815[2]),
        .I2(rk_offset_read_reg_815[1]),
        .I3(rk_offset_read_reg_815[3]),
        .I4(rk_offset_read_reg_815[5]),
        .O(ram_reg_i_172__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_i_180
       (.I0(rk_offset_read_reg_815[3]),
        .I1(rk_offset_read_reg_815[1]),
        .I2(rk_offset_read_reg_815[2]),
        .I3(rk_offset_read_reg_815[4]),
        .O(ram_reg_i_180_n_0));
  MUXF7 ram_reg_i_186
       (.I0(ram_reg_i_379_n_0),
        .I1(ram_reg_i_55__9),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0[0]),
        .S(ram_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    ram_reg_i_195
       (.I0(rk_offset_read_reg_815[1]),
        .I1(rk_offset_read_reg_815[2]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\rk_offset_read_reg_815_reg[7]_0 [2]),
        .O(\rk_offset_read_reg_815_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_203
       (.I0(rk_offset_read_reg_815[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\rk_offset_read_reg_815_reg[7]_0 [0]),
        .O(\rk_offset_read_reg_815_reg[0]_0 ));
  MUXF7 ram_reg_i_205
       (.I0(ram_reg_i_72__5_0),
        .I1(ram_reg_i_391_n_0),
        .O(ram_reg_i_205_n_0),
        .S(ap_CS_fsm_pp0_stage1));
  LUT6 #(
    .INIT(64'h4444444FFFFFFFFF)) 
    ram_reg_i_20__11
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(ram_reg_i_37__10_n_0),
        .I2(ram_reg),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[7] ));
  MUXF7 ram_reg_i_213
       (.I0(ram_reg_i_76__5_0),
        .I1(ram_reg_i_409_n_0),
        .O(ram_reg_i_213_n_0),
        .S(ap_CS_fsm_pp0_stage1));
  MUXF7 ram_reg_i_221
       (.I0(ram_reg_i_420_n_0),
        .I1(ram_reg_i_80__5_0),
        .O(ram_reg_i_221_n_0),
        .S(ram_reg_14));
  MUXF7 ram_reg_i_229
       (.I0(ram_reg_i_431_n_0),
        .I1(ram_reg_i_84__5_0),
        .O(ram_reg_i_229_n_0),
        .S(ram_reg_14));
  LUT6 #(
    .INIT(64'hFFFFC5FF0000C500)) 
    ram_reg_i_244
       (.I0(ram_reg_i_451_n_0),
        .I1(ram_reg_i_90__5_0),
        .I2(ram_reg_14),
        .I3(ram_reg_0[1]),
        .I4(ram_reg_1),
        .I5(ram_reg_0[0]),
        .O(ram_reg_i_244_n_0));
  LUT6 #(
    .INIT(64'hFFABABABFFFFFFFF)) 
    ram_reg_i_29__10
       (.I0(ram_reg_8),
        .I1(ram_reg_i_35__9_n_0),
        .I2(ram_reg_i_43__8_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[5]),
        .I5(ram_reg_9),
        .O(ram_reg_i_29__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_34__10
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_34__10_n_0));
  LUT5 #(
    .INIT(32'hBBBBBBBF)) 
    ram_reg_i_356
       (.I0(ram_reg_i_37__10_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_35__9
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_35__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    ram_reg_i_36__10
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    ram_reg_i_370
       (.I0(rk_offset_read_reg_815[7]),
        .I1(ram_reg_i_172__0_n_0),
        .I2(rk_offset_read_reg_815[6]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(O[3]),
        .O(ram_reg_i_370_n_0));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    ram_reg_i_379
       (.I0(rk_offset_read_reg_815[4]),
        .I1(rk_offset_read_reg_815[3]),
        .I2(rk_offset_read_reg_815[1]),
        .I3(rk_offset_read_reg_815[2]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(O[0]),
        .O(ram_reg_i_379_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h335F)) 
    ram_reg_i_37__10
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_i_37__10_n_0));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    ram_reg_i_383
       (.I0(rk_offset_read_reg_815[3]),
        .I1(rk_offset_read_reg_815[2]),
        .I2(rk_offset_read_reg_815[1]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\rk_offset_read_reg_815_reg[7]_0 [3]),
        .O(\rk_offset_read_reg_815_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    ram_reg_i_386
       (.I0(\rk_offset_read_reg_815_reg[7]_0 [1]),
        .I1(rk_offset_read_reg_815[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(\idx109_fu_78_reg[1] ));
  LUT3 #(
    .INIT(8'h59)) 
    ram_reg_i_391
       (.I0(rk_offset_read_reg_815[7]),
        .I1(rk_offset_read_reg_815[6]),
        .I2(ram_reg_i_543_n_0),
        .O(ram_reg_i_391_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_i_409
       (.I0(rk_offset_read_reg_815[6]),
        .I1(ram_reg_i_543_n_0),
        .O(ram_reg_i_409_n_0));
  LUT6 #(
    .INIT(64'h9F909F90909F9F90)) 
    ram_reg_i_420
       (.I0(rk_offset_read_reg_815[5]),
        .I1(ram_reg_i_554_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(O[1]),
        .I4(O[0]),
        .I5(ram_reg_i_229_0),
        .O(ram_reg_i_420_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_42__10
       (.I0(ram_reg_i_81__5_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_82__4_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[7]),
        .O(\ap_CS_fsm_reg[3]_14 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    ram_reg_i_431
       (.I0(rk_offset_read_reg_815[4]),
        .I1(ram_reg_i_562_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(O[0]),
        .I4(ram_reg_i_229_0),
        .O(ram_reg_i_431_n_0));
  LUT6 #(
    .INIT(64'h000088A088A088A0)) 
    ram_reg_i_43__8
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_43__8_n_0));
  LUT6 #(
    .INIT(64'h606F606F6F60606F)) 
    ram_reg_i_446
       (.I0(rk_offset_read_reg_815[3]),
        .I1(ram_reg_i_575_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\rk_offset_read_reg_815_reg[7]_0 [3]),
        .I4(\rk_offset_read_reg_815_reg[7]_0 [2]),
        .I5(ram_reg_i_237),
        .O(\rk_offset_read_reg_815_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_44__8
       (.I0(ram_reg_i_85__5_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_86__4_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[6]),
        .O(\ap_CS_fsm_reg[3]_7 ));
  LUT6 #(
    .INIT(64'hA900A9FFA9FFA900)) 
    ram_reg_i_451
       (.I0(rk_offset_read_reg_815[2]),
        .I1(rk_offset_read_reg_815[1]),
        .I2(rk_offset_read_reg_815[0]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\rk_offset_read_reg_815_reg[7]_0 [2]),
        .I5(ram_reg_i_237),
        .O(ram_reg_i_451_n_0));
  LUT6 #(
    .INIT(64'h5514001400145514)) 
    ram_reg_i_460
       (.I0(ram_reg_14),
        .I1(\rk_offset_read_reg_815_reg[7]_0 [0]),
        .I2(\rk_offset_read_reg_815_reg[7]_0 [1]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(rk_offset_read_reg_815[1]),
        .I5(rk_offset_read_reg_815[0]),
        .O(\idx109_fu_78_reg[0] ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_46__7
       (.I0(ram_reg_i_89__4_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_90__4_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[5]),
        .O(\ap_CS_fsm_reg[3]_13 ));
  LUT6 #(
    .INIT(64'hB88BBBBBB88B8888)) 
    ram_reg_i_47__8
       (.I0(ram_reg_15),
        .I1(ram_reg_14),
        .I2(rk_offset_read_reg_815[6]),
        .I3(ram_reg_i_172__0_n_0),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(O[2]),
        .O(grp_ClefiaDecrypt_1_fu_212_rk_address1[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_48__9
       (.I0(ram_reg_i_93__4_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_94__5_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[4]),
        .O(\ap_CS_fsm_reg[3]_12 ));
  LUT6 #(
    .INIT(64'hAACCAA0FAACCAA00)) 
    ram_reg_i_4__10
       (.I0(grp_ClefiaDecrypt_1_fu_212_rk_address1[6]),
        .I1(grp_ClefiaEncrypt_1_fu_190_rk_address1[1]),
        .I2(ram_reg_31),
        .I3(ram_reg_21[1]),
        .I4(ram_reg_21[0]),
        .I5(ram_reg_32),
        .O(\ap_CS_fsm_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FE0000)) 
    ram_reg_i_4__9
       (.I0(ram_reg_10),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_35__9_n_0),
        .I3(ram_reg_11),
        .I4(ram_reg_12),
        .I5(ram_reg_13),
        .O(\ap_CS_fsm_reg[19] ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_50__8
       (.I0(ram_reg_i_97__4_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_98__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[3]),
        .O(\ap_CS_fsm_reg[3]_8 ));
  LUT6 #(
    .INIT(64'hB88BBBBBB88B8888)) 
    ram_reg_i_51__8
       (.I0(ram_reg_16),
        .I1(ram_reg_14),
        .I2(rk_offset_read_reg_815[5]),
        .I3(ram_reg_i_180_n_0),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(O[1]),
        .O(grp_ClefiaDecrypt_1_fu_212_rk_address1[5]));
  LUT6 #(
    .INIT(64'h0000FFFF7F407F40)) 
    ram_reg_i_52__9
       (.I0(ram_reg_i_101__4_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[2]),
        .I4(ram_reg_i_102__4_n_0),
        .I5(ram_reg_i_34__10_n_0),
        .O(\ap_CS_fsm_reg[3]_9 ));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    ram_reg_i_543
       (.I0(rk_offset_read_reg_815[4]),
        .I1(rk_offset_read_reg_815[2]),
        .I2(rk_offset_read_reg_815[0]),
        .I3(rk_offset_read_reg_815[1]),
        .I4(rk_offset_read_reg_815[3]),
        .I5(rk_offset_read_reg_815[5]),
        .O(ram_reg_i_543_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_54__8
       (.I0(ram_reg_i_105__4_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_106__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[1]),
        .O(\ap_CS_fsm_reg[3]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    ram_reg_i_554
       (.I0(rk_offset_read_reg_815[3]),
        .I1(rk_offset_read_reg_815[1]),
        .I2(rk_offset_read_reg_815[0]),
        .I3(rk_offset_read_reg_815[2]),
        .I4(rk_offset_read_reg_815[4]),
        .O(ram_reg_i_554_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    ram_reg_i_562
       (.I0(rk_offset_read_reg_815[2]),
        .I1(rk_offset_read_reg_815[0]),
        .I2(rk_offset_read_reg_815[1]),
        .I3(rk_offset_read_reg_815[3]),
        .O(ram_reg_i_562_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_56__7
       (.I0(ram_reg_i_109__3_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_110__4_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOADO[0]),
        .O(\ap_CS_fsm_reg[3]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    ram_reg_i_575
       (.I0(rk_offset_read_reg_815[1]),
        .I1(rk_offset_read_reg_815[0]),
        .I2(rk_offset_read_reg_815[2]),
        .O(ram_reg_i_575_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_58__9
       (.I0(ram_reg_i_113__4_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_114__4_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[7]),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF5D)) 
    ram_reg_i_5__10
       (.I0(ram_reg_i_29__10_n_0),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(ram_reg_6),
        .I5(ram_reg_7),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'hAACCAAF0AACCAAFF)) 
    ram_reg_i_5__12
       (.I0(grp_ClefiaDecrypt_1_fu_212_rk_address1[5]),
        .I1(grp_ClefiaEncrypt_1_fu_190_rk_address1[0]),
        .I2(ram_reg_33),
        .I3(ram_reg_21[1]),
        .I4(ram_reg_21[0]),
        .I5(ram_reg_34),
        .O(\ap_CS_fsm_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_60__6
       (.I0(ram_reg_i_117__4_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_118__4_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[6]),
        .O(\ap_CS_fsm_reg[3]_16 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_62__7
       (.I0(ram_reg_i_121__3_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_122__4_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[5]),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_64__6
       (.I0(ram_reg_i_125__4_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_126__4_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[4]),
        .O(\ap_CS_fsm_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_66__7
       (.I0(ram_reg_i_129__3_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_130__4_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[3]),
        .O(\ap_CS_fsm_reg[3]_15 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_68__6
       (.I0(ram_reg_i_133__4_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_134__4_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[2]),
        .O(\ap_CS_fsm_reg[3]_4 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_70__7
       (.I0(ram_reg_i_137__4_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_138__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[1]),
        .O(\ap_CS_fsm_reg[3]_5 ));
  LUT6 #(
    .INIT(64'h080808A8A8A808A8)) 
    ram_reg_i_72__5
       (.I0(ram_reg_17),
        .I1(shl_ln_reg_173[0]),
        .I2(ram_reg_18),
        .I3(ram_reg_i_205_n_0),
        .I4(ram_reg_14),
        .I5(ram_reg_19),
        .O(grp_ClefiaDecrypt_1_fu_212_rk_address0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_72__6
       (.I0(ram_reg_i_141__4_n_0),
        .I1(ram_reg_i_34__10_n_0),
        .I2(ram_reg_i_142__3_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(DOBDO[0]),
        .O(\ap_CS_fsm_reg[3]_6 ));
  LUT6 #(
    .INIT(64'h77777FFF77777777)) 
    ram_reg_i_74__4
       (.I0(ram_reg),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ram_reg_i_35__9_n_0),
        .I5(ram_reg_i_143__4_n_0),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    ram_reg_i_76__5
       (.I0(shl_ln_reg_173[2]),
        .I1(ram_reg_18),
        .I2(ram_reg_i_213_n_0),
        .I3(ram_reg_14),
        .I4(ram_reg_37),
        .I5(ram_reg_17),
        .O(ram_reg_i_76__5_n_0));
  LUT6 #(
    .INIT(64'h45CF45FF55CF55FF)) 
    ram_reg_i_78__5
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_i_35__9_n_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  LUT6 #(
    .INIT(64'h000000000000BA8A)) 
    ram_reg_i_80__5
       (.I0(shl_ln_reg_173[1]),
        .I1(ram_reg_1),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_i_221_n_0),
        .I4(ram_reg_0[3]),
        .I5(ram_reg_0[2]),
        .O(ram_reg_i_80__5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_81__5
       (.I0(x_assign_s_reg_891_pp0_iter1_reg[7]),
        .I1(DOADO[7]),
        .I2(or_ln134_8_fu_747_p3[7]),
        .I3(or_ln_fu_753_p3[7]),
        .I4(x_assign_30_reg_949[7]),
        .I5(z_23_reg_923[7]),
        .O(ram_reg_i_81__5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_82__4
       (.I0(x_assign_30_reg_949[7]),
        .I1(or_ln134_s_fu_679_p3[7]),
        .I2(or_ln134_7_fu_685_p3[7]),
        .I3(z_reg_871[7]),
        .I4(x_assign_s_reg_891[7]),
        .I5(DOADO[7]),
        .O(ram_reg_i_82__4_n_0));
  LUT6 #(
    .INIT(64'h08A8FFFF08A80000)) 
    ram_reg_i_84__5
       (.I0(ram_reg_17),
        .I1(shl_ln_reg_173[0]),
        .I2(ram_reg_18),
        .I3(ram_reg_i_229_n_0),
        .I4(ram_reg_21[1]),
        .I5(grp_ClefiaEncrypt_1_fu_190_rk_address0[0]),
        .O(ram_reg_i_84__5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_85__5
       (.I0(or_ln_fu_753_p3[7]),
        .I1(DOADO[6]),
        .I2(or_ln134_8_fu_747_p3[6]),
        .I3(or_ln_fu_753_p3[6]),
        .I4(or_ln134_7_fu_685_p3[7]),
        .I5(z_23_reg_923[6]),
        .O(ram_reg_i_85__5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_86__4
       (.I0(or_ln134_s_fu_679_p3[6]),
        .I1(or_ln134_7_fu_685_p3[6]),
        .I2(or_ln134_7_fu_685_p3[7]),
        .I3(z_reg_871[6]),
        .I4(x_assign_s_reg_891[6]),
        .I5(DOADO[6]),
        .O(ram_reg_i_86__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_89__4
       (.I0(or_ln_fu_753_p3[6]),
        .I1(DOADO[5]),
        .I2(or_ln134_8_fu_747_p3[5]),
        .I3(or_ln_fu_753_p3[5]),
        .I4(or_ln134_7_fu_685_p3[6]),
        .I5(z_23_reg_923[5]),
        .O(ram_reg_i_89__4_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_8__8
       (.I0(ADDRARDADDR),
        .I1(ram_reg_0[1]),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_90__4
       (.I0(or_ln134_s_fu_679_p3[5]),
        .I1(or_ln134_7_fu_685_p3[5]),
        .I2(or_ln134_7_fu_685_p3[6]),
        .I3(z_reg_871[5]),
        .I4(x_assign_s_reg_891[5]),
        .I5(DOADO[5]),
        .O(ram_reg_i_90__4_n_0));
  LUT6 #(
    .INIT(64'hDCFFDCFFDCFFDC00)) 
    ram_reg_i_90__5
       (.I0(ram_reg_0[2]),
        .I1(ram_reg_0[3]),
        .I2(ram_reg_i_244_n_0),
        .I3(ram_reg_21[1]),
        .I4(ram_reg_35),
        .I5(ram_reg_36),
        .O(ram_reg_i_90__5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_93__4
       (.I0(or_ln_fu_753_p3[5]),
        .I1(DOADO[4]),
        .I2(or_ln_fu_753_p3[4]),
        .I3(or_ln134_8_fu_747_p3[4]),
        .I4(or_ln134_7_fu_685_p3[5]),
        .I5(z_23_reg_923[4]),
        .O(ram_reg_i_93__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_94__5
       (.I0(or_ln134_s_fu_679_p3[4]),
        .I1(or_ln134_7_fu_685_p3[4]),
        .I2(or_ln134_7_fu_685_p3[5]),
        .I3(z_reg_871[4]),
        .I4(x_assign_s_reg_891[4]),
        .I5(DOADO[4]),
        .O(ram_reg_i_94__5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_97__4
       (.I0(x_assign_s_reg_891_pp0_iter1_reg[3]),
        .I1(DOADO[3]),
        .I2(x_assign_30_reg_949[3]),
        .I3(z_23_reg_923[3]),
        .I4(or_ln_fu_753_p3[3]),
        .I5(or_ln134_8_fu_747_p3[3]),
        .O(ram_reg_i_97__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_98__3
       (.I0(or_ln134_s_fu_679_p3[3]),
        .I1(or_ln134_7_fu_685_p3[3]),
        .I2(x_assign_30_reg_949[3]),
        .I3(z_reg_871[3]),
        .I4(x_assign_s_reg_891[3]),
        .I5(DOADO[3]),
        .O(ram_reg_i_98__3_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaDecrypt_1_fu_212/grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110/grp_ClefiaF0Xor_fu_406/reg_311_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    reg_311_reg
       (.ADDRARDADDR({1'b0,1'b0,reg_315_reg_1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_reg_311_reg_DOADO_UNCONNECTED[15:8],q0}),
        .DOBDO({NLW_reg_311_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_reg_311_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_reg_311_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(reg_3110),
        .ENBWREN(reg_3130),
        .REGCEAREGCE(clefia_s0_ce0_0),
        .REGCEB(clefia_s0_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hE0E0EE00)) 
    reg_311_reg_i_1__0
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(reg_3110));
  LUT5 #(
    .INIT(32'hCCF088A0)) 
    reg_311_reg_i_3__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(clefia_s0_ce0_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaDecrypt_1_fu_212/grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110/grp_ClefiaF0Xor_fu_406/reg_315_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    reg_315_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,reg_315_reg_1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_reg_315_reg_DOADO_UNCONNECTED[15:8],reg_315_reg_n_8,reg_315_reg_n_9,reg_315_reg_n_10,reg_315_reg_n_11,reg_315_reg_n_12,reg_315_reg_n_13,reg_315_reg_n_14,reg_315_reg_n_15}),
        .DOBDO({NLW_reg_315_reg_DOBDO_UNCONNECTED[15:8],reg_315_reg_0}),
        .DOPADOP(NLW_reg_315_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_reg_315_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(reg_3110),
        .ENBWREN(reg_3130),
        .REGCEAREGCE(clefia_s0_ce0_0),
        .REGCEB(clefia_s0_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE \rk_offset_read_reg_815_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_815_reg[7]_0 [0]),
        .Q(rk_offset_read_reg_815[0]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_815_reg[7]_0 [1]),
        .Q(rk_offset_read_reg_815[1]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_815_reg[7]_0 [2]),
        .Q(rk_offset_read_reg_815[2]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_815_reg[7]_0 [3]),
        .Q(rk_offset_read_reg_815[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(O[0]),
        .Q(rk_offset_read_reg_815[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(O[1]),
        .Q(rk_offset_read_reg_815[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(O[2]),
        .Q(rk_offset_read_reg_815[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_815_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(O[3]),
        .Q(rk_offset_read_reg_815[7]),
        .R(1'b0));
  FDRE \tmp_149_reg_944_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0[6]),
        .Q(or_ln134_s_fu_679_p3[0]),
        .R(1'b0));
  FDRE \tmp_157_reg_908_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[7]),
        .Q(or_ln134_8_fu_747_p3[0]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_67_reg_939[1]_i_1 
       (.I0(q0[6]),
        .I1(q0[0]),
        .O(\trunc_ln134_67_reg_939[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_67_reg_939[2]_i_1 
       (.I0(q0[6]),
        .I1(q0[1]),
        .I2(q0[7]),
        .O(\trunc_ln134_67_reg_939[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_67_reg_939[3]_i_1 
       (.I0(q0[6]),
        .I1(q0[2]),
        .I2(q0[7]),
        .O(\trunc_ln134_67_reg_939[3]_i_1_n_0 ));
  FDRE \trunc_ln134_67_reg_939_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0[7]),
        .Q(or_ln134_s_fu_679_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_67_reg_939_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_67_reg_939[1]_i_1_n_0 ),
        .Q(or_ln134_s_fu_679_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_67_reg_939_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_67_reg_939[2]_i_1_n_0 ),
        .Q(or_ln134_s_fu_679_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_67_reg_939_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_67_reg_939[3]_i_1_n_0 ),
        .Q(or_ln134_s_fu_679_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_67_reg_939_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_29_fu_561_p3[4]),
        .Q(or_ln134_s_fu_679_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_67_reg_939_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0[4]),
        .Q(or_ln134_s_fu_679_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_67_reg_939_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0[5]),
        .Q(or_ln134_s_fu_679_p3[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_69_reg_955[1]_i_1 
       (.I0(reg_315_reg_n_9),
        .I1(reg_315_reg_n_15),
        .O(\trunc_ln134_69_reg_955[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_69_reg_955[2]_i_1 
       (.I0(reg_315_reg_n_9),
        .I1(reg_315_reg_n_14),
        .I2(reg_315_reg_n_8),
        .O(\trunc_ln134_69_reg_955[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_69_reg_955[3]_i_1 
       (.I0(reg_315_reg_n_9),
        .I1(reg_315_reg_n_13),
        .I2(reg_315_reg_n_8),
        .O(\trunc_ln134_69_reg_955[3]_i_1_n_0 ));
  FDRE \trunc_ln134_69_reg_955_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(reg_315_reg_n_8),
        .Q(or_ln134_7_fu_685_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_69_reg_955_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_69_reg_955[1]_i_1_n_0 ),
        .Q(or_ln134_7_fu_685_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_69_reg_955_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_69_reg_955[2]_i_1_n_0 ),
        .Q(or_ln134_7_fu_685_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_69_reg_955_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_69_reg_955[3]_i_1_n_0 ),
        .Q(or_ln134_7_fu_685_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_69_reg_955_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_30_fu_637_p3[4]),
        .Q(or_ln134_7_fu_685_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_69_reg_955_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(reg_315_reg_n_11),
        .Q(or_ln134_7_fu_685_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_69_reg_955_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(reg_315_reg_n_10),
        .Q(or_ln134_7_fu_685_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[0]),
        .Q(or_ln134_8_fu_747_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_71_reg_903[1]),
        .Q(or_ln134_8_fu_747_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_71_reg_903[2]),
        .Q(or_ln134_8_fu_747_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_71_reg_903[3]),
        .Q(or_ln134_8_fu_747_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[4]),
        .Q(or_ln134_8_fu_747_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[5]),
        .Q(or_ln134_8_fu_747_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[6]),
        .Q(or_ln134_8_fu_747_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_67_reg_939[1]_i_1_n_0 ),
        .Q(trunc_ln134_71_reg_903[1]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_67_reg_939[2]_i_1_n_0 ),
        .Q(trunc_ln134_71_reg_903[2]),
        .R(1'b0));
  FDRE \trunc_ln134_71_reg_903_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_67_reg_939[3]_i_1_n_0 ),
        .Q(trunc_ln134_71_reg_903[3]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[0]),
        .Q(or_ln_fu_753_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_72_reg_913[1]),
        .Q(or_ln_fu_753_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_72_reg_913[2]),
        .Q(or_ln_fu_753_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(trunc_ln134_72_reg_913[3]),
        .Q(or_ln_fu_753_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[4]),
        .Q(or_ln_fu_753_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[5]),
        .Q(or_ln_fu_753_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[6]),
        .Q(or_ln_fu_753_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_69_reg_955[1]_i_1_n_0 ),
        .Q(trunc_ln134_72_reg_913[1]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_69_reg_955[2]_i_1_n_0 ),
        .Q(trunc_ln134_72_reg_913[2]),
        .R(1'b0));
  FDRE \trunc_ln134_72_reg_913_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_69_reg_955[3]_i_1_n_0 ),
        .Q(trunc_ln134_72_reg_913[3]),
        .R(1'b0));
  FDRE \x_assign_29_reg_933_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(q0[0]),
        .Q(x_assign_29_reg_933[1]),
        .R(1'b0));
  FDRE \x_assign_29_reg_933_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_29_fu_561_p3[2]),
        .Q(x_assign_29_reg_933[2]),
        .R(1'b0));
  FDRE \x_assign_29_reg_933_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_29_fu_561_p3[3]),
        .Q(x_assign_29_reg_933[3]),
        .R(1'b0));
  FDRE \x_assign_30_reg_949_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(reg_315_reg_n_15),
        .Q(x_assign_30_reg_949[1]),
        .R(1'b0));
  FDRE \x_assign_30_reg_949_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_30_fu_637_p3[2]),
        .Q(x_assign_30_reg_949[2]),
        .R(1'b0));
  FDRE \x_assign_30_reg_949_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_30_fu_637_p3[3]),
        .Q(x_assign_30_reg_949[3]),
        .R(1'b0));
  FDRE \x_assign_30_reg_949_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(reg_315_reg_n_9),
        .Q(x_assign_30_reg_949[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_31_reg_897[2]_i_1 
       (.I0(q0[7]),
        .I1(q0[1]),
        .O(x_assign_29_fu_561_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_31_reg_897[3]_i_1 
       (.I0(q0[7]),
        .I1(q0[2]),
        .O(x_assign_29_fu_561_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_31_reg_897[4]_i_1 
       (.I0(q0[7]),
        .I1(q0[3]),
        .O(x_assign_29_fu_561_p3[4]));
  FDRE \x_assign_31_reg_897_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[1]),
        .Q(x_assign_31_reg_897_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[2]),
        .Q(x_assign_31_reg_897_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_31_reg_897[3]),
        .Q(x_assign_31_reg_897_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0[7]),
        .Q(x_assign_31_reg_897[0]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0[0]),
        .Q(x_assign_31_reg_897[1]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_29_fu_561_p3[2]),
        .Q(x_assign_31_reg_897[2]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_29_fu_561_p3[3]),
        .Q(x_assign_31_reg_897[3]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_29_fu_561_p3[4]),
        .Q(x_assign_31_reg_897[4]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0[4]),
        .Q(x_assign_31_reg_897[5]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0[5]),
        .Q(x_assign_31_reg_897[6]),
        .R(1'b0));
  FDRE \x_assign_31_reg_897_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(q0[6]),
        .Q(x_assign_31_reg_897[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_891[2]_i_1 
       (.I0(reg_315_reg_n_8),
        .I1(reg_315_reg_n_14),
        .O(x_assign_30_fu_637_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_891[3]_i_1 
       (.I0(reg_315_reg_n_8),
        .I1(reg_315_reg_n_13),
        .O(x_assign_30_fu_637_p3[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_891[4]_i_1 
       (.I0(reg_315_reg_n_8),
        .I1(reg_315_reg_n_12),
        .O(x_assign_30_fu_637_p3[4]));
  FDRE \x_assign_s_reg_891_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[1]),
        .Q(x_assign_s_reg_891_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[2]),
        .Q(x_assign_s_reg_891_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[3]),
        .Q(x_assign_s_reg_891_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_891[7]),
        .Q(x_assign_s_reg_891_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_315_reg_n_8),
        .Q(x_assign_s_reg_891[0]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_315_reg_n_15),
        .Q(x_assign_s_reg_891[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_30_fu_637_p3[2]),
        .Q(x_assign_s_reg_891[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_30_fu_637_p3[3]),
        .Q(x_assign_s_reg_891[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_30_fu_637_p3[4]),
        .Q(x_assign_s_reg_891[4]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_315_reg_n_11),
        .Q(x_assign_s_reg_891[5]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_315_reg_n_10),
        .Q(x_assign_s_reg_891[6]),
        .R(1'b0));
  FDRE \x_assign_s_reg_891_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(reg_315_reg_n_9),
        .Q(x_assign_s_reg_891[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA820)) 
    \z_22_reg_876[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(grp_ClefiaF0Xor_fu_406_ap_start_reg),
        .O(grp_ClefiaF0Xor_fu_406_ap_ready));
  FDRE \z_22_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(reg_315_reg_n_15),
        .Q(z_22_reg_876[0]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(reg_315_reg_n_14),
        .Q(z_22_reg_876[1]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(reg_315_reg_n_13),
        .Q(z_22_reg_876[2]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(reg_315_reg_n_12),
        .Q(z_22_reg_876[3]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(reg_315_reg_n_11),
        .Q(z_22_reg_876[4]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(reg_315_reg_n_10),
        .Q(z_22_reg_876[5]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(reg_315_reg_n_9),
        .Q(z_22_reg_876[6]),
        .R(1'b0));
  FDRE \z_22_reg_876_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(reg_315_reg_n_8),
        .Q(z_22_reg_876[7]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[0] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[0]),
        .Q(z_23_reg_923[0]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[1] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[1]),
        .Q(z_23_reg_923[1]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[2] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[2]),
        .Q(z_23_reg_923[2]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[3] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[3]),
        .Q(z_23_reg_923[3]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[4] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[4]),
        .Q(z_23_reg_923[4]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[5] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[5]),
        .Q(z_23_reg_923[5]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[6] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[6]),
        .Q(z_23_reg_923[6]),
        .R(1'b0));
  FDRE \z_23_reg_923_reg[7] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(q0[7]),
        .Q(z_23_reg_923[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_24_reg_928[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(z_23_reg_9230));
  FDRE \z_24_reg_928_reg[0] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_15),
        .Q(z_24_reg_928[0]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[1] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_14),
        .Q(z_24_reg_928[1]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[2] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_13),
        .Q(z_24_reg_928[2]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[3] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_12),
        .Q(z_24_reg_928[3]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[4] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_11),
        .Q(z_24_reg_928[4]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[5] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_10),
        .Q(z_24_reg_928[5]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[6] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_9),
        .Q(z_24_reg_928[6]),
        .R(1'b0));
  FDRE \z_24_reg_928_reg[7] 
       (.C(ap_clk),
        .CE(z_23_reg_9230),
        .D(reg_315_reg_n_8),
        .Q(z_24_reg_928[7]),
        .R(1'b0));
  FDRE \z_reg_871_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(q0[0]),
        .Q(z_reg_871[0]),
        .R(1'b0));
  FDRE \z_reg_871_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(q0[1]),
        .Q(z_reg_871[1]),
        .R(1'b0));
  FDRE \z_reg_871_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(q0[2]),
        .Q(z_reg_871[2]),
        .R(1'b0));
  FDRE \z_reg_871_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(q0[3]),
        .Q(z_reg_871[3]),
        .R(1'b0));
  FDRE \z_reg_871_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(q0[4]),
        .Q(z_reg_871[4]),
        .R(1'b0));
  FDRE \z_reg_871_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(q0[5]),
        .Q(z_reg_871[5]),
        .R(1'b0));
  FDRE \z_reg_871_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(q0[6]),
        .Q(z_reg_871[6]),
        .R(1'b0));
  FDRE \z_reg_871_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF0Xor_fu_406_ap_ready),
        .D(q0[7]),
        .Q(z_reg_871[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor
   (D,
    Q,
    ADDRARDADDR,
    WEA,
    fout_ce1,
    fout_ce0,
    dst_address01__0,
    ADDRBWRADDR,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg,
    clefia_s0_ce0,
    grp_ClefiaF1Xor_fu_405_rk_ce0,
    clefia_s1_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    z_12_reg_11270,
    grp_ClefiaF1Xor_fu_405_src_ce1,
    \reg_308_reg[7]_0 ,
    \xor_ln124_3_reg_1070_reg[7]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    grp_ClefiaF1Xor_fu_405_dst_d1,
    grp_ClefiaF1Xor_fu_405_dst_d0,
    \x_assign_17_reg_1055_reg[3]_0 ,
    \ap_CS_fsm_reg[9] ,
    \src_load_24_reg_1030_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \z_reg_1045_reg[7]_0 ,
    DOBDO,
    \trunc_ln134_35_reg_1085_reg[5]_0 ,
    q0_reg,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    ram_reg,
    p_4_in,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
    fout_address01__0,
    fout_address012_out__3,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    grp_ClefiaF1Xor_fu_405_ap_start_reg,
    \rk_offset_read_reg_979_reg[6]_0 ,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    fin_address01__0,
    ram_reg_9,
    ram_reg_10,
    ram_reg_i_31__5_0,
    dst_address01__0_0,
    ram_reg_11,
    \src_load_24_reg_1030_reg[7]_1 ,
    \xor_ln180_reg_1095_reg[4]_0 ,
    DOADO,
    \xor_ln124_reg_1005_reg[7]_0 ,
    \xor_ln124_3_reg_1070_reg[7]_1 ,
    \x_assign_15_reg_1132_reg[3]_0 ,
    \reg_297_reg[7]_0 );
  output [0:0]D;
  output [0:0]Q;
  output [5:0]ADDRARDADDR;
  output [0:0]WEA;
  output fout_ce1;
  output fout_ce0;
  output dst_address01__0;
  output [0:0]ADDRBWRADDR;
  output [1:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg;
  output clefia_s0_ce0;
  output grp_ClefiaF1Xor_fu_405_rk_ce0;
  output clefia_s1_ce0;
  output \ap_CS_fsm_reg[1]_0 ;
  output z_12_reg_11270;
  output grp_ClefiaF1Xor_fu_405_src_ce1;
  output [7:0]\reg_308_reg[7]_0 ;
  output [7:0]\xor_ln124_3_reg_1070_reg[7]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output [7:0]grp_ClefiaF1Xor_fu_405_dst_d1;
  output [7:0]grp_ClefiaF1Xor_fu_405_dst_d0;
  output [1:0]\x_assign_17_reg_1055_reg[3]_0 ;
  output \ap_CS_fsm_reg[9] ;
  output [7:0]\src_load_24_reg_1030_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]\z_reg_1045_reg[7]_0 ;
  input [7:0]DOBDO;
  input [4:0]\trunc_ln134_35_reg_1085_reg[5]_0 ;
  input [2:0]q0_reg;
  input [4:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0;
  input q0_reg_0;
  input q0_reg_1;
  input [2:0]q0_reg_2;
  input q0_reg_3;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input [3:0]ram_reg;
  input p_4_in;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg;
  input fout_address01__0;
  input fout_address012_out__3;
  input ram_reg_0;
  input [0:0]ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input q0_reg_4;
  input q0_reg_5;
  input q0_reg_6;
  input grp_ClefiaF1Xor_fu_405_ap_start_reg;
  input [3:0]\rk_offset_read_reg_979_reg[6]_0 ;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input fin_address01__0;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_i_31__5_0;
  input dst_address01__0_0;
  input [7:0]ram_reg_11;
  input [7:0]\src_load_24_reg_1030_reg[7]_1 ;
  input [2:0]\xor_ln180_reg_1095_reg[4]_0 ;
  input [7:0]DOADO;
  input [7:0]\xor_ln124_reg_1005_reg[7]_0 ;
  input [7:0]\xor_ln124_3_reg_1070_reg[7]_1 ;
  input [1:0]\x_assign_15_reg_1132_reg[3]_0 ;
  input [7:0]\reg_297_reg[7]_0 ;

  wire [5:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm[1]_i_2__5_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[9] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_1;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__10_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__4_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce01;
  wire clefia_s0_address01;
  wire clefia_s0_ce0;
  wire clefia_s1_address01;
  wire clefia_s1_ce0;
  wire dst_address01__0;
  wire dst_address01__0_0;
  wire dst_ce01__0;
  wire fin_address01__0;
  wire fout_address012_out__3;
  wire fout_address01__0;
  wire fout_ce0;
  wire fout_ce1;
  wire grp_ClefiaF1Xor_fu_405_ap_ready;
  wire grp_ClefiaF1Xor_fu_405_ap_start_reg;
  wire [7:0]grp_ClefiaF1Xor_fu_405_dst_d0;
  wire [7:0]grp_ClefiaF1Xor_fu_405_dst_d1;
  wire grp_ClefiaF1Xor_fu_405_rk_ce0;
  wire grp_ClefiaF1Xor_fu_405_src_ce1;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg;
  wire [1:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg;
  wire [6:4]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0;
  wire [4:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0;
  wire [7:0]grp_fu_302_p2;
  wire [7:2]or_ln134_4_fu_863_p3;
  wire [7:0]or_ln134_4_reg_1163;
  wire [7:0]or_ln134_7_fu_869_p3;
  wire [7:0]or_ln134_7_reg_1168;
  wire [5:2]or_ln134_9_fu_875_p3;
  wire [7:0]or_ln134_9_reg_1173;
  wire [7:0]or_ln_fu_857_p3;
  wire [7:0]or_ln_reg_1158;
  wire p_4_in;
  wire [2:0]q0_reg;
  wire q0_reg_0;
  wire q0_reg_1;
  wire [2:0]q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_i_22__1_n_0;
  wire q0_reg_i_23__1_n_0;
  wire q0_reg_i_25__1_n_0;
  wire q0_reg_i_26__1_n_0;
  wire q0_reg_i_28__1_n_0;
  wire q0_reg_i_30__1_n_0;
  wire q0_reg_i_32__1_n_0;
  wire q0_reg_i_35__0_n_0;
  wire [3:0]ram_reg;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_10;
  wire [7:0]ram_reg_11;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_100__2_n_0;
  wire ram_reg_i_103__0_n_0;
  wire ram_reg_i_104__2_n_0;
  wire ram_reg_i_107__2_n_0;
  wire ram_reg_i_108__2_n_0;
  wire ram_reg_i_111__2_n_0;
  wire ram_reg_i_112__1_n_0;
  wire ram_reg_i_115__1_n_0;
  wire ram_reg_i_116__2_n_0;
  wire ram_reg_i_119__1_n_0;
  wire ram_reg_i_120__2_n_0;
  wire ram_reg_i_123__2_n_0;
  wire ram_reg_i_124__1_n_0;
  wire ram_reg_i_127__2_n_0;
  wire ram_reg_i_128__2_n_0;
  wire ram_reg_i_131__2_n_0;
  wire ram_reg_i_132__1_n_0;
  wire ram_reg_i_135__1_n_0;
  wire ram_reg_i_136__2_n_0;
  wire ram_reg_i_139__2_n_0;
  wire ram_reg_i_140__1_n_0;
  wire ram_reg_i_143__2_n_0;
  wire ram_reg_i_144__1_n_0;
  wire ram_reg_i_27__5_n_0;
  wire ram_reg_i_31__5_0;
  wire ram_reg_i_34__6_n_0;
  wire ram_reg_i_72__3_n_0;
  wire ram_reg_i_78__2_n_0;
  wire ram_reg_i_83__2_n_0;
  wire ram_reg_i_84__2_n_0;
  wire ram_reg_i_87__2_n_0;
  wire ram_reg_i_88__3_n_0;
  wire ram_reg_i_91__2_n_0;
  wire ram_reg_i_92__2_n_0;
  wire ram_reg_i_95__2_n_0;
  wire ram_reg_i_96__2_n_0;
  wire ram_reg_i_99__1_n_0;
  wire reg_297;
  wire [7:0]\reg_297_reg[7]_0 ;
  wire \reg_297_reg_n_0_[0] ;
  wire \reg_297_reg_n_0_[1] ;
  wire \reg_297_reg_n_0_[2] ;
  wire \reg_297_reg_n_0_[3] ;
  wire \reg_297_reg_n_0_[4] ;
  wire \reg_297_reg_n_0_[5] ;
  wire \reg_297_reg_n_0_[6] ;
  wire \reg_297_reg_n_0_[7] ;
  wire [7:0]reg_308;
  wire reg_3080;
  wire [7:0]\reg_308_reg[7]_0 ;
  wire [6:3]rk_offset_cast_reg_999;
  wire [6:3]rk_offset_read_reg_979;
  wire [3:0]\rk_offset_read_reg_979_reg[6]_0 ;
  wire [7:0]\src_load_24_reg_1030_reg[7]_0 ;
  wire [7:0]\src_load_24_reg_1030_reg[7]_1 ;
  wire [4:0]\trunc_ln134_35_reg_1085_reg[5]_0 ;
  wire \trunc_ln134_42_reg_1060[1]_i_1_n_0 ;
  wire \trunc_ln134_42_reg_1060[2]_i_1_n_0 ;
  wire \trunc_ln134_42_reg_1060[3]_i_1_n_0 ;
  wire [4:2]x_assign_14_fu_655_p3;
  wire [7:0]x_assign_14_reg_1111;
  wire [7:0]x_assign_15_reg_1132;
  wire [1:0]\x_assign_15_reg_1132_reg[3]_0 ;
  wire [1:0]x_assign_17_reg_1055;
  wire [1:0]\x_assign_17_reg_1055_reg[3]_0 ;
  wire [4:4]x_assign_19_fu_697_p3;
  wire [7:0]xor_ln124_3_reg_1070;
  wire [7:0]\xor_ln124_3_reg_1070_reg[7]_0 ;
  wire [7:0]\xor_ln124_3_reg_1070_reg[7]_1 ;
  wire [7:0]xor_ln124_reg_1005;
  wire [7:0]\xor_ln124_reg_1005_reg[7]_0 ;
  wire [7:0]xor_ln180_fu_612_p2;
  wire [7:0]xor_ln180_reg_1095;
  wire [2:0]\xor_ln180_reg_1095_reg[4]_0 ;
  wire [7:0]z_10_reg_1075;
  wire [7:0]z_11_reg_1101;
  wire [7:0]z_12_reg_1127;
  wire z_12_reg_11270;
  wire [7:0]z_reg_1045;
  wire [7:0]\z_reg_1045_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFF02)) 
    \ap_CS_fsm[0]_i_1__13 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h1111111011111010)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\ap_CS_fsm[1]_i_2__5_n_0 ),
        .I2(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter0_1),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_2__5 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(Q),
        .O(\ap_CS_fsm[1]_i_2__5_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__5
       (.I0(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .O(ap_enable_reg_pp0_iter0_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_1),
        .Q(ap_enable_reg_pp0_iter0_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1__10
       (.I0(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__10_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h008A8080)) 
    ap_enable_reg_pp0_iter2_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888888F8F8F8F8F8)) 
    grp_ClefiaF1Xor_fu_405_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg[1]),
        .I2(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[9] ));
  FDRE \or_ln134_4_reg_1163_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_15_reg_1132[6]),
        .Q(or_ln134_4_reg_1163[0]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1163_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_15_reg_1132[7]),
        .Q(or_ln134_4_reg_1163[1]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1163_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_863_p3[2]),
        .Q(or_ln134_4_reg_1163[2]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1163_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_863_p3[3]),
        .Q(or_ln134_4_reg_1163[3]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1163_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_863_p3[4]),
        .Q(or_ln134_4_reg_1163[4]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1163_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_863_p3[5]),
        .Q(or_ln134_4_reg_1163[5]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1163_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_863_p3[6]),
        .Q(or_ln134_4_reg_1163[6]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1163_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_863_p3[7]),
        .Q(or_ln134_4_reg_1163[7]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1168_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_869_p3[0]),
        .Q(or_ln134_7_reg_1168[0]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1168_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_869_p3[1]),
        .Q(or_ln134_7_reg_1168[1]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1168_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_869_p3[2]),
        .Q(or_ln134_7_reg_1168[2]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1168_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_869_p3[3]),
        .Q(or_ln134_7_reg_1168[3]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1168_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_869_p3[4]),
        .Q(or_ln134_7_reg_1168[4]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1168_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_869_p3[5]),
        .Q(or_ln134_7_reg_1168[5]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1168_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(D),
        .Q(or_ln134_7_reg_1168[6]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1168_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_869_p3[7]),
        .Q(or_ln134_7_reg_1168[7]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1173_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_14_reg_1111[6]),
        .Q(or_ln134_9_reg_1173[0]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1173_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_14_reg_1111[7]),
        .Q(or_ln134_9_reg_1173[1]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1173_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_875_p3[2]),
        .Q(or_ln134_9_reg_1173[2]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1173_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_875_p3[3]),
        .Q(or_ln134_9_reg_1173[3]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1173_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_875_p3[4]),
        .Q(or_ln134_9_reg_1173[4]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1173_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_875_p3[5]),
        .Q(or_ln134_9_reg_1173[5]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1173_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_14_reg_1111[4]),
        .Q(or_ln134_9_reg_1173[6]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1173_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_14_reg_1111[5]),
        .Q(or_ln134_9_reg_1173[7]),
        .R(1'b0));
  FDRE \or_ln_reg_1158_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_857_p3[0]),
        .Q(or_ln_reg_1158[0]),
        .R(1'b0));
  FDRE \or_ln_reg_1158_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_857_p3[1]),
        .Q(or_ln_reg_1158[1]),
        .R(1'b0));
  FDRE \or_ln_reg_1158_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_857_p3[2]),
        .Q(or_ln_reg_1158[2]),
        .R(1'b0));
  FDRE \or_ln_reg_1158_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_857_p3[3]),
        .Q(or_ln_reg_1158[3]),
        .R(1'b0));
  FDRE \or_ln_reg_1158_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_857_p3[4]),
        .Q(or_ln_reg_1158[4]),
        .R(1'b0));
  FDRE \or_ln_reg_1158_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_857_p3[5]),
        .Q(or_ln_reg_1158[5]),
        .R(1'b0));
  FDRE \or_ln_reg_1158_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_857_p3[6]),
        .Q(or_ln_reg_1158[6]),
        .R(1'b0));
  FDRE \or_ln_reg_1158_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_857_p3[7]),
        .Q(or_ln_reg_1158[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_11__5
       (.I0(reg_308[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(xor_ln124_reg_1005[7]),
        .O(\reg_308_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_11__6
       (.I0(xor_ln124_3_reg_1070[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(reg_308[7]),
        .O(\xor_ln124_3_reg_1070_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFE000000FE00)) 
    q0_reg_i_12__5
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(Q),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .O(grp_ClefiaF1Xor_fu_405_rk_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_12__6
       (.I0(reg_308[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(xor_ln124_reg_1005[6]),
        .O(\reg_308_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_12__7
       (.I0(xor_ln124_3_reg_1070[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(reg_308[6]),
        .O(\xor_ln124_3_reg_1070_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_13__6
       (.I0(reg_308[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(xor_ln124_reg_1005[5]),
        .O(\reg_308_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_13__7
       (.I0(xor_ln124_3_reg_1070[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(reg_308[5]),
        .O(\xor_ln124_3_reg_1070_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_14__6
       (.I0(reg_308[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(xor_ln124_reg_1005[4]),
        .O(\reg_308_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_14__7
       (.I0(xor_ln124_3_reg_1070[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(reg_308[4]),
        .O(\xor_ln124_3_reg_1070_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hFFFF8C04)) 
    q0_reg_i_15__5
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(q0_reg_3),
        .I2(q0_reg_i_28__1_n_0),
        .I3(rk_offset_cast_reg_999[6]),
        .I4(q0_reg_6),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_15__6
       (.I0(reg_308[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(xor_ln124_reg_1005[3]),
        .O(\reg_308_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_15__7
       (.I0(xor_ln124_3_reg_1070[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(reg_308[3]),
        .O(\xor_ln124_3_reg_1070_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_16__6
       (.I0(reg_308[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(xor_ln124_reg_1005[2]),
        .O(\reg_308_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_16__7
       (.I0(xor_ln124_3_reg_1070[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(reg_308[2]),
        .O(\xor_ln124_3_reg_1070_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hFFFF8C04)) 
    q0_reg_i_17__5
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(q0_reg_3),
        .I2(q0_reg_i_30__1_n_0),
        .I3(rk_offset_cast_reg_999[5]),
        .I4(q0_reg_5),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_17__6
       (.I0(reg_308[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(xor_ln124_reg_1005[1]),
        .O(\reg_308_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_17__7
       (.I0(xor_ln124_3_reg_1070[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(reg_308[1]),
        .O(\xor_ln124_3_reg_1070_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_18__6
       (.I0(reg_308[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(xor_ln124_reg_1005[0]),
        .O(\reg_308_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_18__7
       (.I0(xor_ln124_3_reg_1070[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(reg_308[0]),
        .O(\xor_ln124_3_reg_1070_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hFFFF8C04)) 
    q0_reg_i_19__1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(q0_reg_3),
        .I2(q0_reg_i_32__1_n_0),
        .I3(rk_offset_cast_reg_999[4]),
        .I4(q0_reg_4),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0[4]));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    q0_reg_i_22__1
       (.I0(q0_reg_i_35__0_n_0),
        .I1(Q),
        .I2(rk_offset_cast_reg_999[3]),
        .I3(rk_offset_read_reg_979[3]),
        .I4(\rk_offset_read_reg_979_reg[6]_0 [0]),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(q0_reg_i_22__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_23__1
       (.I0(q0_reg_3),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(q0_reg_i_23__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_25__1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(q0_reg_3),
        .I2(q0_reg_2[2]),
        .O(q0_reg_i_25__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h20202F20)) 
    q0_reg_i_26__1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(Q),
        .I2(q0_reg_3),
        .I3(q0_reg_2[0]),
        .I4(q0_reg_2[1]),
        .O(q0_reg_i_26__1_n_0));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    q0_reg_i_28__1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\rk_offset_read_reg_979_reg[6]_0 [3]),
        .I2(rk_offset_read_reg_979[6]),
        .I3(rk_offset_cast_reg_999[6]),
        .I4(Q),
        .O(q0_reg_i_28__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    q0_reg_i_2__8
       (.I0(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(clefia_s0_ce0));
  LUT5 #(
    .INIT(32'hEFE0A0A0)) 
    q0_reg_i_2__9
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(Q),
        .O(clefia_s1_ce0));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    q0_reg_i_30__1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\rk_offset_read_reg_979_reg[6]_0 [2]),
        .I2(rk_offset_read_reg_979[5]),
        .I3(rk_offset_cast_reg_999[5]),
        .I4(Q),
        .O(q0_reg_i_30__1_n_0));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    q0_reg_i_32__1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\rk_offset_read_reg_979_reg[6]_0 [1]),
        .I2(rk_offset_read_reg_979[4]),
        .I3(rk_offset_cast_reg_999[4]),
        .I4(Q),
        .O(q0_reg_i_32__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q0_reg_i_35__0
       (.I0(q0_reg_3),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(q0_reg_i_35__0_n_0));
  MUXF7 q0_reg_i_3__7
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0[6]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[4]),
        .O(ADDRARDADDR[5]),
        .S(q0_reg[2]));
  MUXF7 q0_reg_i_4__5
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0[5]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[3]),
        .O(ADDRARDADDR[4]),
        .S(q0_reg[2]));
  MUXF7 q0_reg_i_5__5
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0[4]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[2]),
        .O(ADDRARDADDR[3]),
        .S(q0_reg[2]));
  LUT6 #(
    .INIT(64'h7777777777747474)) 
    q0_reg_i_6__5
       (.I0(q0_reg_0),
        .I1(q0_reg[2]),
        .I2(q0_reg_i_22__1_n_0),
        .I3(q0_reg_i_23__1_n_0),
        .I4(rk_offset_cast_reg_999[3]),
        .I5(q0_reg_1),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB888B8)) 
    q0_reg_i_8__5
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[1]),
        .I1(q0_reg[2]),
        .I2(q0_reg_2[1]),
        .I3(q0_reg_3),
        .I4(Q),
        .I5(q0_reg_i_25__1_n_0),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    q0_reg_i_9__5
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[0]),
        .I1(q0_reg[2]),
        .I2(q0_reg_i_26__1_n_0),
        .I3(q0_reg_2[2]),
        .I4(q0_reg_3),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_100__2
       (.I0(or_ln_reg_1158[3]),
        .I1(or_ln134_4_reg_1163[3]),
        .I2(xor_ln180_reg_1095[3]),
        .I3(z_11_reg_1101[3]),
        .O(ram_reg_i_100__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_103__0
       (.I0(or_ln_fu_857_p3[2]),
        .I1(or_ln134_4_fu_863_p3[2]),
        .I2(x_assign_15_reg_1132[2]),
        .I3(z_reg_1045[2]),
        .O(ram_reg_i_103__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_104__2
       (.I0(or_ln_reg_1158[2]),
        .I1(or_ln134_4_reg_1163[2]),
        .I2(xor_ln180_reg_1095[2]),
        .I3(z_11_reg_1101[2]),
        .O(ram_reg_i_104__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_107__2
       (.I0(or_ln_fu_857_p3[1]),
        .I1(x_assign_15_reg_1132[7]),
        .I2(x_assign_15_reg_1132[1]),
        .I3(z_reg_1045[1]),
        .O(ram_reg_i_107__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_108__2
       (.I0(or_ln_reg_1158[1]),
        .I1(or_ln134_4_reg_1163[1]),
        .I2(xor_ln180_reg_1095[1]),
        .I3(z_11_reg_1101[1]),
        .O(ram_reg_i_108__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_111__2
       (.I0(or_ln_fu_857_p3[0]),
        .I1(x_assign_15_reg_1132[6]),
        .I2(x_assign_15_reg_1132[0]),
        .I3(z_reg_1045[0]),
        .O(ram_reg_i_111__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_112__1
       (.I0(or_ln_reg_1158[0]),
        .I1(or_ln134_4_reg_1163[0]),
        .I2(xor_ln180_reg_1095[0]),
        .I3(z_11_reg_1101[0]),
        .O(ram_reg_i_112__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_115__1
       (.I0(x_assign_14_reg_1111[7]),
        .I1(x_assign_14_reg_1111[5]),
        .I2(x_assign_15_reg_1132[7]),
        .I3(z_10_reg_1075[7]),
        .O(ram_reg_i_115__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_116__2
       (.I0(or_ln134_9_reg_1173[7]),
        .I1(or_ln134_7_reg_1168[7]),
        .I2(xor_ln180_reg_1095[7]),
        .I3(z_12_reg_1127[7]),
        .O(ram_reg_i_116__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_119__1
       (.I0(x_assign_14_reg_1111[6]),
        .I1(x_assign_14_reg_1111[4]),
        .I2(x_assign_15_reg_1132[6]),
        .I3(z_10_reg_1075[6]),
        .O(ram_reg_i_119__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_120__2
       (.I0(or_ln134_9_reg_1173[6]),
        .I1(or_ln134_7_reg_1168[6]),
        .I2(xor_ln180_reg_1095[6]),
        .I3(z_12_reg_1127[6]),
        .O(ram_reg_i_120__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_123__2
       (.I0(x_assign_14_reg_1111[5]),
        .I1(or_ln134_9_fu_875_p3[5]),
        .I2(or_ln134_4_fu_863_p3[7]),
        .I3(z_10_reg_1075[5]),
        .O(ram_reg_i_123__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_124__1
       (.I0(or_ln134_9_reg_1173[5]),
        .I1(or_ln134_7_reg_1168[5]),
        .I2(xor_ln180_reg_1095[5]),
        .I3(z_12_reg_1127[5]),
        .O(ram_reg_i_124__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_127__2
       (.I0(x_assign_14_reg_1111[4]),
        .I1(or_ln134_9_fu_875_p3[4]),
        .I2(or_ln134_4_fu_863_p3[6]),
        .I3(z_10_reg_1075[4]),
        .O(ram_reg_i_127__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_128__2
       (.I0(or_ln134_9_reg_1173[4]),
        .I1(or_ln134_7_reg_1168[4]),
        .I2(xor_ln180_reg_1095[4]),
        .I3(z_12_reg_1127[4]),
        .O(ram_reg_i_128__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_131__2
       (.I0(x_assign_14_reg_1111[3]),
        .I1(or_ln134_9_fu_875_p3[3]),
        .I2(x_assign_15_reg_1132[3]),
        .I3(z_10_reg_1075[3]),
        .O(ram_reg_i_131__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_132__1
       (.I0(or_ln134_9_reg_1173[3]),
        .I1(or_ln134_7_reg_1168[3]),
        .I2(xor_ln180_reg_1095[3]),
        .I3(z_12_reg_1127[3]),
        .O(ram_reg_i_132__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_135__1
       (.I0(x_assign_14_reg_1111[2]),
        .I1(or_ln134_9_fu_875_p3[2]),
        .I2(x_assign_15_reg_1132[2]),
        .I3(z_10_reg_1075[2]),
        .O(ram_reg_i_135__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_136__2
       (.I0(or_ln134_9_reg_1173[2]),
        .I1(or_ln134_7_reg_1168[2]),
        .I2(xor_ln180_reg_1095[2]),
        .I3(z_12_reg_1127[2]),
        .O(ram_reg_i_136__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_139__2
       (.I0(x_assign_14_reg_1111[1]),
        .I1(x_assign_14_reg_1111[7]),
        .I2(x_assign_15_reg_1132[1]),
        .I3(z_10_reg_1075[1]),
        .O(ram_reg_i_139__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_140__1
       (.I0(or_ln134_9_reg_1173[1]),
        .I1(or_ln134_7_reg_1168[1]),
        .I2(xor_ln180_reg_1095[1]),
        .I3(z_12_reg_1127[1]),
        .O(ram_reg_i_140__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_143__2
       (.I0(x_assign_14_reg_1111[0]),
        .I1(x_assign_14_reg_1111[6]),
        .I2(x_assign_15_reg_1132[0]),
        .I3(z_10_reg_1075[0]),
        .O(ram_reg_i_143__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_144__1
       (.I0(or_ln134_9_reg_1173[0]),
        .I1(or_ln134_7_reg_1168[0]),
        .I2(xor_ln180_reg_1095[0]),
        .I3(z_12_reg_1127[0]),
        .O(ram_reg_i_144__1_n_0));
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    ram_reg_i_1__5
       (.I0(q0_reg[0]),
        .I1(ram_reg_i_27__5_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg[2]),
        .I4(p_4_in),
        .O(fout_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_26__6
       (.I0(q0_reg[0]),
        .I1(ram_reg_i_27__5_n_0),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    ram_reg_i_27__5
       (.I0(dst_address01__0),
        .I1(dst_ce01__0),
        .I2(ce01),
        .I3(ram_reg_i_72__3_n_0),
        .I4(fout_address012_out__3),
        .I5(ram_reg_0),
        .O(ram_reg_i_27__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFC0000)) 
    ram_reg_i_2__5
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I1(p_4_in),
        .I2(fout_address01__0),
        .I3(ram_reg_i_27__5_n_0),
        .I4(q0_reg[0]),
        .I5(q0_reg[1]),
        .O(fout_ce0));
  LUT6 #(
    .INIT(64'h0000FFFFF0F2F0F2)) 
    ram_reg_i_31__5
       (.I0(ram_reg_i_78__2_n_0),
        .I1(fin_address01__0),
        .I2(ram_reg_9),
        .I3(fout_address01__0),
        .I4(ram_reg_10),
        .I5(ram_reg_3),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEAEAEAE)) 
    ram_reg_i_34__6
       (.I0(ram_reg_8),
        .I1(fout_address012_out__3),
        .I2(ce01),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ram_reg_i_72__3_n_0),
        .O(ram_reg_i_34__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEEEEEEEFEEE)) 
    ram_reg_i_38__6
       (.I0(z_12_reg_11270),
        .I1(dst_address01__0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .O(grp_ClefiaF1Xor_fu_405_src_ce1));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_40__4
       (.I0(x_assign_14_reg_1111[7]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_83__2_n_0),
        .I3(ram_reg_i_84__2_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(ram_reg_11[7]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d1[7]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_40__5
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(dst_address01__0));
  LUT6 #(
    .INIT(64'h00000000FFFF57F7)) 
    ram_reg_i_42__5
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .I4(z_12_reg_11270),
        .I5(dst_address01__0),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_42__6
       (.I0(x_assign_14_reg_1111[6]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_87__2_n_0),
        .I3(ram_reg_i_88__3_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(ram_reg_11[6]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d1[6]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_44__6
       (.I0(x_assign_14_reg_1111[5]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_91__2_n_0),
        .I3(ram_reg_i_92__2_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(ram_reg_11[5]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d1[5]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_46__6
       (.I0(x_assign_14_reg_1111[4]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_95__2_n_0),
        .I3(ram_reg_i_96__2_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(ram_reg_11[4]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d1[4]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_48__6
       (.I0(x_assign_14_reg_1111[3]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_99__1_n_0),
        .I3(ram_reg_i_100__2_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(ram_reg_11[3]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d1[3]));
  LUT5 #(
    .INIT(32'h10155555)) 
    ram_reg_i_4__6
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I2(ram_reg[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ram_reg[3]),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_50__6
       (.I0(x_assign_14_reg_1111[2]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_103__0_n_0),
        .I3(ram_reg_i_104__2_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(ram_reg_11[2]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d1[2]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_52__6
       (.I0(x_assign_14_reg_1111[1]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_107__2_n_0),
        .I3(ram_reg_i_108__2_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(ram_reg_11[1]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d1[1]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_54__6
       (.I0(x_assign_14_reg_1111[0]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_111__2_n_0),
        .I3(ram_reg_i_112__1_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(ram_reg_11[0]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d1[0]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_56__5
       (.I0(or_ln134_7_fu_869_p3[7]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_115__1_n_0),
        .I3(ram_reg_i_116__2_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(\src_load_24_reg_1030_reg[7]_1 [7]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d0[7]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_58__7
       (.I0(D),
        .I1(dst_address01__0),
        .I2(ram_reg_i_119__1_n_0),
        .I3(ram_reg_i_120__2_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(\src_load_24_reg_1030_reg[7]_1 [6]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d0[6]));
  LUT6 #(
    .INIT(64'hFCFCF5F5FCFCF5FF)) 
    ram_reg_i_5__6
       (.I0(ram_reg_5),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(ram_reg_i_34__6_n_0),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_60__4
       (.I0(or_ln134_7_fu_869_p3[5]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_123__2_n_0),
        .I3(ram_reg_i_124__1_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(\src_load_24_reg_1030_reg[7]_1 [5]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d0[5]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_62__4
       (.I0(or_ln134_7_fu_869_p3[4]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_127__2_n_0),
        .I3(ram_reg_i_128__2_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(\src_load_24_reg_1030_reg[7]_1 [4]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d0[4]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_64__4
       (.I0(or_ln134_7_fu_869_p3[3]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_131__2_n_0),
        .I3(ram_reg_i_132__1_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(\src_load_24_reg_1030_reg[7]_1 [3]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d0[3]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_66__5
       (.I0(or_ln134_7_fu_869_p3[2]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_135__1_n_0),
        .I3(ram_reg_i_136__2_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(\src_load_24_reg_1030_reg[7]_1 [2]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d0[2]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_68__4
       (.I0(or_ln134_7_fu_869_p3[1]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_139__2_n_0),
        .I3(ram_reg_i_140__1_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(\src_load_24_reg_1030_reg[7]_1 [1]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d0[1]));
  LUT6 #(
    .INIT(64'h00FFB7B7FF004848)) 
    ram_reg_i_70__4
       (.I0(or_ln134_7_fu_869_p3[0]),
        .I1(dst_address01__0),
        .I2(ram_reg_i_143__2_n_0),
        .I3(ram_reg_i_144__1_n_0),
        .I4(ram_reg_i_72__3_n_0),
        .I5(\src_load_24_reg_1030_reg[7]_1 [0]),
        .O(grp_ClefiaF1Xor_fu_405_dst_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_71__4
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .O(dst_ce01__0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_72__3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_i_72__3_n_0));
  LUT6 #(
    .INIT(64'h07000700070007FF)) 
    ram_reg_i_78__2
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_i_72__3_n_0),
        .I3(fout_address012_out__3),
        .I4(ram_reg_i_31__5_0),
        .I5(dst_address01__0_0),
        .O(ram_reg_i_78__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_83__2
       (.I0(or_ln_fu_857_p3[7]),
        .I1(or_ln134_4_fu_863_p3[7]),
        .I2(x_assign_15_reg_1132[7]),
        .I3(z_reg_1045[7]),
        .O(ram_reg_i_83__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_84__2
       (.I0(or_ln_reg_1158[7]),
        .I1(or_ln134_4_reg_1163[7]),
        .I2(xor_ln180_reg_1095[7]),
        .I3(z_11_reg_1101[7]),
        .O(ram_reg_i_84__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_87__2
       (.I0(or_ln_fu_857_p3[6]),
        .I1(or_ln134_4_fu_863_p3[6]),
        .I2(x_assign_15_reg_1132[6]),
        .I3(z_reg_1045[6]),
        .O(ram_reg_i_87__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_88__3
       (.I0(or_ln_reg_1158[6]),
        .I1(or_ln134_4_reg_1163[6]),
        .I2(xor_ln180_reg_1095[6]),
        .I3(z_11_reg_1101[6]),
        .O(ram_reg_i_88__3_n_0));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B8BB)) 
    ram_reg_i_8__4
       (.I0(ram_reg_1),
        .I1(q0_reg[1]),
        .I2(ram_reg_2),
        .I3(ram_reg_i_34__6_n_0),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ADDRBWRADDR));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_91__2
       (.I0(or_ln_fu_857_p3[5]),
        .I1(or_ln134_4_fu_863_p3[5]),
        .I2(or_ln134_4_fu_863_p3[7]),
        .I3(z_reg_1045[5]),
        .O(ram_reg_i_91__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_92__2
       (.I0(or_ln_reg_1158[5]),
        .I1(or_ln134_4_reg_1163[5]),
        .I2(xor_ln180_reg_1095[5]),
        .I3(z_11_reg_1101[5]),
        .O(ram_reg_i_92__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_95__2
       (.I0(or_ln_fu_857_p3[4]),
        .I1(or_ln134_4_fu_863_p3[4]),
        .I2(or_ln134_4_fu_863_p3[6]),
        .I3(z_reg_1045[4]),
        .O(ram_reg_i_95__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_96__2
       (.I0(or_ln_reg_1158[4]),
        .I1(or_ln134_4_reg_1163[4]),
        .I2(xor_ln180_reg_1095[4]),
        .I3(z_11_reg_1101[4]),
        .O(ram_reg_i_96__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_i_99__1
       (.I0(or_ln_fu_857_p3[3]),
        .I1(or_ln134_4_fu_863_p3[3]),
        .I2(x_assign_15_reg_1132[3]),
        .I3(z_reg_1045[3]),
        .O(ram_reg_i_99__1_n_0));
  LUT5 #(
    .INIT(32'hEEE000E0)) 
    \reg_297[7]_i_1__3 
       (.I0(Q),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .O(reg_297));
  FDRE \reg_297_reg[0] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_0 [0]),
        .Q(\reg_297_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_297_reg[1] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_0 [1]),
        .Q(\reg_297_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_297_reg[2] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_0 [2]),
        .Q(\reg_297_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_297_reg[3] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_0 [3]),
        .Q(\reg_297_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_297_reg[4] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_0 [4]),
        .Q(\reg_297_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_297_reg[5] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_0 [5]),
        .Q(\reg_297_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_297_reg[6] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_0 [6]),
        .Q(\reg_297_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_297_reg[7] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_0 [7]),
        .Q(\reg_297_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[0]_i_1__3 
       (.I0(\reg_297_reg_n_0_[0] ),
        .I1(DOADO[0]),
        .O(grp_fu_302_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[1]_i_1__3 
       (.I0(\reg_297_reg_n_0_[1] ),
        .I1(DOADO[1]),
        .O(grp_fu_302_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[2]_i_1__3 
       (.I0(\reg_297_reg_n_0_[2] ),
        .I1(DOADO[2]),
        .O(grp_fu_302_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[3]_i_1__3 
       (.I0(\reg_297_reg_n_0_[3] ),
        .I1(DOADO[3]),
        .O(grp_fu_302_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[4]_i_1__3 
       (.I0(\reg_297_reg_n_0_[4] ),
        .I1(DOADO[4]),
        .O(grp_fu_302_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[5]_i_1__3 
       (.I0(\reg_297_reg_n_0_[5] ),
        .I1(DOADO[5]),
        .O(grp_fu_302_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[6]_i_1__3 
       (.I0(\reg_297_reg_n_0_[6] ),
        .I1(DOADO[6]),
        .O(grp_fu_302_p2[6]));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    \reg_308[7]_i_1__3 
       (.I0(Q),
        .I1(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(reg_3080));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[7]_i_2__3 
       (.I0(\reg_297_reg_n_0_[7] ),
        .I1(DOADO[7]),
        .O(grp_fu_302_p2[7]));
  FDRE \reg_308_reg[0] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(grp_fu_302_p2[0]),
        .Q(reg_308[0]),
        .R(1'b0));
  FDRE \reg_308_reg[1] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(grp_fu_302_p2[1]),
        .Q(reg_308[1]),
        .R(1'b0));
  FDRE \reg_308_reg[2] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(grp_fu_302_p2[2]),
        .Q(reg_308[2]),
        .R(1'b0));
  FDRE \reg_308_reg[3] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(grp_fu_302_p2[3]),
        .Q(reg_308[3]),
        .R(1'b0));
  FDRE \reg_308_reg[4] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(grp_fu_302_p2[4]),
        .Q(reg_308[4]),
        .R(1'b0));
  FDRE \reg_308_reg[5] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(grp_fu_302_p2[5]),
        .Q(reg_308[5]),
        .R(1'b0));
  FDRE \reg_308_reg[6] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(grp_fu_302_p2[6]),
        .Q(reg_308[6]),
        .R(1'b0));
  FDRE \reg_308_reg[7] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(grp_fu_302_p2[7]),
        .Q(reg_308[7]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_999_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_979[3]),
        .Q(rk_offset_cast_reg_999[3]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_999_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_979[4]),
        .Q(rk_offset_cast_reg_999[4]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_999_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_979[5]),
        .Q(rk_offset_cast_reg_999[5]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_999_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_979[6]),
        .Q(rk_offset_cast_reg_999[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_979_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_979_reg[6]_0 [0]),
        .Q(rk_offset_read_reg_979[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_979_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_979_reg[6]_0 [1]),
        .Q(rk_offset_read_reg_979[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_979_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_979_reg[6]_0 [2]),
        .Q(rk_offset_read_reg_979[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_979_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\rk_offset_read_reg_979_reg[6]_0 [3]),
        .Q(rk_offset_read_reg_979[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_43_fu_677_p3
       (.I0(\z_reg_1045_reg[7]_0 [6]),
        .I1(\z_reg_1045_reg[7]_0 [2]),
        .I2(\z_reg_1045_reg[7]_0 [7]),
        .O(x_assign_19_fu_697_p3));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_load_24_reg_1030[7]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .O(ce01));
  FDRE \src_load_24_reg_1030_reg[0] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\src_load_24_reg_1030_reg[7]_1 [0]),
        .Q(\src_load_24_reg_1030_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_load_24_reg_1030_reg[1] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\src_load_24_reg_1030_reg[7]_1 [1]),
        .Q(\src_load_24_reg_1030_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_load_24_reg_1030_reg[2] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\src_load_24_reg_1030_reg[7]_1 [2]),
        .Q(\src_load_24_reg_1030_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_load_24_reg_1030_reg[3] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\src_load_24_reg_1030_reg[7]_1 [3]),
        .Q(\src_load_24_reg_1030_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_load_24_reg_1030_reg[4] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\src_load_24_reg_1030_reg[7]_1 [4]),
        .Q(\src_load_24_reg_1030_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_load_24_reg_1030_reg[5] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\src_load_24_reg_1030_reg[7]_1 [5]),
        .Q(\src_load_24_reg_1030_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_load_24_reg_1030_reg[6] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\src_load_24_reg_1030_reg[7]_1 [6]),
        .Q(\src_load_24_reg_1030_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_load_24_reg_1030_reg[7] 
       (.C(ap_clk),
        .CE(ce01),
        .D(\src_load_24_reg_1030_reg[7]_1 [7]),
        .Q(\src_load_24_reg_1030_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \tmp_81_reg_1090_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[5]),
        .Q(or_ln_fu_857_p3[0]),
        .R(1'b0));
  FDRE \tmp_95_reg_1065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_reg_1045_reg[7]_0 [5]),
        .Q(or_ln134_7_fu_869_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1085_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[6]),
        .Q(or_ln_fu_857_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1085_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_35_reg_1085_reg[5]_0 [0]),
        .Q(or_ln_fu_857_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1085_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_35_reg_1085_reg[5]_0 [1]),
        .Q(or_ln_fu_857_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1085_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_35_reg_1085_reg[5]_0 [2]),
        .Q(or_ln_fu_857_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1085_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_35_reg_1085_reg[5]_0 [3]),
        .Q(or_ln_fu_857_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1085_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_35_reg_1085_reg[5]_0 [4]),
        .Q(or_ln_fu_857_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_35_reg_1085_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(DOBDO[4]),
        .Q(or_ln_fu_857_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1138_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_35_reg_1085_reg[5]_0 [0]),
        .Q(or_ln134_4_fu_863_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1138_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_35_reg_1085_reg[5]_0 [1]),
        .Q(or_ln134_4_fu_863_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1138_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_35_reg_1085_reg[5]_0 [2]),
        .Q(or_ln134_4_fu_863_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1138_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_35_reg_1085_reg[5]_0 [3]),
        .Q(or_ln134_4_fu_863_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1138_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_35_reg_1085_reg[5]_0 [4]),
        .Q(or_ln134_4_fu_863_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_39_reg_1138_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[4]),
        .Q(or_ln134_4_fu_863_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_42_reg_1060[1]_i_1 
       (.I0(\z_reg_1045_reg[7]_0 [5]),
        .I1(\z_reg_1045_reg[7]_0 [7]),
        .O(\trunc_ln134_42_reg_1060[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_42_reg_1060[2]_i_1 
       (.I0(\z_reg_1045_reg[7]_0 [5]),
        .I1(\z_reg_1045_reg[7]_0 [0]),
        .I2(\z_reg_1045_reg[7]_0 [6]),
        .O(\trunc_ln134_42_reg_1060[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_42_reg_1060[3]_i_1 
       (.I0(\z_reg_1045_reg[7]_0 [5]),
        .I1(\z_reg_1045_reg[7]_0 [7]),
        .I2(\z_reg_1045_reg[7]_0 [1]),
        .I3(\z_reg_1045_reg[7]_0 [6]),
        .O(\trunc_ln134_42_reg_1060[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_42_reg_1060[5]_i_1 
       (.I0(\z_reg_1045_reg[7]_0 [7]),
        .I1(\z_reg_1045_reg[7]_0 [3]),
        .O(x_assign_14_fu_655_p3[4]));
  FDRE \trunc_ln134_42_reg_1060_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_reg_1045_reg[7]_0 [6]),
        .Q(or_ln134_7_fu_869_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1060_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_42_reg_1060[1]_i_1_n_0 ),
        .Q(or_ln134_7_fu_869_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1060_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_42_reg_1060[2]_i_1_n_0 ),
        .Q(or_ln134_7_fu_869_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1060_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_42_reg_1060[3]_i_1_n_0 ),
        .Q(or_ln134_7_fu_869_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1060_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_19_fu_697_p3),
        .Q(or_ln134_7_fu_869_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1060_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_14_fu_655_p3[4]),
        .Q(D),
        .R(1'b0));
  FDRE \trunc_ln134_42_reg_1060_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_reg_1045_reg[7]_0 [4]),
        .Q(or_ln134_7_fu_869_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1117_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_42_reg_1060[1]_i_1_n_0 ),
        .Q(or_ln134_9_fu_875_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1117_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_42_reg_1060[2]_i_1_n_0 ),
        .Q(or_ln134_9_fu_875_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1117_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_42_reg_1060[3]_i_1_n_0 ),
        .Q(or_ln134_9_fu_875_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_44_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_19_fu_697_p3),
        .Q(or_ln134_9_fu_875_p3[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_14_reg_1111[2]_i_1 
       (.I0(\z_reg_1045_reg[7]_0 [7]),
        .I1(\z_reg_1045_reg[7]_0 [1]),
        .O(x_assign_14_fu_655_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_14_reg_1111[3]_i_1 
       (.I0(\z_reg_1045_reg[7]_0 [7]),
        .I1(\z_reg_1045_reg[7]_0 [2]),
        .O(x_assign_14_fu_655_p3[3]));
  FDRE \x_assign_14_reg_1111_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1045_reg[7]_0 [7]),
        .Q(x_assign_14_reg_1111[0]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1111_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1045_reg[7]_0 [0]),
        .Q(x_assign_14_reg_1111[1]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1111_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_14_fu_655_p3[2]),
        .Q(x_assign_14_reg_1111[2]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1111_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_14_fu_655_p3[3]),
        .Q(x_assign_14_reg_1111[3]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1111_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_14_fu_655_p3[4]),
        .Q(x_assign_14_reg_1111[4]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1111_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1045_reg[7]_0 [4]),
        .Q(x_assign_14_reg_1111[5]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1111_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1045_reg[7]_0 [5]),
        .Q(x_assign_14_reg_1111[6]),
        .R(1'b0));
  FDRE \x_assign_14_reg_1111_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1045_reg[7]_0 [6]),
        .Q(x_assign_14_reg_1111[7]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1132_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[7]),
        .Q(x_assign_15_reg_1132[0]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1132_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[0]),
        .Q(x_assign_15_reg_1132[1]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1132_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\x_assign_15_reg_1132_reg[3]_0 [0]),
        .Q(x_assign_15_reg_1132[2]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1132_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\x_assign_15_reg_1132_reg[3]_0 [1]),
        .Q(x_assign_15_reg_1132[3]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1132_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[5]),
        .Q(x_assign_15_reg_1132[6]),
        .R(1'b0));
  FDRE \x_assign_15_reg_1132_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[6]),
        .Q(x_assign_15_reg_1132[7]),
        .R(1'b0));
  FDRE \x_assign_17_reg_1055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_reg_1045_reg[7]_0 [7]),
        .Q(x_assign_17_reg_1055[0]),
        .R(1'b0));
  FDRE \x_assign_17_reg_1055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_reg_1045_reg[7]_0 [0]),
        .Q(x_assign_17_reg_1055[1]),
        .R(1'b0));
  FDRE \x_assign_17_reg_1055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_14_fu_655_p3[2]),
        .Q(\x_assign_17_reg_1055_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \x_assign_17_reg_1055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_14_fu_655_p3[3]),
        .Q(\x_assign_17_reg_1055_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1070_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_3_reg_1070_reg[7]_1 [0]),
        .Q(xor_ln124_3_reg_1070[0]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1070_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_3_reg_1070_reg[7]_1 [1]),
        .Q(xor_ln124_3_reg_1070[1]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1070_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_3_reg_1070_reg[7]_1 [2]),
        .Q(xor_ln124_3_reg_1070[2]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1070_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_3_reg_1070_reg[7]_1 [3]),
        .Q(xor_ln124_3_reg_1070[3]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1070_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_3_reg_1070_reg[7]_1 [4]),
        .Q(xor_ln124_3_reg_1070[4]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1070_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_3_reg_1070_reg[7]_1 [5]),
        .Q(xor_ln124_3_reg_1070[5]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1070_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_3_reg_1070_reg[7]_1 [6]),
        .Q(xor_ln124_3_reg_1070[6]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1070_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln124_3_reg_1070_reg[7]_1 [7]),
        .Q(xor_ln124_3_reg_1070[7]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1005_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1005_reg[7]_0 [0]),
        .Q(xor_ln124_reg_1005[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1005_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1005_reg[7]_0 [1]),
        .Q(xor_ln124_reg_1005[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1005_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1005_reg[7]_0 [2]),
        .Q(xor_ln124_reg_1005[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1005_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1005_reg[7]_0 [3]),
        .Q(xor_ln124_reg_1005[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1005_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1005_reg[7]_0 [4]),
        .Q(xor_ln124_reg_1005[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1005_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1005_reg[7]_0 [5]),
        .Q(xor_ln124_reg_1005[5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1005_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1005_reg[7]_0 [6]),
        .Q(xor_ln124_reg_1005[6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1005_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1005_reg[7]_0 [7]),
        .Q(xor_ln124_reg_1005[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1095[0]_i_1 
       (.I0(x_assign_17_reg_1055[0]),
        .I1(DOBDO[7]),
        .O(xor_ln180_fu_612_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1095[1]_i_1 
       (.I0(x_assign_17_reg_1055[1]),
        .I1(DOBDO[0]),
        .O(xor_ln180_fu_612_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1095[5]_i_1 
       (.I0(or_ln134_7_fu_869_p3[7]),
        .I1(DOBDO[4]),
        .O(xor_ln180_fu_612_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1095[6]_i_1 
       (.I0(or_ln134_7_fu_869_p3[0]),
        .I1(DOBDO[5]),
        .O(xor_ln180_fu_612_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1095[7]_i_1 
       (.I0(or_ln134_7_fu_869_p3[1]),
        .I1(DOBDO[6]),
        .O(xor_ln180_fu_612_p2[7]));
  FDRE \xor_ln180_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln180_fu_612_p2[0]),
        .Q(xor_ln180_reg_1095[0]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln180_fu_612_p2[1]),
        .Q(xor_ln180_reg_1095[1]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1095_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln180_reg_1095_reg[4]_0 [0]),
        .Q(xor_ln180_reg_1095[2]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1095_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln180_reg_1095_reg[4]_0 [1]),
        .Q(xor_ln180_reg_1095[3]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1095_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\xor_ln180_reg_1095_reg[4]_0 [2]),
        .Q(xor_ln180_reg_1095[4]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1095_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln180_fu_612_p2[5]),
        .Q(xor_ln180_reg_1095[5]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1095_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln180_fu_612_p2[6]),
        .Q(xor_ln180_reg_1095[6]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1095_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln180_fu_612_p2[7]),
        .Q(xor_ln180_reg_1095[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_10_reg_1075[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(clefia_s1_address01));
  FDRE \z_10_reg_1075_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(DOBDO[0]),
        .Q(z_10_reg_1075[0]),
        .R(1'b0));
  FDRE \z_10_reg_1075_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(DOBDO[1]),
        .Q(z_10_reg_1075[1]),
        .R(1'b0));
  FDRE \z_10_reg_1075_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(DOBDO[2]),
        .Q(z_10_reg_1075[2]),
        .R(1'b0));
  FDRE \z_10_reg_1075_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(DOBDO[3]),
        .Q(z_10_reg_1075[3]),
        .R(1'b0));
  FDRE \z_10_reg_1075_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(DOBDO[4]),
        .Q(z_10_reg_1075[4]),
        .R(1'b0));
  FDRE \z_10_reg_1075_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(DOBDO[5]),
        .Q(z_10_reg_1075[5]),
        .R(1'b0));
  FDRE \z_10_reg_1075_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(DOBDO[6]),
        .Q(z_10_reg_1075[6]),
        .R(1'b0));
  FDRE \z_10_reg_1075_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s1_address01),
        .D(DOBDO[7]),
        .Q(z_10_reg_1075[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_11_reg_1101[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .O(clefia_s0_address01));
  FDRE \z_11_reg_1101_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1045_reg[7]_0 [0]),
        .Q(z_11_reg_1101[0]),
        .R(1'b0));
  FDRE \z_11_reg_1101_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1045_reg[7]_0 [1]),
        .Q(z_11_reg_1101[1]),
        .R(1'b0));
  FDRE \z_11_reg_1101_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1045_reg[7]_0 [2]),
        .Q(z_11_reg_1101[2]),
        .R(1'b0));
  FDRE \z_11_reg_1101_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1045_reg[7]_0 [3]),
        .Q(z_11_reg_1101[3]),
        .R(1'b0));
  FDRE \z_11_reg_1101_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1045_reg[7]_0 [4]),
        .Q(z_11_reg_1101[4]),
        .R(1'b0));
  FDRE \z_11_reg_1101_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1045_reg[7]_0 [5]),
        .Q(z_11_reg_1101[5]),
        .R(1'b0));
  FDRE \z_11_reg_1101_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1045_reg[7]_0 [6]),
        .Q(z_11_reg_1101[6]),
        .R(1'b0));
  FDRE \z_11_reg_1101_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1045_reg[7]_0 [7]),
        .Q(z_11_reg_1101[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_12_reg_1127[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q),
        .O(z_12_reg_11270));
  FDRE \z_12_reg_1127_reg[0] 
       (.C(ap_clk),
        .CE(z_12_reg_11270),
        .D(DOBDO[0]),
        .Q(z_12_reg_1127[0]),
        .R(1'b0));
  FDRE \z_12_reg_1127_reg[1] 
       (.C(ap_clk),
        .CE(z_12_reg_11270),
        .D(DOBDO[1]),
        .Q(z_12_reg_1127[1]),
        .R(1'b0));
  FDRE \z_12_reg_1127_reg[2] 
       (.C(ap_clk),
        .CE(z_12_reg_11270),
        .D(DOBDO[2]),
        .Q(z_12_reg_1127[2]),
        .R(1'b0));
  FDRE \z_12_reg_1127_reg[3] 
       (.C(ap_clk),
        .CE(z_12_reg_11270),
        .D(DOBDO[3]),
        .Q(z_12_reg_1127[3]),
        .R(1'b0));
  FDRE \z_12_reg_1127_reg[4] 
       (.C(ap_clk),
        .CE(z_12_reg_11270),
        .D(DOBDO[4]),
        .Q(z_12_reg_1127[4]),
        .R(1'b0));
  FDRE \z_12_reg_1127_reg[5] 
       (.C(ap_clk),
        .CE(z_12_reg_11270),
        .D(DOBDO[5]),
        .Q(z_12_reg_1127[5]),
        .R(1'b0));
  FDRE \z_12_reg_1127_reg[6] 
       (.C(ap_clk),
        .CE(z_12_reg_11270),
        .D(DOBDO[6]),
        .Q(z_12_reg_1127[6]),
        .R(1'b0));
  FDRE \z_12_reg_1127_reg[7] 
       (.C(ap_clk),
        .CE(z_12_reg_11270),
        .D(DOBDO[7]),
        .Q(z_12_reg_1127[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \z_reg_1045[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .O(grp_ClefiaF1Xor_fu_405_ap_ready));
  FDRE \z_reg_1045_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_fu_405_ap_ready),
        .D(\z_reg_1045_reg[7]_0 [0]),
        .Q(z_reg_1045[0]),
        .R(1'b0));
  FDRE \z_reg_1045_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_fu_405_ap_ready),
        .D(\z_reg_1045_reg[7]_0 [1]),
        .Q(z_reg_1045[1]),
        .R(1'b0));
  FDRE \z_reg_1045_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_fu_405_ap_ready),
        .D(\z_reg_1045_reg[7]_0 [2]),
        .Q(z_reg_1045[2]),
        .R(1'b0));
  FDRE \z_reg_1045_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_fu_405_ap_ready),
        .D(\z_reg_1045_reg[7]_0 [3]),
        .Q(z_reg_1045[3]),
        .R(1'b0));
  FDRE \z_reg_1045_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_fu_405_ap_ready),
        .D(\z_reg_1045_reg[7]_0 [4]),
        .Q(z_reg_1045[4]),
        .R(1'b0));
  FDRE \z_reg_1045_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_fu_405_ap_ready),
        .D(\z_reg_1045_reg[7]_0 [5]),
        .Q(z_reg_1045[5]),
        .R(1'b0));
  FDRE \z_reg_1045_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_fu_405_ap_ready),
        .D(\z_reg_1045_reg[7]_0 [6]),
        .Q(z_reg_1045[6]),
        .R(1'b0));
  FDRE \z_reg_1045_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_fu_405_ap_ready),
        .D(\z_reg_1045_reg[7]_0 [7]),
        .Q(z_reg_1045[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_1
   (D,
    Q,
    ADDRARDADDR,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    WEA,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp0_iter2_reg_0,
    con192_ce0,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[47] ,
    fin_ce0,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[2]_0 ,
    DIBDI,
    DIADI,
    clefia_s0_ce0,
    clefia_s1_ce0,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[1]_1 ,
    \reg_308_reg[7]_0 ,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[3]_5 ,
    \ap_CS_fsm_reg[3]_6 ,
    \ap_CS_fsm_reg[3]_7 ,
    \ap_CS_fsm_reg[27] ,
    \x_assign_10_reg_1227_reg[3]_0 ,
    \reg_297_reg[7]_0 ,
    \src_load_17_reg_1202_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \z_reg_1217_reg[7]_0 ,
    DOBDO,
    \trunc_ln134_24_reg_1257_reg[5]_0 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
    grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg,
    ram_reg_5,
    ap_rst_n,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_i_48__2_0,
    ram_reg_i_48__2_1,
    con192_address01,
    q0_reg,
    E,
    q0_reg_0,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ap_enable_reg_pp0_iter1,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    q0_reg_1,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    ram_reg_35,
    ram_reg_36,
    ram_reg_37,
    ram_reg_38,
    ram_reg_39,
    ram_reg_40,
    ram_reg_41,
    ram_reg_42,
    ram_reg_43,
    ram_reg_44,
    ram_reg_45,
    ram_reg_46,
    ram_reg_47,
    ram_reg_48,
    ram_reg_49,
    ram_reg_50,
    \rk_offset_read_reg_1131_reg[7]_0 ,
    \src_load_17_reg_1202_reg[7]_1 ,
    DOADO,
    q0_reg_2,
    \xor_ln180_reg_1267_reg[4]_0 ,
    \xor_ln124_reg_1177_reg[7]_0 ,
    \reg_308_reg[7]_1 ,
    \xor_ln124_3_reg_1242_reg[7]_0 ,
    \x_assign_8_reg_1304_reg[3]_0 ,
    \reg_297_reg[7]_1 );
  output [0:0]D;
  output [0:0]Q;
  output [2:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]WEA;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output con192_ce0;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output [1:0]\ap_CS_fsm_reg[47] ;
  output fin_ce0;
  output [1:0]\ap_CS_fsm_reg[3]_2 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [7:0]DIBDI;
  output [7:0]DIADI;
  output clefia_s0_ce0;
  output clefia_s1_ce0;
  output \ap_CS_fsm_reg[3]_3 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output [7:0]\reg_308_reg[7]_0 ;
  output [7:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[1]_2 ;
  output \ap_CS_fsm_reg[3]_4 ;
  output \ap_CS_fsm_reg[3]_5 ;
  output \ap_CS_fsm_reg[3]_6 ;
  output \ap_CS_fsm_reg[3]_7 ;
  output \ap_CS_fsm_reg[27] ;
  output [3:0]\x_assign_10_reg_1227_reg[3]_0 ;
  output [7:0]\reg_297_reg[7]_0 ;
  output [7:0]\src_load_17_reg_1202_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]\z_reg_1217_reg[7]_0 ;
  input [7:0]DOBDO;
  input [4:0]\trunc_ln134_24_reg_1257_reg[5]_0 ;
  input [6:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input grp_ClefiaF1Xor_1_fu_743_ap_start_reg;
  input grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg;
  input ram_reg_5;
  input ap_rst_n;
  input [2:0]ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [0:0]ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_i_48__2_0;
  input ram_reg_i_48__2_1;
  input con192_address01;
  input q0_reg;
  input [0:0]E;
  input q0_reg_0;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input [0:0]ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input [1:0]q0_reg_1;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_29;
  input ram_reg_30;
  input ram_reg_31;
  input ram_reg_32;
  input ram_reg_33;
  input ram_reg_34;
  input ram_reg_35;
  input ram_reg_36;
  input ram_reg_37;
  input ram_reg_38;
  input ram_reg_39;
  input ram_reg_40;
  input ram_reg_41;
  input ram_reg_42;
  input ram_reg_43;
  input ram_reg_44;
  input ram_reg_45;
  input ram_reg_46;
  input ram_reg_47;
  input ram_reg_48;
  input ram_reg_49;
  input ram_reg_50;
  input [3:0]\rk_offset_read_reg_1131_reg[7]_0 ;
  input [7:0]\src_load_17_reg_1202_reg[7]_1 ;
  input [7:0]DOADO;
  input q0_reg_2;
  input [4:0]\xor_ln180_reg_1267_reg[4]_0 ;
  input [7:0]\xor_ln124_reg_1177_reg[7]_0 ;
  input [7:0]\reg_308_reg[7]_1 ;
  input [7:0]\xor_ln124_3_reg_1242_reg[7]_0 ;
  input [1:0]\x_assign_8_reg_1304_reg[3]_0 ;
  input [7:0]\reg_297_reg[7]_1 ;

  wire [2:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire [1:0]\ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[3]_5 ;
  wire \ap_CS_fsm_reg[3]_6 ;
  wire \ap_CS_fsm_reg[3]_7 ;
  wire [1:0]\ap_CS_fsm_reg[47] ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire [4:4]ap_port_reg_dst_offset;
  wire \ap_port_reg_dst_offset[4]_i_1__2_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce0111_out;
  wire ce012_out;
  wire clefia_s0_address01;
  wire clefia_s0_ce0;
  wire clefia_s1_ce0;
  wire con192_address01;
  wire con192_ce0;
  wire [4:4]dst_offset_read_reg_1161;
  wire [4:4]dst_offset_read_reg_1161_pp0_iter1_reg;
  wire fin_ce0;
  wire grp_ClefiaF1Xor_1_fu_743_ap_start_reg;
  wire grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg;
  wire [7:2]or_ln134_4_fu_955_p3;
  wire [7:0]or_ln134_4_reg_1335;
  wire [7:0]or_ln134_7_fu_961_p3;
  wire [7:0]or_ln134_7_reg_1340;
  wire [5:2]or_ln134_9_fu_967_p3;
  wire [7:0]or_ln134_9_reg_1345;
  wire [7:0]or_ln_fu_949_p3;
  wire [7:0]or_ln_reg_1330;
  wire q0_reg;
  wire q0_reg_0;
  wire [1:0]q0_reg_1;
  wire q0_reg_2;
  wire q0_reg_i_16__2_n_0;
  wire [6:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire [0:0]ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire ram_reg_35;
  wire ram_reg_36;
  wire ram_reg_37;
  wire ram_reg_38;
  wire ram_reg_39;
  wire ram_reg_4;
  wire ram_reg_40;
  wire ram_reg_41;
  wire ram_reg_42;
  wire ram_reg_43;
  wire ram_reg_44;
  wire ram_reg_45;
  wire ram_reg_46;
  wire ram_reg_47;
  wire ram_reg_48;
  wire ram_reg_49;
  wire ram_reg_5;
  wire ram_reg_50;
  wire [2:0]ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [0:0]ram_reg_9;
  wire ram_reg_i_100__0_n_0;
  wire ram_reg_i_107__0_n_0;
  wire ram_reg_i_108__0_n_0;
  wire ram_reg_i_109__0_n_0;
  wire ram_reg_i_112__0_n_0;
  wire ram_reg_i_113__0_n_0;
  wire ram_reg_i_116__0_n_0;
  wire ram_reg_i_117__0_n_0;
  wire ram_reg_i_120__0_n_0;
  wire ram_reg_i_121__0_n_0;
  wire ram_reg_i_124__0_n_0;
  wire ram_reg_i_125__0_n_0;
  wire ram_reg_i_128__0_n_0;
  wire ram_reg_i_129__0_n_0;
  wire ram_reg_i_132__0_n_0;
  wire ram_reg_i_133__0_n_0;
  wire ram_reg_i_136__0_n_0;
  wire ram_reg_i_137__0_n_0;
  wire ram_reg_i_140__0_n_0;
  wire ram_reg_i_141__0_n_0;
  wire ram_reg_i_144__0_n_0;
  wire ram_reg_i_145__0_n_0;
  wire ram_reg_i_148__0_n_0;
  wire ram_reg_i_149__0_n_0;
  wire ram_reg_i_152__0_n_0;
  wire ram_reg_i_153__0_n_0;
  wire ram_reg_i_156__0_n_0;
  wire ram_reg_i_157__0_n_0;
  wire ram_reg_i_160__0_n_0;
  wire ram_reg_i_161__1_n_0;
  wire ram_reg_i_164__0_n_0;
  wire ram_reg_i_165__0_n_0;
  wire ram_reg_i_168__0_n_0;
  wire ram_reg_i_169_n_0;
  wire ram_reg_i_27__2_n_0;
  wire ram_reg_i_32__2_n_0;
  wire ram_reg_i_37__2_n_0;
  wire ram_reg_i_44__10_n_0;
  wire ram_reg_i_48__2_0;
  wire ram_reg_i_48__2_1;
  wire ram_reg_i_48__2_n_0;
  wire ram_reg_i_49__2_n_0;
  wire ram_reg_i_52__2_n_0;
  wire ram_reg_i_53__2_n_0;
  wire ram_reg_i_54__2_n_0;
  wire ram_reg_i_55__3_n_0;
  wire ram_reg_i_56__1_n_0;
  wire ram_reg_i_58__2_n_0;
  wire ram_reg_i_60__1_n_0;
  wire ram_reg_i_62__1_n_0;
  wire ram_reg_i_64__1_n_0;
  wire ram_reg_i_66__1_n_0;
  wire ram_reg_i_68__1_n_0;
  wire ram_reg_i_70__1_n_0;
  wire ram_reg_i_72__1_n_0;
  wire ram_reg_i_74__0_n_0;
  wire ram_reg_i_76__0_n_0;
  wire ram_reg_i_78__0_n_0;
  wire ram_reg_i_80__0_n_0;
  wire ram_reg_i_82__0_n_0;
  wire ram_reg_i_84__0_n_0;
  wire ram_reg_i_87__0_n_0;
  wire ram_reg_i_88__0_n_0;
  wire ram_reg_i_94__0_n_0;
  wire ram_reg_i_98_n_0;
  wire ram_reg_i_99__0_n_0;
  wire reg_297;
  wire [7:0]\reg_297_reg[7]_0 ;
  wire [7:0]\reg_297_reg[7]_1 ;
  wire [7:0]reg_308;
  wire reg_3080;
  wire reg_3081;
  wire [7:0]\reg_308_reg[7]_0 ;
  wire [7:0]\reg_308_reg[7]_1 ;
  wire [7:3]rk_offset_cast_reg_1171;
  wire [7:4]rk_offset_read_reg_1131;
  wire [3:0]\rk_offset_read_reg_1131_reg[7]_0 ;
  wire [7:0]\src_load_17_reg_1202_reg[7]_0 ;
  wire [7:0]\src_load_17_reg_1202_reg[7]_1 ;
  wire [4:4]src_offset_read_reg_1136;
  wire [4:4]src_offset_read_reg_1136_pp0_iter1_reg;
  wire [4:0]\trunc_ln134_24_reg_1257_reg[5]_0 ;
  wire \trunc_ln134_31_reg_1232[1]_i_1_n_0 ;
  wire \trunc_ln134_31_reg_1232[2]_i_1_n_0 ;
  wire \trunc_ln134_31_reg_1232[3]_i_1_n_0 ;
  wire [3:0]\x_assign_10_reg_1227_reg[3]_0 ;
  wire [4:4]x_assign_12_fu_769_p3;
  wire [4:2]x_assign_7_fu_727_p3;
  wire [7:0]x_assign_7_reg_1283;
  wire [7:0]x_assign_8_reg_1304;
  wire [1:0]\x_assign_8_reg_1304_reg[3]_0 ;
  wire [7:0]xor_ln124_3_reg_1242;
  wire [7:0]\xor_ln124_3_reg_1242_reg[7]_0 ;
  wire [7:0]xor_ln124_reg_1177;
  wire [7:0]\xor_ln124_reg_1177_reg[7]_0 ;
  wire [7:5]xor_ln180_fu_684_p2;
  wire [7:0]xor_ln180_reg_1267;
  wire [4:0]\xor_ln180_reg_1267_reg[4]_0 ;
  wire [7:0]z_7_reg_1247;
  wire [7:0]z_8_reg_1273;
  wire [7:0]z_9_reg_1299;
  wire z_9_reg_12990;
  wire [7:0]z_reg_1217;
  wire [7:0]\z_reg_1217_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    ap_enable_reg_pp0_iter0_reg_i_1__2
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h00808A80)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_port_reg_dst_offset[4]_i_1__2 
       (.I0(ram_reg[2]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I3(ap_port_reg_dst_offset),
        .O(\ap_port_reg_dst_offset[4]_i_1__2_n_0 ));
  FDRE \ap_port_reg_dst_offset_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_port_reg_dst_offset[4]_i_1__2_n_0 ),
        .Q(ap_port_reg_dst_offset),
        .R(1'b0));
  FDRE \dst_offset_read_reg_1161_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dst_offset_read_reg_1161),
        .Q(dst_offset_read_reg_1161_pp0_iter1_reg),
        .R(1'b0));
  FDRE \dst_offset_read_reg_1161_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_dst_offset),
        .Q(dst_offset_read_reg_1161),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77753330)) 
    grp_ClefiaF1Xor_1_fu_743_ap_start_reg_i_1
       (.I0(reg_3081),
        .I1(grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg),
        .I2(ram_reg[1]),
        .I3(ram_reg[0]),
        .I4(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .O(\ap_CS_fsm_reg[27] ));
  FDRE \or_ln134_4_reg_1335_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_8_reg_1304[6]),
        .Q(or_ln134_4_reg_1335[0]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_8_reg_1304[7]),
        .Q(or_ln134_4_reg_1335[1]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_955_p3[2]),
        .Q(or_ln134_4_reg_1335[2]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_955_p3[3]),
        .Q(or_ln134_4_reg_1335[3]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_955_p3[4]),
        .Q(or_ln134_4_reg_1335[4]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_955_p3[5]),
        .Q(or_ln134_4_reg_1335[5]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_955_p3[6]),
        .Q(or_ln134_4_reg_1335[6]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_955_p3[7]),
        .Q(or_ln134_4_reg_1335[7]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_961_p3[0]),
        .Q(or_ln134_7_reg_1340[0]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_961_p3[1]),
        .Q(or_ln134_7_reg_1340[1]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_961_p3[2]),
        .Q(or_ln134_7_reg_1340[2]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_961_p3[3]),
        .Q(or_ln134_7_reg_1340[3]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_961_p3[4]),
        .Q(or_ln134_7_reg_1340[4]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_961_p3[5]),
        .Q(or_ln134_7_reg_1340[5]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(D),
        .Q(or_ln134_7_reg_1340[6]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_961_p3[7]),
        .Q(or_ln134_7_reg_1340[7]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_7_reg_1283[6]),
        .Q(or_ln134_9_reg_1345[0]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_7_reg_1283[7]),
        .Q(or_ln134_9_reg_1345[1]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_967_p3[2]),
        .Q(or_ln134_9_reg_1345[2]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_967_p3[3]),
        .Q(or_ln134_9_reg_1345[3]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_967_p3[4]),
        .Q(or_ln134_9_reg_1345[4]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_967_p3[5]),
        .Q(or_ln134_9_reg_1345[5]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_7_reg_1283[4]),
        .Q(or_ln134_9_reg_1345[6]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_7_reg_1283[5]),
        .Q(or_ln134_9_reg_1345[7]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_949_p3[0]),
        .Q(or_ln_reg_1330[0]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_949_p3[1]),
        .Q(or_ln_reg_1330[1]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_949_p3[2]),
        .Q(or_ln_reg_1330[2]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_949_p3[3]),
        .Q(or_ln_reg_1330[3]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_949_p3[4]),
        .Q(or_ln_reg_1330[4]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_949_p3[5]),
        .Q(or_ln_reg_1330[5]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_949_p3[6]),
        .Q(or_ln_reg_1330[6]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_949_p3[7]),
        .Q(or_ln_reg_1330[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_11__2
       (.I0(reg_308[7]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[7]),
        .O(\reg_308_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_11__3
       (.I0(xor_ln124_3_reg_1242[7]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[7]),
        .O(ADDRBWRADDR[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_12__2
       (.I0(reg_308[6]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[6]),
        .O(\reg_308_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_12__3
       (.I0(xor_ln124_3_reg_1242[6]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[6]),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_13__2
       (.I0(reg_308[5]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[5]),
        .O(\reg_308_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_13__3
       (.I0(xor_ln124_3_reg_1242[5]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[5]),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_14__2
       (.I0(reg_308[4]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[4]),
        .O(\reg_308_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_14__3
       (.I0(xor_ln124_3_reg_1242[4]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[4]),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_15__2
       (.I0(reg_308[3]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[3]),
        .O(\reg_308_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_15__3
       (.I0(xor_ln124_3_reg_1242[3]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[3]),
        .O(ADDRBWRADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'hCAC0)) 
    q0_reg_i_16__2
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(q0_reg_i_16__2_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_16__3
       (.I0(reg_308[2]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[2]),
        .O(\reg_308_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_16__4
       (.I0(xor_ln124_3_reg_1242[2]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[2]),
        .O(ADDRBWRADDR[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_17__2
       (.I0(reg_308[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[1]),
        .O(\reg_308_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_17__3
       (.I0(xor_ln124_3_reg_1242[1]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[1]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_18__3
       (.I0(reg_308[0]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[0]),
        .O(\reg_308_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_18__4
       (.I0(xor_ln124_3_reg_1242[0]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[0]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hE0FFE0FFE0FFE0E0)) 
    q0_reg_i_1__5
       (.I0(reg_3080),
        .I1(q0_reg_i_16__2_n_0),
        .I2(con192_address01),
        .I3(q0_reg),
        .I4(E),
        .I5(q0_reg_0),
        .O(con192_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFD8000000D8)) 
    q0_reg_i_20__0
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(rk_offset_read_reg_1131[7]),
        .I2(\rk_offset_read_reg_1131_reg[7]_0 [3]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(Q),
        .I5(rk_offset_cast_reg_1171[7]),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_22__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(rk_offset_cast_reg_1171[6]),
        .I2(Q),
        .I3(rk_offset_read_reg_1131[6]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\rk_offset_read_reg_1131_reg[7]_0 [2]),
        .O(\ap_CS_fsm_reg[3]_4 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_24__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(rk_offset_cast_reg_1171[5]),
        .I2(Q),
        .I3(rk_offset_read_reg_1131[5]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\rk_offset_read_reg_1131_reg[7]_0 [1]),
        .O(\ap_CS_fsm_reg[3]_5 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_26__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(rk_offset_cast_reg_1171[4]),
        .I2(Q),
        .I3(rk_offset_read_reg_1131[4]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\rk_offset_read_reg_1131_reg[7]_0 [0]),
        .O(\ap_CS_fsm_reg[3]_6 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_28__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(rk_offset_cast_reg_1171[3]),
        .I2(Q),
        .I3(src_offset_read_reg_1136),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ram_reg[2]),
        .O(\ap_CS_fsm_reg[3]_7 ));
  LUT6 #(
    .INIT(64'hFFFFCA00CA00CA00)) 
    q0_reg_i_2__3
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter1_0),
        .O(clefia_s0_ce0));
  LUT5 #(
    .INIT(32'hFACCAA00)) 
    q0_reg_i_2__4
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q),
        .O(clefia_s1_ce0));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    q0_reg_i_8__4
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(Q),
        .I2(con192_address01),
        .I3(q0_reg_1[1]),
        .I4(q0_reg_1[0]),
        .O(\ap_CS_fsm_reg[3]_2 [1]));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    q0_reg_i_9__4
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(Q),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(con192_address01),
        .I4(q0_reg_2),
        .O(\ap_CS_fsm_reg[3]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h55404040)) 
    ram_reg_i_100__0
       (.I0(dst_offset_read_reg_1161_pp0_iter1_reg),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_100__0_n_0));
  LUT6 #(
    .INIT(64'hA0A0A0A0ECACE0A0)) 
    ram_reg_i_105__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ram_reg_i_94__0_n_0),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_107__0
       (.I0(DOADO[7]),
        .I1(or_ln_reg_1330[7]),
        .I2(or_ln134_4_reg_1335[7]),
        .I3(xor_ln180_reg_1267[7]),
        .I4(z_8_reg_1273[7]),
        .O(ram_reg_i_107__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_108__0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_108__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_109__0
       (.I0(or_ln134_4_fu_955_p3[7]),
        .I1(x_assign_8_reg_1304[7]),
        .I2(z_reg_1217[7]),
        .I3(or_ln_fu_949_p3[7]),
        .I4(x_assign_7_reg_1283[7]),
        .I5(DOADO[7]),
        .O(ram_reg_i_109__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_112__0
       (.I0(DOADO[6]),
        .I1(or_ln_reg_1330[6]),
        .I2(or_ln134_4_reg_1335[6]),
        .I3(xor_ln180_reg_1267[6]),
        .I4(z_8_reg_1273[6]),
        .O(ram_reg_i_112__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_113__0
       (.I0(or_ln134_4_fu_955_p3[6]),
        .I1(x_assign_8_reg_1304[6]),
        .I2(z_reg_1217[6]),
        .I3(or_ln_fu_949_p3[6]),
        .I4(x_assign_7_reg_1283[6]),
        .I5(DOADO[6]),
        .O(ram_reg_i_113__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_116__0
       (.I0(DOADO[5]),
        .I1(or_ln_reg_1330[5]),
        .I2(or_ln134_4_reg_1335[5]),
        .I3(xor_ln180_reg_1267[5]),
        .I4(z_8_reg_1273[5]),
        .O(ram_reg_i_116__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_117__0
       (.I0(or_ln134_4_fu_955_p3[7]),
        .I1(z_reg_1217[5]),
        .I2(or_ln_fu_949_p3[5]),
        .I3(or_ln134_4_fu_955_p3[5]),
        .I4(x_assign_7_reg_1283[5]),
        .I5(DOADO[5]),
        .O(ram_reg_i_117__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_120__0
       (.I0(DOADO[4]),
        .I1(or_ln_reg_1330[4]),
        .I2(or_ln134_4_reg_1335[4]),
        .I3(xor_ln180_reg_1267[4]),
        .I4(z_8_reg_1273[4]),
        .O(ram_reg_i_120__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_121__0
       (.I0(or_ln134_4_fu_955_p3[6]),
        .I1(z_reg_1217[4]),
        .I2(or_ln_fu_949_p3[4]),
        .I3(or_ln134_4_fu_955_p3[4]),
        .I4(x_assign_7_reg_1283[4]),
        .I5(DOADO[4]),
        .O(ram_reg_i_121__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_124__0
       (.I0(DOADO[3]),
        .I1(or_ln_reg_1330[3]),
        .I2(or_ln134_4_reg_1335[3]),
        .I3(xor_ln180_reg_1267[3]),
        .I4(z_8_reg_1273[3]),
        .O(ram_reg_i_124__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_125__0
       (.I0(x_assign_8_reg_1304[3]),
        .I1(z_reg_1217[3]),
        .I2(or_ln_fu_949_p3[3]),
        .I3(or_ln134_4_fu_955_p3[3]),
        .I4(x_assign_7_reg_1283[3]),
        .I5(DOADO[3]),
        .O(ram_reg_i_125__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_128__0
       (.I0(DOADO[2]),
        .I1(or_ln_reg_1330[2]),
        .I2(or_ln134_4_reg_1335[2]),
        .I3(xor_ln180_reg_1267[2]),
        .I4(z_8_reg_1273[2]),
        .O(ram_reg_i_128__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_129__0
       (.I0(x_assign_8_reg_1304[2]),
        .I1(z_reg_1217[2]),
        .I2(or_ln_fu_949_p3[2]),
        .I3(or_ln134_4_fu_955_p3[2]),
        .I4(x_assign_7_reg_1283[2]),
        .I5(DOADO[2]),
        .O(ram_reg_i_129__0_n_0));
  MUXF7 ram_reg_i_12__2
       (.I0(ram_reg_i_52__2_n_0),
        .I1(ram_reg_35),
        .O(DIADI[7]),
        .S(ram_reg_8));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_132__0
       (.I0(DOADO[1]),
        .I1(or_ln_reg_1330[1]),
        .I2(or_ln134_4_reg_1335[1]),
        .I3(xor_ln180_reg_1267[1]),
        .I4(z_8_reg_1273[1]),
        .O(ram_reg_i_132__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_133__0
       (.I0(x_assign_8_reg_1304[1]),
        .I1(x_assign_8_reg_1304[7]),
        .I2(z_reg_1217[1]),
        .I3(or_ln_fu_949_p3[1]),
        .I4(x_assign_7_reg_1283[1]),
        .I5(DOADO[1]),
        .O(ram_reg_i_133__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_136__0
       (.I0(DOADO[0]),
        .I1(or_ln_reg_1330[0]),
        .I2(or_ln134_4_reg_1335[0]),
        .I3(xor_ln180_reg_1267[0]),
        .I4(z_8_reg_1273[0]),
        .O(ram_reg_i_136__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_137__0
       (.I0(x_assign_8_reg_1304[0]),
        .I1(x_assign_8_reg_1304[6]),
        .I2(z_reg_1217[0]),
        .I3(or_ln_fu_949_p3[0]),
        .I4(x_assign_7_reg_1283[0]),
        .I5(DOADO[0]),
        .O(ram_reg_i_137__0_n_0));
  MUXF7 ram_reg_i_13__2
       (.I0(ram_reg_i_54__2_n_0),
        .I1(ram_reg_36),
        .O(DIADI[6]),
        .S(ram_reg_8));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_140__0
       (.I0(\src_load_17_reg_1202_reg[7]_1 [7]),
        .I1(or_ln134_9_reg_1345[7]),
        .I2(or_ln134_7_reg_1340[7]),
        .I3(xor_ln180_reg_1267[7]),
        .I4(z_9_reg_1299[7]),
        .O(ram_reg_i_140__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_141__0
       (.I0(x_assign_7_reg_1283[7]),
        .I1(x_assign_7_reg_1283[5]),
        .I2(x_assign_8_reg_1304[7]),
        .I3(z_7_reg_1247[7]),
        .I4(or_ln134_7_fu_961_p3[7]),
        .I5(\src_load_17_reg_1202_reg[7]_1 [7]),
        .O(ram_reg_i_141__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_144__0
       (.I0(\src_load_17_reg_1202_reg[7]_1 [6]),
        .I1(or_ln134_9_reg_1345[6]),
        .I2(or_ln134_7_reg_1340[6]),
        .I3(xor_ln180_reg_1267[6]),
        .I4(z_9_reg_1299[6]),
        .O(ram_reg_i_144__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_145__0
       (.I0(x_assign_7_reg_1283[6]),
        .I1(x_assign_7_reg_1283[4]),
        .I2(x_assign_8_reg_1304[6]),
        .I3(z_7_reg_1247[6]),
        .I4(D),
        .I5(\src_load_17_reg_1202_reg[7]_1 [6]),
        .O(ram_reg_i_145__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_148__0
       (.I0(\src_load_17_reg_1202_reg[7]_1 [5]),
        .I1(or_ln134_9_reg_1345[5]),
        .I2(or_ln134_7_reg_1340[5]),
        .I3(xor_ln180_reg_1267[5]),
        .I4(z_9_reg_1299[5]),
        .O(ram_reg_i_148__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_149__0
       (.I0(or_ln134_4_fu_955_p3[7]),
        .I1(z_7_reg_1247[5]),
        .I2(x_assign_7_reg_1283[5]),
        .I3(or_ln134_9_fu_967_p3[5]),
        .I4(or_ln134_7_fu_961_p3[5]),
        .I5(\src_load_17_reg_1202_reg[7]_1 [5]),
        .O(ram_reg_i_149__0_n_0));
  MUXF7 ram_reg_i_14__2
       (.I0(ram_reg_i_56__1_n_0),
        .I1(ram_reg_37),
        .O(DIADI[5]),
        .S(ram_reg_8));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_152__0
       (.I0(\src_load_17_reg_1202_reg[7]_1 [4]),
        .I1(or_ln134_9_reg_1345[4]),
        .I2(or_ln134_7_reg_1340[4]),
        .I3(xor_ln180_reg_1267[4]),
        .I4(z_9_reg_1299[4]),
        .O(ram_reg_i_152__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_153__0
       (.I0(or_ln134_4_fu_955_p3[6]),
        .I1(z_7_reg_1247[4]),
        .I2(x_assign_7_reg_1283[4]),
        .I3(or_ln134_9_fu_967_p3[4]),
        .I4(or_ln134_7_fu_961_p3[4]),
        .I5(\src_load_17_reg_1202_reg[7]_1 [4]),
        .O(ram_reg_i_153__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_156__0
       (.I0(\src_load_17_reg_1202_reg[7]_1 [3]),
        .I1(or_ln134_9_reg_1345[3]),
        .I2(or_ln134_7_reg_1340[3]),
        .I3(xor_ln180_reg_1267[3]),
        .I4(z_9_reg_1299[3]),
        .O(ram_reg_i_156__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_157__0
       (.I0(x_assign_8_reg_1304[3]),
        .I1(z_7_reg_1247[3]),
        .I2(x_assign_7_reg_1283[3]),
        .I3(or_ln134_9_fu_967_p3[3]),
        .I4(or_ln134_7_fu_961_p3[3]),
        .I5(\src_load_17_reg_1202_reg[7]_1 [3]),
        .O(ram_reg_i_157__0_n_0));
  MUXF7 ram_reg_i_15__2
       (.I0(ram_reg_i_58__2_n_0),
        .I1(ram_reg_38),
        .O(DIADI[4]),
        .S(ram_reg_8));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_160__0
       (.I0(\src_load_17_reg_1202_reg[7]_1 [2]),
        .I1(or_ln134_9_reg_1345[2]),
        .I2(or_ln134_7_reg_1340[2]),
        .I3(xor_ln180_reg_1267[2]),
        .I4(z_9_reg_1299[2]),
        .O(ram_reg_i_160__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_161__1
       (.I0(x_assign_8_reg_1304[2]),
        .I1(z_7_reg_1247[2]),
        .I2(x_assign_7_reg_1283[2]),
        .I3(or_ln134_9_fu_967_p3[2]),
        .I4(or_ln134_7_fu_961_p3[2]),
        .I5(\src_load_17_reg_1202_reg[7]_1 [2]),
        .O(ram_reg_i_161__1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_164__0
       (.I0(\src_load_17_reg_1202_reg[7]_1 [1]),
        .I1(or_ln134_9_reg_1345[1]),
        .I2(or_ln134_7_reg_1340[1]),
        .I3(xor_ln180_reg_1267[1]),
        .I4(z_9_reg_1299[1]),
        .O(ram_reg_i_164__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_165__0
       (.I0(x_assign_8_reg_1304[1]),
        .I1(z_7_reg_1247[1]),
        .I2(x_assign_7_reg_1283[1]),
        .I3(x_assign_7_reg_1283[7]),
        .I4(or_ln134_7_fu_961_p3[1]),
        .I5(\src_load_17_reg_1202_reg[7]_1 [1]),
        .O(ram_reg_i_165__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_168__0
       (.I0(\src_load_17_reg_1202_reg[7]_1 [0]),
        .I1(or_ln134_9_reg_1345[0]),
        .I2(or_ln134_7_reg_1340[0]),
        .I3(xor_ln180_reg_1267[0]),
        .I4(z_9_reg_1299[0]),
        .O(ram_reg_i_168__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_169
       (.I0(x_assign_8_reg_1304[0]),
        .I1(z_7_reg_1247[0]),
        .I2(x_assign_7_reg_1283[0]),
        .I3(x_assign_7_reg_1283[6]),
        .I4(or_ln134_7_fu_961_p3[0]),
        .I5(\src_load_17_reg_1202_reg[7]_1 [0]),
        .O(ram_reg_i_169_n_0));
  MUXF7 ram_reg_i_16__2
       (.I0(ram_reg_i_60__1_n_0),
        .I1(ram_reg_39),
        .O(DIADI[3]),
        .S(ram_reg_8));
  MUXF7 ram_reg_i_17__2
       (.I0(ram_reg_i_62__1_n_0),
        .I1(ram_reg_40),
        .O(DIADI[2]),
        .S(ram_reg_8));
  MUXF7 ram_reg_i_18__2
       (.I0(ram_reg_i_64__1_n_0),
        .I1(ram_reg_41),
        .O(DIADI[1]),
        .S(ram_reg_8));
  MUXF7 ram_reg_i_19__2
       (.I0(ram_reg_i_66__1_n_0),
        .I1(ram_reg_42),
        .O(DIADI[0]),
        .S(ram_reg_8));
  MUXF7 ram_reg_i_20__2
       (.I0(ram_reg_i_68__1_n_0),
        .I1(ram_reg_46),
        .O(DIBDI[7]),
        .S(ram_reg_8));
  MUXF7 ram_reg_i_21__2
       (.I0(ram_reg_i_70__1_n_0),
        .I1(ram_reg_31),
        .O(DIBDI[6]),
        .S(ram_reg_8));
  MUXF7 ram_reg_i_22__2
       (.I0(ram_reg_i_72__1_n_0),
        .I1(ram_reg_32),
        .O(DIBDI[5]),
        .S(ram_reg_8));
  MUXF7 ram_reg_i_23__3
       (.I0(ram_reg_i_74__0_n_0),
        .I1(ram_reg_33),
        .O(DIBDI[4]),
        .S(ram_reg_8));
  MUXF7 ram_reg_i_24__2
       (.I0(ram_reg_i_76__0_n_0),
        .I1(ram_reg_34),
        .O(DIBDI[3]),
        .S(ram_reg_8));
  LUT6 #(
    .INIT(64'hE2C0E2C0FFFFE2C0)) 
    ram_reg_i_25__12
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(ram_reg_i_53__2_n_0),
        .O(\ap_CS_fsm_reg[1]_0 ));
  MUXF7 ram_reg_i_25__2
       (.I0(ram_reg_i_78__0_n_0),
        .I1(ram_reg_45),
        .O(DIBDI[2]),
        .S(ram_reg_8));
  MUXF7 ram_reg_i_26__1
       (.I0(ram_reg_i_80__0_n_0),
        .I1(ram_reg_44),
        .O(DIBDI[1]),
        .S(ram_reg_8));
  LUT6 #(
    .INIT(64'h00000000EEEE2E22)) 
    ram_reg_i_27__2
       (.I0(ram_reg_24),
        .I1(ram_reg_25),
        .I2(ram_reg_i_53__2_n_0),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(q0_reg_i_16__2_n_0),
        .I5(grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg),
        .O(ram_reg_i_27__2_n_0));
  MUXF7 ram_reg_i_27__3
       (.I0(ram_reg_i_82__0_n_0),
        .I1(ram_reg_43),
        .O(DIBDI[0]),
        .S(ram_reg_8));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28__1
       (.I0(ram_reg_6[1]),
        .I1(ram_reg_i_84__0_n_0),
        .O(WEA));
  LUT5 #(
    .INIT(32'hFFF08888)) 
    ram_reg_i_2__3
       (.I0(ram_reg_6[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_i_27__2_n_0),
        .I3(ram_reg_23),
        .I4(ram_reg_6[1]),
        .O(fin_ce0));
  LUT6 #(
    .INIT(64'h00B800B800FF0000)) 
    ram_reg_i_32__2
       (.I0(src_offset_read_reg_1136),
        .I1(ram_reg_i_55__3_n_0),
        .I2(ram_reg[2]),
        .I3(ram_reg_50),
        .I4(src_offset_read_reg_1136_pp0_iter1_reg),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(ram_reg_i_32__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h00000777)) 
    ram_reg_i_33__3
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(reg_297),
        .O(\ap_CS_fsm_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h00000000E4E4FF00)) 
    ram_reg_i_37__2
       (.I0(ram_reg_i_87__0_n_0),
        .I1(dst_offset_read_reg_1161),
        .I2(ap_port_reg_dst_offset),
        .I3(dst_offset_read_reg_1161_pp0_iter1_reg),
        .I4(ram_reg_i_88__0_n_0),
        .I5(ram_reg_10),
        .O(ram_reg_i_37__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    ram_reg_i_38__3
       (.I0(Q),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1_0),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
    ram_reg_i_3__1
       (.I0(ram_reg_16),
        .I1(ram_reg_20),
        .I2(ram_reg_21),
        .I3(ram_reg_22),
        .I4(ram_reg_i_32__2_n_0),
        .I5(ram_reg_18),
        .O(\ap_CS_fsm_reg[47] [1]));
  LUT6 #(
    .INIT(64'h5454545455545555)) 
    ram_reg_i_3__11
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(ram_reg_i_37__2_n_0),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h00000000000000EA)) 
    ram_reg_i_44__10
       (.I0(ram_reg_i_94__0_n_0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg),
        .I4(ram_reg_5),
        .I5(ram_reg[3]),
        .O(ram_reg_i_44__10_n_0));
  LUT6 #(
    .INIT(64'hAAAABFBFFFBFBFBF)) 
    ram_reg_i_45__3
       (.I0(ram_reg_26),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000330044447745)) 
    ram_reg_i_48__2
       (.I0(ram_reg_15),
        .I1(grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg),
        .I2(ram_reg[4]),
        .I3(ram_reg[5]),
        .I4(ram_reg[6]),
        .I5(ram_reg_i_98_n_0),
        .O(ram_reg_i_48__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFDFD00)) 
    ram_reg_i_49__2
       (.I0(ram_reg_i_99__0_n_0),
        .I1(ram_reg_i_100__0_n_0),
        .I2(ram_reg_10),
        .I3(ram_reg_11),
        .I4(ram_reg_12),
        .I5(ram_reg_4),
        .O(ram_reg_i_49__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_52__2
       (.I0(ram_reg_i_107__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_109__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(DOADO[7]),
        .O(ram_reg_i_52__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_53__2
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(Q),
        .O(ram_reg_i_53__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_54__2
       (.I0(ram_reg_i_112__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_113__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(DOADO[6]),
        .O(ram_reg_i_54__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'hA280)) 
    ram_reg_i_55__3
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_55__3_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_56__1
       (.I0(ram_reg_i_116__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_117__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(DOADO[5]),
        .O(ram_reg_i_56__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_58__2
       (.I0(ram_reg_i_120__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_121__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(DOADO[4]),
        .O(ram_reg_i_58__2_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF00F1)) 
    ram_reg_i_5__2
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(ram_reg_26),
        .I2(ram_reg_27),
        .I3(ram_reg_28),
        .I4(ram_reg_29),
        .I5(ram_reg_30),
        .O(\ap_CS_fsm_reg[47] [0]));
  LUT6 #(
    .INIT(64'hBFBFBFBBAAAAAAAA)) 
    ram_reg_i_5__3
       (.I0(ram_reg_47),
        .I1(ram_reg_48),
        .I2(ram_reg_20),
        .I3(ram_reg_i_44__10_n_0),
        .I4(ram_reg_49),
        .I5(ram_reg_13),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_60__1
       (.I0(ram_reg_i_124__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_125__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(DOADO[3]),
        .O(ram_reg_i_60__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_62__1
       (.I0(ram_reg_i_128__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_129__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(DOADO[2]),
        .O(ram_reg_i_62__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_64__1
       (.I0(ram_reg_i_132__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_133__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(DOADO[1]),
        .O(ram_reg_i_64__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_66__1
       (.I0(ram_reg_i_136__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_137__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(DOADO[0]),
        .O(ram_reg_i_66__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_68__1
       (.I0(ram_reg_i_140__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_141__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(\src_load_17_reg_1202_reg[7]_1 [7]),
        .O(ram_reg_i_68__1_n_0));
  MUXF7 ram_reg_i_6__2
       (.I0(ram_reg_14),
        .I1(ram_reg_i_48__2_n_0),
        .O(ADDRARDADDR[0]),
        .S(ram_reg_13));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_70__1
       (.I0(ram_reg_i_144__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_145__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(\src_load_17_reg_1202_reg[7]_1 [6]),
        .O(ram_reg_i_70__1_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_72__1
       (.I0(ram_reg_i_148__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_149__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(\src_load_17_reg_1202_reg[7]_1 [5]),
        .O(ram_reg_i_72__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h40777777)) 
    ram_reg_i_72__7
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_74__0
       (.I0(ram_reg_i_152__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_153__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(\src_load_17_reg_1202_reg[7]_1 [4]),
        .O(ram_reg_i_74__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_76__0
       (.I0(ram_reg_i_156__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_157__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(\src_load_17_reg_1202_reg[7]_1 [3]),
        .O(ram_reg_i_76__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_78__0
       (.I0(ram_reg_i_160__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_161__1_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(\src_load_17_reg_1202_reg[7]_1 [2]),
        .O(ram_reg_i_78__0_n_0));
  LUT6 #(
    .INIT(64'h8B8B8B888B8B8B8B)) 
    ram_reg_i_7__2
       (.I0(ram_reg_9),
        .I1(ram_reg_6[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(ram_reg_i_49__2_n_0),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hBBBAFFFFBBBA0000)) 
    ram_reg_i_7__3
       (.I0(ram_reg_16),
        .I1(ram_reg_17),
        .I2(ram_reg_i_32__2_n_0),
        .I3(ram_reg_18),
        .I4(ram_reg_6[1]),
        .I5(ram_reg_19),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_80__0
       (.I0(ram_reg_i_164__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_165__0_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(\src_load_17_reg_1202_reg[7]_1 [1]),
        .O(ram_reg_i_80__0_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_82__0
       (.I0(ram_reg_i_168__0_n_0),
        .I1(ram_reg_i_108__0_n_0),
        .I2(ram_reg_i_169_n_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(\src_load_17_reg_1202_reg[7]_1 [0]),
        .O(ram_reg_i_82__0_n_0));
  LUT6 #(
    .INIT(64'h88888888888B8B8B)) 
    ram_reg_i_84__0
       (.I0(ram_reg_7),
        .I1(ram_reg_8),
        .I2(ram_reg_i_94__0_n_0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(reg_297),
        .O(ram_reg_i_84__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h5D7F)) 
    ram_reg_i_87__0
       (.I0(Q),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_87__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    ram_reg_i_88__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_i_88__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_94__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1_0),
        .O(ram_reg_i_94__0_n_0));
  LUT6 #(
    .INIT(64'hCCCC44C400C044C4)) 
    ram_reg_i_98
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ram_reg_i_48__2_0),
        .I2(ram_reg[3]),
        .I3(grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg),
        .I4(ram_reg_8),
        .I5(ram_reg_i_48__2_1),
        .O(ram_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFFFFFC0)) 
    ram_reg_i_99__0
       (.I0(ap_port_reg_dst_offset),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ram_reg_i_94__0_n_0),
        .I4(dst_offset_read_reg_1161),
        .I5(ram_reg_i_87__0_n_0),
        .O(ram_reg_i_99__0_n_0));
  LUT5 #(
    .INIT(32'hF0CCA088)) 
    \reg_297[7]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q),
        .O(reg_297));
  FDRE \reg_297_reg[0] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [0]),
        .Q(\reg_297_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \reg_297_reg[1] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [1]),
        .Q(\reg_297_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \reg_297_reg[2] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [2]),
        .Q(\reg_297_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \reg_297_reg[3] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [3]),
        .Q(\reg_297_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \reg_297_reg[4] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [4]),
        .Q(\reg_297_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \reg_297_reg[5] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [5]),
        .Q(\reg_297_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \reg_297_reg[6] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [6]),
        .Q(\reg_297_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \reg_297_reg[7] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [7]),
        .Q(\reg_297_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD8D8D800)) 
    \reg_308[7]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(reg_3080));
  FDRE \reg_308_reg[0] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [0]),
        .Q(reg_308[0]),
        .R(1'b0));
  FDRE \reg_308_reg[1] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [1]),
        .Q(reg_308[1]),
        .R(1'b0));
  FDRE \reg_308_reg[2] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [2]),
        .Q(reg_308[2]),
        .R(1'b0));
  FDRE \reg_308_reg[3] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [3]),
        .Q(reg_308[3]),
        .R(1'b0));
  FDRE \reg_308_reg[4] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [4]),
        .Q(reg_308[4]),
        .R(1'b0));
  FDRE \reg_308_reg[5] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [5]),
        .Q(reg_308[5]),
        .R(1'b0));
  FDRE \reg_308_reg[6] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [6]),
        .Q(reg_308[6]),
        .R(1'b0));
  FDRE \reg_308_reg[7] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [7]),
        .Q(reg_308[7]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1171_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_offset_read_reg_1136),
        .Q(rk_offset_cast_reg_1171[3]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1171_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_1131[4]),
        .Q(rk_offset_cast_reg_1171[4]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1171_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_1131[5]),
        .Q(rk_offset_cast_reg_1171[5]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1171_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_1131[6]),
        .Q(rk_offset_cast_reg_1171[6]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1171_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_1131[7]),
        .Q(rk_offset_cast_reg_1171[7]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1131_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1131_reg[7]_0 [0]),
        .Q(rk_offset_read_reg_1131[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1131_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1131_reg[7]_0 [1]),
        .Q(rk_offset_read_reg_1131[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1131_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1131_reg[7]_0 [2]),
        .Q(rk_offset_read_reg_1131[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1131_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1131_reg[7]_0 [3]),
        .Q(rk_offset_read_reg_1131[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_32_fu_749_p3
       (.I0(\z_reg_1217_reg[7]_0 [6]),
        .I1(\z_reg_1217_reg[7]_0 [2]),
        .I2(\z_reg_1217_reg[7]_0 [7]),
        .O(x_assign_12_fu_769_p3));
  LUT4 #(
    .INIT(16'hCA00)) 
    \src_load_17_reg_1202[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q),
        .O(ce0111_out));
  FDRE \src_load_17_reg_1202_reg[0] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_17_reg_1202_reg[7]_1 [0]),
        .Q(\src_load_17_reg_1202_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_load_17_reg_1202_reg[1] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_17_reg_1202_reg[7]_1 [1]),
        .Q(\src_load_17_reg_1202_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_load_17_reg_1202_reg[2] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_17_reg_1202_reg[7]_1 [2]),
        .Q(\src_load_17_reg_1202_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_load_17_reg_1202_reg[3] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_17_reg_1202_reg[7]_1 [3]),
        .Q(\src_load_17_reg_1202_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_load_17_reg_1202_reg[4] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_17_reg_1202_reg[7]_1 [4]),
        .Q(\src_load_17_reg_1202_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_load_17_reg_1202_reg[5] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_17_reg_1202_reg[7]_1 [5]),
        .Q(\src_load_17_reg_1202_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_load_17_reg_1202_reg[6] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_17_reg_1202_reg[7]_1 [6]),
        .Q(\src_load_17_reg_1202_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_load_17_reg_1202_reg[7] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_17_reg_1202_reg[7]_1 [7]),
        .Q(\src_load_17_reg_1202_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_offset_read_reg_1136_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(src_offset_read_reg_1136),
        .Q(src_offset_read_reg_1136_pp0_iter1_reg),
        .R(1'b0));
  FDRE \src_offset_read_reg_1136_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(ram_reg[2]),
        .Q(src_offset_read_reg_1136),
        .R(1'b0));
  FDRE \tmp_58_reg_1262_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(DOBDO[5]),
        .Q(or_ln_fu_949_p3[0]),
        .R(1'b0));
  FDRE \tmp_72_reg_1237_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_reg_1217_reg[7]_0 [5]),
        .Q(or_ln134_7_fu_961_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1257_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(DOBDO[6]),
        .Q(or_ln_fu_949_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1257_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_24_reg_1257_reg[5]_0 [0]),
        .Q(or_ln_fu_949_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1257_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_24_reg_1257_reg[5]_0 [1]),
        .Q(or_ln_fu_949_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1257_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_24_reg_1257_reg[5]_0 [2]),
        .Q(or_ln_fu_949_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1257_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_24_reg_1257_reg[5]_0 [3]),
        .Q(or_ln_fu_949_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1257_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_24_reg_1257_reg[5]_0 [4]),
        .Q(or_ln_fu_949_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_24_reg_1257_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(DOBDO[4]),
        .Q(or_ln_fu_949_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_28_reg_1310_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_24_reg_1257_reg[5]_0 [0]),
        .Q(or_ln134_4_fu_955_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_28_reg_1310_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_24_reg_1257_reg[5]_0 [1]),
        .Q(or_ln134_4_fu_955_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_28_reg_1310_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_24_reg_1257_reg[5]_0 [2]),
        .Q(or_ln134_4_fu_955_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_28_reg_1310_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_24_reg_1257_reg[5]_0 [3]),
        .Q(or_ln134_4_fu_955_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_28_reg_1310_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\trunc_ln134_24_reg_1257_reg[5]_0 [4]),
        .Q(or_ln134_4_fu_955_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_28_reg_1310_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[4]),
        .Q(or_ln134_4_fu_955_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_31_reg_1232[1]_i_1 
       (.I0(\z_reg_1217_reg[7]_0 [5]),
        .I1(\z_reg_1217_reg[7]_0 [7]),
        .O(\trunc_ln134_31_reg_1232[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_31_reg_1232[2]_i_1 
       (.I0(\z_reg_1217_reg[7]_0 [5]),
        .I1(\z_reg_1217_reg[7]_0 [0]),
        .I2(\z_reg_1217_reg[7]_0 [6]),
        .O(\trunc_ln134_31_reg_1232[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_31_reg_1232[3]_i_1 
       (.I0(\z_reg_1217_reg[7]_0 [5]),
        .I1(\z_reg_1217_reg[7]_0 [7]),
        .I2(\z_reg_1217_reg[7]_0 [1]),
        .I3(\z_reg_1217_reg[7]_0 [6]),
        .O(\trunc_ln134_31_reg_1232[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_31_reg_1232[5]_i_1 
       (.I0(\z_reg_1217_reg[7]_0 [7]),
        .I1(\z_reg_1217_reg[7]_0 [3]),
        .O(x_assign_7_fu_727_p3[4]));
  FDRE \trunc_ln134_31_reg_1232_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_reg_1217_reg[7]_0 [6]),
        .Q(or_ln134_7_fu_961_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_31_reg_1232_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_31_reg_1232[1]_i_1_n_0 ),
        .Q(or_ln134_7_fu_961_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_31_reg_1232_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_31_reg_1232[2]_i_1_n_0 ),
        .Q(or_ln134_7_fu_961_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_31_reg_1232_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_31_reg_1232[3]_i_1_n_0 ),
        .Q(or_ln134_7_fu_961_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_31_reg_1232_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_12_fu_769_p3),
        .Q(or_ln134_7_fu_961_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_31_reg_1232_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_7_fu_727_p3[4]),
        .Q(D),
        .R(1'b0));
  FDRE \trunc_ln134_31_reg_1232_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_reg_1217_reg[7]_0 [4]),
        .Q(or_ln134_7_fu_961_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_33_reg_1289_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_31_reg_1232[1]_i_1_n_0 ),
        .Q(or_ln134_9_fu_967_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_33_reg_1289_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_31_reg_1232[2]_i_1_n_0 ),
        .Q(or_ln134_9_fu_967_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_33_reg_1289_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_31_reg_1232[3]_i_1_n_0 ),
        .Q(or_ln134_9_fu_967_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_33_reg_1289_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_12_fu_769_p3),
        .Q(or_ln134_9_fu_967_p3[5]),
        .R(1'b0));
  FDRE \x_assign_10_reg_1227_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_reg_1217_reg[7]_0 [7]),
        .Q(\x_assign_10_reg_1227_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \x_assign_10_reg_1227_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_reg_1217_reg[7]_0 [0]),
        .Q(\x_assign_10_reg_1227_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \x_assign_10_reg_1227_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_7_fu_727_p3[2]),
        .Q(\x_assign_10_reg_1227_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \x_assign_10_reg_1227_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_7_fu_727_p3[3]),
        .Q(\x_assign_10_reg_1227_reg[3]_0 [3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_7_reg_1283[2]_i_1 
       (.I0(\z_reg_1217_reg[7]_0 [7]),
        .I1(\z_reg_1217_reg[7]_0 [1]),
        .O(x_assign_7_fu_727_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_7_reg_1283[3]_i_1 
       (.I0(\z_reg_1217_reg[7]_0 [7]),
        .I1(\z_reg_1217_reg[7]_0 [2]),
        .O(x_assign_7_fu_727_p3[3]));
  FDRE \x_assign_7_reg_1283_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1217_reg[7]_0 [7]),
        .Q(x_assign_7_reg_1283[0]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1283_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1217_reg[7]_0 [0]),
        .Q(x_assign_7_reg_1283[1]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1283_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_7_fu_727_p3[2]),
        .Q(x_assign_7_reg_1283[2]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1283_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_7_fu_727_p3[3]),
        .Q(x_assign_7_reg_1283[3]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1283_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_7_fu_727_p3[4]),
        .Q(x_assign_7_reg_1283[4]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1283_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1217_reg[7]_0 [4]),
        .Q(x_assign_7_reg_1283[5]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1283_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1217_reg[7]_0 [5]),
        .Q(x_assign_7_reg_1283[6]),
        .R(1'b0));
  FDRE \x_assign_7_reg_1283_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1217_reg[7]_0 [6]),
        .Q(x_assign_7_reg_1283[7]),
        .R(1'b0));
  FDRE \x_assign_8_reg_1304_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[7]),
        .Q(x_assign_8_reg_1304[0]),
        .R(1'b0));
  FDRE \x_assign_8_reg_1304_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[0]),
        .Q(x_assign_8_reg_1304[1]),
        .R(1'b0));
  FDRE \x_assign_8_reg_1304_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\x_assign_8_reg_1304_reg[3]_0 [0]),
        .Q(x_assign_8_reg_1304[2]),
        .R(1'b0));
  FDRE \x_assign_8_reg_1304_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\x_assign_8_reg_1304_reg[3]_0 [1]),
        .Q(x_assign_8_reg_1304[3]),
        .R(1'b0));
  FDRE \x_assign_8_reg_1304_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[5]),
        .Q(x_assign_8_reg_1304[6]),
        .R(1'b0));
  FDRE \x_assign_8_reg_1304_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(DOBDO[6]),
        .Q(x_assign_8_reg_1304[7]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [0]),
        .Q(xor_ln124_3_reg_1242[0]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [1]),
        .Q(xor_ln124_3_reg_1242[1]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [2]),
        .Q(xor_ln124_3_reg_1242[2]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [3]),
        .Q(xor_ln124_3_reg_1242[3]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [4]),
        .Q(xor_ln124_3_reg_1242[4]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [5]),
        .Q(xor_ln124_3_reg_1242[5]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [6]),
        .Q(xor_ln124_3_reg_1242[6]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [7]),
        .Q(xor_ln124_3_reg_1242[7]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [0]),
        .Q(xor_ln124_reg_1177[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [1]),
        .Q(xor_ln124_reg_1177[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [2]),
        .Q(xor_ln124_reg_1177[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [3]),
        .Q(xor_ln124_reg_1177[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [4]),
        .Q(xor_ln124_reg_1177[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [5]),
        .Q(xor_ln124_reg_1177[5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [6]),
        .Q(xor_ln124_reg_1177[6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [7]),
        .Q(xor_ln124_reg_1177[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1267[5]_i_1__0 
       (.I0(or_ln134_7_fu_961_p3[7]),
        .I1(DOBDO[4]),
        .O(xor_ln180_fu_684_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1267[6]_i_1__0 
       (.I0(or_ln134_7_fu_961_p3[0]),
        .I1(DOBDO[5]),
        .O(xor_ln180_fu_684_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1267[7]_i_1__0 
       (.I0(or_ln134_7_fu_961_p3[1]),
        .I1(DOBDO[6]),
        .O(xor_ln180_fu_684_p2[7]));
  FDRE \xor_ln180_reg_1267_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln180_reg_1267_reg[4]_0 [0]),
        .Q(xor_ln180_reg_1267[0]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln180_reg_1267_reg[4]_0 [1]),
        .Q(xor_ln180_reg_1267[1]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln180_reg_1267_reg[4]_0 [2]),
        .Q(xor_ln180_reg_1267[2]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln180_reg_1267_reg[4]_0 [3]),
        .Q(xor_ln180_reg_1267[3]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln180_reg_1267_reg[4]_0 [4]),
        .Q(xor_ln180_reg_1267[4]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(xor_ln180_fu_684_p2[5]),
        .Q(xor_ln180_reg_1267[5]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(xor_ln180_fu_684_p2[6]),
        .Q(xor_ln180_reg_1267[6]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(xor_ln180_fu_684_p2[7]),
        .Q(xor_ln180_reg_1267[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_7_reg_1247[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_0),
        .O(ce012_out));
  FDRE \z_7_reg_1247_reg[0] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[0]),
        .Q(z_7_reg_1247[0]),
        .R(1'b0));
  FDRE \z_7_reg_1247_reg[1] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[1]),
        .Q(z_7_reg_1247[1]),
        .R(1'b0));
  FDRE \z_7_reg_1247_reg[2] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[2]),
        .Q(z_7_reg_1247[2]),
        .R(1'b0));
  FDRE \z_7_reg_1247_reg[3] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[3]),
        .Q(z_7_reg_1247[3]),
        .R(1'b0));
  FDRE \z_7_reg_1247_reg[4] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[4]),
        .Q(z_7_reg_1247[4]),
        .R(1'b0));
  FDRE \z_7_reg_1247_reg[5] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[5]),
        .Q(z_7_reg_1247[5]),
        .R(1'b0));
  FDRE \z_7_reg_1247_reg[6] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[6]),
        .Q(z_7_reg_1247[6]),
        .R(1'b0));
  FDRE \z_7_reg_1247_reg[7] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[7]),
        .Q(z_7_reg_1247[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_8_reg_1273[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(clefia_s0_address01));
  FDRE \z_8_reg_1273_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [0]),
        .Q(z_8_reg_1273[0]),
        .R(1'b0));
  FDRE \z_8_reg_1273_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [1]),
        .Q(z_8_reg_1273[1]),
        .R(1'b0));
  FDRE \z_8_reg_1273_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [2]),
        .Q(z_8_reg_1273[2]),
        .R(1'b0));
  FDRE \z_8_reg_1273_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [3]),
        .Q(z_8_reg_1273[3]),
        .R(1'b0));
  FDRE \z_8_reg_1273_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [4]),
        .Q(z_8_reg_1273[4]),
        .R(1'b0));
  FDRE \z_8_reg_1273_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [5]),
        .Q(z_8_reg_1273[5]),
        .R(1'b0));
  FDRE \z_8_reg_1273_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [6]),
        .Q(z_8_reg_1273[6]),
        .R(1'b0));
  FDRE \z_8_reg_1273_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [7]),
        .Q(z_8_reg_1273[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_9_reg_1299[7]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1_0),
        .O(z_9_reg_12990));
  FDRE \z_9_reg_1299_reg[0] 
       (.C(ap_clk),
        .CE(z_9_reg_12990),
        .D(DOBDO[0]),
        .Q(z_9_reg_1299[0]),
        .R(1'b0));
  FDRE \z_9_reg_1299_reg[1] 
       (.C(ap_clk),
        .CE(z_9_reg_12990),
        .D(DOBDO[1]),
        .Q(z_9_reg_1299[1]),
        .R(1'b0));
  FDRE \z_9_reg_1299_reg[2] 
       (.C(ap_clk),
        .CE(z_9_reg_12990),
        .D(DOBDO[2]),
        .Q(z_9_reg_1299[2]),
        .R(1'b0));
  FDRE \z_9_reg_1299_reg[3] 
       (.C(ap_clk),
        .CE(z_9_reg_12990),
        .D(DOBDO[3]),
        .Q(z_9_reg_1299[3]),
        .R(1'b0));
  FDRE \z_9_reg_1299_reg[4] 
       (.C(ap_clk),
        .CE(z_9_reg_12990),
        .D(DOBDO[4]),
        .Q(z_9_reg_1299[4]),
        .R(1'b0));
  FDRE \z_9_reg_1299_reg[5] 
       (.C(ap_clk),
        .CE(z_9_reg_12990),
        .D(DOBDO[5]),
        .Q(z_9_reg_1299[5]),
        .R(1'b0));
  FDRE \z_9_reg_1299_reg[6] 
       (.C(ap_clk),
        .CE(z_9_reg_12990),
        .D(DOBDO[6]),
        .Q(z_9_reg_1299[6]),
        .R(1'b0));
  FDRE \z_9_reg_1299_reg[7] 
       (.C(ap_clk),
        .CE(z_9_reg_12990),
        .D(DOBDO[7]),
        .Q(z_9_reg_1299[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA280)) 
    \z_reg_1217[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(reg_3081));
  FDRE \z_reg_1217_reg[0] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [0]),
        .Q(z_reg_1217[0]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[1] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [1]),
        .Q(z_reg_1217[1]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[2] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [2]),
        .Q(z_reg_1217[2]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[3] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [3]),
        .Q(z_reg_1217[3]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[4] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [4]),
        .Q(z_reg_1217[4]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[5] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [5]),
        .Q(z_reg_1217[5]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[6] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [6]),
        .Q(z_reg_1217[6]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[7] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [7]),
        .Q(z_reg_1217[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_2
   (SR,
    D,
    Q,
    \ap_CS_fsm_reg[27] ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[3]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    WEA,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp0_iter1_reg_1,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[41] ,
    fin_ce0,
    DIBDI,
    DIADI,
    clefia_s0_ce0,
    clefia_s1_ce0,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    \reg_308_reg[7]_0 ,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[3]_5 ,
    \ap_CS_fsm_reg[3]_6 ,
    \ap_CS_fsm_reg[3]_7 ,
    \ap_CS_fsm_reg[3]_8 ,
    \ap_CS_fsm_reg[3]_9 ,
    \x_assign_3_reg_1227_reg[3]_0 ,
    \reg_297_reg[7]_0 ,
    \src_load_10_reg_1202_reg[7]_0 ,
    ap_clk,
    \z_reg_1217_reg[7]_0 ,
    DOBDO,
    \trunc_ln134_13_reg_1257_reg[5]_0 ,
    ram_reg,
    grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg,
    grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ap_rst_n,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ap_enable_reg_pp0_iter1,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    ram_reg_35,
    ram_reg_36,
    ram_reg_37,
    ram_reg_38,
    ram_reg_39,
    ram_reg_40,
    ram_reg_41,
    ram_reg_42,
    ram_reg_43,
    ram_reg_44,
    ram_reg_45,
    ram_reg_46,
    ram_reg_47,
    ram_reg_48,
    ram_reg_49,
    ram_reg_50,
    ram_reg_51,
    ram_reg_52,
    ram_reg_53,
    ram_reg_54,
    ram_reg_55,
    ram_reg_56,
    ram_reg_57,
    DOADO,
    \src_load_10_reg_1202_reg[7]_1 ,
    ram_reg_58,
    con256_address01,
    q0_reg,
    \xor_ln180_reg_1267_reg[4]_0 ,
    \rk_offset_read_reg_1131_reg[7]_0 ,
    \xor_ln124_reg_1177_reg[7]_0 ,
    \reg_308_reg[7]_1 ,
    \xor_ln124_3_reg_1242_reg[7]_0 ,
    \x_assign_1_reg_1304_reg[3]_0 ,
    \reg_297_reg[7]_1 );
  output [0:0]SR;
  output [0:0]D;
  output [1:0]Q;
  output \ap_CS_fsm_reg[27] ;
  output [2:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[3]_0 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output ap_enable_reg_pp0_iter1_reg_1;
  output [1:0]\ap_CS_fsm_reg[3]_1 ;
  output [0:0]\ap_CS_fsm_reg[41] ;
  output fin_ce0;
  output [7:0]DIBDI;
  output [7:0]DIADI;
  output clefia_s0_ce0;
  output clefia_s1_ce0;
  output \ap_CS_fsm_reg[3]_2 ;
  output \ap_CS_fsm_reg[3]_3 ;
  output [7:0]\reg_308_reg[7]_0 ;
  output [7:0]ADDRBWRADDR;
  output [0:0]\ap_CS_fsm_reg[3]_4 ;
  output \ap_CS_fsm_reg[3]_5 ;
  output \ap_CS_fsm_reg[3]_6 ;
  output \ap_CS_fsm_reg[3]_7 ;
  output \ap_CS_fsm_reg[3]_8 ;
  output \ap_CS_fsm_reg[3]_9 ;
  output [3:0]\x_assign_3_reg_1227_reg[3]_0 ;
  output [7:0]\reg_297_reg[7]_0 ;
  output [7:0]\src_load_10_reg_1202_reg[7]_0 ;
  input ap_clk;
  input [7:0]\z_reg_1217_reg[7]_0 ;
  input [7:0]DOBDO;
  input [4:0]\trunc_ln134_13_reg_1257_reg[5]_0 ;
  input [3:0]ram_reg;
  input grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg;
  input grp_ClefiaF1Xor_2_fu_743_ap_start_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [2:0]ram_reg_8;
  input ap_rst_n;
  input ram_reg_9;
  input ram_reg_10;
  input [0:0]ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input [1:0]ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_28;
  input ram_reg_29;
  input ram_reg_30;
  input ram_reg_31;
  input ram_reg_32;
  input ram_reg_33;
  input ram_reg_34;
  input ram_reg_35;
  input ram_reg_36;
  input ram_reg_37;
  input ram_reg_38;
  input ram_reg_39;
  input ram_reg_40;
  input ram_reg_41;
  input ram_reg_42;
  input ram_reg_43;
  input ram_reg_44;
  input ram_reg_45;
  input ram_reg_46;
  input ram_reg_47;
  input ram_reg_48;
  input ram_reg_49;
  input ram_reg_50;
  input ram_reg_51;
  input ram_reg_52;
  input ram_reg_53;
  input ram_reg_54;
  input ram_reg_55;
  input ram_reg_56;
  input ram_reg_57;
  input [7:0]DOADO;
  input [7:0]\src_load_10_reg_1202_reg[7]_1 ;
  input ram_reg_58;
  input con256_address01;
  input q0_reg;
  input [4:0]\xor_ln180_reg_1267_reg[4]_0 ;
  input [3:0]\rk_offset_read_reg_1131_reg[7]_0 ;
  input [7:0]\xor_ln124_reg_1177_reg[7]_0 ;
  input [7:0]\reg_308_reg[7]_1 ;
  input [7:0]\xor_ln124_3_reg_1242_reg[7]_0 ;
  input [1:0]\x_assign_1_reg_1304_reg[3]_0 ;
  input [7:0]\reg_297_reg[7]_1 ;

  wire [2:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire [0:0]\ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[3]_5 ;
  wire \ap_CS_fsm_reg[3]_6 ;
  wire \ap_CS_fsm_reg[3]_7 ;
  wire \ap_CS_fsm_reg[3]_8 ;
  wire \ap_CS_fsm_reg[3]_9 ;
  wire [0:0]\ap_CS_fsm_reg[41] ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire [4:4]ap_port_reg_dst_offset;
  wire \ap_port_reg_dst_offset[4]_i_1__0_n_0 ;
  wire ap_rst_n;
  wire ce0111_out;
  wire ce012_out;
  wire clefia_s0_address01;
  wire clefia_s0_ce0;
  wire clefia_s1_ce0;
  wire con256_address01;
  wire [4:4]dst_offset_read_reg_1161;
  wire [4:4]dst_offset_read_reg_1161_pp0_iter1_reg;
  wire fin_ce0;
  wire grp_ClefiaF1Xor_2_fu_743_ap_start_reg;
  wire grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg;
  wire [7:2]or_ln134_4_fu_955_p3;
  wire [7:0]or_ln134_4_reg_1335;
  wire [7:0]or_ln134_7_fu_961_p3;
  wire [7:0]or_ln134_7_reg_1340;
  wire [5:2]or_ln134_9_fu_967_p3;
  wire [7:0]or_ln134_9_reg_1345;
  wire [7:0]or_ln_fu_949_p3;
  wire [7:0]or_ln_reg_1330;
  wire q0_reg;
  wire [3:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [0:0]ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire [1:0]ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire ram_reg_35;
  wire ram_reg_36;
  wire ram_reg_37;
  wire ram_reg_38;
  wire ram_reg_39;
  wire ram_reg_4;
  wire ram_reg_40;
  wire ram_reg_41;
  wire ram_reg_42;
  wire ram_reg_43;
  wire ram_reg_44;
  wire ram_reg_45;
  wire ram_reg_46;
  wire ram_reg_47;
  wire ram_reg_48;
  wire ram_reg_49;
  wire ram_reg_5;
  wire ram_reg_50;
  wire ram_reg_51;
  wire ram_reg_52;
  wire ram_reg_53;
  wire ram_reg_54;
  wire ram_reg_55;
  wire ram_reg_56;
  wire ram_reg_57;
  wire ram_reg_58;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [2:0]ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_102_n_0;
  wire ram_reg_i_104_n_0;
  wire ram_reg_i_105_n_0;
  wire ram_reg_i_108_n_0;
  wire ram_reg_i_109_n_0;
  wire ram_reg_i_112_n_0;
  wire ram_reg_i_113_n_0;
  wire ram_reg_i_116_n_0;
  wire ram_reg_i_117_n_0;
  wire ram_reg_i_120_n_0;
  wire ram_reg_i_121_n_0;
  wire ram_reg_i_124_n_0;
  wire ram_reg_i_125_n_0;
  wire ram_reg_i_128_n_0;
  wire ram_reg_i_129_n_0;
  wire ram_reg_i_132_n_0;
  wire ram_reg_i_133_n_0;
  wire ram_reg_i_136_n_0;
  wire ram_reg_i_137_n_0;
  wire ram_reg_i_140_n_0;
  wire ram_reg_i_141_n_0;
  wire ram_reg_i_144_n_0;
  wire ram_reg_i_145_n_0;
  wire ram_reg_i_148_n_0;
  wire ram_reg_i_149_n_0;
  wire ram_reg_i_152_n_0;
  wire ram_reg_i_153_n_0;
  wire ram_reg_i_156_n_0;
  wire ram_reg_i_157_n_0;
  wire ram_reg_i_160_n_0;
  wire ram_reg_i_161_n_0;
  wire ram_reg_i_164_n_0;
  wire ram_reg_i_165_n_0;
  wire ram_reg_i_22__0_n_0;
  wire ram_reg_i_27_n_0;
  wire ram_reg_i_32_n_0;
  wire ram_reg_i_36_n_0;
  wire ram_reg_i_43__0_n_0;
  wire ram_reg_i_48__0_n_0;
  wire ram_reg_i_48_n_0;
  wire ram_reg_i_50_n_0;
  wire ram_reg_i_53_n_0;
  wire ram_reg_i_55__0_n_0;
  wire ram_reg_i_57_n_0;
  wire ram_reg_i_58__0_n_0;
  wire ram_reg_i_59_n_0;
  wire ram_reg_i_61_n_0;
  wire ram_reg_i_63_n_0;
  wire ram_reg_i_65_n_0;
  wire ram_reg_i_67__0_n_0;
  wire ram_reg_i_69_n_0;
  wire ram_reg_i_71_n_0;
  wire ram_reg_i_73_n_0;
  wire ram_reg_i_75_n_0;
  wire ram_reg_i_77_n_0;
  wire ram_reg_i_79_n_0;
  wire ram_reg_i_81_n_0;
  wire ram_reg_i_83_n_0;
  wire ram_reg_i_85_n_0;
  wire ram_reg_i_87_n_0;
  wire ram_reg_i_89_n_0;
  wire ram_reg_i_90_n_0;
  wire reg_297;
  wire [7:0]\reg_297_reg[7]_0 ;
  wire [7:0]\reg_297_reg[7]_1 ;
  wire [7:0]reg_308;
  wire reg_3080;
  wire reg_3081;
  wire [7:0]\reg_308_reg[7]_0 ;
  wire [7:0]\reg_308_reg[7]_1 ;
  wire [7:3]rk_offset_cast_reg_1171;
  wire [7:4]rk_offset_read_reg_1131;
  wire [3:0]\rk_offset_read_reg_1131_reg[7]_0 ;
  wire [7:0]\src_load_10_reg_1202_reg[7]_0 ;
  wire [7:0]\src_load_10_reg_1202_reg[7]_1 ;
  wire [4:4]src_offset_read_reg_1136;
  wire [4:4]src_offset_read_reg_1136_pp0_iter1_reg;
  wire [4:0]\trunc_ln134_13_reg_1257_reg[5]_0 ;
  wire \trunc_ln134_20_reg_1232[1]_i_1_n_0 ;
  wire \trunc_ln134_20_reg_1232[2]_i_1_n_0 ;
  wire \trunc_ln134_20_reg_1232[3]_i_1_n_0 ;
  wire [7:0]x_assign_1_reg_1304;
  wire [1:0]\x_assign_1_reg_1304_reg[3]_0 ;
  wire [3:0]\x_assign_3_reg_1227_reg[3]_0 ;
  wire [4:4]x_assign_5_fu_769_p3;
  wire [4:2]x_assign_9_fu_727_p3;
  wire [7:0]x_assign_9_reg_1283;
  wire [7:0]xor_ln124_3_reg_1242;
  wire [7:0]\xor_ln124_3_reg_1242_reg[7]_0 ;
  wire [7:0]xor_ln124_reg_1177;
  wire [7:0]\xor_ln124_reg_1177_reg[7]_0 ;
  wire [7:5]xor_ln180_fu_684_p2;
  wire [7:0]xor_ln180_reg_1267;
  wire [4:0]\xor_ln180_reg_1267_reg[4]_0 ;
  wire [7:0]z_4_reg_1247;
  wire [7:0]z_5_reg_1273;
  wire [7:0]z_6_reg_1299;
  wire z_6_reg_12990;
  wire [7:0]z_reg_1217;
  wire [7:0]\z_reg_1217_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[1]),
        .I1(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ap_enable_reg_pp0_iter0_reg_i_1__0
       (.I0(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1_0),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT5 #(
    .INIT(32'h45C00000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_port_reg_dst_offset[4]_i_1__0 
       (.I0(ram_reg[2]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .I3(ap_port_reg_dst_offset),
        .O(\ap_port_reg_dst_offset[4]_i_1__0_n_0 ));
  FDRE \ap_port_reg_dst_offset_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_port_reg_dst_offset[4]_i_1__0_n_0 ),
        .Q(ap_port_reg_dst_offset),
        .R(1'b0));
  FDRE \dst_offset_read_reg_1161_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dst_offset_read_reg_1161),
        .Q(dst_offset_read_reg_1161_pp0_iter1_reg),
        .R(1'b0));
  FDRE \dst_offset_read_reg_1161_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_port_reg_dst_offset),
        .Q(dst_offset_read_reg_1161),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77753330)) 
    grp_ClefiaF1Xor_2_fu_743_ap_start_reg_i_1
       (.I0(reg_3081),
        .I1(grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg),
        .I2(ram_reg[1]),
        .I3(ram_reg[0]),
        .I4(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .O(\ap_CS_fsm_reg[27] ));
  LUT1 #(
    .INIT(2'h1)) 
    int_interrupt_i_1
       (.I0(ap_rst_n),
        .O(SR));
  FDRE \or_ln134_4_reg_1335_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_1_reg_1304[6]),
        .Q(or_ln134_4_reg_1335[0]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_1_reg_1304[7]),
        .Q(or_ln134_4_reg_1335[1]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_4_fu_955_p3[2]),
        .Q(or_ln134_4_reg_1335[2]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_4_fu_955_p3[3]),
        .Q(or_ln134_4_reg_1335[3]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_4_fu_955_p3[4]),
        .Q(or_ln134_4_reg_1335[4]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_4_fu_955_p3[5]),
        .Q(or_ln134_4_reg_1335[5]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_4_fu_955_p3[6]),
        .Q(or_ln134_4_reg_1335[6]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1335_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_4_fu_955_p3[7]),
        .Q(or_ln134_4_reg_1335[7]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_7_fu_961_p3[0]),
        .Q(or_ln134_7_reg_1340[0]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_7_fu_961_p3[1]),
        .Q(or_ln134_7_reg_1340[1]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_7_fu_961_p3[2]),
        .Q(or_ln134_7_reg_1340[2]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_7_fu_961_p3[3]),
        .Q(or_ln134_7_reg_1340[3]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_7_fu_961_p3[4]),
        .Q(or_ln134_7_reg_1340[4]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_7_fu_961_p3[5]),
        .Q(or_ln134_7_reg_1340[5]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(D),
        .Q(or_ln134_7_reg_1340[6]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1340_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_7_fu_961_p3[7]),
        .Q(or_ln134_7_reg_1340[7]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_9_reg_1283[6]),
        .Q(or_ln134_9_reg_1345[0]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_9_reg_1283[7]),
        .Q(or_ln134_9_reg_1345[1]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_9_fu_967_p3[2]),
        .Q(or_ln134_9_reg_1345[2]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_9_fu_967_p3[3]),
        .Q(or_ln134_9_reg_1345[3]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_9_fu_967_p3[4]),
        .Q(or_ln134_9_reg_1345[4]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln134_9_fu_967_p3[5]),
        .Q(or_ln134_9_reg_1345[5]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_9_reg_1283[4]),
        .Q(or_ln134_9_reg_1345[6]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1345_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_9_reg_1283[5]),
        .Q(or_ln134_9_reg_1345[7]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln_fu_949_p3[0]),
        .Q(or_ln_reg_1330[0]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln_fu_949_p3[1]),
        .Q(or_ln_reg_1330[1]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln_fu_949_p3[2]),
        .Q(or_ln_reg_1330[2]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln_fu_949_p3[3]),
        .Q(or_ln_reg_1330[3]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln_fu_949_p3[4]),
        .Q(or_ln_reg_1330[4]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln_fu_949_p3[5]),
        .Q(or_ln_reg_1330[5]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln_fu_949_p3[6]),
        .Q(or_ln_reg_1330[6]),
        .R(1'b0));
  FDRE \or_ln_reg_1330_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(or_ln_fu_949_p3[7]),
        .Q(or_ln_reg_1330[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_11
       (.I0(reg_308[7]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[7]),
        .O(\reg_308_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_11__0
       (.I0(xor_ln124_3_reg_1242[7]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[7]),
        .O(ADDRBWRADDR[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_12
       (.I0(reg_308[6]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[6]),
        .O(\reg_308_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_12__0
       (.I0(xor_ln124_3_reg_1242[6]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[6]),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_13
       (.I0(reg_308[5]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[5]),
        .O(\reg_308_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_13__0
       (.I0(xor_ln124_3_reg_1242[5]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[5]),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_14
       (.I0(reg_308[4]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[4]),
        .O(\reg_308_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_14__0
       (.I0(xor_ln124_3_reg_1242[4]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[4]),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_15
       (.I0(reg_308[3]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[3]),
        .O(\reg_308_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_15__0
       (.I0(xor_ln124_3_reg_1242[3]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[3]),
        .O(ADDRBWRADDR[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_16__0
       (.I0(reg_308[2]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[2]),
        .O(\reg_308_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_16__1
       (.I0(xor_ln124_3_reg_1242[2]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[2]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hFFFEFF0000FE0000)) 
    q0_reg_i_17
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_17__0
       (.I0(reg_308[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[1]),
        .O(\reg_308_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_17__1
       (.I0(xor_ln124_3_reg_1242[1]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[1]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_18
       (.I0(reg_308[0]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(xor_ln124_reg_1177[0]),
        .O(\reg_308_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_18__0
       (.I0(xor_ln124_3_reg_1242[0]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(reg_308[0]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_19
       (.I0(Q[1]),
        .I1(rk_offset_cast_reg_1171[7]),
        .I2(Q[0]),
        .I3(rk_offset_read_reg_1131[7]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\rk_offset_read_reg_1131_reg[7]_0 [3]),
        .O(\ap_CS_fsm_reg[3]_5 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    q0_reg_i_2
       (.I0(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter1_0),
        .O(clefia_s0_ce0));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_21
       (.I0(Q[1]),
        .I1(rk_offset_cast_reg_1171[6]),
        .I2(Q[0]),
        .I3(rk_offset_read_reg_1131[6]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\rk_offset_read_reg_1131_reg[7]_0 [2]),
        .O(\ap_CS_fsm_reg[3]_6 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_23
       (.I0(Q[1]),
        .I1(rk_offset_cast_reg_1171[5]),
        .I2(Q[0]),
        .I3(rk_offset_read_reg_1131[5]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\rk_offset_read_reg_1131_reg[7]_0 [1]),
        .O(\ap_CS_fsm_reg[3]_7 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_25
       (.I0(Q[1]),
        .I1(rk_offset_cast_reg_1171[4]),
        .I2(Q[0]),
        .I3(rk_offset_read_reg_1131[4]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\rk_offset_read_reg_1131_reg[7]_0 [0]),
        .O(\ap_CS_fsm_reg[3]_8 ));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q0_reg_i_27
       (.I0(Q[1]),
        .I1(rk_offset_cast_reg_1171[3]),
        .I2(Q[0]),
        .I3(src_offset_read_reg_1136),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ram_reg[2]),
        .O(\ap_CS_fsm_reg[3]_9 ));
  LUT5 #(
    .INIT(32'hEEF0AA00)) 
    q0_reg_i_2__0
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q[0]),
        .O(clefia_s1_ce0));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    q0_reg_i_9__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(con256_address01),
        .I4(q0_reg),
        .O(\ap_CS_fsm_reg[3]_4 ));
  LUT6 #(
    .INIT(64'hEEEAAEAA222AA2AA)) 
    ram_reg_i_102
       (.I0(ap_port_reg_dst_offset),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .I5(dst_offset_read_reg_1161),
        .O(ram_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_104
       (.I0(or_ln134_4_fu_955_p3[7]),
        .I1(x_assign_1_reg_1304[7]),
        .I2(z_reg_1217[7]),
        .I3(or_ln_fu_949_p3[7]),
        .I4(x_assign_9_reg_1283[7]),
        .I5(DOADO[7]),
        .O(ram_reg_i_104_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_105
       (.I0(DOADO[7]),
        .I1(or_ln_reg_1330[7]),
        .I2(or_ln134_4_reg_1335[7]),
        .I3(xor_ln180_reg_1267[7]),
        .I4(z_5_reg_1273[7]),
        .O(ram_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_108
       (.I0(or_ln134_4_fu_955_p3[6]),
        .I1(x_assign_1_reg_1304[6]),
        .I2(z_reg_1217[6]),
        .I3(or_ln_fu_949_p3[6]),
        .I4(x_assign_9_reg_1283[6]),
        .I5(DOADO[6]),
        .O(ram_reg_i_108_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_109
       (.I0(DOADO[6]),
        .I1(or_ln_reg_1330[6]),
        .I2(or_ln134_4_reg_1335[6]),
        .I3(xor_ln180_reg_1267[6]),
        .I4(z_5_reg_1273[6]),
        .O(ram_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_112
       (.I0(or_ln134_4_fu_955_p3[7]),
        .I1(z_reg_1217[5]),
        .I2(or_ln_fu_949_p3[5]),
        .I3(or_ln134_4_fu_955_p3[5]),
        .I4(x_assign_9_reg_1283[5]),
        .I5(DOADO[5]),
        .O(ram_reg_i_112_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_113
       (.I0(DOADO[5]),
        .I1(or_ln_reg_1330[5]),
        .I2(or_ln134_4_reg_1335[5]),
        .I3(xor_ln180_reg_1267[5]),
        .I4(z_5_reg_1273[5]),
        .O(ram_reg_i_113_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_116
       (.I0(or_ln134_4_fu_955_p3[6]),
        .I1(z_reg_1217[4]),
        .I2(or_ln_fu_949_p3[4]),
        .I3(or_ln134_4_fu_955_p3[4]),
        .I4(x_assign_9_reg_1283[4]),
        .I5(DOADO[4]),
        .O(ram_reg_i_116_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_117
       (.I0(DOADO[4]),
        .I1(or_ln_reg_1330[4]),
        .I2(or_ln134_4_reg_1335[4]),
        .I3(xor_ln180_reg_1267[4]),
        .I4(z_5_reg_1273[4]),
        .O(ram_reg_i_117_n_0));
  MUXF7 ram_reg_i_12
       (.I0(ram_reg_i_53_n_0),
        .I1(ram_reg_41),
        .O(DIADI[7]),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_120
       (.I0(x_assign_1_reg_1304[3]),
        .I1(z_reg_1217[3]),
        .I2(or_ln_fu_949_p3[3]),
        .I3(or_ln134_4_fu_955_p3[3]),
        .I4(x_assign_9_reg_1283[3]),
        .I5(DOADO[3]),
        .O(ram_reg_i_120_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_121
       (.I0(DOADO[3]),
        .I1(or_ln_reg_1330[3]),
        .I2(or_ln134_4_reg_1335[3]),
        .I3(xor_ln180_reg_1267[3]),
        .I4(z_5_reg_1273[3]),
        .O(ram_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_124
       (.I0(x_assign_1_reg_1304[2]),
        .I1(z_reg_1217[2]),
        .I2(or_ln_fu_949_p3[2]),
        .I3(or_ln134_4_fu_955_p3[2]),
        .I4(x_assign_9_reg_1283[2]),
        .I5(DOADO[2]),
        .O(ram_reg_i_124_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_125
       (.I0(DOADO[2]),
        .I1(or_ln_reg_1330[2]),
        .I2(or_ln134_4_reg_1335[2]),
        .I3(xor_ln180_reg_1267[2]),
        .I4(z_5_reg_1273[2]),
        .O(ram_reg_i_125_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_128
       (.I0(x_assign_1_reg_1304[1]),
        .I1(x_assign_1_reg_1304[7]),
        .I2(z_reg_1217[1]),
        .I3(or_ln_fu_949_p3[1]),
        .I4(x_assign_9_reg_1283[1]),
        .I5(DOADO[1]),
        .O(ram_reg_i_128_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_129
       (.I0(DOADO[1]),
        .I1(or_ln_reg_1330[1]),
        .I2(or_ln134_4_reg_1335[1]),
        .I3(xor_ln180_reg_1267[1]),
        .I4(z_5_reg_1273[1]),
        .O(ram_reg_i_129_n_0));
  MUXF7 ram_reg_i_13
       (.I0(ram_reg_i_55__0_n_0),
        .I1(ram_reg_42),
        .O(DIADI[6]),
        .S(ram_reg_9));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_132
       (.I0(x_assign_9_reg_1283[0]),
        .I1(x_assign_1_reg_1304[0]),
        .I2(x_assign_1_reg_1304[6]),
        .I3(z_reg_1217[0]),
        .I4(or_ln_fu_949_p3[0]),
        .O(ram_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h6996000000000000)) 
    ram_reg_i_133
       (.I0(or_ln_reg_1330[0]),
        .I1(or_ln134_4_reg_1335[0]),
        .I2(xor_ln180_reg_1267[0]),
        .I3(z_5_reg_1273[0]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ram_reg_i_133_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_136
       (.I0(x_assign_9_reg_1283[7]),
        .I1(x_assign_9_reg_1283[5]),
        .I2(x_assign_1_reg_1304[7]),
        .I3(z_4_reg_1247[7]),
        .I4(or_ln134_7_fu_961_p3[7]),
        .I5(\src_load_10_reg_1202_reg[7]_1 [7]),
        .O(ram_reg_i_136_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_137
       (.I0(\src_load_10_reg_1202_reg[7]_1 [7]),
        .I1(or_ln134_9_reg_1345[7]),
        .I2(or_ln134_7_reg_1340[7]),
        .I3(xor_ln180_reg_1267[7]),
        .I4(z_6_reg_1299[7]),
        .O(ram_reg_i_137_n_0));
  MUXF7 ram_reg_i_14
       (.I0(ram_reg_i_57_n_0),
        .I1(ram_reg_43),
        .O(DIADI[5]),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_140
       (.I0(x_assign_9_reg_1283[6]),
        .I1(x_assign_9_reg_1283[4]),
        .I2(x_assign_1_reg_1304[6]),
        .I3(z_4_reg_1247[6]),
        .I4(D),
        .I5(\src_load_10_reg_1202_reg[7]_1 [6]),
        .O(ram_reg_i_140_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_141
       (.I0(\src_load_10_reg_1202_reg[7]_1 [6]),
        .I1(or_ln134_9_reg_1345[6]),
        .I2(or_ln134_7_reg_1340[6]),
        .I3(xor_ln180_reg_1267[6]),
        .I4(z_6_reg_1299[6]),
        .O(ram_reg_i_141_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_144
       (.I0(or_ln134_4_fu_955_p3[7]),
        .I1(z_4_reg_1247[5]),
        .I2(x_assign_9_reg_1283[5]),
        .I3(or_ln134_9_fu_967_p3[5]),
        .I4(or_ln134_7_fu_961_p3[5]),
        .I5(\src_load_10_reg_1202_reg[7]_1 [5]),
        .O(ram_reg_i_144_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_145
       (.I0(\src_load_10_reg_1202_reg[7]_1 [5]),
        .I1(or_ln134_9_reg_1345[5]),
        .I2(or_ln134_7_reg_1340[5]),
        .I3(xor_ln180_reg_1267[5]),
        .I4(z_6_reg_1299[5]),
        .O(ram_reg_i_145_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_148
       (.I0(or_ln134_4_fu_955_p3[6]),
        .I1(z_4_reg_1247[4]),
        .I2(x_assign_9_reg_1283[4]),
        .I3(or_ln134_9_fu_967_p3[4]),
        .I4(or_ln134_7_fu_961_p3[4]),
        .I5(\src_load_10_reg_1202_reg[7]_1 [4]),
        .O(ram_reg_i_148_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_149
       (.I0(\src_load_10_reg_1202_reg[7]_1 [4]),
        .I1(or_ln134_9_reg_1345[4]),
        .I2(or_ln134_7_reg_1340[4]),
        .I3(xor_ln180_reg_1267[4]),
        .I4(z_6_reg_1299[4]),
        .O(ram_reg_i_149_n_0));
  MUXF7 ram_reg_i_15
       (.I0(ram_reg_i_59_n_0),
        .I1(ram_reg_44),
        .O(DIADI[4]),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_152
       (.I0(x_assign_1_reg_1304[3]),
        .I1(z_4_reg_1247[3]),
        .I2(x_assign_9_reg_1283[3]),
        .I3(or_ln134_9_fu_967_p3[3]),
        .I4(or_ln134_7_fu_961_p3[3]),
        .I5(\src_load_10_reg_1202_reg[7]_1 [3]),
        .O(ram_reg_i_152_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_153
       (.I0(\src_load_10_reg_1202_reg[7]_1 [3]),
        .I1(or_ln134_9_reg_1345[3]),
        .I2(or_ln134_7_reg_1340[3]),
        .I3(xor_ln180_reg_1267[3]),
        .I4(z_6_reg_1299[3]),
        .O(ram_reg_i_153_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_156
       (.I0(x_assign_1_reg_1304[2]),
        .I1(z_4_reg_1247[2]),
        .I2(x_assign_9_reg_1283[2]),
        .I3(or_ln134_9_fu_967_p3[2]),
        .I4(or_ln134_7_fu_961_p3[2]),
        .I5(\src_load_10_reg_1202_reg[7]_1 [2]),
        .O(ram_reg_i_156_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_157
       (.I0(\src_load_10_reg_1202_reg[7]_1 [2]),
        .I1(or_ln134_9_reg_1345[2]),
        .I2(or_ln134_7_reg_1340[2]),
        .I3(xor_ln180_reg_1267[2]),
        .I4(z_6_reg_1299[2]),
        .O(ram_reg_i_157_n_0));
  MUXF7 ram_reg_i_16
       (.I0(ram_reg_i_61_n_0),
        .I1(ram_reg_45),
        .O(DIADI[3]),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_160
       (.I0(x_assign_1_reg_1304[1]),
        .I1(z_4_reg_1247[1]),
        .I2(x_assign_9_reg_1283[1]),
        .I3(x_assign_9_reg_1283[7]),
        .I4(or_ln134_7_fu_961_p3[1]),
        .I5(\src_load_10_reg_1202_reg[7]_1 [1]),
        .O(ram_reg_i_160_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_161
       (.I0(\src_load_10_reg_1202_reg[7]_1 [1]),
        .I1(or_ln134_9_reg_1345[1]),
        .I2(or_ln134_7_reg_1340[1]),
        .I3(xor_ln180_reg_1267[1]),
        .I4(z_6_reg_1299[1]),
        .O(ram_reg_i_161_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_164
       (.I0(x_assign_1_reg_1304[0]),
        .I1(z_4_reg_1247[0]),
        .I2(x_assign_9_reg_1283[0]),
        .I3(x_assign_9_reg_1283[6]),
        .I4(or_ln134_7_fu_961_p3[0]),
        .I5(\src_load_10_reg_1202_reg[7]_1 [0]),
        .O(ram_reg_i_164_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_165
       (.I0(\src_load_10_reg_1202_reg[7]_1 [0]),
        .I1(or_ln134_9_reg_1345[0]),
        .I2(or_ln134_7_reg_1340[0]),
        .I3(xor_ln180_reg_1267[0]),
        .I4(z_6_reg_1299[0]),
        .O(ram_reg_i_165_n_0));
  MUXF7 ram_reg_i_17
       (.I0(ram_reg_i_63_n_0),
        .I1(ram_reg_46),
        .O(DIADI[2]),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_18
       (.I0(ram_reg_i_65_n_0),
        .I1(ram_reg_47),
        .O(DIADI[1]),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_19
       (.I0(ram_reg_i_67__0_n_0),
        .I1(ram_reg_48),
        .O(DIADI[0]),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'hFFFF0FDD00000000)) 
    ram_reg_i_1__10
       (.I0(ram_reg_i_22__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_8[1]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  MUXF7 ram_reg_i_20
       (.I0(ram_reg_i_69_n_0),
        .I1(ram_reg_53),
        .O(DIBDI[7]),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_21
       (.I0(ram_reg_i_71_n_0),
        .I1(ram_reg_38),
        .O(DIBDI[6]),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_22
       (.I0(ram_reg_i_73_n_0),
        .I1(ram_reg_39),
        .O(DIBDI[5]),
        .S(ram_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT4 #(
    .INIT(16'h535F)) 
    ram_reg_i_22__0
       (.I0(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ram_reg_i_22__0_n_0));
  MUXF7 ram_reg_i_23
       (.I0(ram_reg_i_75_n_0),
        .I1(ram_reg_52),
        .O(DIBDI[4]),
        .S(ram_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_23__0
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  MUXF7 ram_reg_i_24__0
       (.I0(ram_reg_i_77_n_0),
        .I1(ram_reg_51),
        .O(DIBDI[3]),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_25
       (.I0(ram_reg_i_79_n_0),
        .I1(ram_reg_50),
        .O(DIBDI[2]),
        .S(ram_reg_9));
  MUXF7 ram_reg_i_26
       (.I0(ram_reg_i_81_n_0),
        .I1(ram_reg_40),
        .O(DIBDI[1]),
        .S(ram_reg_9));
  LUT6 #(
    .INIT(64'hF0F0FFF022222222)) 
    ram_reg_i_27
       (.I0(ram_reg_i_22__0_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_28),
        .I3(ram_reg_29),
        .I4(ram_reg_30),
        .I5(ram_reg_6),
        .O(ram_reg_i_27_n_0));
  MUXF7 ram_reg_i_27__0
       (.I0(ram_reg_i_83_n_0),
        .I1(ram_reg_49),
        .O(DIBDI[0]),
        .S(ram_reg_9));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_28
       (.I0(ram_reg_8[1]),
        .I1(ram_reg_i_85_n_0),
        .O(WEA));
  LUT5 #(
    .INIT(32'hF808F8F8)) 
    ram_reg_i_2__0
       (.I0(ram_reg_8[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_8[1]),
        .I3(ram_reg_7),
        .I4(ram_reg_i_27_n_0),
        .O(fin_ce0));
  LUT6 #(
    .INIT(64'hF0F1F0F1F0F1F0F0)) 
    ram_reg_i_3
       (.I0(ram_reg_25),
        .I1(ram_reg_26),
        .I2(ram_reg_21),
        .I3(ram_reg_27),
        .I4(ram_reg_i_32_n_0),
        .I5(ram_reg_23),
        .O(\ap_CS_fsm_reg[41] ));
  LUT6 #(
    .INIT(64'h00FF00E4000000E4)) 
    ram_reg_i_32
       (.I0(ram_reg_i_58__0_n_0),
        .I1(ram_reg[2]),
        .I2(src_offset_read_reg_1136),
        .I3(ram_reg_57),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(src_offset_read_reg_1136_pp0_iter1_reg),
        .O(ram_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'h0037373700000000)) 
    ram_reg_i_33__0
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(ram_reg_i_87_n_0),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_i_36
       (.I0(ap_port_reg_dst_offset),
        .I1(ram_reg_i_89_n_0),
        .I2(dst_offset_read_reg_1161),
        .I3(ram_reg_i_90_n_0),
        .I4(dst_offset_read_reg_1161_pp0_iter1_reg),
        .I5(ram_reg_15),
        .O(ram_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h5454545455545555)) 
    ram_reg_i_3__10
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(ram_reg_i_36_n_0),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h000000000000008F)) 
    ram_reg_i_43__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ram_reg_i_87_n_0),
        .I3(grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg),
        .I4(ram_reg_58),
        .I5(ram_reg[3]),
        .O(ram_reg_i_43__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0055F355)) 
    ram_reg_i_48
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(ram_reg[3]),
        .I2(grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg),
        .I3(ram_reg_9),
        .I4(ram_reg_19),
        .I5(ram_reg_20),
        .O(ram_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'h00000000DDDDDD0D)) 
    ram_reg_i_48__0
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ram_reg_34),
        .I2(ram_reg_35),
        .I3(ram_reg_29),
        .I4(ram_reg_36),
        .I5(ram_reg_37),
        .O(ram_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'hE0EEE0E0E0EEEEEE)) 
    ram_reg_i_50
       (.I0(ram_reg_13),
        .I1(ram_reg_14),
        .I2(ram_reg_15),
        .I3(dst_offset_read_reg_1161_pp0_iter1_reg),
        .I4(ram_reg_i_90_n_0),
        .I5(ram_reg_i_102_n_0),
        .O(ram_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_53
       (.I0(DOADO[7]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_104_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_105_n_0),
        .O(ram_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_55__0
       (.I0(DOADO[6]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_108_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_109_n_0),
        .O(ram_reg_i_55__0_n_0));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_57
       (.I0(DOADO[5]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_112_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_113_n_0),
        .O(ram_reg_i_57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT4 #(
    .INIT(16'hA820)) 
    ram_reg_i_58__0
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .O(ram_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_59
       (.I0(DOADO[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_116_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_117_n_0),
        .O(ram_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBABA)) 
    ram_reg_i_5__0
       (.I0(ram_reg_54),
        .I1(ram_reg_2),
        .I2(ram_reg_55),
        .I3(ram_reg_25),
        .I4(ram_reg_i_43__0_n_0),
        .I5(ram_reg_56),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hAAAABBABAAAABBAA)) 
    ram_reg_i_6
       (.I0(ram_reg_16),
        .I1(ram_reg_2),
        .I2(ram_reg_17),
        .I3(ram_reg_18),
        .I4(ram_reg_1),
        .I5(ram_reg_i_48_n_0),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_61
       (.I0(DOADO[3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_120_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_121_n_0),
        .O(ram_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_63
       (.I0(DOADO[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_124_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_125_n_0),
        .O(ram_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_65
       (.I0(DOADO[1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_128_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_129_n_0),
        .O(ram_reg_i_65_n_0));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT5 #(
    .INIT(32'h40777777)) 
    ram_reg_i_67
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(Q[0]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    ram_reg_i_67__0
       (.I0(DOADO[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_87_n_0),
        .I4(ram_reg_i_132_n_0),
        .I5(ram_reg_i_133_n_0),
        .O(ram_reg_i_67__0_n_0));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_69
       (.I0(\src_load_10_reg_1202_reg[7]_1 [7]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_136_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_137_n_0),
        .O(ram_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'h8B888B888B888B8B)) 
    ram_reg_i_7
       (.I0(ram_reg_11),
        .I1(ram_reg_8[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_12),
        .I4(ram_reg_i_50_n_0),
        .I5(ram_reg_4),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_71
       (.I0(\src_load_10_reg_1202_reg[7]_1 [6]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_140_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_141_n_0),
        .O(ram_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_73
       (.I0(\src_load_10_reg_1202_reg[7]_1 [5]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_144_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_145_n_0),
        .O(ram_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_75
       (.I0(\src_load_10_reg_1202_reg[7]_1 [4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_148_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_149_n_0),
        .O(ram_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_77
       (.I0(\src_load_10_reg_1202_reg[7]_1 [3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_152_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_153_n_0),
        .O(ram_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_79
       (.I0(\src_load_10_reg_1202_reg[7]_1 [2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_156_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_157_n_0),
        .O(ram_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hBBBAFFFFBBBA0000)) 
    ram_reg_i_7__0
       (.I0(ram_reg_21),
        .I1(ram_reg_22),
        .I2(ram_reg_i_32_n_0),
        .I3(ram_reg_23),
        .I4(ram_reg_8[1]),
        .I5(ram_reg_24[1]),
        .O(\ap_CS_fsm_reg[3]_1 [1]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_81
       (.I0(\src_load_10_reg_1202_reg[7]_1 [1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_160_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_161_n_0),
        .O(ram_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_i_83
       (.I0(\src_load_10_reg_1202_reg[7]_1 [0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_164_n_0),
        .I4(ram_reg_i_87_n_0),
        .I5(ram_reg_i_165_n_0),
        .O(ram_reg_i_83_n_0));
  MUXF7 ram_reg_i_85
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ram_reg_10),
        .O(ram_reg_i_85_n_0),
        .S(ram_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_87
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_87_n_0));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT4 #(
    .INIT(16'h57DF)) 
    ram_reg_i_89
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .O(ram_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    ram_reg_i_9
       (.I0(ram_reg_31),
        .I1(ram_reg_i_48__0_n_0),
        .I2(ram_reg_32),
        .I3(ram_reg_33),
        .I4(ram_reg_8[1]),
        .I5(ram_reg_24[0]),
        .O(\ap_CS_fsm_reg[3]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_i_90
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(Q[1]),
        .O(ram_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hC888C888FFFFC888)) 
    ram_reg_i_97
       (.I0(ram_reg_i_89_n_0),
        .I1(ram_reg_i_87_n_0),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(Q[1]),
        .I4(ram_reg[3]),
        .I5(grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT5 #(
    .INIT(32'hFC30A820)) 
    \reg_297[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .I4(Q[0]),
        .O(reg_297));
  FDRE \reg_297_reg[0] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [0]),
        .Q(\reg_297_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \reg_297_reg[1] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [1]),
        .Q(\reg_297_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \reg_297_reg[2] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [2]),
        .Q(\reg_297_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \reg_297_reg[3] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [3]),
        .Q(\reg_297_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \reg_297_reg[4] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [4]),
        .Q(\reg_297_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \reg_297_reg[5] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [5]),
        .Q(\reg_297_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \reg_297_reg[6] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [6]),
        .Q(\reg_297_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \reg_297_reg[7] 
       (.C(ap_clk),
        .CE(reg_297),
        .D(\reg_297_reg[7]_1 [7]),
        .Q(\reg_297_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE4E4E400)) 
    \reg_308[7]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(reg_3080));
  FDRE \reg_308_reg[0] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [0]),
        .Q(reg_308[0]),
        .R(1'b0));
  FDRE \reg_308_reg[1] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [1]),
        .Q(reg_308[1]),
        .R(1'b0));
  FDRE \reg_308_reg[2] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [2]),
        .Q(reg_308[2]),
        .R(1'b0));
  FDRE \reg_308_reg[3] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [3]),
        .Q(reg_308[3]),
        .R(1'b0));
  FDRE \reg_308_reg[4] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [4]),
        .Q(reg_308[4]),
        .R(1'b0));
  FDRE \reg_308_reg[5] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [5]),
        .Q(reg_308[5]),
        .R(1'b0));
  FDRE \reg_308_reg[6] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [6]),
        .Q(reg_308[6]),
        .R(1'b0));
  FDRE \reg_308_reg[7] 
       (.C(ap_clk),
        .CE(reg_3080),
        .D(\reg_308_reg[7]_1 [7]),
        .Q(reg_308[7]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1171_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(src_offset_read_reg_1136),
        .Q(rk_offset_cast_reg_1171[3]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1171_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_1131[4]),
        .Q(rk_offset_cast_reg_1171[4]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1171_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_1131[5]),
        .Q(rk_offset_cast_reg_1171[5]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1171_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_1131[6]),
        .Q(rk_offset_cast_reg_1171[6]),
        .R(1'b0));
  FDRE \rk_offset_cast_reg_1171_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(rk_offset_read_reg_1131[7]),
        .Q(rk_offset_cast_reg_1171[7]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1131_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1131_reg[7]_0 [0]),
        .Q(rk_offset_read_reg_1131[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1131_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1131_reg[7]_0 [1]),
        .Q(rk_offset_read_reg_1131[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1131_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1131_reg[7]_0 [2]),
        .Q(rk_offset_read_reg_1131[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_1131_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\rk_offset_read_reg_1131_reg[7]_0 [3]),
        .Q(rk_offset_read_reg_1131[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_21_fu_749_p3
       (.I0(\z_reg_1217_reg[7]_0 [6]),
        .I1(\z_reg_1217_reg[7]_0 [2]),
        .I2(\z_reg_1217_reg[7]_0 [7]),
        .O(x_assign_5_fu_769_p3));
  LUT4 #(
    .INIT(16'hAC00)) 
    \src_load_10_reg_1202[7]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(ce0111_out));
  FDRE \src_load_10_reg_1202_reg[0] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1202_reg[7]_1 [0]),
        .Q(\src_load_10_reg_1202_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \src_load_10_reg_1202_reg[1] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1202_reg[7]_1 [1]),
        .Q(\src_load_10_reg_1202_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \src_load_10_reg_1202_reg[2] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1202_reg[7]_1 [2]),
        .Q(\src_load_10_reg_1202_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \src_load_10_reg_1202_reg[3] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1202_reg[7]_1 [3]),
        .Q(\src_load_10_reg_1202_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \src_load_10_reg_1202_reg[4] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1202_reg[7]_1 [4]),
        .Q(\src_load_10_reg_1202_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \src_load_10_reg_1202_reg[5] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1202_reg[7]_1 [5]),
        .Q(\src_load_10_reg_1202_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \src_load_10_reg_1202_reg[6] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1202_reg[7]_1 [6]),
        .Q(\src_load_10_reg_1202_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \src_load_10_reg_1202_reg[7] 
       (.C(ap_clk),
        .CE(ce0111_out),
        .D(\src_load_10_reg_1202_reg[7]_1 [7]),
        .Q(\src_load_10_reg_1202_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \src_offset_read_reg_1136_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(src_offset_read_reg_1136),
        .Q(src_offset_read_reg_1136_pp0_iter1_reg),
        .R(1'b0));
  FDRE \src_offset_read_reg_1136_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(ram_reg[2]),
        .Q(src_offset_read_reg_1136),
        .R(1'b0));
  FDRE \tmp_35_reg_1262_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(DOBDO[5]),
        .Q(or_ln_fu_949_p3[0]),
        .R(1'b0));
  FDRE \tmp_49_reg_1237_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\z_reg_1217_reg[7]_0 [5]),
        .Q(or_ln134_7_fu_961_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1257_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(DOBDO[6]),
        .Q(or_ln_fu_949_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1257_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_13_reg_1257_reg[5]_0 [0]),
        .Q(or_ln_fu_949_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1257_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_13_reg_1257_reg[5]_0 [1]),
        .Q(or_ln_fu_949_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1257_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_13_reg_1257_reg[5]_0 [2]),
        .Q(or_ln_fu_949_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1257_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_13_reg_1257_reg[5]_0 [3]),
        .Q(or_ln_fu_949_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1257_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\trunc_ln134_13_reg_1257_reg[5]_0 [4]),
        .Q(or_ln_fu_949_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_13_reg_1257_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(DOBDO[4]),
        .Q(or_ln_fu_949_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_1310_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_13_reg_1257_reg[5]_0 [0]),
        .Q(or_ln134_4_fu_955_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_1310_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_13_reg_1257_reg[5]_0 [1]),
        .Q(or_ln134_4_fu_955_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_1310_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_13_reg_1257_reg[5]_0 [2]),
        .Q(or_ln134_4_fu_955_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_1310_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_13_reg_1257_reg[5]_0 [3]),
        .Q(or_ln134_4_fu_955_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_1310_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\trunc_ln134_13_reg_1257_reg[5]_0 [4]),
        .Q(or_ln134_4_fu_955_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_17_reg_1310_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(DOBDO[4]),
        .Q(or_ln134_4_fu_955_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_20_reg_1232[1]_i_1 
       (.I0(\z_reg_1217_reg[7]_0 [5]),
        .I1(\z_reg_1217_reg[7]_0 [7]),
        .O(\trunc_ln134_20_reg_1232[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_20_reg_1232[2]_i_1 
       (.I0(\z_reg_1217_reg[7]_0 [5]),
        .I1(\z_reg_1217_reg[7]_0 [0]),
        .I2(\z_reg_1217_reg[7]_0 [6]),
        .O(\trunc_ln134_20_reg_1232[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_20_reg_1232[3]_i_1 
       (.I0(\z_reg_1217_reg[7]_0 [5]),
        .I1(\z_reg_1217_reg[7]_0 [7]),
        .I2(\z_reg_1217_reg[7]_0 [1]),
        .I3(\z_reg_1217_reg[7]_0 [6]),
        .O(\trunc_ln134_20_reg_1232[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_20_reg_1232[5]_i_1 
       (.I0(\z_reg_1217_reg[7]_0 [7]),
        .I1(\z_reg_1217_reg[7]_0 [3]),
        .O(x_assign_9_fu_727_p3[4]));
  FDRE \trunc_ln134_20_reg_1232_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\z_reg_1217_reg[7]_0 [6]),
        .Q(or_ln134_7_fu_961_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_20_reg_1232_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_20_reg_1232[1]_i_1_n_0 ),
        .Q(or_ln134_7_fu_961_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_20_reg_1232_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_20_reg_1232[2]_i_1_n_0 ),
        .Q(or_ln134_7_fu_961_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_20_reg_1232_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\trunc_ln134_20_reg_1232[3]_i_1_n_0 ),
        .Q(or_ln134_7_fu_961_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_20_reg_1232_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_5_fu_769_p3),
        .Q(or_ln134_7_fu_961_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_20_reg_1232_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_9_fu_727_p3[4]),
        .Q(D),
        .R(1'b0));
  FDRE \trunc_ln134_20_reg_1232_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\z_reg_1217_reg[7]_0 [4]),
        .Q(or_ln134_7_fu_961_p3[7]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_1289_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_20_reg_1232[1]_i_1_n_0 ),
        .Q(or_ln134_9_fu_967_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_1289_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_20_reg_1232[2]_i_1_n_0 ),
        .Q(or_ln134_9_fu_967_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_1289_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\trunc_ln134_20_reg_1232[3]_i_1_n_0 ),
        .Q(or_ln134_9_fu_967_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_22_reg_1289_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_5_fu_769_p3),
        .Q(or_ln134_9_fu_967_p3[5]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1304_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(DOBDO[7]),
        .Q(x_assign_1_reg_1304[0]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1304_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(DOBDO[0]),
        .Q(x_assign_1_reg_1304[1]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1304_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\x_assign_1_reg_1304_reg[3]_0 [0]),
        .Q(x_assign_1_reg_1304[2]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1304_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\x_assign_1_reg_1304_reg[3]_0 [1]),
        .Q(x_assign_1_reg_1304[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1304_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(DOBDO[5]),
        .Q(x_assign_1_reg_1304[6]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1304_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(DOBDO[6]),
        .Q(x_assign_1_reg_1304[7]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1227_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\z_reg_1217_reg[7]_0 [7]),
        .Q(\x_assign_3_reg_1227_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1227_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\z_reg_1217_reg[7]_0 [0]),
        .Q(\x_assign_3_reg_1227_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1227_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_9_fu_727_p3[2]),
        .Q(\x_assign_3_reg_1227_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \x_assign_3_reg_1227_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(x_assign_9_fu_727_p3[3]),
        .Q(\x_assign_3_reg_1227_reg[3]_0 [3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_9_reg_1283[2]_i_1 
       (.I0(\z_reg_1217_reg[7]_0 [7]),
        .I1(\z_reg_1217_reg[7]_0 [1]),
        .O(x_assign_9_fu_727_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_9_reg_1283[3]_i_1 
       (.I0(\z_reg_1217_reg[7]_0 [7]),
        .I1(\z_reg_1217_reg[7]_0 [2]),
        .O(x_assign_9_fu_727_p3[3]));
  FDRE \x_assign_9_reg_1283_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1217_reg[7]_0 [7]),
        .Q(x_assign_9_reg_1283[0]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1283_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1217_reg[7]_0 [0]),
        .Q(x_assign_9_reg_1283[1]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1283_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_9_fu_727_p3[2]),
        .Q(x_assign_9_reg_1283[2]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1283_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_9_fu_727_p3[3]),
        .Q(x_assign_9_reg_1283[3]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1283_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(x_assign_9_fu_727_p3[4]),
        .Q(x_assign_9_reg_1283[4]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1283_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1217_reg[7]_0 [4]),
        .Q(x_assign_9_reg_1283[5]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1283_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1217_reg[7]_0 [5]),
        .Q(x_assign_9_reg_1283[6]),
        .R(1'b0));
  FDRE \x_assign_9_reg_1283_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\z_reg_1217_reg[7]_0 [6]),
        .Q(x_assign_9_reg_1283[7]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [0]),
        .Q(xor_ln124_3_reg_1242[0]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [1]),
        .Q(xor_ln124_3_reg_1242[1]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [2]),
        .Q(xor_ln124_3_reg_1242[2]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [3]),
        .Q(xor_ln124_3_reg_1242[3]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [4]),
        .Q(xor_ln124_3_reg_1242[4]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [5]),
        .Q(xor_ln124_3_reg_1242[5]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [6]),
        .Q(xor_ln124_3_reg_1242[6]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1242_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln124_3_reg_1242_reg[7]_0 [7]),
        .Q(xor_ln124_3_reg_1242[7]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [0]),
        .Q(xor_ln124_reg_1177[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [1]),
        .Q(xor_ln124_reg_1177[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [2]),
        .Q(xor_ln124_reg_1177[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [3]),
        .Q(xor_ln124_reg_1177[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [4]),
        .Q(xor_ln124_reg_1177[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [5]),
        .Q(xor_ln124_reg_1177[5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [6]),
        .Q(xor_ln124_reg_1177[6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1177_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\xor_ln124_reg_1177_reg[7]_0 [7]),
        .Q(xor_ln124_reg_1177[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1267[5]_i_1 
       (.I0(or_ln134_7_fu_961_p3[7]),
        .I1(DOBDO[4]),
        .O(xor_ln180_fu_684_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1267[6]_i_1 
       (.I0(or_ln134_7_fu_961_p3[0]),
        .I1(DOBDO[5]),
        .O(xor_ln180_fu_684_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1267[7]_i_1 
       (.I0(or_ln134_7_fu_961_p3[1]),
        .I1(DOBDO[6]),
        .O(xor_ln180_fu_684_p2[7]));
  FDRE \xor_ln180_reg_1267_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln180_reg_1267_reg[4]_0 [0]),
        .Q(xor_ln180_reg_1267[0]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln180_reg_1267_reg[4]_0 [1]),
        .Q(xor_ln180_reg_1267[1]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln180_reg_1267_reg[4]_0 [2]),
        .Q(xor_ln180_reg_1267[2]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln180_reg_1267_reg[4]_0 [3]),
        .Q(xor_ln180_reg_1267[3]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(\xor_ln180_reg_1267_reg[4]_0 [4]),
        .Q(xor_ln180_reg_1267[4]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(xor_ln180_fu_684_p2[5]),
        .Q(xor_ln180_reg_1267[5]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(xor_ln180_fu_684_p2[6]),
        .Q(xor_ln180_reg_1267[6]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1267_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_0_[0] ),
        .D(xor_ln180_fu_684_p2[7]),
        .Q(xor_ln180_reg_1267[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_4_reg_1247[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_0),
        .O(ce012_out));
  FDRE \z_4_reg_1247_reg[0] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[0]),
        .Q(z_4_reg_1247[0]),
        .R(1'b0));
  FDRE \z_4_reg_1247_reg[1] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[1]),
        .Q(z_4_reg_1247[1]),
        .R(1'b0));
  FDRE \z_4_reg_1247_reg[2] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[2]),
        .Q(z_4_reg_1247[2]),
        .R(1'b0));
  FDRE \z_4_reg_1247_reg[3] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[3]),
        .Q(z_4_reg_1247[3]),
        .R(1'b0));
  FDRE \z_4_reg_1247_reg[4] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[4]),
        .Q(z_4_reg_1247[4]),
        .R(1'b0));
  FDRE \z_4_reg_1247_reg[5] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[5]),
        .Q(z_4_reg_1247[5]),
        .R(1'b0));
  FDRE \z_4_reg_1247_reg[6] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[6]),
        .Q(z_4_reg_1247[6]),
        .R(1'b0));
  FDRE \z_4_reg_1247_reg[7] 
       (.C(ap_clk),
        .CE(ce012_out),
        .D(DOBDO[7]),
        .Q(z_4_reg_1247[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_5_reg_1273[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(clefia_s0_address01));
  FDRE \z_5_reg_1273_reg[0] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [0]),
        .Q(z_5_reg_1273[0]),
        .R(1'b0));
  FDRE \z_5_reg_1273_reg[1] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [1]),
        .Q(z_5_reg_1273[1]),
        .R(1'b0));
  FDRE \z_5_reg_1273_reg[2] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [2]),
        .Q(z_5_reg_1273[2]),
        .R(1'b0));
  FDRE \z_5_reg_1273_reg[3] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [3]),
        .Q(z_5_reg_1273[3]),
        .R(1'b0));
  FDRE \z_5_reg_1273_reg[4] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [4]),
        .Q(z_5_reg_1273[4]),
        .R(1'b0));
  FDRE \z_5_reg_1273_reg[5] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [5]),
        .Q(z_5_reg_1273[5]),
        .R(1'b0));
  FDRE \z_5_reg_1273_reg[6] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [6]),
        .Q(z_5_reg_1273[6]),
        .R(1'b0));
  FDRE \z_5_reg_1273_reg[7] 
       (.C(ap_clk),
        .CE(clefia_s0_address01),
        .D(\z_reg_1217_reg[7]_0 [7]),
        .Q(z_5_reg_1273[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_6_reg_1299[7]_i_1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .O(z_6_reg_12990));
  FDRE \z_6_reg_1299_reg[0] 
       (.C(ap_clk),
        .CE(z_6_reg_12990),
        .D(DOBDO[0]),
        .Q(z_6_reg_1299[0]),
        .R(1'b0));
  FDRE \z_6_reg_1299_reg[1] 
       (.C(ap_clk),
        .CE(z_6_reg_12990),
        .D(DOBDO[1]),
        .Q(z_6_reg_1299[1]),
        .R(1'b0));
  FDRE \z_6_reg_1299_reg[2] 
       (.C(ap_clk),
        .CE(z_6_reg_12990),
        .D(DOBDO[2]),
        .Q(z_6_reg_1299[2]),
        .R(1'b0));
  FDRE \z_6_reg_1299_reg[3] 
       (.C(ap_clk),
        .CE(z_6_reg_12990),
        .D(DOBDO[3]),
        .Q(z_6_reg_1299[3]),
        .R(1'b0));
  FDRE \z_6_reg_1299_reg[4] 
       (.C(ap_clk),
        .CE(z_6_reg_12990),
        .D(DOBDO[4]),
        .Q(z_6_reg_1299[4]),
        .R(1'b0));
  FDRE \z_6_reg_1299_reg[5] 
       (.C(ap_clk),
        .CE(z_6_reg_12990),
        .D(DOBDO[5]),
        .Q(z_6_reg_1299[5]),
        .R(1'b0));
  FDRE \z_6_reg_1299_reg[6] 
       (.C(ap_clk),
        .CE(z_6_reg_12990),
        .D(DOBDO[6]),
        .Q(z_6_reg_1299[6]),
        .R(1'b0));
  FDRE \z_6_reg_1299_reg[7] 
       (.C(ap_clk),
        .CE(z_6_reg_12990),
        .D(DOBDO[7]),
        .Q(z_6_reg_1299[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA820)) 
    \z_reg_1217[7]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .O(reg_3081));
  FDRE \z_reg_1217_reg[0] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [0]),
        .Q(z_reg_1217[0]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[1] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [1]),
        .Q(z_reg_1217[1]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[2] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [2]),
        .Q(z_reg_1217[2]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[3] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [3]),
        .Q(z_reg_1217[3]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[4] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [4]),
        .Q(z_reg_1217[4]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[5] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [5]),
        .Q(z_reg_1217[5]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[6] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [6]),
        .Q(z_reg_1217[6]),
        .R(1'b0));
  FDRE \z_reg_1217_reg[7] 
       (.C(ap_clk),
        .CE(reg_3081),
        .D(\z_reg_1217_reg[7]_0 [7]),
        .Q(z_reg_1217[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3
   (\ap_CS_fsm_reg[9] ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[1]_0 ,
    reg_3130,
    \ap_CS_fsm_reg[1]_1 ,
    clefia_s0_ce0,
    \ap_CS_fsm_reg[2]_0 ,
    \rk_offset_read_reg_977_reg[6]_0 ,
    \shl_ln_reg_176_reg[7] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[3]_5 ,
    \ap_CS_fsm_reg[3]_6 ,
    \ap_CS_fsm_reg[3]_7 ,
    \ap_CS_fsm_reg[3]_8 ,
    \ap_CS_fsm_reg[3]_9 ,
    \ap_CS_fsm_reg[3]_10 ,
    \ap_CS_fsm_reg[3]_11 ,
    \ap_CS_fsm_reg[3]_12 ,
    \ap_CS_fsm_reg[3]_13 ,
    \ap_CS_fsm_reg[3]_14 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \rk_offset_read_reg_977_reg[3]_0 ,
    \ap_CS_fsm_reg[1]_2 ,
    \rk_offset_read_reg_977_reg[5]_0 ,
    \rk_offset_read_reg_977_reg[7]_0 ,
    \rk_offset_read_reg_977_reg[6]_1 ,
    \rk_offset_read_reg_977_reg[7]_1 ,
    \rk_offset_read_reg_977_reg[4]_0 ,
    \rk_offset_read_reg_977_reg[1]_0 ,
    grp_ClefiaF1Xor_3_fu_413_ap_start_reg_reg,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    ram_reg,
    ap_rst_n_inv,
    ap_clk,
    D,
    \z_3_reg_1084_reg[7]_0 ,
    ap_rst_n,
    Q,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp0_iter0,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ap_ready_int,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_i_84__5,
    ram_reg_i_84__5_0,
    shl_ln_reg_176,
    ram_reg_i_90__5,
    ram_reg_i_97__5_0,
    ram_reg_i_97__5_1,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1,
    empty_reg_517,
    ram_reg_16,
    ram_reg_i_67__7_0,
    ram_reg_17,
    DOADO,
    DOBDO,
    ram_reg_i_245_0,
    ram_reg_i_222,
    ram_reg_i_52__7,
    ram_reg_i_207,
    ram_reg_i_215,
    ram_reg_i_164__1,
    ram_reg_i_230_0,
    ram_reg_i_185,
    ram_reg_18,
    grp_ClefiaKeySet128_fu_176_rk_address0,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_i_87__5_0);
  output [1:0]\ap_CS_fsm_reg[9] ;
  output [1:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[1]_0 ;
  output reg_3130;
  output \ap_CS_fsm_reg[1]_1 ;
  output clefia_s0_ce0;
  output \ap_CS_fsm_reg[2]_0 ;
  output [2:0]\rk_offset_read_reg_977_reg[6]_0 ;
  output [0:0]\shl_ln_reg_176_reg[7] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[3]_2 ;
  output \ap_CS_fsm_reg[3]_3 ;
  output \ap_CS_fsm_reg[3]_4 ;
  output \ap_CS_fsm_reg[3]_5 ;
  output \ap_CS_fsm_reg[3]_6 ;
  output \ap_CS_fsm_reg[3]_7 ;
  output \ap_CS_fsm_reg[3]_8 ;
  output \ap_CS_fsm_reg[3]_9 ;
  output \ap_CS_fsm_reg[3]_10 ;
  output \ap_CS_fsm_reg[3]_11 ;
  output \ap_CS_fsm_reg[3]_12 ;
  output \ap_CS_fsm_reg[3]_13 ;
  output \ap_CS_fsm_reg[3]_14 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \rk_offset_read_reg_977_reg[3]_0 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output \rk_offset_read_reg_977_reg[5]_0 ;
  output \rk_offset_read_reg_977_reg[7]_0 ;
  output \rk_offset_read_reg_977_reg[6]_1 ;
  output \rk_offset_read_reg_977_reg[7]_1 ;
  output \rk_offset_read_reg_977_reg[4]_0 ;
  output \rk_offset_read_reg_977_reg[1]_0 ;
  output grp_ClefiaF1Xor_3_fu_413_ap_start_reg_reg;
  output [1:0]\ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[10]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output ram_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]D;
  input [7:0]\z_3_reg_1084_reg[7]_0 ;
  input ap_rst_n;
  input [3:0]Q;
  input ram_reg_0;
  input [1:0]ram_reg_1;
  input [2:0]ram_reg_2;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input grp_ClefiaF1Xor_3_fu_413_ap_start_reg;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ap_ready_int;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_i_84__5;
  input ram_reg_i_84__5_0;
  input [0:0]shl_ln_reg_176;
  input ram_reg_i_90__5;
  input [0:0]ram_reg_i_97__5_0;
  input [0:0]ram_reg_i_97__5_1;
  input [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  input [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1;
  input [7:0]empty_reg_517;
  input ram_reg_16;
  input ram_reg_i_67__7_0;
  input ram_reg_17;
  input [7:0]DOADO;
  input [7:0]DOBDO;
  input ram_reg_i_245_0;
  input ram_reg_i_222;
  input ram_reg_i_52__7;
  input ram_reg_i_207;
  input ram_reg_i_215;
  input ram_reg_i_164__1;
  input ram_reg_i_230_0;
  input ram_reg_i_185;
  input ram_reg_18;
  input [1:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  input [1:0]ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input [1:0]ram_reg_22;
  input [0:0]ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_i_87__5_0;

  wire [1:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [3:0]Q;
  wire \ap_CS_fsm[1]_i_2__8_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [1:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_10 ;
  wire \ap_CS_fsm_reg[3]_11 ;
  wire \ap_CS_fsm_reg[3]_12 ;
  wire \ap_CS_fsm_reg[3]_13 ;
  wire \ap_CS_fsm_reg[3]_14 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[3]_5 ;
  wire \ap_CS_fsm_reg[3]_6 ;
  wire \ap_CS_fsm_reg[3]_7 ;
  wire \ap_CS_fsm_reg[3]_8 ;
  wire \ap_CS_fsm_reg[3]_9 ;
  wire \ap_CS_fsm_reg[5] ;
  wire [1:0]\ap_CS_fsm_reg[9] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__15_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__6_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clefia_s0_ce0;
  wire [7:0]empty_reg_517;
  wire [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1;
  wire [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  wire [0:0]grp_ClefiaEncrypt_1_fu_190_rk_address0;
  wire [1:1]grp_ClefiaEncrypt_1_fu_190_rk_address1;
  wire grp_ClefiaF1Xor_3_fu_413_ap_ready;
  wire grp_ClefiaF1Xor_3_fu_413_ap_start_reg;
  wire grp_ClefiaF1Xor_3_fu_413_ap_start_reg_reg;
  wire [7:2]grp_ClefiaF1Xor_3_fu_413_rk_offset;
  wire [1:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  wire [7:2]or_ln134_4_fu_861_p3;
  wire [7:0]or_ln134_4_reg_1136;
  wire [7:0]or_ln134_7_fu_867_p3;
  wire [7:0]or_ln134_7_reg_1141;
  wire [5:2]or_ln134_9_fu_873_p3;
  wire [7:0]or_ln134_9_reg_1146;
  wire [7:0]or_ln_fu_855_p3;
  wire [7:0]or_ln_reg_1131;
  wire ram_reg;
  wire ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire [1:0]ram_reg_19;
  wire [2:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire [1:0]ram_reg_22;
  wire [0:0]ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_102__3_n_0;
  wire ram_reg_i_103__1_n_0;
  wire ram_reg_i_106__2_n_0;
  wire ram_reg_i_107__3_n_0;
  wire ram_reg_i_110__3_n_0;
  wire ram_reg_i_111__3_n_0;
  wire ram_reg_i_114__3_n_0;
  wire ram_reg_i_115__2_n_0;
  wire ram_reg_i_118__3_n_0;
  wire ram_reg_i_119__2_n_0;
  wire ram_reg_i_122__3_n_0;
  wire ram_reg_i_123__3_n_0;
  wire ram_reg_i_126__3_n_0;
  wire ram_reg_i_127__3_n_0;
  wire ram_reg_i_130__3_n_0;
  wire ram_reg_i_131__3_n_0;
  wire ram_reg_i_134__3_n_0;
  wire ram_reg_i_135__2_n_0;
  wire ram_reg_i_138__2_n_0;
  wire ram_reg_i_139__3_n_0;
  wire ram_reg_i_142__2_n_0;
  wire ram_reg_i_143__3_n_0;
  wire ram_reg_i_164__1;
  wire ram_reg_i_173_n_0;
  wire ram_reg_i_185;
  wire ram_reg_i_207;
  wire ram_reg_i_215;
  wire ram_reg_i_222;
  wire ram_reg_i_230_0;
  wire ram_reg_i_236_n_0;
  wire ram_reg_i_23__10_n_0;
  wire ram_reg_i_245_0;
  wire ram_reg_i_32__8_n_0;
  wire ram_reg_i_375_n_0;
  wire ram_reg_i_39__12_n_0;
  wire ram_reg_i_433_n_0;
  wire ram_reg_i_443_n_0;
  wire ram_reg_i_453_n_0;
  wire ram_reg_i_462_n_0;
  wire ram_reg_i_52__7;
  wire ram_reg_i_546_n_0;
  wire ram_reg_i_560_n_0;
  wire ram_reg_i_566_n_0;
  wire ram_reg_i_570_n_0;
  wire ram_reg_i_67__7_0;
  wire ram_reg_i_80__3_n_0;
  wire ram_reg_i_81__4_n_0;
  wire ram_reg_i_82__3_n_0;
  wire ram_reg_i_84__5;
  wire ram_reg_i_84__5_0;
  wire ram_reg_i_85__4_n_0;
  wire ram_reg_i_86__3_n_0;
  wire ram_reg_i_87__5_0;
  wire ram_reg_i_87__5_n_0;
  wire ram_reg_i_89__3_n_0;
  wire ram_reg_i_90__3_n_0;
  wire ram_reg_i_90__5;
  wire ram_reg_i_93__3_n_0;
  wire ram_reg_i_94__4_n_0;
  wire ram_reg_i_95__4_n_0;
  wire [0:0]ram_reg_i_97__5_0;
  wire [0:0]ram_reg_i_97__5_1;
  wire ram_reg_i_97__5_n_0;
  wire ram_reg_i_98__2_n_0;
  wire ram_reg_i_99__2_n_0;
  wire reg_3130;
  wire [7:0]rk_offset_read_reg_977;
  wire \rk_offset_read_reg_977_reg[1]_0 ;
  wire \rk_offset_read_reg_977_reg[3]_0 ;
  wire \rk_offset_read_reg_977_reg[4]_0 ;
  wire \rk_offset_read_reg_977_reg[5]_0 ;
  wire [2:0]\rk_offset_read_reg_977_reg[6]_0 ;
  wire \rk_offset_read_reg_977_reg[6]_1 ;
  wire \rk_offset_read_reg_977_reg[7]_0 ;
  wire \rk_offset_read_reg_977_reg[7]_1 ;
  wire [0:0]shl_ln_reg_176;
  wire [0:0]\shl_ln_reg_176_reg[7] ;
  wire \trunc_ln134_2_reg_1053[5]_i_1_n_0 ;
  wire \trunc_ln134_6_reg_1101[1]_i_1_n_0 ;
  wire \trunc_ln134_6_reg_1101[2]_i_1_n_0 ;
  wire \trunc_ln134_6_reg_1101[3]_i_1_n_0 ;
  wire \trunc_ln134_9_reg_1063[1]_i_1_n_0 ;
  wire \trunc_ln134_9_reg_1063[2]_i_1_n_0 ;
  wire \trunc_ln134_9_reg_1063[3]_i_1_n_0 ;
  wire \trunc_ln134_9_reg_1063[5]_i_1_n_0 ;
  wire [7:0]x_assign_1_reg_1095;
  wire \x_assign_1_reg_1095[2]_i_1_n_0 ;
  wire \x_assign_1_reg_1095[3]_i_1_n_0 ;
  wire [4:4]x_assign_2_fu_737_p3;
  wire [4:4]x_assign_7_fu_813_p3;
  wire [7:0]x_assign_s_reg_1089;
  wire \x_assign_s_reg_1089[2]_i_1_n_0 ;
  wire \x_assign_s_reg_1089[3]_i_1_n_0 ;
  wire [7:0]xor_ln180_fu_613_p2;
  wire [7:0]xor_ln180_reg_1073;
  wire [7:0]xor_ln180_reg_1073_pp0_iter1_reg;
  wire [7:0]z_1_reg_1038;
  wire [7:0]z_2_reg_1079;
  wire z_2_reg_10790;
  wire [7:0]z_3_reg_1084;
  wire [7:0]\z_3_reg_1084_reg[7]_0 ;
  wire [7:0]z_reg_1033;

  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__19 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF1Xor_3_fu_413_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__15 
       (.I0(\ap_CS_fsm[1]_i_2__8_n_0 ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \ap_CS_fsm[1]_i_2__8 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_ClefiaF1Xor_3_fu_413_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_2__8_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ap_enable_reg_pp0_iter0_reg_i_1__8
       (.I0(grp_ClefiaF1Xor_3_fu_413_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    ap_enable_reg_pp0_iter1_i_1__15
       (.I0(grp_ClefiaF1Xor_3_fu_413_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__15_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h45C00000)) 
    ap_enable_reg_pp0_iter2_i_1__6
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF02AA02AA02AA)) 
    grp_ClefiaF1Xor_3_fu_413_ap_start_reg_i_1
       (.I0(grp_ClefiaF1Xor_3_fu_413_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_2[0]),
        .O(grp_ClefiaF1Xor_3_fu_413_ap_start_reg_reg));
  FDRE \or_ln134_4_reg_1136_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_1_reg_1095[6]),
        .Q(or_ln134_4_reg_1136[0]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_1_reg_1095[7]),
        .Q(or_ln134_4_reg_1136[1]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_861_p3[2]),
        .Q(or_ln134_4_reg_1136[2]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_861_p3[3]),
        .Q(or_ln134_4_reg_1136[3]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_861_p3[4]),
        .Q(or_ln134_4_reg_1136[4]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_861_p3[5]),
        .Q(or_ln134_4_reg_1136[5]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_861_p3[6]),
        .Q(or_ln134_4_reg_1136[6]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_861_p3[7]),
        .Q(or_ln134_4_reg_1136[7]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[0]),
        .Q(or_ln134_7_reg_1141[0]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[1]),
        .Q(or_ln134_7_reg_1141[1]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[2]),
        .Q(or_ln134_7_reg_1141[2]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[3]),
        .Q(or_ln134_7_reg_1141[3]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[4]),
        .Q(or_ln134_7_reg_1141[4]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[5]),
        .Q(or_ln134_7_reg_1141[5]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[6]),
        .Q(or_ln134_7_reg_1141[6]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[7]),
        .Q(or_ln134_7_reg_1141[7]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_1089[6]),
        .Q(or_ln134_9_reg_1146[0]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_1089[7]),
        .Q(or_ln134_9_reg_1146[1]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_873_p3[2]),
        .Q(or_ln134_9_reg_1146[2]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_873_p3[3]),
        .Q(or_ln134_9_reg_1146[3]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_873_p3[4]),
        .Q(or_ln134_9_reg_1146[4]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_873_p3[5]),
        .Q(or_ln134_9_reg_1146[5]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_1089[4]),
        .Q(or_ln134_9_reg_1146[6]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_1089[5]),
        .Q(or_ln134_9_reg_1146[7]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[0]),
        .Q(or_ln_reg_1131[0]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[1]),
        .Q(or_ln_reg_1131[1]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[2]),
        .Q(or_ln_reg_1131[2]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[3]),
        .Q(or_ln_reg_1131[3]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[4]),
        .Q(or_ln_reg_1131[4]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[5]),
        .Q(or_ln_reg_1131[5]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[6]),
        .Q(or_ln_reg_1131[6]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[7]),
        .Q(or_ln_reg_1131[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_102__3
       (.I0(x_assign_1_reg_1095[2]),
        .I1(z_reg_1033[2]),
        .I2(or_ln_fu_855_p3[2]),
        .I3(or_ln134_4_fu_861_p3[2]),
        .I4(x_assign_s_reg_1089[2]),
        .I5(DOADO[2]),
        .O(ram_reg_i_102__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_103__1
       (.I0(DOADO[2]),
        .I1(or_ln_reg_1131[2]),
        .I2(or_ln134_4_reg_1136[2]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[2]),
        .I4(z_2_reg_1079[2]),
        .O(ram_reg_i_103__1_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_106__2
       (.I0(x_assign_1_reg_1095[1]),
        .I1(x_assign_1_reg_1095[7]),
        .I2(z_reg_1033[1]),
        .I3(or_ln_fu_855_p3[1]),
        .I4(x_assign_s_reg_1089[1]),
        .I5(DOADO[1]),
        .O(ram_reg_i_106__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_107__3
       (.I0(DOADO[1]),
        .I1(or_ln_reg_1131[1]),
        .I2(or_ln134_4_reg_1136[1]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[1]),
        .I4(z_2_reg_1079[1]),
        .O(ram_reg_i_107__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_110__3
       (.I0(x_assign_1_reg_1095[0]),
        .I1(x_assign_1_reg_1095[6]),
        .I2(z_reg_1033[0]),
        .I3(or_ln_fu_855_p3[0]),
        .I4(x_assign_s_reg_1089[0]),
        .I5(DOADO[0]),
        .O(ram_reg_i_110__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_111__3
       (.I0(DOADO[0]),
        .I1(or_ln_reg_1131[0]),
        .I2(or_ln134_4_reg_1136[0]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[0]),
        .I4(z_2_reg_1079[0]),
        .O(ram_reg_i_111__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_114__3
       (.I0(x_assign_s_reg_1089[7]),
        .I1(x_assign_s_reg_1089[5]),
        .I2(x_assign_1_reg_1095[7]),
        .I3(z_1_reg_1038[7]),
        .I4(or_ln134_7_fu_867_p3[7]),
        .I5(DOBDO[7]),
        .O(ram_reg_i_114__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_115__2
       (.I0(DOBDO[7]),
        .I1(or_ln134_9_reg_1146[7]),
        .I2(or_ln134_7_reg_1141[7]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[7]),
        .I4(z_3_reg_1084[7]),
        .O(ram_reg_i_115__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_118__3
       (.I0(x_assign_s_reg_1089[6]),
        .I1(x_assign_s_reg_1089[4]),
        .I2(x_assign_1_reg_1095[6]),
        .I3(z_1_reg_1038[6]),
        .I4(or_ln134_7_fu_867_p3[6]),
        .I5(DOBDO[6]),
        .O(ram_reg_i_118__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_119__2
       (.I0(DOBDO[6]),
        .I1(or_ln134_9_reg_1146[6]),
        .I2(or_ln134_7_reg_1141[6]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[6]),
        .I4(z_3_reg_1084[6]),
        .O(ram_reg_i_119__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_122__3
       (.I0(or_ln134_4_fu_861_p3[7]),
        .I1(z_1_reg_1038[5]),
        .I2(x_assign_s_reg_1089[5]),
        .I3(or_ln134_9_fu_873_p3[5]),
        .I4(or_ln134_7_fu_867_p3[5]),
        .I5(DOBDO[5]),
        .O(ram_reg_i_122__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_123__3
       (.I0(DOBDO[5]),
        .I1(or_ln134_9_reg_1146[5]),
        .I2(or_ln134_7_reg_1141[5]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[5]),
        .I4(z_3_reg_1084[5]),
        .O(ram_reg_i_123__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_126__3
       (.I0(or_ln134_4_fu_861_p3[6]),
        .I1(z_1_reg_1038[4]),
        .I2(x_assign_s_reg_1089[4]),
        .I3(or_ln134_9_fu_873_p3[4]),
        .I4(or_ln134_7_fu_867_p3[4]),
        .I5(DOBDO[4]),
        .O(ram_reg_i_126__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_127__3
       (.I0(DOBDO[4]),
        .I1(or_ln134_9_reg_1146[4]),
        .I2(or_ln134_7_reg_1141[4]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[4]),
        .I4(z_3_reg_1084[4]),
        .O(ram_reg_i_127__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_130__3
       (.I0(x_assign_1_reg_1095[3]),
        .I1(z_1_reg_1038[3]),
        .I2(x_assign_s_reg_1089[3]),
        .I3(or_ln134_9_fu_873_p3[3]),
        .I4(or_ln134_7_fu_867_p3[3]),
        .I5(DOBDO[3]),
        .O(ram_reg_i_130__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_131__3
       (.I0(DOBDO[3]),
        .I1(or_ln134_9_reg_1146[3]),
        .I2(or_ln134_7_reg_1141[3]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[3]),
        .I4(z_3_reg_1084[3]),
        .O(ram_reg_i_131__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_134__3
       (.I0(x_assign_1_reg_1095[2]),
        .I1(z_1_reg_1038[2]),
        .I2(x_assign_s_reg_1089[2]),
        .I3(or_ln134_9_fu_873_p3[2]),
        .I4(or_ln134_7_fu_867_p3[2]),
        .I5(DOBDO[2]),
        .O(ram_reg_i_134__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_135__2
       (.I0(DOBDO[2]),
        .I1(or_ln134_9_reg_1146[2]),
        .I2(or_ln134_7_reg_1141[2]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[2]),
        .I4(z_3_reg_1084[2]),
        .O(ram_reg_i_135__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_138__2
       (.I0(x_assign_1_reg_1095[1]),
        .I1(z_1_reg_1038[1]),
        .I2(x_assign_s_reg_1089[1]),
        .I3(x_assign_s_reg_1089[7]),
        .I4(or_ln134_7_fu_867_p3[1]),
        .I5(DOBDO[1]),
        .O(ram_reg_i_138__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_139__3
       (.I0(DOBDO[1]),
        .I1(or_ln134_9_reg_1146[1]),
        .I2(or_ln134_7_reg_1141[1]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[1]),
        .I4(z_3_reg_1084[1]),
        .O(ram_reg_i_139__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_142__2
       (.I0(x_assign_1_reg_1095[0]),
        .I1(z_1_reg_1038[0]),
        .I2(x_assign_s_reg_1089[0]),
        .I3(x_assign_s_reg_1089[6]),
        .I4(or_ln134_7_fu_867_p3[0]),
        .I5(DOBDO[0]),
        .O(ram_reg_i_142__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_143__3
       (.I0(DOBDO[0]),
        .I1(or_ln134_9_reg_1146[0]),
        .I2(or_ln134_7_reg_1141[0]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[0]),
        .I4(z_3_reg_1084[0]),
        .O(ram_reg_i_143__3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAC0AAAAAAFF)) 
    ram_reg_i_15__12
       (.I0(ram_reg_i_87__5_n_0),
        .I1(ram_reg_18),
        .I2(grp_ClefiaKeySet128_fu_176_rk_address0[1]),
        .I3(ram_reg_19[1]),
        .I4(ram_reg_19[0]),
        .I5(ram_reg_21),
        .O(\ap_CS_fsm_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    ram_reg_i_173
       (.I0(rk_offset_read_reg_977[4]),
        .I1(rk_offset_read_reg_977[2]),
        .I2(rk_offset_read_reg_977[1]),
        .I3(rk_offset_read_reg_977[3]),
        .I4(rk_offset_read_reg_977[5]),
        .O(ram_reg_i_173_n_0));
  LUT6 #(
    .INIT(64'h9F909F9F909F9090)) 
    ram_reg_i_182
       (.I0(rk_offset_read_reg_977[5]),
        .I1(ram_reg_i_375_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_i_52__7),
        .I4(empty_reg_517[4]),
        .I5(empty_reg_517[5]),
        .O(\rk_offset_read_reg_977_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAC0AAAAAAFF)) 
    ram_reg_i_18__12
       (.I0(ram_reg_i_97__5_n_0),
        .I1(ram_reg_18),
        .I2(grp_ClefiaKeySet128_fu_176_rk_address0[0]),
        .I3(ram_reg_19[1]),
        .I4(ram_reg_19[0]),
        .I5(ram_reg_20),
        .O(\ap_CS_fsm_reg[10] [0]));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    ram_reg_i_198
       (.I0(rk_offset_read_reg_977[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(empty_reg_517[1]),
        .I3(ram_reg_13),
        .I4(ram_reg_i_67__7_0),
        .O(grp_ClefiaEncrypt_1_fu_190_rk_address1));
  LUT6 #(
    .INIT(64'hFFFF8BBB00000000)) 
    ram_reg_i_1__11
       (.I0(ram_reg_24),
        .I1(ram_reg_6),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .I3(ram_reg_i_23__10_n_0),
        .I4(ram_reg_25),
        .I5(ram_reg_15),
        .O(\ap_CS_fsm_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h335F)) 
    ram_reg_i_22__9
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(grp_ClefiaF1Xor_3_fu_413_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h2A08FFFF2A080000)) 
    ram_reg_i_230
       (.I0(ram_reg_15),
        .I1(ram_reg_13),
        .I2(ram_reg_i_433_n_0),
        .I3(ram_reg_i_84__5),
        .I4(ram_reg_i_84__5_0),
        .I5(shl_ln_reg_176),
        .O(\shl_ln_reg_176_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    ram_reg_i_236
       (.I0(ram_reg_i_443_n_0),
        .I1(ram_reg_13),
        .I2(ram_reg_i_87__5_0),
        .I3(ram_reg_15),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(ram_reg_i_236_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h37)) 
    ram_reg_i_23__10
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_i_23__10_n_0));
  LUT6 #(
    .INIT(64'h000000005353FF00)) 
    ram_reg_i_245
       (.I0(ram_reg_i_453_n_0),
        .I1(ram_reg_i_90__5),
        .I2(ram_reg_13),
        .I3(Q[0]),
        .I4(ram_reg_15),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_i_262
       (.I0(ram_reg_i_462_n_0),
        .I1(ram_reg_i_97__5_0),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(ram_reg_i_97__5_1),
        .O(grp_ClefiaEncrypt_1_fu_190_rk_address0));
  LUT6 #(
    .INIT(64'h00000000010123AB)) 
    ram_reg_i_32__8
       (.I0(ram_reg_6),
        .I1(ram_reg_2[1]),
        .I2(ram_reg_i_39__12_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(ram_reg_i_32__8_n_0));
  LUT5 #(
    .INIT(32'h9A009AFF)) 
    ram_reg_i_369
       (.I0(rk_offset_read_reg_977[7]),
        .I1(ram_reg_i_173_n_0),
        .I2(rk_offset_read_reg_977[6]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ram_reg_i_164__1),
        .O(\rk_offset_read_reg_977_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_i_375
       (.I0(rk_offset_read_reg_977[3]),
        .I1(rk_offset_read_reg_977[1]),
        .I2(rk_offset_read_reg_977[2]),
        .I3(rk_offset_read_reg_977[4]),
        .O(ram_reg_i_375_n_0));
  LUT6 #(
    .INIT(64'h6AAA00006AAAFFFF)) 
    ram_reg_i_378
       (.I0(rk_offset_read_reg_977[4]),
        .I1(rk_offset_read_reg_977[3]),
        .I2(rk_offset_read_reg_977[1]),
        .I3(rk_offset_read_reg_977[2]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ram_reg_i_185),
        .O(\rk_offset_read_reg_977_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h6AFF6A006A006AFF)) 
    ram_reg_i_381
       (.I0(rk_offset_read_reg_977[3]),
        .I1(rk_offset_read_reg_977[2]),
        .I2(rk_offset_read_reg_977[1]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(empty_reg_517[2]),
        .I5(empty_reg_517[3]),
        .O(\rk_offset_read_reg_977_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h59FF5900)) 
    ram_reg_i_395
       (.I0(rk_offset_read_reg_977[7]),
        .I1(rk_offset_read_reg_977[6]),
        .I2(ram_reg_i_546_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ram_reg_i_207),
        .O(\rk_offset_read_reg_977_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h405F5F5F)) 
    ram_reg_i_39__12
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0_0),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(ram_reg_i_39__12_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_40__6
       (.I0(ram_reg_i_80__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[7]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_82__3_n_0),
        .O(\ap_CS_fsm_reg[3]_6 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    ram_reg_i_412
       (.I0(rk_offset_read_reg_977[6]),
        .I1(ram_reg_i_546_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_12),
        .I4(ram_reg_i_215),
        .O(\rk_offset_read_reg_977_reg[6]_1 ));
  MUXF7 ram_reg_i_423
       (.I0(ram_reg_i_222),
        .I1(ram_reg_i_560_n_0),
        .O(\ap_CS_fsm_reg[1]_2 ),
        .S(ap_CS_fsm_pp0_stage1));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_42__8
       (.I0(ram_reg_i_85__4_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[6]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_86__3_n_0),
        .O(\ap_CS_fsm_reg[3]_5 ));
  MUXF7 ram_reg_i_433
       (.I0(ram_reg_i_230_0),
        .I1(ram_reg_i_566_n_0),
        .O(ram_reg_i_433_n_0),
        .S(ap_CS_fsm_pp0_stage1));
  LUT6 #(
    .INIT(64'h606F606F606F6F60)) 
    ram_reg_i_443
       (.I0(rk_offset_read_reg_977[3]),
        .I1(ram_reg_i_570_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(empty_reg_517[3]),
        .I4(empty_reg_517[2]),
        .I5(ram_reg_i_245_0),
        .O(ram_reg_i_443_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_44__7
       (.I0(ram_reg_i_89__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[5]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_90__3_n_0),
        .O(\ap_CS_fsm_reg[3]_4 ));
  LUT6 #(
    .INIT(64'hA900A9FFA9FFA900)) 
    ram_reg_i_453
       (.I0(rk_offset_read_reg_977[2]),
        .I1(rk_offset_read_reg_977[1]),
        .I2(rk_offset_read_reg_977[0]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(empty_reg_517[2]),
        .I5(ram_reg_i_245_0),
        .O(ram_reg_i_453_n_0));
  LUT6 #(
    .INIT(64'h4C4C4C4040404C40)) 
    ram_reg_i_462
       (.I0(\rk_offset_read_reg_977_reg[6]_0 [0]),
        .I1(ram_reg_i_84__5_0),
        .I2(ram_reg_15),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1),
        .I4(Q[0]),
        .I5(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1),
        .O(ram_reg_i_462_n_0));
  LUT6 #(
    .INIT(64'h6656565666666666)) 
    ram_reg_i_46__9
       (.I0(DOADO[4]),
        .I1(ram_reg_i_93__3_n_0),
        .I2(ram_reg_i_94__4_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_i_95__4_n_0),
        .O(ram_reg));
  LUT6 #(
    .INIT(64'h909FFFFF909F0000)) 
    ram_reg_i_48__7
       (.I0(rk_offset_read_reg_977[6]),
        .I1(ram_reg_i_173_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_12),
        .I4(ram_reg_13),
        .I5(ram_reg_14),
        .O(\rk_offset_read_reg_977_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_48__8
       (.I0(ram_reg_i_98__2_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[3]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_99__2_n_0),
        .O(\ap_CS_fsm_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    ram_reg_i_4__7
       (.I0(ram_reg_9),
        .I1(ram_reg_i_23__10_n_0),
        .I2(ram_reg_10),
        .I3(ram_reg_4),
        .I4(ram_reg_11),
        .I5(ap_ready_int),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_50__7
       (.I0(ram_reg_i_102__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[2]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_103__1_n_0),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_52__8
       (.I0(ram_reg_i_106__2_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[1]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_107__3_n_0),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h777FFFFFFFFFFFFF)) 
    ram_reg_i_546
       (.I0(rk_offset_read_reg_977[4]),
        .I1(rk_offset_read_reg_977[2]),
        .I2(rk_offset_read_reg_977[0]),
        .I3(rk_offset_read_reg_977[1]),
        .I4(rk_offset_read_reg_977[3]),
        .I5(rk_offset_read_reg_977[5]),
        .O(ram_reg_i_546_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_54__7
       (.I0(ram_reg_i_110__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[0]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_111__3_n_0),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h9595955555555555)) 
    ram_reg_i_560
       (.I0(rk_offset_read_reg_977[5]),
        .I1(rk_offset_read_reg_977[4]),
        .I2(rk_offset_read_reg_977[2]),
        .I3(rk_offset_read_reg_977[0]),
        .I4(rk_offset_read_reg_977[1]),
        .I5(rk_offset_read_reg_977[3]),
        .O(ram_reg_i_560_n_0));
  LUT5 #(
    .INIT(32'h99955555)) 
    ram_reg_i_566
       (.I0(rk_offset_read_reg_977[4]),
        .I1(rk_offset_read_reg_977[3]),
        .I2(rk_offset_read_reg_977[1]),
        .I3(rk_offset_read_reg_977[0]),
        .I4(rk_offset_read_reg_977[2]),
        .O(ram_reg_i_566_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_56__6
       (.I0(ram_reg_i_114__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[7]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_115__2_n_0),
        .O(\ap_CS_fsm_reg[3]_14 ));
  LUT3 #(
    .INIT(8'h1F)) 
    ram_reg_i_570
       (.I0(rk_offset_read_reg_977[1]),
        .I1(rk_offset_read_reg_977[0]),
        .I2(rk_offset_read_reg_977[2]),
        .O(ram_reg_i_570_n_0));
  LUT5 #(
    .INIT(32'h909F9F90)) 
    ram_reg_i_578
       (.I0(rk_offset_read_reg_977[1]),
        .I1(rk_offset_read_reg_977[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(empty_reg_517[0]),
        .I4(empty_reg_517[1]),
        .O(\rk_offset_read_reg_977_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_58__8
       (.I0(ram_reg_i_118__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[6]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_119__2_n_0),
        .O(\ap_CS_fsm_reg[3]_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    ram_reg_i_5__8
       (.I0(ram_reg_2[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ram_reg_3),
        .I3(ram_reg_i_32__8_n_0),
        .I4(ram_reg_4),
        .I5(ram_reg_5),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_60__5
       (.I0(ram_reg_i_122__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[5]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_123__3_n_0),
        .O(\ap_CS_fsm_reg[3]_12 ));
  LUT6 #(
    .INIT(64'h606FFFFF606F0000)) 
    ram_reg_i_62__5
       (.I0(rk_offset_read_reg_977[1]),
        .I1(rk_offset_read_reg_977[2]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(empty_reg_517[2]),
        .I4(ram_reg_13),
        .I5(ram_reg_17),
        .O(\rk_offset_read_reg_977_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_62__6
       (.I0(ram_reg_i_126__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[4]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_127__3_n_0),
        .O(\ap_CS_fsm_reg[3]_11 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_64__5
       (.I0(ram_reg_i_130__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[3]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_131__3_n_0),
        .O(\ap_CS_fsm_reg[3]_10 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_66__6
       (.I0(ram_reg_i_134__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[2]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_135__2_n_0),
        .O(\ap_CS_fsm_reg[3]_9 ));
  MUXF7 ram_reg_i_67__7
       (.I0(grp_ClefiaEncrypt_1_fu_190_rk_address1),
        .I1(ram_reg_23),
        .O(\ap_CS_fsm_reg[10]_0 ),
        .S(ram_reg_19[1]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_68__5
       (.I0(ram_reg_i_138__2_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[1]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_139__3_n_0),
        .O(\ap_CS_fsm_reg[3]_8 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_70__5
       (.I0(rk_offset_read_reg_977[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(empty_reg_517[0]),
        .I3(ram_reg_13),
        .I4(ram_reg_16),
        .O(\rk_offset_read_reg_977_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_70__6
       (.I0(ram_reg_i_142__2_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[0]),
        .I4(ram_reg_i_81__4_n_0),
        .I5(ram_reg_i_143__3_n_0),
        .O(\ap_CS_fsm_reg[3]_7 ));
  LUT6 #(
    .INIT(64'h0000005700570057)) 
    ram_reg_i_72__4
       (.I0(ap_enable_reg_pp0_iter0_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_i_94__4_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    ram_reg_i_74__3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'hFFFF440040404040)) 
    ram_reg_i_76__3
       (.I0(ram_reg_i_94__4_n_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(grp_ClefiaF1Xor_3_fu_413_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_7__9
       (.I0(ADDRARDADDR[1]),
        .I1(Q[1]),
        .I2(ram_reg_0),
        .I3(ram_reg_1[1]),
        .O(\ap_CS_fsm_reg[9] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_80__3
       (.I0(or_ln134_4_fu_861_p3[7]),
        .I1(x_assign_1_reg_1095[7]),
        .I2(z_reg_1033[7]),
        .I3(or_ln_fu_855_p3[7]),
        .I4(x_assign_s_reg_1089[7]),
        .I5(DOADO[7]),
        .O(ram_reg_i_80__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_81__4
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_81__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_82__3
       (.I0(DOADO[7]),
        .I1(or_ln_reg_1131[7]),
        .I2(or_ln134_4_reg_1136[7]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[7]),
        .I4(z_2_reg_1079[7]),
        .O(ram_reg_i_82__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_85__4
       (.I0(or_ln134_4_fu_861_p3[6]),
        .I1(x_assign_1_reg_1095[6]),
        .I2(z_reg_1033[6]),
        .I3(or_ln_fu_855_p3[6]),
        .I4(x_assign_s_reg_1089[6]),
        .I5(DOADO[6]),
        .O(ram_reg_i_85__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_86__3
       (.I0(DOADO[6]),
        .I1(or_ln_reg_1131[6]),
        .I2(or_ln134_4_reg_1136[6]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[6]),
        .I4(z_2_reg_1079[6]),
        .O(ram_reg_i_86__3_n_0));
  MUXF7 ram_reg_i_87__5
       (.I0(ram_reg_i_236_n_0),
        .I1(ram_reg_22[1]),
        .O(ram_reg_i_87__5_n_0),
        .S(ram_reg_19[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_89__3
       (.I0(or_ln134_4_fu_861_p3[7]),
        .I1(z_reg_1033[5]),
        .I2(or_ln_fu_855_p3[5]),
        .I3(or_ln134_4_fu_861_p3[5]),
        .I4(x_assign_s_reg_1089[5]),
        .I5(DOADO[5]),
        .O(ram_reg_i_89__3_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_i_8__6
       (.I0(ADDRARDADDR[0]),
        .I1(Q[1]),
        .I2(ram_reg_0),
        .I3(ram_reg_1[0]),
        .O(\ap_CS_fsm_reg[9] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_90__3
       (.I0(DOADO[5]),
        .I1(or_ln_reg_1131[5]),
        .I2(or_ln134_4_reg_1136[5]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[5]),
        .I4(z_2_reg_1079[5]),
        .O(ram_reg_i_90__3_n_0));
  LUT6 #(
    .INIT(64'h6996000000000000)) 
    ram_reg_i_93__3
       (.I0(or_ln_reg_1131[4]),
        .I1(or_ln134_4_reg_1136[4]),
        .I2(xor_ln180_reg_1073_pp0_iter1_reg[4]),
        .I3(z_2_reg_1079[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_i_93__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_94__4
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_94__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_95__4
       (.I0(x_assign_s_reg_1089[4]),
        .I1(or_ln134_4_fu_861_p3[6]),
        .I2(z_reg_1033[4]),
        .I3(or_ln_fu_855_p3[4]),
        .I4(or_ln134_4_fu_861_p3[4]),
        .O(ram_reg_i_95__4_n_0));
  MUXF7 ram_reg_i_97__5
       (.I0(grp_ClefiaEncrypt_1_fu_190_rk_address0),
        .I1(ram_reg_22[0]),
        .O(ram_reg_i_97__5_n_0),
        .S(ram_reg_19[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_98__2
       (.I0(x_assign_1_reg_1095[3]),
        .I1(z_reg_1033[3]),
        .I2(or_ln_fu_855_p3[3]),
        .I3(or_ln134_4_fu_861_p3[3]),
        .I4(x_assign_s_reg_1089[3]),
        .I5(DOADO[3]),
        .O(ram_reg_i_98__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_99__2
       (.I0(DOADO[3]),
        .I1(or_ln_reg_1131[3]),
        .I2(or_ln134_4_reg_1136[3]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[3]),
        .I4(z_2_reg_1079[3]),
        .O(ram_reg_i_99__2_n_0));
  LUT5 #(
    .INIT(32'hE4E4E400)) 
    reg_311_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(grp_ClefiaF1Xor_3_fu_413_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(reg_3130));
  LUT5 #(
    .INIT(32'hCCF088A0)) 
    reg_311_reg_i_4
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF1Xor_3_fu_413_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(clefia_s0_ce0));
  LUT1 #(
    .INIT(2'h1)) 
    \rk_offset_read_reg_977[2]_i_1 
       (.I0(empty_reg_517[2]),
        .O(grp_ClefiaF1Xor_3_fu_413_rk_offset[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rk_offset_read_reg_977[3]_i_1 
       (.I0(empty_reg_517[2]),
        .I1(empty_reg_517[3]),
        .O(grp_ClefiaF1Xor_3_fu_413_rk_offset[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \rk_offset_read_reg_977[4]_i_1 
       (.I0(empty_reg_517[3]),
        .I1(empty_reg_517[2]),
        .I2(empty_reg_517[4]),
        .O(grp_ClefiaF1Xor_3_fu_413_rk_offset[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \rk_offset_read_reg_977[5]_i_1 
       (.I0(empty_reg_517[2]),
        .I1(empty_reg_517[3]),
        .I2(empty_reg_517[4]),
        .I3(empty_reg_517[5]),
        .O(grp_ClefiaF1Xor_3_fu_413_rk_offset[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h777F8880)) 
    \rk_offset_read_reg_977[6]_i_1 
       (.I0(empty_reg_517[5]),
        .I1(empty_reg_517[4]),
        .I2(empty_reg_517[3]),
        .I3(empty_reg_517[2]),
        .I4(empty_reg_517[6]),
        .O(grp_ClefiaF1Xor_3_fu_413_rk_offset[6]));
  LUT6 #(
    .INIT(64'h1FFFFFFFE0000000)) 
    \rk_offset_read_reg_977[7]_i_1 
       (.I0(empty_reg_517[2]),
        .I1(empty_reg_517[3]),
        .I2(empty_reg_517[4]),
        .I3(empty_reg_517[5]),
        .I4(empty_reg_517[6]),
        .I5(empty_reg_517[7]),
        .O(grp_ClefiaF1Xor_3_fu_413_rk_offset[7]));
  FDRE \rk_offset_read_reg_977_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(empty_reg_517[0]),
        .Q(rk_offset_read_reg_977[0]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(empty_reg_517[1]),
        .Q(rk_offset_read_reg_977[1]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_ClefiaF1Xor_3_fu_413_rk_offset[2]),
        .Q(rk_offset_read_reg_977[2]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_ClefiaF1Xor_3_fu_413_rk_offset[3]),
        .Q(rk_offset_read_reg_977[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_ClefiaF1Xor_3_fu_413_rk_offset[4]),
        .Q(rk_offset_read_reg_977[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_ClefiaF1Xor_3_fu_413_rk_offset[5]),
        .Q(rk_offset_read_reg_977[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_ClefiaF1Xor_3_fu_413_rk_offset[6]),
        .Q(rk_offset_read_reg_977[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_ClefiaF1Xor_3_fu_413_rk_offset[7]),
        .Q(rk_offset_read_reg_977[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_10_fu_793_p3
       (.I0(D[6]),
        .I1(D[2]),
        .I2(D[7]),
        .O(x_assign_7_fu_813_p3));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_5_fu_717_p3
       (.I0(\z_3_reg_1084_reg[7]_0 [6]),
        .I1(\z_3_reg_1084_reg[7]_0 [2]),
        .I2(\z_3_reg_1084_reg[7]_0 [7]),
        .O(x_assign_2_fu_737_p3));
  FDRE \tmp_12_reg_1058_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_3_reg_1084_reg[7]_0 [5]),
        .Q(or_ln_fu_855_p3[0]),
        .R(1'b0));
  FDRE \tmp_26_reg_1068_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(D[5]),
        .Q(or_ln134_7_fu_867_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln134_11_reg_1111_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_9_reg_1063[1]_i_1_n_0 ),
        .Q(or_ln134_9_fu_873_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_11_reg_1111_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_9_reg_1063[2]_i_1_n_0 ),
        .Q(or_ln134_9_fu_873_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_11_reg_1111_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_9_reg_1063[3]_i_1_n_0 ),
        .Q(or_ln134_9_fu_873_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_11_reg_1111_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_7_fu_813_p3),
        .Q(or_ln134_9_fu_873_p3[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_2_reg_1053[5]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [7]),
        .I1(\z_3_reg_1084_reg[7]_0 [3]),
        .O(\trunc_ln134_2_reg_1053[5]_i_1_n_0 ));
  FDRE \trunc_ln134_2_reg_1053_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_3_reg_1084_reg[7]_0 [6]),
        .Q(or_ln_fu_855_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1053_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_6_reg_1101[1]_i_1_n_0 ),
        .Q(or_ln_fu_855_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1053_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_6_reg_1101[2]_i_1_n_0 ),
        .Q(or_ln_fu_855_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1053_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_6_reg_1101[3]_i_1_n_0 ),
        .Q(or_ln_fu_855_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1053_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_2_fu_737_p3),
        .Q(or_ln_fu_855_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1053_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_2_reg_1053[5]_i_1_n_0 ),
        .Q(or_ln_fu_855_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1053_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_3_reg_1084_reg[7]_0 [4]),
        .Q(or_ln_fu_855_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_6_reg_1101[1]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [5]),
        .I1(\z_3_reg_1084_reg[7]_0 [7]),
        .O(\trunc_ln134_6_reg_1101[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_6_reg_1101[2]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [5]),
        .I1(\z_3_reg_1084_reg[7]_0 [0]),
        .I2(\z_3_reg_1084_reg[7]_0 [6]),
        .O(\trunc_ln134_6_reg_1101[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_6_reg_1101[3]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [5]),
        .I1(\z_3_reg_1084_reg[7]_0 [7]),
        .I2(\z_3_reg_1084_reg[7]_0 [1]),
        .I3(\z_3_reg_1084_reg[7]_0 [6]),
        .O(\trunc_ln134_6_reg_1101[3]_i_1_n_0 ));
  FDRE \trunc_ln134_6_reg_1101_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_6_reg_1101[1]_i_1_n_0 ),
        .Q(or_ln134_4_fu_861_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1101_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_6_reg_1101[2]_i_1_n_0 ),
        .Q(or_ln134_4_fu_861_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1101_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_6_reg_1101[3]_i_1_n_0 ),
        .Q(or_ln134_4_fu_861_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1101_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_2_fu_737_p3),
        .Q(or_ln134_4_fu_861_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1101_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_2_reg_1053[5]_i_1_n_0 ),
        .Q(or_ln134_4_fu_861_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1101_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_3_reg_1084_reg[7]_0 [4]),
        .Q(or_ln134_4_fu_861_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_9_reg_1063[1]_i_1 
       (.I0(D[5]),
        .I1(D[7]),
        .O(\trunc_ln134_9_reg_1063[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_9_reg_1063[2]_i_1 
       (.I0(D[5]),
        .I1(D[0]),
        .I2(D[6]),
        .O(\trunc_ln134_9_reg_1063[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_9_reg_1063[3]_i_1 
       (.I0(D[5]),
        .I1(D[7]),
        .I2(D[1]),
        .I3(D[6]),
        .O(\trunc_ln134_9_reg_1063[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_9_reg_1063[5]_i_1 
       (.I0(D[7]),
        .I1(D[3]),
        .O(\trunc_ln134_9_reg_1063[5]_i_1_n_0 ));
  FDRE \trunc_ln134_9_reg_1063_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(D[6]),
        .Q(or_ln134_7_fu_867_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1063_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_9_reg_1063[1]_i_1_n_0 ),
        .Q(or_ln134_7_fu_867_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1063_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_9_reg_1063[2]_i_1_n_0 ),
        .Q(or_ln134_7_fu_867_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1063_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_9_reg_1063[3]_i_1_n_0 ),
        .Q(or_ln134_7_fu_867_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1063_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_7_fu_813_p3),
        .Q(or_ln134_7_fu_867_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1063_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_9_reg_1063[5]_i_1_n_0 ),
        .Q(or_ln134_7_fu_867_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1063_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(D[4]),
        .Q(or_ln134_7_fu_867_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_1_reg_1095[2]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [7]),
        .I1(\z_3_reg_1084_reg[7]_0 [1]),
        .O(\x_assign_1_reg_1095[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_1_reg_1095[3]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [7]),
        .I1(\z_3_reg_1084_reg[7]_0 [2]),
        .O(\x_assign_1_reg_1095[3]_i_1_n_0 ));
  FDRE \x_assign_1_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_3_reg_1084_reg[7]_0 [7]),
        .Q(x_assign_1_reg_1095[0]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_3_reg_1084_reg[7]_0 [0]),
        .Q(x_assign_1_reg_1095[1]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1095_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_1_reg_1095[2]_i_1_n_0 ),
        .Q(x_assign_1_reg_1095[2]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1095_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_1_reg_1095[3]_i_1_n_0 ),
        .Q(x_assign_1_reg_1095[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1095_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_3_reg_1084_reg[7]_0 [5]),
        .Q(x_assign_1_reg_1095[6]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1095_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_3_reg_1084_reg[7]_0 [6]),
        .Q(x_assign_1_reg_1095[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1089[2]_i_1 
       (.I0(D[7]),
        .I1(D[1]),
        .O(\x_assign_s_reg_1089[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1089[3]_i_1 
       (.I0(D[7]),
        .I1(D[2]),
        .O(\x_assign_s_reg_1089[3]_i_1_n_0 ));
  FDRE \x_assign_s_reg_1089_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[7]),
        .Q(x_assign_s_reg_1089[0]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[0]),
        .Q(x_assign_s_reg_1089[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_s_reg_1089[2]_i_1_n_0 ),
        .Q(x_assign_s_reg_1089[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_s_reg_1089[3]_i_1_n_0 ),
        .Q(x_assign_s_reg_1089[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_9_reg_1063[5]_i_1_n_0 ),
        .Q(x_assign_s_reg_1089[4]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[4]),
        .Q(x_assign_s_reg_1089[5]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[5]),
        .Q(x_assign_s_reg_1089[6]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[6]),
        .Q(x_assign_s_reg_1089[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1073[0]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [7]),
        .I1(D[7]),
        .O(xor_ln180_fu_613_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1073[1]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [0]),
        .I1(D[0]),
        .O(xor_ln180_fu_613_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln180_reg_1073[2]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [1]),
        .I1(\z_3_reg_1084_reg[7]_0 [7]),
        .I2(D[1]),
        .I3(D[7]),
        .O(xor_ln180_fu_613_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln180_reg_1073[3]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [2]),
        .I1(\z_3_reg_1084_reg[7]_0 [7]),
        .I2(D[2]),
        .I3(D[7]),
        .O(xor_ln180_fu_613_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln180_reg_1073[4]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [3]),
        .I1(\z_3_reg_1084_reg[7]_0 [7]),
        .I2(D[3]),
        .I3(D[7]),
        .O(xor_ln180_fu_613_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1073[5]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [4]),
        .I1(D[4]),
        .O(xor_ln180_fu_613_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1073[6]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [5]),
        .I1(D[5]),
        .O(xor_ln180_fu_613_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1073[7]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [6]),
        .I1(D[6]),
        .O(xor_ln180_fu_613_p2[7]));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[0]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[1]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[2]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[3]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[4]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[5]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[6]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[7]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[0]),
        .Q(xor_ln180_reg_1073[0]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[1]),
        .Q(xor_ln180_reg_1073[1]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[2]),
        .Q(xor_ln180_reg_1073[2]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[3]),
        .Q(xor_ln180_reg_1073[3]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[4]),
        .Q(xor_ln180_reg_1073[4]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[5]),
        .Q(xor_ln180_reg_1073[5]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[6]),
        .Q(xor_ln180_reg_1073[6]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[7]),
        .Q(xor_ln180_reg_1073[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA820)) 
    \z_1_reg_1038[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(grp_ClefiaF1Xor_3_fu_413_ap_start_reg),
        .O(grp_ClefiaF1Xor_3_fu_413_ap_ready));
  FDRE \z_1_reg_1038_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [0]),
        .Q(z_1_reg_1038[0]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [1]),
        .Q(z_1_reg_1038[1]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [2]),
        .Q(z_1_reg_1038[2]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [3]),
        .Q(z_1_reg_1038[3]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [4]),
        .Q(z_1_reg_1038[4]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [5]),
        .Q(z_1_reg_1038[5]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [6]),
        .Q(z_1_reg_1038[6]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [7]),
        .Q(z_1_reg_1038[7]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[0] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[0]),
        .Q(z_2_reg_1079[0]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[1] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[1]),
        .Q(z_2_reg_1079[1]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[2] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[2]),
        .Q(z_2_reg_1079[2]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[3] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[3]),
        .Q(z_2_reg_1079[3]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[4] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[4]),
        .Q(z_2_reg_1079[4]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[5] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[5]),
        .Q(z_2_reg_1079[5]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[6] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[6]),
        .Q(z_2_reg_1079[6]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[7] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[7]),
        .Q(z_2_reg_1079[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_3_reg_1084[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(z_2_reg_10790));
  FDRE \z_3_reg_1084_reg[0] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [0]),
        .Q(z_3_reg_1084[0]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[1] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [1]),
        .Q(z_3_reg_1084[1]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[2] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [2]),
        .Q(z_3_reg_1084[2]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[3] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [3]),
        .Q(z_3_reg_1084[3]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[4] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [4]),
        .Q(z_3_reg_1084[4]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[5] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [5]),
        .Q(z_3_reg_1084[5]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[6] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [6]),
        .Q(z_3_reg_1084[6]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[7] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [7]),
        .Q(z_3_reg_1084[7]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(D[0]),
        .Q(z_reg_1033[0]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(D[1]),
        .Q(z_reg_1033[1]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(D[2]),
        .Q(z_reg_1033[2]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(D[3]),
        .Q(z_reg_1033[3]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(D[4]),
        .Q(z_reg_1033[4]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(D[5]),
        .Q(z_reg_1033[5]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(D[6]),
        .Q(z_reg_1033[6]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_413_ap_ready),
        .D(D[7]),
        .Q(z_reg_1033[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF1Xor_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3_53
   (grp_ClefiaDecrypt_1_fu_212_rk_ce1,
    WEA,
    fout_ce0,
    fout_ce1,
    \ap_CS_fsm_reg[26] ,
    reg_3130,
    clefia_s0_ce0,
    \ap_CS_fsm_reg[0]_0 ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[26]_0 ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[17] ,
    \rk_offset_read_reg_977_reg[1]_0 ,
    DIADI,
    DIBDI,
    \rk_offset_read_reg_977_reg[7]_0 ,
    \rk_offset_read_reg_977_reg[6]_0 ,
    \rk_offset_read_reg_977_reg[5]_0 ,
    \rk_offset_read_reg_977_reg[4]_0 ,
    \rk_offset_read_reg_977_reg[5]_1 ,
    \rk_offset_read_reg_977_reg[6]_1 ,
    \rk_offset_read_reg_977_reg[7]_1 ,
    \rk_offset_read_reg_977_reg[4]_1 ,
    \rk_offset_read_reg_977_reg[0]_0 ,
    grp_ClefiaF1Xor_3_fu_421_ap_start_reg_reg,
    rk_ce1,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[3]_0 ,
    ap_rst_n_inv,
    ap_clk,
    D,
    \z_3_reg_1084_reg[7]_0 ,
    ap_rst_n,
    ram_reg,
    ram_reg_i_157__1,
    ram_reg_0,
    grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
    ram_reg_1,
    Q,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
    ram_reg_2,
    ram_reg_3,
    ap_enable_reg_pp0_iter0,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ap_enable_reg_pp0_iter1_0,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_i_93__5,
    rin_address1,
    rk_offset,
    ram_reg_i_87__5,
    ram_reg_i_97__5,
    ram_reg_i_97__5_0,
    ram_reg_i_263_0,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1,
    ram_reg_i_263_1,
    ram_reg_13,
    ram_reg_i_67__7,
    ram_reg_14,
    ram_reg_i_59__7,
    ram_reg_15,
    ram_reg_i_35__12_0,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    DOADO,
    DOBDO,
    ram_reg_i_221,
    ram_reg_i_76__5,
    ram_reg_i_72__5,
    ram_reg_i_229,
    ram_reg_i_237_0,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    grp_ClefiaEncrypt_1_fu_190_rk_ce1,
    ram_reg_35,
    ram_reg_36);
  output grp_ClefiaDecrypt_1_fu_212_rk_ce1;
  output [0:0]WEA;
  output fout_ce0;
  output fout_ce1;
  output [0:0]\ap_CS_fsm_reg[26] ;
  output reg_3130;
  output clefia_s0_ce0;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [0:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[26]_0 ;
  output \ap_CS_fsm_reg[15] ;
  output [1:0]\ap_CS_fsm_reg[17] ;
  output [3:0]\rk_offset_read_reg_977_reg[1]_0 ;
  output [7:0]DIADI;
  output [7:0]DIBDI;
  output \rk_offset_read_reg_977_reg[7]_0 ;
  output \rk_offset_read_reg_977_reg[6]_0 ;
  output \rk_offset_read_reg_977_reg[5]_0 ;
  output \rk_offset_read_reg_977_reg[4]_0 ;
  output \rk_offset_read_reg_977_reg[5]_1 ;
  output \rk_offset_read_reg_977_reg[6]_1 ;
  output \rk_offset_read_reg_977_reg[7]_1 ;
  output \rk_offset_read_reg_977_reg[4]_1 ;
  output \rk_offset_read_reg_977_reg[0]_0 ;
  output grp_ClefiaF1Xor_3_fu_421_ap_start_reg_reg;
  output rk_ce1;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[3]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]D;
  input [7:0]\z_3_reg_1084_reg[7]_0 ;
  input ap_rst_n;
  input ram_reg;
  input ram_reg_i_157__1;
  input ram_reg_0;
  input grp_ClefiaF1Xor_3_fu_421_ap_start_reg;
  input ram_reg_1;
  input [4:0]Q;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg;
  input ram_reg_2;
  input ram_reg_3;
  input ap_enable_reg_pp0_iter0;
  input [9:0]ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ap_enable_reg_pp0_iter1_0;
  input ram_reg_10;
  input [0:0]ram_reg_11;
  input ram_reg_12;
  input ram_reg_i_93__5;
  input [0:0]rin_address1;
  input [6:0]rk_offset;
  input ram_reg_i_87__5;
  input [0:0]ram_reg_i_97__5;
  input [0:0]ram_reg_i_97__5_0;
  input ram_reg_i_263_0;
  input [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  input [0:0]ram_reg_i_263_1;
  input ram_reg_13;
  input ram_reg_i_67__7;
  input ram_reg_14;
  input ram_reg_i_59__7;
  input ram_reg_15;
  input ram_reg_i_35__12_0;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_29;
  input ram_reg_30;
  input ram_reg_31;
  input [7:0]DOADO;
  input [7:0]DOBDO;
  input ram_reg_i_221;
  input ram_reg_i_76__5;
  input ram_reg_i_72__5;
  input ram_reg_i_229;
  input ram_reg_i_237_0;
  input ram_reg_32;
  input ram_reg_33;
  input [0:0]ram_reg_34;
  input grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  input ram_reg_35;
  input ram_reg_36;

  wire [0:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [4:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm[1]_i_2__11_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[15] ;
  wire [1:0]\ap_CS_fsm_reg[17] ;
  wire [0:0]\ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[26]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1__20_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__8_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clefia_s0_ce0;
  wire fout_ce0;
  wire fout_ce1;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg;
  wire [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
  wire grp_ClefiaDecrypt_1_fu_212_rk_ce1;
  wire grp_ClefiaEncrypt_1_fu_190_rk_ce1;
  wire grp_ClefiaF1Xor_3_fu_421_ap_ready;
  wire grp_ClefiaF1Xor_3_fu_421_ap_start_reg;
  wire grp_ClefiaF1Xor_3_fu_421_ap_start_reg_reg;
  wire [7:2]or_ln134_4_fu_861_p3;
  wire [7:0]or_ln134_4_reg_1136;
  wire [7:0]or_ln134_7_fu_867_p3;
  wire [7:0]or_ln134_7_reg_1141;
  wire [5:2]or_ln134_9_fu_873_p3;
  wire [7:0]or_ln134_9_reg_1146;
  wire [7:0]or_ln_fu_855_p3;
  wire [7:0]or_ln_reg_1131;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [0:0]ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire [0:0]ram_reg_34;
  wire ram_reg_35;
  wire ram_reg_36;
  wire [9:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_100__4_n_0;
  wire ram_reg_i_103__2_n_0;
  wire ram_reg_i_104__4_n_0;
  wire ram_reg_i_107__4_n_0;
  wire ram_reg_i_108__4_n_0;
  wire ram_reg_i_111__4_n_0;
  wire ram_reg_i_112__3_n_0;
  wire ram_reg_i_115__3_n_0;
  wire ram_reg_i_116__4_n_0;
  wire ram_reg_i_119__3_n_0;
  wire ram_reg_i_120__4_n_0;
  wire ram_reg_i_123__4_n_0;
  wire ram_reg_i_124__3_n_0;
  wire ram_reg_i_127__4_n_0;
  wire ram_reg_i_128__4_n_0;
  wire ram_reg_i_131__4_n_0;
  wire ram_reg_i_132__3_n_0;
  wire ram_reg_i_135__3_n_0;
  wire ram_reg_i_136__4_n_0;
  wire ram_reg_i_139__4_n_0;
  wire ram_reg_i_140__3_n_0;
  wire ram_reg_i_157__1;
  wire ram_reg_i_221;
  wire ram_reg_i_229;
  wire ram_reg_i_22__11_n_0;
  wire ram_reg_i_237_0;
  wire ram_reg_i_23__12_n_0;
  wire ram_reg_i_263_0;
  wire [0:0]ram_reg_i_263_1;
  wire ram_reg_i_28__10_n_0;
  wire ram_reg_i_28__9_n_0;
  wire ram_reg_i_357_n_0;
  wire ram_reg_i_35__12_0;
  wire ram_reg_i_35__12_n_0;
  wire ram_reg_i_372_n_0;
  wire ram_reg_i_38__11_n_0;
  wire ram_reg_i_38__9_n_0;
  wire ram_reg_i_392_n_0;
  wire ram_reg_i_41__11_n_0;
  wire ram_reg_i_41__12_n_0;
  wire ram_reg_i_43__9_n_0;
  wire ram_reg_i_445_n_0;
  wire ram_reg_i_459_n_0;
  wire ram_reg_i_45__10_n_0;
  wire ram_reg_i_463_n_0;
  wire ram_reg_i_47__9_n_0;
  wire ram_reg_i_49__8_n_0;
  wire ram_reg_i_51__9_n_0;
  wire ram_reg_i_53__7_n_0;
  wire ram_reg_i_555_n_0;
  wire ram_reg_i_55__8_n_0;
  wire ram_reg_i_563_n_0;
  wire ram_reg_i_57__8_n_0;
  wire ram_reg_i_59__6_n_0;
  wire ram_reg_i_59__7;
  wire ram_reg_i_61__6_n_0;
  wire ram_reg_i_63__6_n_0;
  wire ram_reg_i_65__6_n_0;
  wire ram_reg_i_67__6_n_0;
  wire ram_reg_i_67__7;
  wire ram_reg_i_69__6_n_0;
  wire ram_reg_i_71__7_n_0;
  wire ram_reg_i_72__5;
  wire ram_reg_i_73__6_n_0;
  wire ram_reg_i_75__3_n_0;
  wire ram_reg_i_76__4_n_0;
  wire ram_reg_i_76__5;
  wire ram_reg_i_77__5_n_0;
  wire ram_reg_i_79__4_n_0;
  wire ram_reg_i_80__4_n_0;
  wire ram_reg_i_83__4_n_0;
  wire ram_reg_i_84__4_n_0;
  wire ram_reg_i_87__4_n_0;
  wire ram_reg_i_87__5;
  wire ram_reg_i_88__5_n_0;
  wire ram_reg_i_91__4_n_0;
  wire ram_reg_i_92__4_n_0;
  wire ram_reg_i_93__5;
  wire ram_reg_i_95__5_n_0;
  wire ram_reg_i_96__4_n_0;
  wire [0:0]ram_reg_i_97__5;
  wire [0:0]ram_reg_i_97__5_0;
  wire ram_reg_i_99__3_n_0;
  wire reg_3130;
  wire [0:0]rin_address1;
  wire rk_ce1;
  wire [6:0]rk_offset;
  wire [7:0]rk_offset_read_reg_977;
  wire \rk_offset_read_reg_977_reg[0]_0 ;
  wire [3:0]\rk_offset_read_reg_977_reg[1]_0 ;
  wire \rk_offset_read_reg_977_reg[4]_0 ;
  wire \rk_offset_read_reg_977_reg[4]_1 ;
  wire \rk_offset_read_reg_977_reg[5]_0 ;
  wire \rk_offset_read_reg_977_reg[5]_1 ;
  wire \rk_offset_read_reg_977_reg[6]_0 ;
  wire \rk_offset_read_reg_977_reg[6]_1 ;
  wire \rk_offset_read_reg_977_reg[7]_0 ;
  wire \rk_offset_read_reg_977_reg[7]_1 ;
  wire \trunc_ln134_2_reg_1053[5]_i_1_n_0 ;
  wire \trunc_ln134_6_reg_1101[1]_i_1_n_0 ;
  wire \trunc_ln134_6_reg_1101[2]_i_1_n_0 ;
  wire \trunc_ln134_6_reg_1101[3]_i_1_n_0 ;
  wire \trunc_ln134_9_reg_1063[1]_i_1_n_0 ;
  wire \trunc_ln134_9_reg_1063[2]_i_1_n_0 ;
  wire \trunc_ln134_9_reg_1063[3]_i_1_n_0 ;
  wire \trunc_ln134_9_reg_1063[5]_i_1_n_0 ;
  wire [7:0]x_assign_1_reg_1095;
  wire \x_assign_1_reg_1095[2]_i_1_n_0 ;
  wire \x_assign_1_reg_1095[3]_i_1_n_0 ;
  wire [4:4]x_assign_2_fu_737_p3;
  wire [4:4]x_assign_7_fu_813_p3;
  wire [7:0]x_assign_s_reg_1089;
  wire \x_assign_s_reg_1089[2]_i_1_n_0 ;
  wire \x_assign_s_reg_1089[3]_i_1_n_0 ;
  wire [7:0]xor_ln180_fu_613_p2;
  wire [7:0]xor_ln180_reg_1073;
  wire [7:0]xor_ln180_reg_1073_pp0_iter1_reg;
  wire [7:0]z_1_reg_1038;
  wire [7:0]z_2_reg_1079;
  wire z_2_reg_10790;
  wire [7:0]z_3_reg_1084;
  wire [7:0]\z_3_reg_1084_reg[7]_0 ;
  wire [7:0]z_reg_1033;

  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[0]_i_1__25 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__21 
       (.I0(\ap_CS_fsm[1]_i_2__11_n_0 ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFFFF40)) 
    \ap_CS_fsm[1]_i_2__11 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_2__11_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ap_enable_reg_pp0_iter0_reg_i_1__11
       (.I0(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    ap_enable_reg_pp0_iter1_i_1__20
       (.I0(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__20_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h45C00000)) 
    ap_enable_reg_pp0_iter2_i_1__8
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__8_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF02AA02AA02AA)) 
    grp_ClefiaF1Xor_3_fu_421_ap_start_reg_i_1
       (.I0(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_4[1]),
        .O(grp_ClefiaF1Xor_3_fu_421_ap_start_reg_reg));
  FDRE \or_ln134_4_reg_1136_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_1_reg_1095[6]),
        .Q(or_ln134_4_reg_1136[0]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_1_reg_1095[7]),
        .Q(or_ln134_4_reg_1136[1]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_861_p3[2]),
        .Q(or_ln134_4_reg_1136[2]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_861_p3[3]),
        .Q(or_ln134_4_reg_1136[3]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_861_p3[4]),
        .Q(or_ln134_4_reg_1136[4]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_861_p3[5]),
        .Q(or_ln134_4_reg_1136[5]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_861_p3[6]),
        .Q(or_ln134_4_reg_1136[6]),
        .R(1'b0));
  FDRE \or_ln134_4_reg_1136_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_4_fu_861_p3[7]),
        .Q(or_ln134_4_reg_1136[7]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[0]),
        .Q(or_ln134_7_reg_1141[0]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[1]),
        .Q(or_ln134_7_reg_1141[1]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[2]),
        .Q(or_ln134_7_reg_1141[2]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[3]),
        .Q(or_ln134_7_reg_1141[3]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[4]),
        .Q(or_ln134_7_reg_1141[4]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[5]),
        .Q(or_ln134_7_reg_1141[5]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[6]),
        .Q(or_ln134_7_reg_1141[6]),
        .R(1'b0));
  FDRE \or_ln134_7_reg_1141_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_7_fu_867_p3[7]),
        .Q(or_ln134_7_reg_1141[7]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_1089[6]),
        .Q(or_ln134_9_reg_1146[0]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_1089[7]),
        .Q(or_ln134_9_reg_1146[1]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_873_p3[2]),
        .Q(or_ln134_9_reg_1146[2]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_873_p3[3]),
        .Q(or_ln134_9_reg_1146[3]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_873_p3[4]),
        .Q(or_ln134_9_reg_1146[4]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln134_9_fu_873_p3[5]),
        .Q(or_ln134_9_reg_1146[5]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_1089[4]),
        .Q(or_ln134_9_reg_1146[6]),
        .R(1'b0));
  FDRE \or_ln134_9_reg_1146_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_s_reg_1089[5]),
        .Q(or_ln134_9_reg_1146[7]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[0]),
        .Q(or_ln_reg_1131[0]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[1]),
        .Q(or_ln_reg_1131[1]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[2]),
        .Q(or_ln_reg_1131[2]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[3]),
        .Q(or_ln_reg_1131[3]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[4]),
        .Q(or_ln_reg_1131[4]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[5]),
        .Q(or_ln_reg_1131[5]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[6]),
        .Q(or_ln_reg_1131[6]),
        .R(1'b0));
  FDRE \or_ln_reg_1131_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_ln_fu_855_p3[7]),
        .Q(or_ln_reg_1131[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_100__4
       (.I0(x_assign_s_reg_1089[2]),
        .I1(x_assign_1_reg_1095[2]),
        .I2(z_reg_1033[2]),
        .I3(or_ln_fu_855_p3[2]),
        .I4(or_ln134_4_fu_861_p3[2]),
        .O(ram_reg_i_100__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_103__2
       (.I0(x_assign_1_reg_1095[1]),
        .I1(x_assign_1_reg_1095[7]),
        .I2(z_reg_1033[1]),
        .I3(or_ln_fu_855_p3[1]),
        .I4(x_assign_s_reg_1089[1]),
        .I5(DOADO[1]),
        .O(ram_reg_i_103__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_104__4
       (.I0(DOADO[1]),
        .I1(or_ln_reg_1131[1]),
        .I2(or_ln134_4_reg_1136[1]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[1]),
        .I4(z_2_reg_1079[1]),
        .O(ram_reg_i_104__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_107__4
       (.I0(x_assign_1_reg_1095[0]),
        .I1(x_assign_1_reg_1095[6]),
        .I2(z_reg_1033[0]),
        .I3(or_ln_fu_855_p3[0]),
        .I4(x_assign_s_reg_1089[0]),
        .I5(DOADO[0]),
        .O(ram_reg_i_107__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_108__4
       (.I0(DOADO[0]),
        .I1(or_ln_reg_1131[0]),
        .I2(or_ln134_4_reg_1136[0]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[0]),
        .I4(z_2_reg_1079[0]),
        .O(ram_reg_i_108__4_n_0));
  MUXF7 ram_reg_i_10__10
       (.I0(ram_reg_i_41__12_n_0),
        .I1(ram_reg_23),
        .O(DIADI[7]),
        .S(ram_reg_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_111__4
       (.I0(x_assign_s_reg_1089[7]),
        .I1(x_assign_s_reg_1089[5]),
        .I2(x_assign_1_reg_1095[7]),
        .I3(z_1_reg_1038[7]),
        .I4(or_ln134_7_fu_867_p3[7]),
        .I5(DOBDO[7]),
        .O(ram_reg_i_111__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_112__3
       (.I0(DOBDO[7]),
        .I1(or_ln134_9_reg_1146[7]),
        .I2(or_ln134_7_reg_1141[7]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[7]),
        .I4(z_3_reg_1084[7]),
        .O(ram_reg_i_112__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_115__3
       (.I0(x_assign_s_reg_1089[6]),
        .I1(x_assign_s_reg_1089[4]),
        .I2(x_assign_1_reg_1095[6]),
        .I3(z_1_reg_1038[6]),
        .I4(or_ln134_7_fu_867_p3[6]),
        .I5(DOBDO[6]),
        .O(ram_reg_i_115__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_116__4
       (.I0(DOBDO[6]),
        .I1(or_ln134_9_reg_1146[6]),
        .I2(or_ln134_7_reg_1141[6]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[6]),
        .I4(z_3_reg_1084[6]),
        .O(ram_reg_i_116__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_119__3
       (.I0(or_ln134_4_fu_861_p3[7]),
        .I1(z_1_reg_1038[5]),
        .I2(x_assign_s_reg_1089[5]),
        .I3(or_ln134_9_fu_873_p3[5]),
        .I4(or_ln134_7_fu_867_p3[5]),
        .I5(DOBDO[5]),
        .O(ram_reg_i_119__3_n_0));
  MUXF7 ram_reg_i_11__10
       (.I0(ram_reg_i_43__9_n_0),
        .I1(ram_reg_22),
        .O(DIADI[6]),
        .S(ram_reg_5));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_120__4
       (.I0(DOBDO[5]),
        .I1(or_ln134_9_reg_1146[5]),
        .I2(or_ln134_7_reg_1141[5]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[5]),
        .I4(z_3_reg_1084[5]),
        .O(ram_reg_i_120__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_123__4
       (.I0(or_ln134_4_fu_861_p3[6]),
        .I1(z_1_reg_1038[4]),
        .I2(x_assign_s_reg_1089[4]),
        .I3(or_ln134_9_fu_873_p3[4]),
        .I4(or_ln134_7_fu_867_p3[4]),
        .I5(DOBDO[4]),
        .O(ram_reg_i_123__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_124__3
       (.I0(DOBDO[4]),
        .I1(or_ln134_9_reg_1146[4]),
        .I2(or_ln134_7_reg_1141[4]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[4]),
        .I4(z_3_reg_1084[4]),
        .O(ram_reg_i_124__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_127__4
       (.I0(x_assign_1_reg_1095[3]),
        .I1(z_1_reg_1038[3]),
        .I2(x_assign_s_reg_1089[3]),
        .I3(or_ln134_9_fu_873_p3[3]),
        .I4(or_ln134_7_fu_867_p3[3]),
        .I5(DOBDO[3]),
        .O(ram_reg_i_127__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_128__4
       (.I0(DOBDO[3]),
        .I1(or_ln134_9_reg_1146[3]),
        .I2(or_ln134_7_reg_1141[3]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[3]),
        .I4(z_3_reg_1084[3]),
        .O(ram_reg_i_128__4_n_0));
  MUXF7 ram_reg_i_12__10
       (.I0(ram_reg_i_45__10_n_0),
        .I1(ram_reg_21),
        .O(DIADI[5]),
        .S(ram_reg_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_131__4
       (.I0(x_assign_1_reg_1095[2]),
        .I1(z_1_reg_1038[2]),
        .I2(x_assign_s_reg_1089[2]),
        .I3(or_ln134_9_fu_873_p3[2]),
        .I4(or_ln134_7_fu_867_p3[2]),
        .I5(DOBDO[2]),
        .O(ram_reg_i_131__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_132__3
       (.I0(DOBDO[2]),
        .I1(or_ln134_9_reg_1146[2]),
        .I2(or_ln134_7_reg_1141[2]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[2]),
        .I4(z_3_reg_1084[2]),
        .O(ram_reg_i_132__3_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_135__3
       (.I0(x_assign_1_reg_1095[1]),
        .I1(z_1_reg_1038[1]),
        .I2(x_assign_s_reg_1089[1]),
        .I3(x_assign_s_reg_1089[7]),
        .I4(or_ln134_7_fu_867_p3[1]),
        .I5(DOBDO[1]),
        .O(ram_reg_i_135__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_136__4
       (.I0(DOBDO[1]),
        .I1(or_ln134_9_reg_1146[1]),
        .I2(or_ln134_7_reg_1141[1]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[1]),
        .I4(z_3_reg_1084[1]),
        .O(ram_reg_i_136__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_139__4
       (.I0(x_assign_1_reg_1095[0]),
        .I1(z_1_reg_1038[0]),
        .I2(x_assign_s_reg_1089[0]),
        .I3(x_assign_s_reg_1089[6]),
        .I4(or_ln134_7_fu_867_p3[0]),
        .I5(DOBDO[0]),
        .O(ram_reg_i_139__4_n_0));
  MUXF7 ram_reg_i_13__10
       (.I0(ram_reg_i_47__9_n_0),
        .I1(ram_reg_20),
        .O(DIADI[4]),
        .S(ram_reg_5));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_140__3
       (.I0(DOBDO[0]),
        .I1(or_ln134_9_reg_1146[0]),
        .I2(or_ln134_7_reg_1141[0]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[0]),
        .I4(z_3_reg_1084[0]),
        .O(ram_reg_i_140__3_n_0));
  MUXF7 ram_reg_i_14__10
       (.I0(ram_reg_i_49__8_n_0),
        .I1(ram_reg_19),
        .O(DIADI[3]),
        .S(ram_reg_5));
  LUT6 #(
    .INIT(64'hA2A2A202A202A202)) 
    ram_reg_i_152__2
       (.I0(ram_reg),
        .I1(ram_reg_i_157__1),
        .I2(ram_reg_0),
        .I3(ram_reg_i_357_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_fu_212_rk_ce1));
  MUXF7 ram_reg_i_15__10
       (.I0(ram_reg_i_51__9_n_0),
        .I1(ram_reg_18),
        .O(DIADI[2]),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_16__10
       (.I0(ram_reg_i_53__7_n_0),
        .I1(ram_reg_17),
        .O(DIADI[1]),
        .S(ram_reg_5));
  LUT4 #(
    .INIT(16'h6F60)) 
    ram_reg_i_170__0
       (.I0(rk_offset_read_reg_977[6]),
        .I1(ram_reg_i_372_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(rk_offset[5]),
        .O(\rk_offset_read_reg_977_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    ram_reg_i_179
       (.I0(rk_offset_read_reg_977[5]),
        .I1(rk_offset_read_reg_977[4]),
        .I2(rk_offset_read_reg_977[1]),
        .I3(rk_offset_read_reg_977[3]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(rk_offset[4]),
        .O(\rk_offset_read_reg_977_reg[5]_0 ));
  MUXF7 ram_reg_i_17__10
       (.I0(ram_reg_i_55__8_n_0),
        .I1(ram_reg_16),
        .O(DIADI[0]),
        .S(ram_reg_5));
  MUXF7 ram_reg_i_18__11
       (.I0(ram_reg_i_57__8_n_0),
        .I1(ram_reg_31),
        .O(DIBDI[7]),
        .S(ram_reg_5));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    ram_reg_i_191
       (.I0(rk_offset_read_reg_977[1]),
        .I1(rk_offset_read_reg_977[3]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(rk_offset[2]),
        .I4(ram_reg_0),
        .I5(ram_reg_i_59__7),
        .O(\rk_offset_read_reg_977_reg[1]_0 [3]));
  LUT5 #(
    .INIT(32'h3AFF3A00)) 
    ram_reg_i_199
       (.I0(rk_offset[1]),
        .I1(rk_offset_read_reg_977[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0),
        .I4(ram_reg_i_67__7),
        .O(\rk_offset_read_reg_977_reg[1]_0 [1]));
  MUXF7 ram_reg_i_19__11
       (.I0(ram_reg_i_59__6_n_0),
        .I1(ram_reg_30),
        .O(DIBDI[6]),
        .S(ram_reg_5));
  LUT6 #(
    .INIT(64'hFFFF477700000000)) 
    ram_reg_i_1__12
       (.I0(ram_reg_35),
        .I1(ram_reg_15),
        .I2(ram_reg_i_22__11_n_0),
        .I3(ram_reg_i_23__12_n_0),
        .I4(ram_reg_36),
        .I5(ram_reg),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hAAA8A8A8AAAAAAAA)) 
    ram_reg_i_1__8
       (.I0(ram_reg),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_4[2]),
        .I5(ram_reg_i_28__9_n_0),
        .O(fout_ce1));
  MUXF7 ram_reg_i_1__9
       (.I0(ram_reg_i_38__11_n_0),
        .I1(ram_reg_33),
        .O(rk_ce1),
        .S(ram_reg_32));
  LUT6 #(
    .INIT(64'h950095FF95FF9500)) 
    ram_reg_i_206
       (.I0(rk_offset_read_reg_977[7]),
        .I1(ram_reg_i_392_n_0),
        .I2(rk_offset_read_reg_977[6]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(rk_offset[6]),
        .I5(ram_reg_i_72__5),
        .O(\rk_offset_read_reg_977_reg[7]_1 ));
  MUXF7 ram_reg_i_20__12
       (.I0(ram_reg_i_61__6_n_0),
        .I1(ram_reg_29),
        .O(DIBDI[5]),
        .S(ram_reg_5));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    ram_reg_i_214
       (.I0(rk_offset_read_reg_977[6]),
        .I1(ram_reg_i_392_n_0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(rk_offset[5]),
        .I4(ram_reg_i_76__5),
        .O(\rk_offset_read_reg_977_reg[6]_1 ));
  MUXF7 ram_reg_i_21__12
       (.I0(ram_reg_i_63__6_n_0),
        .I1(ram_reg_28),
        .O(DIBDI[4]),
        .S(ram_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h335F)) 
    ram_reg_i_22__11
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_i_22__11_n_0));
  MUXF7 ram_reg_i_22__12
       (.I0(ram_reg_i_65__6_n_0),
        .I1(ram_reg_27),
        .O(DIBDI[3]),
        .S(ram_reg_5));
  LUT6 #(
    .INIT(64'h0100111101111111)) 
    ram_reg_i_237
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(ram_reg_i_445_n_0),
        .I3(ram_reg_0),
        .I4(ram_reg),
        .I5(ram_reg_i_87__5),
        .O(\ap_CS_fsm_reg[17] [1]));
  MUXF7 ram_reg_i_23__11
       (.I0(ram_reg_i_67__6_n_0),
        .I1(ram_reg_26),
        .O(DIBDI[2]),
        .S(ram_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h37)) 
    ram_reg_i_23__12
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_i_23__12_n_0));
  MUXF7 ram_reg_i_24__12
       (.I0(ram_reg_i_69__6_n_0),
        .I1(ram_reg_25),
        .O(DIBDI[1]),
        .S(ram_reg_5));
  LUT6 #(
    .INIT(64'h000E000F000E0000)) 
    ram_reg_i_254
       (.I0(ram_reg_i_459_n_0),
        .I1(ram_reg_i_93__5),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ram_reg),
        .I5(rin_address1),
        .O(\ap_CS_fsm_reg[15] ));
  MUXF7 ram_reg_i_25__10
       (.I0(ram_reg_i_71__7_n_0),
        .I1(ram_reg_24),
        .O(DIBDI[0]),
        .S(ram_reg_5));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    ram_reg_i_263
       (.I0(ram_reg_i_463_n_0),
        .I1(ram_reg_i_97__5),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ram_reg_i_97__5_0),
        .O(\ap_CS_fsm_reg[17] [0]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_26__10
       (.I0(ram_reg_1),
        .I1(Q[1]),
        .I2(ram_reg_i_28__9_n_0),
        .O(WEA));
  LUT5 #(
    .INIT(32'h00AA0EAA)) 
    ram_reg_i_28__10
       (.I0(ram_reg_i_41__11_n_0),
        .I1(ram_reg_4[4]),
        .I2(ram_reg_4[5]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_4[6]),
        .O(ram_reg_i_28__10_n_0));
  MUXF7 ram_reg_i_28__9
       (.I0(ram_reg_i_73__6_n_0),
        .I1(ram_reg_6),
        .O(ram_reg_i_28__9_n_0),
        .S(ram_reg_5));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__10
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .I1(Q[2]),
        .I2(fout_ce1),
        .O(fout_ce0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h405F5F5F)) 
    ram_reg_i_30__12
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0_0),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hE400)) 
    ram_reg_i_357
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ram_reg_i_357_n_0));
  LUT6 #(
    .INIT(64'h5040504055455555)) 
    ram_reg_i_35__12
       (.I0(ram_reg_3),
        .I1(ram_reg_4[6]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_4[5]),
        .I4(ram_reg_4[4]),
        .I5(ram_reg_i_41__11_n_0),
        .O(ram_reg_i_35__12_n_0));
  LUT6 #(
    .INIT(64'h88888888888F8888)) 
    ram_reg_i_36__9
       (.I0(ram_reg_4[9]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ram_reg_4[2]),
        .I3(ram_reg_5),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_76__4_n_0),
        .O(\ap_CS_fsm_reg[26]_0 ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    ram_reg_i_371
       (.I0(rk_offset_read_reg_977[7]),
        .I1(rk_offset_read_reg_977[6]),
        .I2(ram_reg_i_372_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(rk_offset[6]),
        .O(\rk_offset_read_reg_977_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_i_372
       (.I0(rk_offset_read_reg_977[5]),
        .I1(rk_offset_read_reg_977[4]),
        .I2(rk_offset_read_reg_977[1]),
        .I3(rk_offset_read_reg_977[3]),
        .O(ram_reg_i_372_n_0));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    ram_reg_i_380
       (.I0(rk_offset_read_reg_977[4]),
        .I1(rk_offset_read_reg_977[3]),
        .I2(rk_offset_read_reg_977[1]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(rk_offset[3]),
        .O(\rk_offset_read_reg_977_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_38__11
       (.I0(grp_ClefiaDecrypt_1_fu_212_rk_ce1),
        .I1(ram_reg_34),
        .I2(grp_ClefiaEncrypt_1_fu_190_rk_ce1),
        .O(ram_reg_i_38__11_n_0));
  LUT6 #(
    .INIT(64'h00020002080A888A)) 
    ram_reg_i_38__9
       (.I0(ram_reg_8),
        .I1(ram_reg_5),
        .I2(ram_reg_4[2]),
        .I3(ram_reg_i_77__5_n_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_9),
        .O(ram_reg_i_38__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    ram_reg_i_392
       (.I0(rk_offset_read_reg_977[5]),
        .I1(rk_offset_read_reg_977[4]),
        .I2(rk_offset_read_reg_977[1]),
        .I3(rk_offset_read_reg_977[0]),
        .I4(rk_offset_read_reg_977[3]),
        .O(ram_reg_i_392_n_0));
  LUT5 #(
    .INIT(32'hC0FAFFFA)) 
    ram_reg_i_41__11
       (.I0(ram_reg_i_23__12_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ram_reg_4[3]),
        .I3(ram_reg_15),
        .I4(ram_reg_i_35__12_0),
        .O(ram_reg_i_41__11_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_41__12
       (.I0(ram_reg_i_79__4_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[7]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_80__4_n_0),
        .O(ram_reg_i_41__12_n_0));
  LUT5 #(
    .INIT(32'h9999F00F)) 
    ram_reg_i_421
       (.I0(rk_offset_read_reg_977[5]),
        .I1(ram_reg_i_555_n_0),
        .I2(rk_offset[4]),
        .I3(ram_reg_i_221),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(\rk_offset_read_reg_977_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h590059FF59FF5900)) 
    ram_reg_i_432
       (.I0(rk_offset_read_reg_977[4]),
        .I1(rk_offset_read_reg_977[3]),
        .I2(ram_reg_i_563_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(rk_offset[3]),
        .I5(ram_reg_i_229),
        .O(\rk_offset_read_reg_977_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_43__9
       (.I0(ram_reg_i_83__4_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[6]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_84__4_n_0),
        .O(ram_reg_i_43__9_n_0));
  LUT6 #(
    .INIT(64'hA900A9FFA9FFA900)) 
    ram_reg_i_445
       (.I0(rk_offset_read_reg_977[3]),
        .I1(rk_offset_read_reg_977[1]),
        .I2(rk_offset_read_reg_977[0]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(rk_offset[2]),
        .I5(ram_reg_i_237_0),
        .O(ram_reg_i_445_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h101F1F1F)) 
    ram_reg_i_452
       (.I0(rk_offset_read_reg_977[0]),
        .I1(rk_offset_read_reg_977[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(rk_offset[0]),
        .I4(rk_offset[1]),
        .O(\rk_offset_read_reg_977_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAA2800280028AA28)) 
    ram_reg_i_459
       (.I0(ram_reg_0),
        .I1(rk_offset[1]),
        .I2(rk_offset[0]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(rk_offset_read_reg_977[1]),
        .I5(rk_offset_read_reg_977[0]),
        .O(ram_reg_i_459_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_45__10
       (.I0(ram_reg_i_87__4_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[5]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_88__5_n_0),
        .O(ram_reg_i_45__10_n_0));
  LUT6 #(
    .INIT(64'h4C4C4C4040404C40)) 
    ram_reg_i_463
       (.I0(\rk_offset_read_reg_977_reg[1]_0 [0]),
        .I1(ram_reg_i_263_0),
        .I2(ram_reg),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1),
        .I4(Q[0]),
        .I5(ram_reg_i_263_1),
        .O(ram_reg_i_463_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_47__9
       (.I0(ram_reg_i_91__4_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[4]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_92__4_n_0),
        .O(ram_reg_i_47__9_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_49__8
       (.I0(ram_reg_i_95__5_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[3]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_96__4_n_0),
        .O(ram_reg_i_49__8_n_0));
  LUT6 #(
    .INIT(64'hFFFFBBBBAAABBBBB)) 
    ram_reg_i_4__8
       (.I0(ram_reg_12),
        .I1(ram_reg_i_28__10_n_0),
        .I2(ram_reg_4[7]),
        .I3(ram_reg_4[8]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_4[9]),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'h6656565666666666)) 
    ram_reg_i_51__9
       (.I0(DOADO[2]),
        .I1(ram_reg_i_99__3_n_0),
        .I2(ram_reg_i_76__4_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_i_100__4_n_0),
        .O(ram_reg_i_51__9_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_53__7
       (.I0(ram_reg_i_103__2_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[1]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_104__4_n_0),
        .O(ram_reg_i_53__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    ram_reg_i_555
       (.I0(rk_offset_read_reg_977[3]),
        .I1(rk_offset_read_reg_977[0]),
        .I2(rk_offset_read_reg_977[1]),
        .I3(rk_offset_read_reg_977[4]),
        .O(ram_reg_i_555_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_55__8
       (.I0(ram_reg_i_107__4_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOADO[0]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_108__4_n_0),
        .O(ram_reg_i_55__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_563
       (.I0(rk_offset_read_reg_977[0]),
        .I1(rk_offset_read_reg_977[1]),
        .O(ram_reg_i_563_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_57__8
       (.I0(ram_reg_i_111__4_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[7]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_112__3_n_0),
        .O(ram_reg_i_57__8_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_59__6
       (.I0(ram_reg_i_115__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[6]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_116__4_n_0),
        .O(ram_reg_i_59__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFAAEEAA)) 
    ram_reg_i_5__11
       (.I0(ram_reg_i_38__9_n_0),
        .I1(ram_reg_4[9]),
        .I2(ram_reg_4[8]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_4[7]),
        .I5(ram_reg_7),
        .O(\ap_CS_fsm_reg[26] ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_61__6
       (.I0(ram_reg_i_119__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[5]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_120__4_n_0),
        .O(ram_reg_i_61__6_n_0));
  LUT4 #(
    .INIT(16'h7F70)) 
    ram_reg_i_63__5
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(rk_offset_read_reg_977[1]),
        .I2(ram_reg_0),
        .I3(ram_reg_14),
        .O(\rk_offset_read_reg_977_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_63__6
       (.I0(ram_reg_i_123__4_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[4]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_124__3_n_0),
        .O(ram_reg_i_63__6_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_65__6
       (.I0(ram_reg_i_127__4_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[3]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_128__4_n_0),
        .O(ram_reg_i_65__6_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_67__6
       (.I0(ram_reg_i_131__4_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[2]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_132__3_n_0),
        .O(ram_reg_i_67__6_n_0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_69__6
       (.I0(ram_reg_i_135__3_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[1]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_136__4_n_0),
        .O(ram_reg_i_69__6_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_71__6
       (.I0(rk_offset_read_reg_977[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(rk_offset[0]),
        .I3(ram_reg_0),
        .I4(ram_reg_13),
        .O(\rk_offset_read_reg_977_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_i_71__7
       (.I0(ram_reg_i_139__4_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(DOBDO[0]),
        .I4(ram_reg_i_75__3_n_0),
        .I5(ram_reg_i_140__3_n_0),
        .O(ram_reg_i_71__7_n_0));
  LUT6 #(
    .INIT(64'h0000005700570057)) 
    ram_reg_i_73__6
       (.I0(ap_enable_reg_pp0_iter0_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_i_76__4_n_0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_73__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_75__3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_75__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_76__4
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_76__4_n_0));
  LUT6 #(
    .INIT(64'h45CF45FF55CF55FF)) 
    ram_reg_i_77__5
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_i_76__4_n_0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .O(ram_reg_i_77__5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_79__4
       (.I0(or_ln134_4_fu_861_p3[7]),
        .I1(x_assign_1_reg_1095[7]),
        .I2(z_reg_1033[7]),
        .I3(or_ln_fu_855_p3[7]),
        .I4(x_assign_s_reg_1089[7]),
        .I5(DOADO[7]),
        .O(ram_reg_i_79__4_n_0));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF80000)) 
    ram_reg_i_7__10
       (.I0(ram_reg_4[0]),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ram_reg_10),
        .I3(ram_reg_i_35__12_n_0),
        .I4(ram_reg),
        .I5(ram_reg_11),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_80__4
       (.I0(DOADO[7]),
        .I1(or_ln_reg_1131[7]),
        .I2(or_ln134_4_reg_1136[7]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[7]),
        .I4(z_2_reg_1079[7]),
        .O(ram_reg_i_80__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_83__4
       (.I0(or_ln134_4_fu_861_p3[6]),
        .I1(x_assign_1_reg_1095[6]),
        .I2(z_reg_1033[6]),
        .I3(or_ln_fu_855_p3[6]),
        .I4(x_assign_s_reg_1089[6]),
        .I5(DOADO[6]),
        .O(ram_reg_i_83__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_84__4
       (.I0(DOADO[6]),
        .I1(or_ln_reg_1131[6]),
        .I2(or_ln134_4_reg_1136[6]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[6]),
        .I4(z_2_reg_1079[6]),
        .O(ram_reg_i_84__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_87__4
       (.I0(or_ln134_4_fu_861_p3[7]),
        .I1(z_reg_1033[5]),
        .I2(or_ln_fu_855_p3[5]),
        .I3(or_ln134_4_fu_861_p3[5]),
        .I4(x_assign_s_reg_1089[5]),
        .I5(DOADO[5]),
        .O(ram_reg_i_87__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_88__5
       (.I0(DOADO[5]),
        .I1(or_ln_reg_1131[5]),
        .I2(or_ln134_4_reg_1136[5]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[5]),
        .I4(z_2_reg_1079[5]),
        .O(ram_reg_i_88__5_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_91__4
       (.I0(or_ln134_4_fu_861_p3[6]),
        .I1(z_reg_1033[4]),
        .I2(or_ln_fu_855_p3[4]),
        .I3(or_ln134_4_fu_861_p3[4]),
        .I4(x_assign_s_reg_1089[4]),
        .I5(DOADO[4]),
        .O(ram_reg_i_91__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_92__4
       (.I0(DOADO[4]),
        .I1(or_ln_reg_1131[4]),
        .I2(or_ln134_4_reg_1136[4]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[4]),
        .I4(z_2_reg_1079[4]),
        .O(ram_reg_i_92__4_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    ram_reg_i_95__5
       (.I0(x_assign_1_reg_1095[3]),
        .I1(z_reg_1033[3]),
        .I2(or_ln_fu_855_p3[3]),
        .I3(or_ln134_4_fu_861_p3[3]),
        .I4(x_assign_s_reg_1089[3]),
        .I5(DOADO[3]),
        .O(ram_reg_i_95__5_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    ram_reg_i_96__4
       (.I0(DOADO[3]),
        .I1(or_ln_reg_1131[3]),
        .I2(or_ln134_4_reg_1136[3]),
        .I3(xor_ln180_reg_1073_pp0_iter1_reg[3]),
        .I4(z_2_reg_1079[3]),
        .O(ram_reg_i_96__4_n_0));
  LUT6 #(
    .INIT(64'h6996000000000000)) 
    ram_reg_i_99__3
       (.I0(or_ln_reg_1131[2]),
        .I1(or_ln134_4_reg_1136[2]),
        .I2(xor_ln180_reg_1073_pp0_iter1_reg[2]),
        .I3(z_2_reg_1079[2]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_i_99__3_n_0));
  LUT5 #(
    .INIT(32'hE4E4E400)) 
    reg_311_reg_i_2__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(reg_3130));
  LUT5 #(
    .INIT(32'hCCF088A0)) 
    reg_311_reg_i_4__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(clefia_s0_ce0));
  FDRE \rk_offset_read_reg_977_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[0]),
        .Q(rk_offset_read_reg_977[0]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[1]),
        .Q(rk_offset_read_reg_977[1]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[2]),
        .Q(rk_offset_read_reg_977[3]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[3]),
        .Q(rk_offset_read_reg_977[4]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[4]),
        .Q(rk_offset_read_reg_977[5]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[5]),
        .Q(rk_offset_read_reg_977[6]),
        .R(1'b0));
  FDRE \rk_offset_read_reg_977_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(rk_offset[6]),
        .Q(rk_offset_read_reg_977[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_10_fu_793_p3
       (.I0(D[6]),
        .I1(D[2]),
        .I2(D[7]),
        .O(x_assign_7_fu_813_p3));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h96)) 
    select_ln131_5_fu_717_p3
       (.I0(\z_3_reg_1084_reg[7]_0 [6]),
        .I1(\z_3_reg_1084_reg[7]_0 [2]),
        .I2(\z_3_reg_1084_reg[7]_0 [7]),
        .O(x_assign_2_fu_737_p3));
  FDRE \tmp_12_reg_1058_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_3_reg_1084_reg[7]_0 [5]),
        .Q(or_ln_fu_855_p3[0]),
        .R(1'b0));
  FDRE \tmp_26_reg_1068_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(D[5]),
        .Q(or_ln134_7_fu_867_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln134_11_reg_1111_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_9_reg_1063[1]_i_1_n_0 ),
        .Q(or_ln134_9_fu_873_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_11_reg_1111_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_9_reg_1063[2]_i_1_n_0 ),
        .Q(or_ln134_9_fu_873_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_11_reg_1111_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_9_reg_1063[3]_i_1_n_0 ),
        .Q(or_ln134_9_fu_873_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_11_reg_1111_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_7_fu_813_p3),
        .Q(or_ln134_9_fu_873_p3[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_2_reg_1053[5]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [7]),
        .I1(\z_3_reg_1084_reg[7]_0 [3]),
        .O(\trunc_ln134_2_reg_1053[5]_i_1_n_0 ));
  FDRE \trunc_ln134_2_reg_1053_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_3_reg_1084_reg[7]_0 [6]),
        .Q(or_ln_fu_855_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1053_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_6_reg_1101[1]_i_1_n_0 ),
        .Q(or_ln_fu_855_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1053_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_6_reg_1101[2]_i_1_n_0 ),
        .Q(or_ln_fu_855_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1053_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_6_reg_1101[3]_i_1_n_0 ),
        .Q(or_ln_fu_855_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1053_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_2_fu_737_p3),
        .Q(or_ln_fu_855_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1053_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_2_reg_1053[5]_i_1_n_0 ),
        .Q(or_ln_fu_855_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_2_reg_1053_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\z_3_reg_1084_reg[7]_0 [4]),
        .Q(or_ln_fu_855_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_6_reg_1101[1]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [5]),
        .I1(\z_3_reg_1084_reg[7]_0 [7]),
        .O(\trunc_ln134_6_reg_1101[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_6_reg_1101[2]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [5]),
        .I1(\z_3_reg_1084_reg[7]_0 [0]),
        .I2(\z_3_reg_1084_reg[7]_0 [6]),
        .O(\trunc_ln134_6_reg_1101[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_6_reg_1101[3]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [5]),
        .I1(\z_3_reg_1084_reg[7]_0 [7]),
        .I2(\z_3_reg_1084_reg[7]_0 [1]),
        .I3(\z_3_reg_1084_reg[7]_0 [6]),
        .O(\trunc_ln134_6_reg_1101[3]_i_1_n_0 ));
  FDRE \trunc_ln134_6_reg_1101_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_6_reg_1101[1]_i_1_n_0 ),
        .Q(or_ln134_4_fu_861_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1101_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_6_reg_1101[2]_i_1_n_0 ),
        .Q(or_ln134_4_fu_861_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1101_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_6_reg_1101[3]_i_1_n_0 ),
        .Q(or_ln134_4_fu_861_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1101_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(x_assign_2_fu_737_p3),
        .Q(or_ln134_4_fu_861_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1101_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_2_reg_1053[5]_i_1_n_0 ),
        .Q(or_ln134_4_fu_861_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_6_reg_1101_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_3_reg_1084_reg[7]_0 [4]),
        .Q(or_ln134_4_fu_861_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_9_reg_1063[1]_i_1 
       (.I0(D[5]),
        .I1(D[7]),
        .O(\trunc_ln134_9_reg_1063[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln134_9_reg_1063[2]_i_1 
       (.I0(D[5]),
        .I1(D[0]),
        .I2(D[6]),
        .O(\trunc_ln134_9_reg_1063[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln134_9_reg_1063[3]_i_1 
       (.I0(D[5]),
        .I1(D[7]),
        .I2(D[1]),
        .I3(D[6]),
        .O(\trunc_ln134_9_reg_1063[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln134_9_reg_1063[5]_i_1 
       (.I0(D[7]),
        .I1(D[3]),
        .O(\trunc_ln134_9_reg_1063[5]_i_1_n_0 ));
  FDRE \trunc_ln134_9_reg_1063_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(D[6]),
        .Q(or_ln134_7_fu_867_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1063_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_9_reg_1063[1]_i_1_n_0 ),
        .Q(or_ln134_7_fu_867_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1063_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_9_reg_1063[2]_i_1_n_0 ),
        .Q(or_ln134_7_fu_867_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1063_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_9_reg_1063[3]_i_1_n_0 ),
        .Q(or_ln134_7_fu_867_p3[4]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1063_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(x_assign_7_fu_813_p3),
        .Q(or_ln134_7_fu_867_p3[5]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1063_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\trunc_ln134_9_reg_1063[5]_i_1_n_0 ),
        .Q(or_ln134_7_fu_867_p3[6]),
        .R(1'b0));
  FDRE \trunc_ln134_9_reg_1063_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(D[4]),
        .Q(or_ln134_7_fu_867_p3[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_1_reg_1095[2]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [7]),
        .I1(\z_3_reg_1084_reg[7]_0 [1]),
        .O(\x_assign_1_reg_1095[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_1_reg_1095[3]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [7]),
        .I1(\z_3_reg_1084_reg[7]_0 [2]),
        .O(\x_assign_1_reg_1095[3]_i_1_n_0 ));
  FDRE \x_assign_1_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_3_reg_1084_reg[7]_0 [7]),
        .Q(x_assign_1_reg_1095[0]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_3_reg_1084_reg[7]_0 [0]),
        .Q(x_assign_1_reg_1095[1]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1095_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_1_reg_1095[2]_i_1_n_0 ),
        .Q(x_assign_1_reg_1095[2]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1095_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_1_reg_1095[3]_i_1_n_0 ),
        .Q(x_assign_1_reg_1095[3]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1095_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_3_reg_1084_reg[7]_0 [5]),
        .Q(x_assign_1_reg_1095[6]),
        .R(1'b0));
  FDRE \x_assign_1_reg_1095_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\z_3_reg_1084_reg[7]_0 [6]),
        .Q(x_assign_1_reg_1095[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1089[2]_i_1 
       (.I0(D[7]),
        .I1(D[1]),
        .O(\x_assign_s_reg_1089[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_assign_s_reg_1089[3]_i_1 
       (.I0(D[7]),
        .I1(D[2]),
        .O(\x_assign_s_reg_1089[3]_i_1_n_0 ));
  FDRE \x_assign_s_reg_1089_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[7]),
        .Q(x_assign_s_reg_1089[0]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[0]),
        .Q(x_assign_s_reg_1089[1]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_s_reg_1089[2]_i_1_n_0 ),
        .Q(x_assign_s_reg_1089[2]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\x_assign_s_reg_1089[3]_i_1_n_0 ),
        .Q(x_assign_s_reg_1089[3]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\trunc_ln134_9_reg_1063[5]_i_1_n_0 ),
        .Q(x_assign_s_reg_1089[4]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[4]),
        .Q(x_assign_s_reg_1089[5]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[5]),
        .Q(x_assign_s_reg_1089[6]),
        .R(1'b0));
  FDRE \x_assign_s_reg_1089_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D[6]),
        .Q(x_assign_s_reg_1089[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1073[0]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [7]),
        .I1(D[7]),
        .O(xor_ln180_fu_613_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1073[1]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [0]),
        .I1(D[0]),
        .O(xor_ln180_fu_613_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln180_reg_1073[2]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [1]),
        .I1(\z_3_reg_1084_reg[7]_0 [7]),
        .I2(D[1]),
        .I3(D[7]),
        .O(xor_ln180_fu_613_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln180_reg_1073[3]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [2]),
        .I1(\z_3_reg_1084_reg[7]_0 [7]),
        .I2(D[2]),
        .I3(D[7]),
        .O(xor_ln180_fu_613_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_ln180_reg_1073[4]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [3]),
        .I1(\z_3_reg_1084_reg[7]_0 [7]),
        .I2(D[3]),
        .I3(D[7]),
        .O(xor_ln180_fu_613_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1073[5]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [4]),
        .I1(D[4]),
        .O(xor_ln180_fu_613_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1073[6]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [5]),
        .I1(D[5]),
        .O(xor_ln180_fu_613_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln180_reg_1073[7]_i_1 
       (.I0(\z_3_reg_1084_reg[7]_0 [6]),
        .I1(D[6]),
        .O(xor_ln180_fu_613_p2[7]));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[0]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[1]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[2]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[3]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[4]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[5]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[6]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_reg_1073[7]),
        .Q(xor_ln180_reg_1073_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[0]),
        .Q(xor_ln180_reg_1073[0]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[1]),
        .Q(xor_ln180_reg_1073[1]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[2]),
        .Q(xor_ln180_reg_1073[2]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[3]),
        .Q(xor_ln180_reg_1073[3]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[4]),
        .Q(xor_ln180_reg_1073[4]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[5]),
        .Q(xor_ln180_reg_1073[5]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[6]),
        .Q(xor_ln180_reg_1073[6]),
        .R(1'b0));
  FDRE \xor_ln180_reg_1073_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(xor_ln180_fu_613_p2[7]),
        .Q(xor_ln180_reg_1073[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA820)) 
    \z_1_reg_1038[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(grp_ClefiaF1Xor_3_fu_421_ap_start_reg),
        .O(grp_ClefiaF1Xor_3_fu_421_ap_ready));
  FDRE \z_1_reg_1038_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [0]),
        .Q(z_1_reg_1038[0]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [1]),
        .Q(z_1_reg_1038[1]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [2]),
        .Q(z_1_reg_1038[2]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [3]),
        .Q(z_1_reg_1038[3]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [4]),
        .Q(z_1_reg_1038[4]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [5]),
        .Q(z_1_reg_1038[5]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [6]),
        .Q(z_1_reg_1038[6]),
        .R(1'b0));
  FDRE \z_1_reg_1038_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(\z_3_reg_1084_reg[7]_0 [7]),
        .Q(z_1_reg_1038[7]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[0] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[0]),
        .Q(z_2_reg_1079[0]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[1] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[1]),
        .Q(z_2_reg_1079[1]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[2] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[2]),
        .Q(z_2_reg_1079[2]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[3] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[3]),
        .Q(z_2_reg_1079[3]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[4] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[4]),
        .Q(z_2_reg_1079[4]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[5] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[5]),
        .Q(z_2_reg_1079[5]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[6] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[6]),
        .Q(z_2_reg_1079[6]),
        .R(1'b0));
  FDRE \z_2_reg_1079_reg[7] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(D[7]),
        .Q(z_2_reg_1079[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \z_3_reg_1084[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(z_2_reg_10790));
  FDRE \z_3_reg_1084_reg[0] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [0]),
        .Q(z_3_reg_1084[0]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[1] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [1]),
        .Q(z_3_reg_1084[1]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[2] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [2]),
        .Q(z_3_reg_1084[2]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[3] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [3]),
        .Q(z_3_reg_1084[3]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[4] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [4]),
        .Q(z_3_reg_1084[4]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[5] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [5]),
        .Q(z_3_reg_1084[5]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[6] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [6]),
        .Q(z_3_reg_1084[6]),
        .R(1'b0));
  FDRE \z_3_reg_1084_reg[7] 
       (.C(ap_clk),
        .CE(z_2_reg_10790),
        .D(\z_3_reg_1084_reg[7]_0 [7]),
        .Q(z_3_reg_1084[7]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(D[0]),
        .Q(z_reg_1033[0]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(D[1]),
        .Q(z_reg_1033[1]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(D[2]),
        .Q(z_reg_1033[2]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(D[3]),
        .Q(z_reg_1033[3]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(D[4]),
        .Q(z_reg_1033[4]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(D[5]),
        .Q(z_reg_1033[5]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(D[6]),
        .Q(z_reg_1033[6]),
        .R(1'b0));
  FDRE \z_reg_1033_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaF1Xor_3_fu_421_ap_ready),
        .D(D[7]),
        .Q(z_reg_1033[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128
   (ADDRARDADDR,
    \ap_CS_fsm_reg[7]_0 ,
    DIBDI,
    \ap_CS_fsm_reg[10] ,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    \ap_CS_fsm_reg[9]_0 ,
    \idx86_load_reg_120_reg[2] ,
    \or_ln300_reg_1573_reg[5] ,
    grp_ClefiaKeySet128_fu_176_rk_address1,
    \or_ln300_reg_1573_reg[6] ,
    WEA,
    D,
    grp_ClefiaKeySet128_fu_176_ap_ready,
    DIADI,
    grp_ClefiaKeySet128_fu_176_rk_address0,
    grp_ClefiaKeySet128_fu_176_rk_we0,
    grp_ClefiaKeySet128_fu_176_ap_done,
    ram_reg,
    ram_reg_0,
    Q,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    grp_ClefiaKeySet192_fu_162_rk_ce1,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    \ap_CS_fsm_reg[8]_0 ,
    grp_ClefiaKeySet128_fu_176_ap_start_reg,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n);
  output [1:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[7]_0 ;
  output [7:0]DIBDI;
  output \ap_CS_fsm_reg[10] ;
  output [0:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[7]_2 ;
  output \ap_CS_fsm_reg[9]_0 ;
  output \idx86_load_reg_120_reg[2] ;
  output \or_ln300_reg_1573_reg[5] ;
  output [3:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  output \or_ln300_reg_1573_reg[6] ;
  output [0:0]WEA;
  output [0:0]D;
  output grp_ClefiaKeySet128_fu_176_ap_ready;
  output [7:0]DIADI;
  output [2:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  output grp_ClefiaKeySet128_fu_176_rk_we0;
  output grp_ClefiaKeySet128_fu_176_ap_done;
  input ram_reg;
  input [1:0]ram_reg_0;
  input [2:0]Q;
  input [1:0]ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input grp_ClefiaKeySet192_fu_162_rk_ce1;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input \ap_CS_fsm_reg[8]_0 ;
  input grp_ClefiaKeySet128_fu_176_ap_start_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;

  wire [1:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_enable_reg_pp0_iter1_2;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire con128_address01__4;
  wire con128_ce0;
  wire [7:0]con128_q0;
  wire fin_U_n_16;
  wire fin_U_n_17;
  wire fin_U_n_18;
  wire fin_U_n_19;
  wire fin_U_n_20;
  wire fin_U_n_21;
  wire fin_U_n_22;
  wire fin_U_n_23;
  wire fin_U_n_24;
  wire fin_U_n_25;
  wire fin_U_n_26;
  wire fin_U_n_27;
  wire fin_U_n_28;
  wire fin_U_n_29;
  wire fin_U_n_30;
  wire fin_U_n_31;
  wire [3:0]fin_address0;
  wire fin_ce0;
  wire fin_ce1;
  wire [7:0]fin_d0;
  wire [7:0]fin_q0;
  wire [7:0]fin_q1;
  wire fin_we0;
  wire fin_we1;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire [3:0]fout_address0;
  wire fout_ce0;
  wire fout_ce1;
  wire [7:0]fout_q0;
  wire [7:0]fout_q1;
  wire fout_we1;
  wire \grp_ClefiaF0Xor_125_fu_390/ap_CS_fsm_pp0_stage2 ;
  wire [7:0]\grp_ClefiaF0Xor_125_fu_390/src_load_38_reg_861 ;
  wire [7:0]\grp_ClefiaF0Xor_125_fu_390/xor_ln124_34_fu_436_p2 ;
  wire [7:0]\grp_ClefiaF0Xor_125_fu_390/xor_ln124_fu_315_p2 ;
  wire \grp_ClefiaF1Xor_fu_405/ap_CS_fsm_pp0_stage2 ;
  wire [7:0]\grp_ClefiaF1Xor_fu_405/src_load_24_reg_1030 ;
  wire [7:0]\grp_ClefiaF1Xor_fu_405/xor_ln124_3_fu_484_p2 ;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg;
  wire [1:1]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0;
  wire [3:1]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_n_11;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_3;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_4;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_5;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_6;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_7;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_8;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_10;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_11;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_12;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_13;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_14;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_15;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_9;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg;
  wire [3:1]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_10;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_11;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_7;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_8;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_9;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg;
  wire [3:1]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address1;
  wire [3:1]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address1;
  wire [7:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d0;
  wire [7:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d1;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_28;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_29;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_48;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg;
  wire [6:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0;
  wire [7:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d1;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_119;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_23;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_43;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_44;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_45;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_46;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_47;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_48;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_49;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_56;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_82;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_83;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_84;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_85;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_86;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_87;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_88;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_90;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_91;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_92;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_93;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_94;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_95;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_96;
  wire grp_ClefiaKeySet128_fu_176_ap_done;
  wire grp_ClefiaKeySet128_fu_176_ap_ready;
  wire grp_ClefiaKeySet128_fu_176_ap_start_reg;
  wire [2:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  wire [3:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  wire grp_ClefiaKeySet128_fu_176_rk_we0;
  wire grp_ClefiaKeySet192_fu_162_rk_ce1;
  wire [3:0]idx86_load_reg_120;
  wire \idx86_load_reg_120_reg[2] ;
  wire [3:0]lk_address0;
  wire lk_ce0;
  wire lk_ce1;
  wire [7:0]lk_d0;
  wire [7:0]lk_q0;
  wire [7:0]lk_q1;
  wire lk_we0;
  wire lk_we1;
  wire [7:0]or_ln10_fu_1278_p3;
  wire [0:0]or_ln11_fu_1328_p3;
  wire [7:0]or_ln12_fu_1346_p3;
  wire [0:0]or_ln13_fu_1398_p3;
  wire [7:1]or_ln14_fu_1418_p3;
  wire \or_ln300_reg_1573_reg[5] ;
  wire \or_ln300_reg_1573_reg[6] ;
  wire [0:0]or_ln8_fu_1210_p3;
  wire [0:0]or_ln9_fu_1260_p3;
  wire ram_reg;
  wire [1:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_158__1_n_0;
  wire [7:0]sel;
  wire [7:0]xor_ln124_10_fu_1100_p2;
  wire [7:0]xor_ln124_11_fu_1164_p2;
  wire [7:0]xor_ln124_12_fu_1232_p2;
  wire [7:0]xor_ln124_13_fu_1300_p2;
  wire [7:0]xor_ln124_14_fu_1368_p2;
  wire [7:0]xor_ln124_9_fu_1028_p2;
  wire [3:0]zext_ln114_reg_101_reg;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_con128_ROM_AUTO_1R con128_U
       (.ADDRARDADDR(sel),
        .D(xor_ln124_14_fu_1368_p2),
        .DOADO(con128_q0),
        .Q({or_ln13_fu_1398_p3,or_ln14_fu_1418_p3}),
        .ap_clk(ap_clk),
        .con128_ce0(con128_ce0),
        .q0_reg_0(xor_ln124_13_fu_1300_p2),
        .q0_reg_1(xor_ln124_12_fu_1232_p2),
        .q0_reg_2(xor_ln124_11_fu_1164_p2),
        .q0_reg_3(xor_ln124_10_fu_1100_p2),
        .q0_reg_4(xor_ln124_9_fu_1028_p2),
        .q0_reg_5(\grp_ClefiaF0Xor_125_fu_390/xor_ln124_fu_315_p2 ),
        .q0_reg_6(\grp_ClefiaF0Xor_125_fu_390/xor_ln124_34_fu_436_p2 ),
        .q0_reg_7(\grp_ClefiaF1Xor_fu_405/xor_ln124_3_fu_484_p2 ),
        .\xor_ln124_10_reg_1885_reg[7] ({or_ln9_fu_1260_p3,or_ln10_fu_1278_p3[7:1]}),
        .\xor_ln124_11_reg_1901_reg[7] ({or_ln10_fu_1278_p3[0],grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_82,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_83,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_84,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_85,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_86,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_87,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_88}),
        .\xor_ln124_12_reg_1922_reg[7] ({or_ln11_fu_1328_p3,or_ln12_fu_1346_p3[7:1]}),
        .\xor_ln124_13_reg_1943_reg[7] ({or_ln12_fu_1346_p3[0],grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_90,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_91,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_92,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_93,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_94,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_95,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_96}),
        .\xor_ln124_34_reg_902_reg[7] (\grp_ClefiaF0Xor_125_fu_390/src_load_38_reg_861 ),
        .\xor_ln124_3_reg_1070_reg[7] (\grp_ClefiaF1Xor_fu_405/src_load_24_reg_1030 ),
        .\xor_ln124_9_reg_1864_reg[7] ({or_ln8_fu_1210_p3,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_43,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_44,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_45,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_46,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_47,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_48,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_49}),
        .\xor_ln124_reg_1005_reg[7] (fin_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W fin_U
       (.ADDRARDADDR(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address1),
        .ADDRBWRADDR(fin_address0),
        .D({fin_U_n_16,fin_U_n_17,fin_U_n_18,fin_U_n_19,fin_U_n_20,fin_U_n_21,fin_U_n_22,fin_U_n_23}),
        .DIBDI(fin_d0),
        .DOADO(fout_q1),
        .DOBDO(fin_q0),
        .Q(\grp_ClefiaF0Xor_125_fu_390/ap_CS_fsm_pp0_stage2 ),
        .WEA(fin_we1),
        .WEBWE(fin_we0),
        .ap_clk(ap_clk),
        .fin_ce0(fin_ce0),
        .fin_ce1(fin_ce1),
        .ram_reg_0(fin_q1),
        .ram_reg_1({fin_U_n_24,fin_U_n_25,fin_U_n_26,fin_U_n_27,fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31}),
        .\reg_297_reg[7] (\grp_ClefiaF1Xor_fu_405/ap_CS_fsm_pp0_stage2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_27 fout_U
       (.ADDRARDADDR(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address1),
        .ADDRBWRADDR(fout_address0),
        .DIADI(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d1),
        .DIBDI(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d0),
        .DOADO(fout_q1),
        .DOBDO(fout_q0),
        .Q(ap_CS_fsm_state4),
        .WEA(fout_we1),
        .ap_clk(ap_clk),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .ram_reg_0(fin_d0),
        .ram_reg_1({grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_8,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_9,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_10,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64
       (.ADDRBWRADDR({fout_address0[3:2],fout_address0[0]}),
        .D(ap_NS_fsm[6:5]),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[7] (lk_address0[0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_ready_int(ap_ready_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .\idx66_fu_30_reg[1]_0 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0),
        .\idx66_fu_30_reg[3]_0 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_n_11),
        .ram_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_29),
        .ram_reg_0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_28),
        .\zext_ln114_reg_98_reg[3]_0 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_n_11),
        .Q(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56
       (.Q({ap_CS_fsm_state10,ap_CS_fsm_state8,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[2] (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_8),
        .\ap_CS_fsm_reg[7] (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_3),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .\q0_reg[4] (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_4),
        .\q0_reg[5] (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_5),
        .\q0_reg[6] (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_6),
        .\q0_reg[7] (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_7),
        .ram_reg({grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_12,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_13,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_14,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_15}),
        .\zext_ln114_reg_101_reg[3]_0 (zext_ln114_reg_101_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_8),
        .Q(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79
       (.D(D),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[8] (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_11),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_1 (Q[1]),
        .ap_clk(ap_clk),
        .ap_done_cache_reg({ap_NS_fsm[9],ap_NS_fsm[0]}),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .grp_ClefiaKeySet128_fu_176_ap_done(grp_ClefiaKeySet128_fu_176_ap_done),
        .grp_ClefiaKeySet128_fu_176_ap_ready(grp_ClefiaKeySet128_fu_176_ap_ready),
        .grp_ClefiaKeySet128_fu_176_ap_start_reg(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .\idx86_load_reg_120_reg[1]_0 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_10),
        .\idx86_load_reg_120_reg[2]_0 (\idx86_load_reg_120_reg[2] ),
        .\idx86_load_reg_120_reg[3]_0 ({idx86_load_reg_120[3],idx86_load_reg_120[0]}),
        .\idx86_load_reg_120_reg[3]_1 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_9),
        .\q0_reg[7] ({grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_12,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_13,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_14,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_15}),
        .ram_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_23),
        .ram_reg_0(zext_ln114_reg_101_reg[2]),
        .ram_reg_1(ram_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_11),
        .Q(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36
       (.ADDRBWRADDR(fin_address0[0]),
        .D(ap_NS_fsm[2:1]),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .grp_ClefiaKeySet128_fu_176_ap_start_reg(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .grp_ClefiaKeySet128_fu_176_ap_start_reg_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_7),
        .\q0_reg[7] ({grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_8,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_9,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_10,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_11}),
        .\zext_ln114_reg_98_reg[3]_0 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_7),
        .Q(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44
       (.ADDRARDADDR({sel[6:3],sel[1:0]}),
        .ADDRBWRADDR(fout_address0[1]),
        .D(ap_NS_fsm[4:3]),
        .DIADI(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d1),
        .DIBDI(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d0),
        .DOADO(con128_q0),
        .DOBDO(fin_q0),
        .Q(\grp_ClefiaF1Xor_fu_405/ap_CS_fsm_pp0_stage2 ),
        .WEA(fout_we1),
        .WEBWE(fin_we0),
        .\ap_CS_fsm_reg[0]_0 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address1),
        .\ap_CS_fsm_reg[21]_0 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_28),
        .\ap_CS_fsm_reg[2]_0 (\grp_ClefiaF0Xor_125_fu_390/ap_CS_fsm_pp0_stage2 ),
        .\ap_CS_fsm_reg[2]_1 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_48),
        .\ap_CS_fsm_reg[3]_0 (fin_address0[3:1]),
        .\ap_CS_fsm_reg[3]_1 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_29),
        .\ap_CS_fsm_reg[3]_2 (fin_we1),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_2),
        .ap_ready_int(ap_ready_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .con128_address01__4(con128_address01__4),
        .con128_ce0(con128_ce0),
        .fin_ce0(fin_ce0),
        .fin_ce1(fin_ce1),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address1),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0({grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[6:4],grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[1:0]}),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0),
        .q0_reg({ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .q0_reg_0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_56),
        .ram_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0),
        .ram_reg_0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0),
        .ram_reg_1(fin_q1),
        .\reg_295_reg[7] ({fin_U_n_16,fin_U_n_17,fin_U_n_18,fin_U_n_19,fin_U_n_20,fin_U_n_21,fin_U_n_22,fin_U_n_23}),
        .\reg_297_reg[7] ({fin_U_n_24,fin_U_n_25,fin_U_n_26,fin_U_n_27,fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31}),
        .\src_load_24_reg_1030_reg[7] (\grp_ClefiaF1Xor_fu_405/src_load_24_reg_1030 ),
        .\src_load_38_reg_861_reg[7] (\grp_ClefiaF0Xor_125_fu_390/src_load_38_reg_861 ),
        .\xor_ln124_34_reg_902_reg[7] (\grp_ClefiaF0Xor_125_fu_390/xor_ln124_34_fu_436_p2 ),
        .\xor_ln124_3_reg_1070_reg[7] (\grp_ClefiaF1Xor_fu_405/xor_ln124_3_fu_484_p2 ),
        .\xor_ln124_reg_1005_reg[7] (\grp_ClefiaF0Xor_125_fu_390/xor_ln124_fu_315_p2 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_48),
        .Q(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(con128_q0),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOBDO(fout_q0),
        .Q({Q[2],Q[0]}),
        .WEA(WEA),
        .WEBWE(lk_we0),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[10]_1 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_56),
        .\ap_CS_fsm_reg[6]_0 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_119),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[7]_1 (\ap_CS_fsm_reg[7]_1 ),
        .\ap_CS_fsm_reg[7]_2 (\ap_CS_fsm_reg[7]_2 ),
        .\ap_CS_fsm_reg[7]_3 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_23),
        .\ap_CS_fsm_reg[7]_4 (ap_NS_fsm[8:7]),
        .\ap_CS_fsm_reg[7]_5 (lk_we1),
        .\ap_CS_fsm_reg[7]_6 ({sel[7],sel[2]}),
        .\ap_CS_fsm_reg[7]_7 (lk_address0[3:1]),
        .\ap_CS_fsm_reg[7]_8 (lk_d0),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm_reg[9]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_1),
        .ap_enable_reg_pp0_iter1_1(ap_enable_reg_pp0_iter1_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .con128_address01__4(con128_address01__4),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0({grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[6:4],grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[2:0]}),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0),
        .grp_ClefiaKeySet128_fu_176_rk_address0(grp_ClefiaKeySet128_fu_176_rk_address0),
        .grp_ClefiaKeySet128_fu_176_rk_address1(grp_ClefiaKeySet128_fu_176_rk_address1),
        .grp_ClefiaKeySet128_fu_176_rk_we0(grp_ClefiaKeySet128_fu_176_rk_we0),
        .grp_ClefiaKeySet192_fu_162_rk_ce1(grp_ClefiaKeySet192_fu_162_rk_ce1),
        .lk_ce0(lk_ce0),
        .lk_ce1(lk_ce1),
        .\lk_load_10_reg_1756_reg[7]_0 ({or_ln9_fu_1260_p3,or_ln10_fu_1278_p3[7:1]}),
        .\lk_load_11_reg_1763_reg[7]_0 ({or_ln10_fu_1278_p3[0],grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_82,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_83,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_84,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_85,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_86,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_87,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_88}),
        .\lk_load_12_reg_1795_reg[7]_0 ({or_ln11_fu_1328_p3,or_ln12_fu_1346_p3[7:1]}),
        .\lk_load_13_reg_1802_reg[7]_0 ({or_ln12_fu_1346_p3[0],grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_90,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_91,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_92,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_93,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_94,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_95,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_96}),
        .\lk_load_4_reg_1639_reg[7]_0 (lk_q1),
        .\lk_load_5_reg_1646_reg[7]_0 (lk_q0),
        .\lk_load_9_reg_1724_reg[7]_0 ({or_ln8_fu_1210_p3,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_43,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_44,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_45,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_46,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_47,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_48,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_49}),
        .\or_ln300_reg_1573_reg[5]_0 (\or_ln300_reg_1573_reg[5] ),
        .\or_ln300_reg_1573_reg[6]_0 (\or_ln300_reg_1573_reg[6] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_10(ram_reg_7),
        .ram_reg_11(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_6),
        .ram_reg_12(ram_reg_8),
        .ram_reg_13(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_7),
        .ram_reg_14(ram_reg_9),
        .ram_reg_15(ram_reg_10),
        .ram_reg_16(ram_reg_11),
        .ram_reg_17(ram_reg_12),
        .ram_reg_18(ram_reg_13),
        .ram_reg_19(ram_reg_14),
        .ram_reg_2(ram_reg_2),
        .ram_reg_20(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_3),
        .ram_reg_21(ram_reg_15),
        .ram_reg_22(ram_reg_16),
        .ram_reg_23(ram_reg_17),
        .ram_reg_24(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_10),
        .ram_reg_25(ram_reg_18),
        .ram_reg_26(ram_reg_i_158__1_n_0),
        .ram_reg_27(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_9),
        .ram_reg_28({zext_ln114_reg_101_reg[3],zext_ln114_reg_101_reg[1:0]}),
        .ram_reg_29({idx86_load_reg_120[3],idx86_load_reg_120[0]}),
        .ram_reg_3({ap_CS_fsm_state10,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state4}),
        .ram_reg_30(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_4),
        .ram_reg_8(ram_reg_6),
        .ram_reg_9(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_5),
        .\reg_586_reg[7]_0 ({or_ln13_fu_1398_p3,or_ln14_fu_1418_p3}),
        .\trunc_ln259_reg_1933_reg[6]_0 (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d1),
        .\xor_ln124_10_reg_1885_reg[7]_0 (xor_ln124_10_fu_1100_p2),
        .\xor_ln124_11_reg_1901_reg[7]_0 (xor_ln124_11_fu_1164_p2),
        .\xor_ln124_12_reg_1922_reg[7]_0 (xor_ln124_12_fu_1232_p2),
        .\xor_ln124_13_reg_1943_reg[7]_0 (xor_ln124_13_fu_1300_p2),
        .\xor_ln124_14_reg_1964_reg[7]_0 (xor_ln124_14_fu_1368_p2),
        .\xor_ln124_9_reg_1864_reg[7]_0 (xor_ln124_9_fu_1028_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_119),
        .Q(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_28 lk_U
       (.ADDRBWRADDR(lk_address0),
        .WEBWE(lk_we0),
        .ap_clk(ap_clk),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[2:0]),
        .lk_ce0(lk_ce0),
        .lk_ce1(lk_ce1),
        .ram_reg_0(lk_q1),
        .ram_reg_1(lk_q0),
        .ram_reg_2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d1),
        .ram_reg_3(lk_d0),
        .ram_reg_4(lk_we1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_158__1
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state10),
        .O(ram_reg_i_158__1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1
   (ap_enable_reg_pp0_iter1,
    ADDRBWRADDR,
    \zext_ln114_reg_98_reg[3]_0 ,
    D,
    grp_ClefiaKeySet128_fu_176_ap_start_reg_reg,
    \q0_reg[7] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
    Q,
    grp_ClefiaKeySet128_fu_176_ap_start_reg,
    ap_rst_n);
  output ap_enable_reg_pp0_iter1;
  output [0:0]ADDRBWRADDR;
  output [2:0]\zext_ln114_reg_98_reg[3]_0 ;
  output [1:0]D;
  output grp_ClefiaKeySet128_fu_176_ap_start_reg_reg;
  output [3:0]\q0_reg[7] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg;
  input [2:0]Q;
  input grp_ClefiaKeySet128_fu_176_ap_start_reg;
  input ap_rst_n;

  wire [0:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [2:0]Q;
  wire [3:0]add_ln117_fu_74_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ap_sig_allocacmp_idx_load;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg;
  wire [0:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0;
  wire grp_ClefiaKeySet128_fu_176_ap_start_reg;
  wire grp_ClefiaKeySet128_fu_176_ap_start_reg_reg;
  wire idx_fu_300;
  wire \idx_fu_30_reg_n_0_[0] ;
  wire \idx_fu_30_reg_n_0_[1] ;
  wire \idx_fu_30_reg_n_0_[2] ;
  wire \idx_fu_30_reg_n_0_[3] ;
  wire [7:5]p_0_out;
  wire [3:0]\q0_reg[7] ;
  wire [2:0]\zext_ln114_reg_98_reg[3]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_33 flow_control_loop_pipe_sequential_init_U
       (.D({p_0_out,add_ln117_fu_74_p2[0]}),
        .Q(Q[1:0]),
        .add_ln117_fu_74_p2(add_ln117_fu_74_p2[3:1]),
        .\ap_CS_fsm_reg[1] (D),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\idx_fu_30_reg_n_0_[3] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\idx_fu_30_reg_n_0_[2] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_1(\idx_fu_30_reg_n_0_[0] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_2(\idx_fu_30_reg_n_0_[1] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_idx_load(ap_sig_allocacmp_idx_load),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .grp_ClefiaKeySet128_fu_176_ap_start_reg(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .grp_ClefiaKeySet128_fu_176_ap_start_reg_reg(grp_ClefiaKeySet128_fu_176_ap_start_reg_reg),
        .idx_fu_300(idx_fu_300),
        .\idx_fu_30_reg[0] (flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \idx_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[0]),
        .Q(\idx_fu_30_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[1]),
        .Q(\idx_fu_30_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[2]),
        .Q(\idx_fu_30_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[3]),
        .Q(\idx_fu_30_reg_n_0_[3] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_9__12
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0),
        .I1(Q[2]),
        .O(ADDRBWRADDR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_34 skey_U
       (.D({p_0_out,add_ln117_fu_74_p2[0]}),
        .ap_clk(ap_clk),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .\q0_reg[7]_0 (\q0_reg[7] ));
  FDRE \zext_ln114_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_load[0]),
        .Q(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_load[1]),
        .Q(\zext_ln114_reg_98_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_load[2]),
        .Q(\zext_ln114_reg_98_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_load[3]),
        .Q(\zext_ln114_reg_98_reg[3]_0 [2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115
   (ap_enable_reg_pp0_iter1,
    ADDRBWRADDR,
    \idx66_fu_30_reg[1]_0 ,
    D,
    \ap_CS_fsm_reg[7] ,
    \zext_ln114_reg_98_reg[3]_0 ,
    \idx66_fu_30_reg[3]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
    ram_reg,
    ap_ready_int,
    Q,
    ram_reg_0,
    ap_rst_n);
  output ap_enable_reg_pp0_iter1;
  output [2:0]ADDRBWRADDR;
  output [0:0]\idx66_fu_30_reg[1]_0 ;
  output [1:0]D;
  output [0:0]\ap_CS_fsm_reg[7] ;
  output [2:0]\zext_ln114_reg_98_reg[3]_0 ;
  output \idx66_fu_30_reg[3]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg;
  input ram_reg;
  input ap_ready_int;
  input [2:0]Q;
  input ram_reg_0;
  input ap_rst_n;

  wire [2:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg;
  wire [3:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0;
  wire [0:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0;
  wire idx66_fu_300;
  wire [0:0]\idx66_fu_30_reg[1]_0 ;
  wire \idx66_fu_30_reg[3]_0 ;
  wire \idx66_fu_30_reg_n_0_[0] ;
  wire \idx66_fu_30_reg_n_0_[1] ;
  wire \idx66_fu_30_reg_n_0_[2] ;
  wire \idx66_fu_30_reg_n_0_[3] ;
  wire ram_reg;
  wire ram_reg_0;
  wire [2:0]\zext_ln114_reg_98_reg[3]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_39 flow_control_loop_pipe_sequential_init_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .Q(Q[1:0]),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\idx66_fu_30_reg_n_0_[1] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\idx66_fu_30_reg_n_0_[0] ),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_14),
        .ap_ready_int(ap_ready_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg(\idx66_fu_30_reg_n_0_[2] ),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0(\idx66_fu_30_reg_n_0_[3] ),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0({grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0[3:2],grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0[0]}),
        .idx66_fu_300(idx66_fu_300),
        .\idx66_fu_30_reg[0] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\idx66_fu_30_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_13),
        .\idx66_fu_30_reg[1] (\idx66_fu_30_reg[1]_0 ),
        .\idx66_fu_30_reg[1]_0 (flow_control_loop_pipe_sequential_init_U_n_11),
        .\idx66_fu_30_reg[2] (flow_control_loop_pipe_sequential_init_U_n_3),
        .\idx66_fu_30_reg[3] (\idx66_fu_30_reg[3]_0 ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0));
  FDRE \idx66_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx66_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\idx66_fu_30_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx66_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx66_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\idx66_fu_30_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx66_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx66_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\idx66_fu_30_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx66_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx66_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\idx66_fu_30_reg_n_0_[3] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_9__5
       (.I0(Q[2]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0),
        .O(\ap_CS_fsm_reg[7] ));
  FDRE \zext_ln114_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0[0]),
        .Q(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx66_fu_30_reg[1]_0 ),
        .Q(\zext_ln114_reg_98_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0[2]),
        .Q(\zext_ln114_reg_98_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0[3]),
        .Q(\zext_ln114_reg_98_reg[3]_0 [2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116
   (ap_done_cache,
    ap_enable_reg_pp0_iter1,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
    \ap_CS_fsm_reg[7] ,
    \q0_reg[4] ,
    \q0_reg[5] ,
    \q0_reg[6] ,
    \q0_reg[7] ,
    \ap_CS_fsm_reg[2] ,
    \zext_ln114_reg_101_reg[3]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
    ap_rst_n,
    Q,
    ap_enable_reg_pp0_iter1_0,
    ram_reg);
  output ap_done_cache;
  output ap_enable_reg_pp0_iter1;
  output grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready;
  output \ap_CS_fsm_reg[7] ;
  output \q0_reg[4] ;
  output \q0_reg[5] ;
  output \q0_reg[6] ;
  output \q0_reg[7] ;
  output \ap_CS_fsm_reg[2] ;
  output [3:0]\zext_ln114_reg_101_reg[3]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg;
  input ap_rst_n;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter1_0;
  input [3:0]ram_reg;

  wire [3:0]Q;
  wire [3:0]add_ln117_fu_75_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ap_sig_allocacmp_idx70_load;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg;
  wire idx70_fu_300;
  wire idx70_fu_301;
  wire \idx70_fu_30_reg_n_0_[0] ;
  wire \idx70_fu_30_reg_n_0_[1] ;
  wire \idx70_fu_30_reg_n_0_[2] ;
  wire \idx70_fu_30_reg_n_0_[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire [3:0]ram_reg;
  wire [3:0]\zext_ln114_reg_101_reg[3]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_37 flow_control_loop_pipe_sequential_init_U
       (.D({flow_control_loop_pipe_sequential_init_U_n_1,flow_control_loop_pipe_sequential_init_U_n_2,flow_control_loop_pipe_sequential_init_U_n_3,add_ln117_fu_75_p2[0]}),
        .E(idx70_fu_301),
        .Q(Q[0]),
        .add_ln117_fu_75_p2(add_ln117_fu_75_p2[3:1]),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .idx70_fu_300(idx70_fu_300),
        .\idx70_fu_30_reg[1] (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready),
        .\idx70_fu_30_reg[3] (ap_sig_allocacmp_idx70_load),
        .\zext_ln114_reg_101_reg[3] (\idx70_fu_30_reg_n_0_[0] ),
        .\zext_ln114_reg_101_reg[3]_0 (\idx70_fu_30_reg_n_0_[3] ),
        .\zext_ln114_reg_101_reg[3]_1 (\idx70_fu_30_reg_n_0_[1] ),
        .\zext_ln114_reg_101_reg[3]_2 (\idx70_fu_30_reg_n_0_[2] ));
  FDRE \idx70_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx70_fu_300),
        .D(add_ln117_fu_75_p2[0]),
        .Q(\idx70_fu_30_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx70_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx70_fu_300),
        .D(add_ln117_fu_75_p2[1]),
        .Q(\idx70_fu_30_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx70_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx70_fu_300),
        .D(add_ln117_fu_75_p2[2]),
        .Q(\idx70_fu_30_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx70_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx70_fu_300),
        .D(add_ln117_fu_75_p2[3]),
        .Q(\idx70_fu_30_reg_n_0_[3] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF400040)) 
    ram_reg_i_42__7
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(ap_enable_reg_pp0_iter1_0),
        .O(\ap_CS_fsm_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_38 skey_U
       (.D({flow_control_loop_pipe_sequential_init_U_n_1,flow_control_loop_pipe_sequential_init_U_n_2,flow_control_loop_pipe_sequential_init_U_n_3,add_ln117_fu_75_p2[0]}),
        .Q(Q[3:2]),
        .ap_clk(ap_clk),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .ram_reg(ram_reg));
  FDRE \zext_ln114_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(idx70_fu_301),
        .D(ap_sig_allocacmp_idx70_load[0]),
        .Q(\zext_ln114_reg_101_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_101_reg[1] 
       (.C(ap_clk),
        .CE(idx70_fu_301),
        .D(ap_sig_allocacmp_idx70_load[1]),
        .Q(\zext_ln114_reg_101_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_101_reg[2] 
       (.C(ap_clk),
        .CE(idx70_fu_301),
        .D(ap_sig_allocacmp_idx70_load[2]),
        .Q(\zext_ln114_reg_101_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln114_reg_101_reg[3] 
       (.C(ap_clk),
        .CE(idx70_fu_301),
        .D(ap_sig_allocacmp_idx70_load[3]),
        .Q(\zext_ln114_reg_101_reg[3]_0 [3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117
   (ap_enable_reg_pp0_iter1,
    \idx86_load_reg_120_reg[2]_0 ,
    \idx86_load_reg_120_reg[3]_0 ,
    D,
    grp_ClefiaKeySet128_fu_176_ap_ready,
    grp_ClefiaKeySet128_fu_176_ap_done,
    ap_done_cache_reg,
    \idx86_load_reg_120_reg[3]_1 ,
    \idx86_load_reg_120_reg[1]_0 ,
    \ap_CS_fsm_reg[8] ,
    \q0_reg[7] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    \ap_CS_fsm_reg[8]_0 ,
    grp_ClefiaKeySet128_fu_176_ap_start_reg,
    \ap_CS_fsm_reg[8]_1 ,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
    ap_rst_n);
  output ap_enable_reg_pp0_iter1;
  output \idx86_load_reg_120_reg[2]_0 ;
  output [1:0]\idx86_load_reg_120_reg[3]_0 ;
  output [0:0]D;
  output grp_ClefiaKeySet128_fu_176_ap_ready;
  output grp_ClefiaKeySet128_fu_176_ap_done;
  output [1:0]ap_done_cache_reg;
  output \idx86_load_reg_120_reg[3]_1 ;
  output \idx86_load_reg_120_reg[1]_0 ;
  output \ap_CS_fsm_reg[8] ;
  output [3:0]\q0_reg[7] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input ram_reg;
  input [0:0]ram_reg_0;
  input ram_reg_1;
  input \ap_CS_fsm_reg[8]_0 ;
  input grp_ClefiaKeySet128_fu_176_ap_start_reg;
  input [0:0]\ap_CS_fsm_reg[8]_1 ;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg;
  input ap_rst_n;

  wire [0:0]D;
  wire [3:0]Q;
  wire [3:0]add_ln117_fu_77_p2;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire [0:0]\ap_CS_fsm_reg[8]_1 ;
  wire ap_clk;
  wire [1:0]ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ap_sig_allocacmp_idx86_load;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg;
  wire grp_ClefiaKeySet128_fu_176_ap_done;
  wire grp_ClefiaKeySet128_fu_176_ap_ready;
  wire grp_ClefiaKeySet128_fu_176_ap_start_reg;
  wire idx86_fu_320;
  wire \idx86_fu_32_reg_n_0_[0] ;
  wire \idx86_fu_32_reg_n_0_[1] ;
  wire \idx86_fu_32_reg_n_0_[2] ;
  wire \idx86_fu_32_reg_n_0_[3] ;
  wire [2:1]idx86_load_reg_120;
  wire \idx86_load_reg_120_reg[1]_0 ;
  wire \idx86_load_reg_120_reg[2]_0 ;
  wire [1:0]\idx86_load_reg_120_reg[3]_0 ;
  wire \idx86_load_reg_120_reg[3]_1 ;
  wire [3:0]\q0_reg[7] ;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_35 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q({Q[3:2],Q[0]}),
        .add_ln117_fu_77_p2(add_ln117_fu_77_p2[3:1]),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_1 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_10),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_idx86_load(ap_sig_allocacmp_idx86_load[2:0]),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .grp_ClefiaKeySet128_fu_176_ap_done(grp_ClefiaKeySet128_fu_176_ap_done),
        .grp_ClefiaKeySet128_fu_176_ap_ready(grp_ClefiaKeySet128_fu_176_ap_ready),
        .grp_ClefiaKeySet128_fu_176_ap_start_reg(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .idx86_fu_320(idx86_fu_320),
        .\idx86_fu_32_reg[3] ({ap_sig_allocacmp_idx86_load[3],flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,add_ln117_fu_77_p2[0]}),
        .\idx86_fu_32_reg[3]_0 (\idx86_fu_32_reg_n_0_[0] ),
        .\idx86_fu_32_reg[3]_1 (\idx86_fu_32_reg_n_0_[1] ),
        .\idx86_fu_32_reg[3]_2 (\idx86_fu_32_reg_n_0_[2] ),
        .\idx86_fu_32_reg[3]_3 (\idx86_fu_32_reg_n_0_[3] ));
  FDRE \idx86_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(idx86_fu_320),
        .D(add_ln117_fu_77_p2[0]),
        .Q(\idx86_fu_32_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx86_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(idx86_fu_320),
        .D(add_ln117_fu_77_p2[1]),
        .Q(\idx86_fu_32_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx86_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(idx86_fu_320),
        .D(add_ln117_fu_77_p2[2]),
        .Q(\idx86_fu_32_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx86_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(idx86_fu_320),
        .D(add_ln117_fu_77_p2[3]),
        .Q(\idx86_fu_32_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx86_load_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx86_load[0]),
        .Q(\idx86_load_reg_120_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \idx86_load_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx86_load[1]),
        .Q(idx86_load_reg_120[1]),
        .R(1'b0));
  FDRE \idx86_load_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx86_load[2]),
        .Q(idx86_load_reg_120[2]),
        .R(1'b0));
  FDRE \idx86_load_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx86_load[3]),
        .Q(\idx86_load_reg_120_reg[3]_0 [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_226
       (.I0(\idx86_load_reg_120_reg[3]_0 [1]),
        .I1(Q[3]),
        .O(\idx86_load_reg_120_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hB8B8BB8800000000)) 
    ram_reg_i_91__5
       (.I0(idx86_load_reg_120[2]),
        .I1(Q[3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(Q[1]),
        .I5(ram_reg_1),
        .O(\idx86_load_reg_120_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_95__3
       (.I0(idx86_load_reg_120[1]),
        .I1(Q[3]),
        .O(\idx86_load_reg_120_reg[1]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_36 skey_U
       (.D({ap_sig_allocacmp_idx86_load[3],flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,add_ln117_fu_77_p2[0]}),
        .ap_clk(ap_clk),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .\q0_reg[7]_0 (\q0_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1
   (Q,
    \ap_CS_fsm_reg[2]_0 ,
    con128_ce0,
    con128_address01__4,
    ADDRARDADDR,
    WEA,
    fout_ce1,
    fout_ce0,
    ADDRBWRADDR,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg,
    ap_ready_int,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    fin_ce1,
    fin_ce0,
    D,
    \ap_CS_fsm_reg[21]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    WEBWE,
    DIADI,
    DIBDI,
    \ap_CS_fsm_reg[2]_1 ,
    \src_load_38_reg_861_reg[7] ,
    \src_load_24_reg_1030_reg[7] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0,
    q0_reg,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0,
    q0_reg_0,
    ap_rst_n,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
    ram_reg,
    ram_reg_0,
    ap_enable_reg_pp0_iter1,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
    ap_done_cache,
    ram_reg_1,
    DOBDO,
    DOADO,
    \xor_ln124_reg_1005_reg[7] ,
    \xor_ln124_34_reg_902_reg[7] ,
    \reg_295_reg[7] ,
    \xor_ln124_3_reg_1070_reg[7] ,
    \reg_297_reg[7] );
  output [0:0]Q;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output con128_ce0;
  output con128_address01__4;
  output [5:0]ADDRARDADDR;
  output [0:0]WEA;
  output fout_ce1;
  output fout_ce0;
  output [0:0]ADDRBWRADDR;
  output [2:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg;
  output ap_ready_int;
  output [2:0]\ap_CS_fsm_reg[3]_0 ;
  output [2:0]\ap_CS_fsm_reg[0]_0 ;
  output fin_ce1;
  output fin_ce0;
  output [1:0]D;
  output \ap_CS_fsm_reg[21]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output [0:0]\ap_CS_fsm_reg[3]_2 ;
  output [0:0]WEBWE;
  output [7:0]DIADI;
  output [7:0]DIBDI;
  output \ap_CS_fsm_reg[2]_1 ;
  output [7:0]\src_load_38_reg_861_reg[7] ;
  output [7:0]\src_load_24_reg_1030_reg[7] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0;
  input [4:0]q0_reg;
  input [4:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0;
  input q0_reg_0;
  input ap_rst_n;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg;
  input [0:0]ram_reg;
  input [2:0]ram_reg_0;
  input ap_enable_reg_pp0_iter1;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready;
  input ap_done_cache;
  input [7:0]ram_reg_1;
  input [7:0]DOBDO;
  input [7:0]DOADO;
  input [7:0]\xor_ln124_reg_1005_reg[7] ;
  input [7:0]\xor_ln124_34_reg_902_reg[7] ;
  input [7:0]\reg_295_reg[7] ;
  input [7:0]\xor_ln124_3_reg_1070_reg[7] ;
  input [7:0]\reg_297_reg[7] ;

  wire [5:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [3:0]add_ln193_fu_439_p2;
  wire [6:3]add_ln196_fu_454_p2;
  wire \ap_CS_fsm[1]_i_2__6_n_0 ;
  wire \ap_CS_fsm[1]_i_3__1_n_0 ;
  wire \ap_CS_fsm[1]_i_4__1_n_0 ;
  wire \ap_CS_fsm[1]_i_5__1_n_0 ;
  wire \ap_CS_fsm[1]_i_6__1_n_0 ;
  wire \ap_CS_fsm[1]_i_7__1_n_0 ;
  wire \ap_CS_fsm[1]_i_8__1_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage17;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage1_0;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage3_1;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [2:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire [2:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1__14_n_0;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]\clefia_s0_U/q0_reg ;
  wire clefia_s0_ce0;
  wire [7:0]\clefia_s1_U/q0_reg ;
  wire clefia_s1_ce0;
  wire con128_address01__4;
  wire con128_ce0;
  wire con128_ce01;
  wire dst_address01__0;
  wire dst_address01__0_2;
  wire fin_address0117_out__0;
  wire fin_address0118_out__0;
  wire fin_address016_out__2;
  wire fin_address01__0;
  wire fin_ce0;
  wire fin_ce01__2;
  wire fin_ce1;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire fout_address012_out__3;
  wire fout_address01__0;
  wire fout_ce0;
  wire fout_ce01__2;
  wire fout_ce1;
  wire grp_ClefiaF0Xor_125_fu_390_ap_start_reg;
  wire grp_ClefiaF0Xor_125_fu_390_n_20;
  wire grp_ClefiaF0Xor_125_fu_390_n_21;
  wire grp_ClefiaF0Xor_125_fu_390_n_23;
  wire grp_ClefiaF0Xor_125_fu_390_n_30;
  wire grp_ClefiaF0Xor_125_fu_390_n_31;
  wire grp_ClefiaF0Xor_125_fu_390_n_32;
  wire grp_ClefiaF0Xor_125_fu_390_n_33;
  wire grp_ClefiaF0Xor_125_fu_390_n_53;
  wire grp_ClefiaF0Xor_125_fu_390_n_55;
  wire grp_ClefiaF0Xor_125_fu_390_n_56;
  wire grp_ClefiaF0Xor_125_fu_390_n_57;
  wire grp_ClefiaF0Xor_125_fu_390_n_58;
  wire grp_ClefiaF0Xor_125_fu_390_n_59;
  wire grp_ClefiaF0Xor_125_fu_390_n_60;
  wire grp_ClefiaF1Xor_fu_405_ap_start_reg;
  wire [7:0]grp_ClefiaF1Xor_fu_405_dst_d0;
  wire [7:0]grp_ClefiaF1Xor_fu_405_dst_d1;
  wire grp_ClefiaF1Xor_fu_405_n_18;
  wire grp_ClefiaF1Xor_fu_405_n_21;
  wire grp_ClefiaF1Xor_fu_405_n_22;
  wire grp_ClefiaF1Xor_fu_405_n_23;
  wire grp_ClefiaF1Xor_fu_405_n_24;
  wire grp_ClefiaF1Xor_fu_405_n_25;
  wire grp_ClefiaF1Xor_fu_405_n_26;
  wire grp_ClefiaF1Xor_fu_405_n_27;
  wire grp_ClefiaF1Xor_fu_405_n_28;
  wire grp_ClefiaF1Xor_fu_405_n_29;
  wire grp_ClefiaF1Xor_fu_405_n_30;
  wire grp_ClefiaF1Xor_fu_405_n_31;
  wire grp_ClefiaF1Xor_fu_405_n_32;
  wire grp_ClefiaF1Xor_fu_405_n_33;
  wire grp_ClefiaF1Xor_fu_405_n_34;
  wire grp_ClefiaF1Xor_fu_405_n_35;
  wire grp_ClefiaF1Xor_fu_405_n_36;
  wire grp_ClefiaF1Xor_fu_405_n_56;
  wire grp_ClefiaF1Xor_fu_405_rk_ce0;
  wire grp_ClefiaF1Xor_fu_405_src_ce1;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg;
  wire [2:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we1;
  wire [4:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0;
  wire icmp_ln197_reg_485;
  wire idx56_fu_740;
  wire idx56_fu_7401_out;
  wire [6:3]idx56_fu_74_reg;
  wire [6:6]or_ln134_7_fu_869_p3;
  wire p_4_in;
  wire [4:0]q0_reg;
  wire q0_reg_0;
  wire r_assign_fu_78;
  wire [3:0]r_assign_fu_78_reg;
  wire [0:0]ram_reg;
  wire [2:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_i_21__8_n_0;
  wire ram_reg_i_22__7_n_0;
  wire ram_reg_i_25__6_n_0;
  wire ram_reg_i_26__7_n_0;
  wire ram_reg_i_30__5_n_0;
  wire ram_reg_i_31__6_n_0;
  wire ram_reg_i_32__7_n_0;
  wire ram_reg_i_33__6_n_0;
  wire ram_reg_i_33__7_n_0;
  wire ram_reg_i_34__7_n_0;
  wire ram_reg_i_35__6_n_0;
  wire ram_reg_i_36__6_n_0;
  wire ram_reg_i_37__6_n_0;
  wire ram_reg_i_44__5_n_0;
  wire ram_reg_i_74__2_n_0;
  wire ram_reg_i_75__2_n_0;
  wire ram_reg_i_76__2_n_0;
  wire ram_reg_i_77__2_n_0;
  wire [7:0]\reg_295_reg[7] ;
  wire [7:0]\reg_297_reg[7] ;
  wire [6:3]rk_offset;
  wire [7:0]\src_load_24_reg_1030_reg[7] ;
  wire [7:0]\src_load_38_reg_861_reg[7] ;
  wire [4:4]x_assign_16_fu_815_p3;
  wire [3:2]x_assign_17_reg_1055;
  wire [7:0]\xor_ln124_34_reg_902_reg[7] ;
  wire [7:0]\xor_ln124_3_reg_1070_reg[7] ;
  wire [7:0]\xor_ln124_reg_1005_reg[7] ;
  wire [4:2]xor_ln180_fu_612_p2;
  wire z_12_reg_11270;

  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFFFF4404)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(icmp_ln197_reg_485),
        .I4(ap_CS_fsm_pp0_stage26),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1__12 
       (.I0(\ap_CS_fsm[1]_i_2__6_n_0 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I3(\ap_CS_fsm[1]_i_4__1_n_0 ),
        .I4(\ap_CS_fsm_reg_n_0_[18] ),
        .I5(ap_CS_fsm_pp0_stage19),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[1]_i_2__6 
       (.I0(\ap_CS_fsm[1]_i_5__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(ap_CS_fsm_pp0_stage9),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(\ap_CS_fsm[1]_i_6__1_n_0 ),
        .O(\ap_CS_fsm[1]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h4505)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(icmp_ln197_reg_485),
        .O(\ap_CS_fsm[1]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4__1 
       (.I0(\ap_CS_fsm[1]_i_7__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(ap_CS_fsm_pp0_stage21),
        .I3(ap_CS_fsm_pp0_stage26),
        .O(\ap_CS_fsm[1]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_5__1 
       (.I0(ap_CS_fsm_pp0_stage17),
        .I1(\ap_CS_fsm_reg_n_0_[15] ),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\ap_CS_fsm[1]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[1]_i_6__1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(\ap_CS_fsm_reg_n_0_[14] ),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(\ap_CS_fsm_reg_n_0_[4] ),
        .I4(\ap_CS_fsm[1]_i_8__1_n_0 ),
        .O(\ap_CS_fsm[1]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_7__1 
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_CS_fsm_pp0_stage22),
        .I2(ap_CS_fsm_pp0_stage23),
        .I3(ap_CS_fsm_pp0_stage20),
        .O(\ap_CS_fsm[1]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_8__1 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage16),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_CS_fsm_pp0_stage12),
        .O(\ap_CS_fsm[1]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_done_reg1));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage16),
        .Q(ap_CS_fsm_pp0_stage17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage17),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage20),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage21),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage22),
        .Q(ap_CS_fsm_pp0_stage23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage23),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage24),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(ap_CS_fsm_pp0_stage26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_rst_n),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage26),
        .I4(ap_enable_reg_pp0_iter1_0),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hCC000A0A)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__14
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(icmp_ln197_reg_485),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage26),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1__14_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1__14_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_30 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(r_assign_fu_78),
        .Q({ap_CS_fsm_pp0_stage26,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[4] (q0_reg[2:1]),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .icmp_ln197_reg_485(icmp_ln197_reg_485),
        .idx56_fu_740(idx56_fu_740),
        .\r_assign_fu_78_reg[0] (r_assign_fu_78_reg),
        .\r_assign_fu_78_reg[2] (add_ln193_fu_439_p2),
        .\r_assign_fu_78_reg[3] (flow_control_loop_pipe_sequential_init_U_n_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_125 grp_ClefiaF0Xor_125_fu_390
       (.ADDRBWRADDR({grp_ClefiaF1Xor_fu_405_n_29,grp_ClefiaF1Xor_fu_405_n_30,grp_ClefiaF1Xor_fu_405_n_31,grp_ClefiaF1Xor_fu_405_n_32,grp_ClefiaF1Xor_fu_405_n_33,grp_ClefiaF1Xor_fu_405_n_34,grp_ClefiaF1Xor_fu_405_n_35,grp_ClefiaF1Xor_fu_405_n_36}),
        .D(xor_ln180_fu_612_p2),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .DOBDO(\clefia_s0_U/q0_reg ),
        .Q({ap_CS_fsm_pp0_stage3_1,\ap_CS_fsm_reg[2]_0 ,ap_CS_fsm_pp0_stage1_0}),
        .\ap_CS_fsm_reg[0]_0 (grp_ClefiaF0Xor_125_fu_390_n_60),
        .\ap_CS_fsm_reg[19] (grp_ClefiaF0Xor_125_fu_390_n_23),
        .\ap_CS_fsm_reg[23] (\ap_CS_fsm_reg[0]_0 [1:0]),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF0Xor_125_fu_390_n_20),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 [1:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg_0(grp_ClefiaF0Xor_125_fu_390_n_21),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .con128_ce0(con128_ce0),
        .con128_ce01(con128_ce01),
        .dst_address01__0(dst_address01__0),
        .dst_address01__0_0(dst_address01__0_2),
        .fin_address0118_out__0(fin_address0118_out__0),
        .fin_address016_out__2(fin_address016_out__2),
        .fin_address01__0(fin_address01__0),
        .fin_ce0(fin_ce0),
        .fin_ce01__2(fin_ce01__2),
        .fin_ce1(fin_ce1),
        .fout_address012_out__3(fout_address012_out__3),
        .fout_ce01__2(fout_ce01__2),
        .grp_ClefiaF0Xor_125_fu_390_ap_start_reg(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .grp_ClefiaF1Xor_fu_405_dst_d0(grp_ClefiaF1Xor_fu_405_dst_d0),
        .grp_ClefiaF1Xor_fu_405_dst_d1(grp_ClefiaF1Xor_fu_405_dst_d1),
        .grp_ClefiaF1Xor_fu_405_rk_ce0(grp_ClefiaF1Xor_fu_405_rk_ce0),
        .grp_ClefiaF1Xor_fu_405_src_ce1(grp_ClefiaF1Xor_fu_405_src_ce1),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0),
        .p_4_in(p_4_in),
        .q0_reg_1(\clefia_s1_U/q0_reg ),
        .q0_reg_2({grp_ClefiaF0Xor_125_fu_390_n_53,x_assign_16_fu_815_p3,grp_ClefiaF0Xor_125_fu_390_n_55,grp_ClefiaF0Xor_125_fu_390_n_56,grp_ClefiaF0Xor_125_fu_390_n_57}),
        .q0_reg_3({grp_ClefiaF0Xor_125_fu_390_n_58,grp_ClefiaF0Xor_125_fu_390_n_59}),
        .q0_reg_4({grp_ClefiaF1Xor_fu_405_n_21,grp_ClefiaF1Xor_fu_405_n_22,grp_ClefiaF1Xor_fu_405_n_23,grp_ClefiaF1Xor_fu_405_n_24,grp_ClefiaF1Xor_fu_405_n_25,grp_ClefiaF1Xor_fu_405_n_26,grp_ClefiaF1Xor_fu_405_n_27,grp_ClefiaF1Xor_fu_405_n_28}),
        .q0_reg_5({q0_reg[4],q0_reg[2],q0_reg[0]}),
        .q0_reg_6(con128_address01__4),
        .ram_reg(ram_reg_i_34__7_n_0),
        .ram_reg_0(ram_reg_i_22__7_n_0),
        .ram_reg_1(ram_reg_i_25__6_n_0),
        .ram_reg_10(ram_reg_1),
        .ram_reg_2(ram_reg_0[1:0]),
        .ram_reg_3(ram_reg_i_30__5_n_0),
        .ram_reg_4(ram_reg_i_31__6_n_0),
        .ram_reg_5(grp_ClefiaF1Xor_fu_405_n_18),
        .ram_reg_6(ram_reg_i_21__8_n_0),
        .ram_reg_7(ram_reg_i_33__6_n_0),
        .ram_reg_8(ram_reg_i_26__7_n_0),
        .ram_reg_9(ap_ready_int),
        .ram_reg_i_34__6({ap_CS_fsm_pp0_stage19,\ap_CS_fsm_reg_n_0_[0] }),
        .\reg_295_reg[7]_0 (\reg_295_reg[7] ),
        .\rk_offset_read_reg_814_reg[3]_0 (grp_ClefiaF0Xor_125_fu_390_n_30),
        .\rk_offset_read_reg_814_reg[4]_0 (grp_ClefiaF0Xor_125_fu_390_n_31),
        .\rk_offset_read_reg_814_reg[5]_0 (grp_ClefiaF0Xor_125_fu_390_n_32),
        .\rk_offset_read_reg_814_reg[6]_0 (grp_ClefiaF0Xor_125_fu_390_n_33),
        .\rk_offset_read_reg_814_reg[6]_1 (idx56_fu_74_reg),
        .\src_load_38_reg_861_reg[7]_0 (\src_load_38_reg_861_reg[7] ),
        .\src_load_38_reg_861_reg[7]_1 (DOBDO),
        .\xor_ln124_34_reg_902_reg[7]_0 (\xor_ln124_34_reg_902_reg[7] ),
        .\xor_ln124_reg_836_reg[7]_0 (\xor_ln124_reg_1005_reg[7] ),
        .\xor_ln180_reg_1095_reg[3] (x_assign_17_reg_1055),
        .\xor_ln180_reg_1095_reg[4] (or_ln134_7_fu_869_p3),
        .z_12_reg_11270(z_12_reg_11270));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_125_fu_390_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_125_fu_390_n_60),
        .Q(grp_ClefiaF0Xor_125_fu_390_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor grp_ClefiaF1Xor_fu_405
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(or_ln134_7_fu_869_p3),
        .DOADO(DOADO),
        .DOBDO(\clefia_s0_U/q0_reg ),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaF1Xor_fu_405_n_18),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[9] (grp_ClefiaF1Xor_fu_405_n_56),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .dst_address01__0(dst_address01__0_2),
        .dst_address01__0_0(dst_address01__0),
        .fin_address01__0(fin_address01__0),
        .fout_address012_out__3(fout_address012_out__3),
        .fout_address01__0(fout_address01__0),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .grp_ClefiaF1Xor_fu_405_ap_start_reg(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .grp_ClefiaF1Xor_fu_405_dst_d0(grp_ClefiaF1Xor_fu_405_dst_d0),
        .grp_ClefiaF1Xor_fu_405_dst_d1(grp_ClefiaF1Xor_fu_405_dst_d1),
        .grp_ClefiaF1Xor_fu_405_rk_ce0(grp_ClefiaF1Xor_fu_405_rk_ce0),
        .grp_ClefiaF1Xor_fu_405_src_ce1(grp_ClefiaF1Xor_fu_405_src_ce1),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg[1:0]),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0),
        .p_4_in(p_4_in),
        .q0_reg(q0_reg[4:2]),
        .q0_reg_0(q0_reg_0),
        .q0_reg_1(grp_ClefiaF0Xor_125_fu_390_n_30),
        .q0_reg_2({ap_CS_fsm_pp0_stage3_1,\ap_CS_fsm_reg[2]_0 ,ap_CS_fsm_pp0_stage1_0}),
        .q0_reg_3(con128_address01__4),
        .q0_reg_4(grp_ClefiaF0Xor_125_fu_390_n_31),
        .q0_reg_5(grp_ClefiaF0Xor_125_fu_390_n_32),
        .q0_reg_6(grp_ClefiaF0Xor_125_fu_390_n_33),
        .ram_reg({ap_CS_fsm_pp0_stage26,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage9,\ap_CS_fsm_reg_n_0_[0] }),
        .ram_reg_0(grp_ClefiaF0Xor_125_fu_390_n_20),
        .ram_reg_1(ram_reg),
        .ram_reg_10(ram_reg_i_77__2_n_0),
        .ram_reg_11(ram_reg_1),
        .ram_reg_2(ram_reg_i_37__6_n_0),
        .ram_reg_3(ram_reg_i_35__6_n_0),
        .ram_reg_4(ram_reg_i_36__6_n_0),
        .ram_reg_5(ram_reg_i_32__7_n_0),
        .ram_reg_6(ram_reg_i_33__7_n_0),
        .ram_reg_7(ap_ready_int),
        .ram_reg_8(grp_ClefiaF0Xor_125_fu_390_n_23),
        .ram_reg_9(ram_reg_i_75__2_n_0),
        .ram_reg_i_31__5_0(grp_ClefiaF0Xor_125_fu_390_n_21),
        .\reg_297_reg[7]_0 (\reg_297_reg[7] ),
        .\reg_308_reg[7]_0 ({grp_ClefiaF1Xor_fu_405_n_21,grp_ClefiaF1Xor_fu_405_n_22,grp_ClefiaF1Xor_fu_405_n_23,grp_ClefiaF1Xor_fu_405_n_24,grp_ClefiaF1Xor_fu_405_n_25,grp_ClefiaF1Xor_fu_405_n_26,grp_ClefiaF1Xor_fu_405_n_27,grp_ClefiaF1Xor_fu_405_n_28}),
        .\rk_offset_read_reg_979_reg[6]_0 (rk_offset),
        .\src_load_24_reg_1030_reg[7]_0 (\src_load_24_reg_1030_reg[7] ),
        .\src_load_24_reg_1030_reg[7]_1 (DOBDO),
        .\trunc_ln134_35_reg_1085_reg[5]_0 ({grp_ClefiaF0Xor_125_fu_390_n_53,x_assign_16_fu_815_p3,grp_ClefiaF0Xor_125_fu_390_n_55,grp_ClefiaF0Xor_125_fu_390_n_56,grp_ClefiaF0Xor_125_fu_390_n_57}),
        .\x_assign_15_reg_1132_reg[3]_0 ({grp_ClefiaF0Xor_125_fu_390_n_58,grp_ClefiaF0Xor_125_fu_390_n_59}),
        .\x_assign_17_reg_1055_reg[3]_0 (x_assign_17_reg_1055),
        .\xor_ln124_3_reg_1070_reg[7]_0 ({grp_ClefiaF1Xor_fu_405_n_29,grp_ClefiaF1Xor_fu_405_n_30,grp_ClefiaF1Xor_fu_405_n_31,grp_ClefiaF1Xor_fu_405_n_32,grp_ClefiaF1Xor_fu_405_n_33,grp_ClefiaF1Xor_fu_405_n_34,grp_ClefiaF1Xor_fu_405_n_35,grp_ClefiaF1Xor_fu_405_n_36}),
        .\xor_ln124_3_reg_1070_reg[7]_1 (\xor_ln124_3_reg_1070_reg[7] ),
        .\xor_ln124_reg_1005_reg[7]_0 (\xor_ln124_reg_1005_reg[7] ),
        .\xor_ln180_reg_1095_reg[4]_0 (xor_ln180_fu_612_p2),
        .z_12_reg_11270(z_12_reg_11270),
        .\z_reg_1045_reg[7]_0 (\clefia_s1_U/q0_reg ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_fu_405_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_fu_405_n_56),
        .Q(grp_ClefiaF1Xor_fu_405_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFBFBFFFAAAAAAAA)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_i_1
       (.I0(q0_reg[1]),
        .I1(icmp_ln197_reg_485),
        .I2(ap_CS_fsm_pp0_stage26),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_1 ));
  FDRE \icmp_ln197_reg_485_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(icmp_ln197_reg_485),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx56_fu_74[3]_i_1 
       (.I0(idx56_fu_74_reg[3]),
        .O(add_ln196_fu_454_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx56_fu_74[4]_i_1 
       (.I0(idx56_fu_74_reg[3]),
        .I1(idx56_fu_74_reg[4]),
        .O(add_ln196_fu_454_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx56_fu_74[5]_i_1 
       (.I0(idx56_fu_74_reg[3]),
        .I1(idx56_fu_74_reg[4]),
        .I2(idx56_fu_74_reg[5]),
        .O(add_ln196_fu_454_p2[5]));
  LUT5 #(
    .INIT(32'h45400000)) 
    \idx56_fu_74[6]_i_2 
       (.I0(icmp_ln197_reg_485),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(idx56_fu_7401_out));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx56_fu_74[6]_i_3 
       (.I0(idx56_fu_74_reg[4]),
        .I1(idx56_fu_74_reg[3]),
        .I2(idx56_fu_74_reg[5]),
        .I3(idx56_fu_74_reg[6]),
        .O(add_ln196_fu_454_p2[6]));
  FDRE \idx56_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(idx56_fu_7401_out),
        .D(add_ln196_fu_454_p2[3]),
        .Q(idx56_fu_74_reg[3]),
        .R(idx56_fu_740));
  FDRE \idx56_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(idx56_fu_7401_out),
        .D(add_ln196_fu_454_p2[4]),
        .Q(idx56_fu_74_reg[4]),
        .R(idx56_fu_740));
  FDRE \idx56_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(idx56_fu_7401_out),
        .D(add_ln196_fu_454_p2[5]),
        .Q(idx56_fu_74_reg[5]),
        .R(idx56_fu_740));
  FDRE \idx56_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(idx56_fu_7401_out),
        .D(add_ln196_fu_454_p2[6]),
        .Q(idx56_fu_74_reg[6]),
        .R(idx56_fu_740));
  FDRE \idx56_load_reg_489_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(idx56_fu_74_reg[3]),
        .Q(rk_offset[3]),
        .R(1'b0));
  FDRE \idx56_load_reg_489_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(idx56_fu_74_reg[4]),
        .Q(rk_offset[4]),
        .R(1'b0));
  FDRE \idx56_load_reg_489_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(idx56_fu_74_reg[5]),
        .Q(rk_offset[5]),
        .R(1'b0));
  FDRE \idx56_load_reg_489_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(idx56_fu_74_reg[6]),
        .Q(rk_offset[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    q0_reg_i_11__7
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(\ap_CS_fsm_reg_n_0_[14] ),
        .I3(ap_CS_fsm_pp0_stage13),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage10),
        .O(con128_address01__4));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    q0_reg_i_27__1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\ap_CS_fsm_reg_n_0_[4] ),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(con128_ce01));
  FDSE \r_assign_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(r_assign_fu_78),
        .D(add_ln193_fu_439_p2[0]),
        .Q(r_assign_fu_78_reg[0]),
        .S(flow_control_loop_pipe_sequential_init_U_n_9));
  FDSE \r_assign_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(r_assign_fu_78),
        .D(add_ln193_fu_439_p2[1]),
        .Q(r_assign_fu_78_reg[1]),
        .S(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE \r_assign_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(r_assign_fu_78),
        .D(add_ln193_fu_439_p2[2]),
        .Q(r_assign_fu_78_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDSE \r_assign_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(r_assign_fu_78),
        .D(add_ln193_fu_439_p2[3]),
        .Q(r_assign_fu_78_reg[3]),
        .S(flow_control_loop_pipe_sequential_init_U_n_9));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_18__6
       (.I0(q0_reg[2]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we1),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_19__7
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we1),
        .I1(q0_reg[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(q0_reg[0]),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_21__8
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_0),
        .O(ram_reg_i_21__8_n_0));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    ram_reg_i_22__7
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage26),
        .O(ram_reg_i_22__7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8B8B800)) 
    ram_reg_i_23__8
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage16),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(fout_address012_out__3),
        .O(fin_address016_out__2));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_24__7
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .O(fin_address01__0));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    ram_reg_i_25__6
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_CS_fsm_pp0_stage22),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage23),
        .O(ram_reg_i_25__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h03F357F7)) 
    ram_reg_i_26__7
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage22),
        .O(ram_reg_i_26__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_27__6
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .O(ap_ready_int));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFAAFFAA)) 
    ram_reg_i_28__6
       (.I0(ram_reg_i_74__2_n_0),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(ap_CS_fsm_pp0_stage26),
        .I3(ram_reg_i_75__2_n_0),
        .I4(ap_CS_fsm_pp0_stage23),
        .I5(ap_enable_reg_pp0_iter0),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_29__6
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .O(fin_address0118_out__0));
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_29__7
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .O(fout_address01__0));
  LUT6 #(
    .INIT(64'hFFFF272200002722)) 
    ram_reg_i_30__4
       (.I0(ram_reg_i_36__6_n_0),
        .I1(ram_reg_i_76__2_n_0),
        .I2(fout_address01__0),
        .I3(fout_address012_out__3),
        .I4(ram_reg_i_35__6_n_0),
        .I5(ram_reg_i_77__2_n_0),
        .O(\ap_CS_fsm_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    ram_reg_i_30__5
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage22),
        .O(ram_reg_i_30__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hFF080808)) 
    ram_reg_i_31__6
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage26),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ram_reg_i_31__6_n_0));
  LUT6 #(
    .INIT(64'h03F3FFFF03F357F7)) 
    ram_reg_i_32__7
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage22),
        .I5(ap_CS_fsm_pp0_stage21),
        .O(ram_reg_i_32__7_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFEAEAEAEAEA)) 
    ram_reg_i_33__6
       (.I0(ram_reg_i_21__8_n_0),
        .I1(ap_ready_int),
        .I2(ram_reg_i_22__7_n_0),
        .I3(fin_address0117_out__0),
        .I4(fin_address0118_out__0),
        .I5(ram_reg_i_25__6_n_0),
        .O(ram_reg_i_33__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    ram_reg_i_33__7
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage25),
        .O(ram_reg_i_33__7_n_0));
  LUT6 #(
    .INIT(64'hAAAAFAAAAAFFFBFF)) 
    ram_reg_i_34__7
       (.I0(ram_reg_i_21__8_n_0),
        .I1(ap_CS_fsm_pp0_stage24),
        .I2(ap_CS_fsm_pp0_stage25),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage26),
        .I5(ram_reg_i_44__5_n_0),
        .O(ram_reg_i_34__7_n_0));
  LUT6 #(
    .INIT(64'h0000FCAC0000A0A0)) 
    ram_reg_i_35__5
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I4(icmp_ln197_reg_485),
        .I5(\ap_CS_fsm[1]_i_4__1_n_0 ),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we1));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    ram_reg_i_35__6
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage23),
        .O(ram_reg_i_35__6_n_0));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    ram_reg_i_36__6
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_CS_fsm_pp0_stage22),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage20),
        .O(ram_reg_i_36__6_n_0));
  LUT6 #(
    .INIT(64'hAE00AE00AEFFAFFF)) 
    ram_reg_i_37__6
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_CS_fsm_pp0_stage24),
        .I2(ap_CS_fsm_pp0_stage25),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage23),
        .I5(ram_reg_i_32__7_n_0),
        .O(ram_reg_i_37__6_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAAAEAEEEAAA)) 
    ram_reg_i_37__7
       (.I0(fout_ce01__2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(fin_ce01__2));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    ram_reg_i_38__7
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(\ap_CS_fsm_reg_n_0_[18] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage17),
        .O(fout_address012_out__3));
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    ram_reg_i_3__4
       (.I0(\ap_CS_fsm_reg[21]_0 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage26),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg[2]));
  LUT6 #(
    .INIT(64'hEEEEEEEEAAAAAAFA)) 
    ram_reg_i_3__5
       (.I0(ram_reg_i_21__8_n_0),
        .I1(ram_reg_i_22__7_n_0),
        .I2(fin_address016_out__2),
        .I3(fin_address01__0),
        .I4(ram_reg_i_25__6_n_0),
        .I5(ram_reg_i_22__7_n_0),
        .O(\ap_CS_fsm_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_43__5
       (.I0(ap_CS_fsm_pp0_stage22),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .O(fin_address0117_out__0));
  LUT6 #(
    .INIT(64'h57F703F357F757F7)) 
    ram_reg_i_44__5
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage22),
        .I5(ap_CS_fsm_pp0_stage21),
        .O(ram_reg_i_44__5_n_0));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    ram_reg_i_45__7
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage8),
        .O(fout_ce01__2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__6
       (.I0(\ap_CS_fsm_reg[0]_0 [2]),
        .I1(q0_reg[2]),
        .I2(ram_reg_0[2]),
        .O(\ap_CS_fsm_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_74__2
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage24),
        .O(ram_reg_i_74__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_75__2
       (.I0(ap_CS_fsm_pp0_stage22),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage21),
        .O(ram_reg_i_75__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h303F757F)) 
    ram_reg_i_76__2
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage22),
        .O(ram_reg_i_76__2_n_0));
  LUT6 #(
    .INIT(64'h3330003022200020)) 
    ram_reg_i_77__2
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage24),
        .O(ram_reg_i_77__2_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1
   (ADDRARDADDR,
    \ap_CS_fsm_reg[7]_0 ,
    DIBDI,
    \ap_CS_fsm_reg[10]_0 ,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    \ap_CS_fsm_reg[9]_0 ,
    \or_ln300_reg_1573_reg[5]_0 ,
    grp_ClefiaKeySet128_fu_176_rk_address1,
    \or_ln300_reg_1573_reg[6]_0 ,
    WEA,
    \ap_CS_fsm_reg[7]_3 ,
    lk_ce0,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0,
    DIADI,
    \reg_586_reg[7]_0 ,
    \lk_load_9_reg_1724_reg[7]_0 ,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0,
    \ap_CS_fsm_reg[10]_1 ,
    \trunc_ln259_reg_1933_reg[6]_0 ,
    \lk_load_12_reg_1795_reg[7]_0 ,
    \lk_load_10_reg_1756_reg[7]_0 ,
    \lk_load_11_reg_1763_reg[7]_0 ,
    \lk_load_13_reg_1802_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_4 ,
    grp_ClefiaKeySet128_fu_176_rk_address0,
    grp_ClefiaKeySet128_fu_176_rk_we0,
    WEBWE,
    \ap_CS_fsm_reg[7]_5 ,
    lk_ce1,
    \ap_CS_fsm_reg[7]_6 ,
    \ap_CS_fsm_reg[7]_7 ,
    \ap_CS_fsm_reg[7]_8 ,
    \ap_CS_fsm_reg[6]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ram_reg,
    ram_reg_0,
    Q,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    grp_ClefiaKeySet192_fu_162_rk_ce1,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    D,
    ram_reg_28,
    ram_reg_29,
    ap_enable_reg_pp0_iter1_0,
    ap_enable_reg_pp0_iter1_1,
    ram_reg_30,
    DOBDO,
    con128_address01__4,
    \lk_load_5_reg_1646_reg[7]_0 ,
    \lk_load_4_reg_1639_reg[7]_0 ,
    \xor_ln124_14_reg_1964_reg[7]_0 ,
    \xor_ln124_13_reg_1943_reg[7]_0 ,
    \xor_ln124_12_reg_1922_reg[7]_0 ,
    \xor_ln124_11_reg_1901_reg[7]_0 ,
    \xor_ln124_10_reg_1885_reg[7]_0 ,
    \xor_ln124_9_reg_1864_reg[7]_0 );
  output [1:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[7]_0 ;
  output [7:0]DIBDI;
  output \ap_CS_fsm_reg[10]_0 ;
  output [0:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[7]_2 ;
  output \ap_CS_fsm_reg[9]_0 ;
  output \or_ln300_reg_1573_reg[5]_0 ;
  output [3:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  output \or_ln300_reg_1573_reg[6]_0 ;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[7]_3 ;
  output lk_ce0;
  output grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0;
  output [7:0]DIADI;
  output [7:0]\reg_586_reg[7]_0 ;
  output [7:0]\lk_load_9_reg_1724_reg[7]_0 ;
  output [5:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0;
  output \ap_CS_fsm_reg[10]_1 ;
  output [7:0]\trunc_ln259_reg_1933_reg[6]_0 ;
  output [7:0]\lk_load_12_reg_1795_reg[7]_0 ;
  output [7:0]\lk_load_10_reg_1756_reg[7]_0 ;
  output [7:0]\lk_load_11_reg_1763_reg[7]_0 ;
  output [7:0]\lk_load_13_reg_1802_reg[7]_0 ;
  output [1:0]\ap_CS_fsm_reg[7]_4 ;
  output [2:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  output grp_ClefiaKeySet128_fu_176_rk_we0;
  output [0:0]WEBWE;
  output [0:0]\ap_CS_fsm_reg[7]_5 ;
  output lk_ce1;
  output [1:0]\ap_CS_fsm_reg[7]_6 ;
  output [2:0]\ap_CS_fsm_reg[7]_7 ;
  output [7:0]\ap_CS_fsm_reg[7]_8 ;
  output \ap_CS_fsm_reg[6]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ram_reg;
  input [1:0]ram_reg_0;
  input [1:0]Q;
  input [1:0]ram_reg_1;
  input ram_reg_2;
  input [4:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input grp_ClefiaKeySet192_fu_162_rk_ce1;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [7:0]D;
  input [2:0]ram_reg_28;
  input [1:0]ram_reg_29;
  input ap_enable_reg_pp0_iter1_0;
  input ap_enable_reg_pp0_iter1_1;
  input [2:0]ram_reg_30;
  input [7:0]DOBDO;
  input con128_address01__4;
  input [7:0]\lk_load_5_reg_1646_reg[7]_0 ;
  input [7:0]\lk_load_4_reg_1639_reg[7]_0 ;
  input [7:0]\xor_ln124_14_reg_1964_reg[7]_0 ;
  input [7:0]\xor_ln124_13_reg_1943_reg[7]_0 ;
  input [7:0]\xor_ln124_12_reg_1922_reg[7]_0 ;
  input [7:0]\xor_ln124_11_reg_1901_reg[7]_0 ;
  input [7:0]\xor_ln124_10_reg_1885_reg[7]_0 ;
  input [7:0]\xor_ln124_9_reg_1864_reg[7]_0 ;

  wire [1:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [3:0]add_ln309_fu_617_p2;
  wire [3:0]add_ln309_reg_1504;
  wire [7:5]add_ln315_fu_1465_p2;
  wire \ap_CS_fsm[0]_i_2__1_n_0 ;
  wire \ap_CS_fsm[1]_i_2__3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[10]_1 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[7]_3 ;
  wire [1:0]\ap_CS_fsm_reg[7]_4 ;
  wire [0:0]\ap_CS_fsm_reg[7]_5 ;
  wire [1:0]\ap_CS_fsm_reg[7]_6 ;
  wire [2:0]\ap_CS_fsm_reg[7]_7 ;
  wire [7:0]\ap_CS_fsm_reg[7]_8 ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire [8:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_enable_reg_pp0_iter1_2;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire con128_address01__4;
  wire [7:4]data0;
  wire empty_53_reg_1533;
  wire empty_53_reg_15330;
  wire empty_53_reg_1533_pp0_iter1_reg;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg;
  wire [5:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we1;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce1;
  wire [7:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we0;
  wire [2:0]grp_ClefiaKeySet128_fu_176_rk_address0;
  wire [3:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  wire grp_ClefiaKeySet128_fu_176_rk_we0;
  wire grp_ClefiaKeySet192_fu_162_rk_ce1;
  wire [3:0]i_fu_156;
  wire i_fu_1560;
  wire i_fu_156026_out;
  wire icmp_ln309_fu_611_p2;
  wire \icmp_ln309_reg_1500_reg_n_0_[0] ;
  wire idx74_fu_1520;
  wire \idx74_fu_152[4]_i_1_n_0 ;
  wire [7:4]idx74_fu_152_reg;
  wire [7:4]idx74_load_1_reg_1562;
  wire idx74_load_1_reg_15620;
  wire lk_ce0;
  wire lk_ce1;
  wire lk_load_10_reg_17560;
  wire [7:0]\lk_load_10_reg_1756_reg[7]_0 ;
  wire [7:0]\lk_load_11_reg_1763_reg[7]_0 ;
  wire lk_load_12_reg_17950;
  wire [7:0]\lk_load_12_reg_1795_reg[7]_0 ;
  wire [7:0]\lk_load_13_reg_1802_reg[7]_0 ;
  wire \lk_load_2_reg_1600_reg_n_0_[0] ;
  wire lk_load_4_reg_16390;
  wire [7:0]\lk_load_4_reg_1639_reg[7]_0 ;
  wire \lk_load_4_reg_1639_reg_n_0_[0] ;
  wire [7:0]\lk_load_5_reg_1646_reg[7]_0 ;
  wire lk_load_6_reg_16780;
  wire \lk_load_6_reg_1678_reg_n_0_[0] ;
  wire lk_load_8_reg_17170;
  wire [7:0]\lk_load_9_reg_1724_reg[7]_0 ;
  wire [6:0]lshr_ln1_fu_904_p4;
  wire [0:0]or_ln14_fu_1418_p3;
  wire [7:0]or_ln253_i_fu_1145_p3;
  wire [6:0]or_ln2_fu_980_p3;
  wire [7:4]or_ln300_reg_1573;
  wire or_ln300_reg_15731;
  wire \or_ln300_reg_1573_reg[5]_0 ;
  wire \or_ln300_reg_1573_reg[6]_0 ;
  wire [7:0]or_ln3_fu_1000_p3;
  wire [6:0]or_ln4_fu_1058_p3;
  wire [7:0]or_ln5_fu_1078_p3;
  wire [6:0]or_ln6_fu_1130_p3;
  wire [0:0]or_ln7_fu_1192_p3;
  wire [7:1]or_ln8_fu_1210_p3;
  wire q0_reg_i_14__5_n_0;
  wire q0_reg_i_34__0_n_0;
  wire ram_reg;
  wire [1:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire [2:0]ram_reg_28;
  wire [1:0]ram_reg_29;
  wire [4:0]ram_reg_3;
  wire [2:0]ram_reg_30;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_100__1_n_0;
  wire ram_reg_i_101__1_n_0;
  wire ram_reg_i_102__1_n_0;
  wire ram_reg_i_103_n_0;
  wire ram_reg_i_104__1_n_0;
  wire ram_reg_i_105__1_n_0;
  wire ram_reg_i_106__4_n_0;
  wire ram_reg_i_107__1_n_0;
  wire ram_reg_i_108__1_n_0;
  wire ram_reg_i_109__4_n_0;
  wire ram_reg_i_110__1_n_0;
  wire ram_reg_i_111__1_n_0;
  wire ram_reg_i_112__4_n_0;
  wire ram_reg_i_113__1_n_0;
  wire ram_reg_i_114__1_n_0;
  wire ram_reg_i_115__4_n_0;
  wire ram_reg_i_116__1_n_0;
  wire ram_reg_i_117__1_n_0;
  wire ram_reg_i_118__1_n_0;
  wire ram_reg_i_119__4_n_0;
  wire ram_reg_i_120__1_n_0;
  wire ram_reg_i_121__4_n_0;
  wire ram_reg_i_122__1_n_0;
  wire ram_reg_i_123__1_n_0;
  wire ram_reg_i_124__4_n_0;
  wire ram_reg_i_125__1_n_0;
  wire ram_reg_i_126__1_n_0;
  wire ram_reg_i_147__1_n_0;
  wire ram_reg_i_148__1_n_0;
  wire ram_reg_i_159__1_n_0;
  wire ram_reg_i_160__1_n_0;
  wire ram_reg_i_166__1_n_0;
  wire ram_reg_i_167__1_n_0;
  wire ram_reg_i_168__1_n_0;
  wire ram_reg_i_177_n_0;
  wire ram_reg_i_183_n_0;
  wire ram_reg_i_187_n_0;
  wire ram_reg_i_189_n_0;
  wire ram_reg_i_192_n_0;
  wire ram_reg_i_196_n_0;
  wire ram_reg_i_197_n_0;
  wire ram_reg_i_200_n_0;
  wire ram_reg_i_208_n_0;
  wire ram_reg_i_209_n_0;
  wire ram_reg_i_210_n_0;
  wire ram_reg_i_216_n_0;
  wire ram_reg_i_217_n_0;
  wire ram_reg_i_218_n_0;
  wire ram_reg_i_223_n_0;
  wire ram_reg_i_224_n_0;
  wire ram_reg_i_225_n_0;
  wire ram_reg_i_231_n_0;
  wire ram_reg_i_232_n_0;
  wire ram_reg_i_233_n_0;
  wire ram_reg_i_238_n_0;
  wire ram_reg_i_239_n_0;
  wire ram_reg_i_255_n_0;
  wire ram_reg_i_256_n_0;
  wire ram_reg_i_257_n_0;
  wire ram_reg_i_264_n_0;
  wire ram_reg_i_265_n_0;
  wire ram_reg_i_270_n_0;
  wire ram_reg_i_271_n_0;
  wire ram_reg_i_272_n_0;
  wire ram_reg_i_273_n_0;
  wire ram_reg_i_274_n_0;
  wire ram_reg_i_275_n_0;
  wire ram_reg_i_276_n_0;
  wire ram_reg_i_277_n_0;
  wire ram_reg_i_278_n_0;
  wire ram_reg_i_279_n_0;
  wire ram_reg_i_280_n_0;
  wire ram_reg_i_281_n_0;
  wire ram_reg_i_282_n_0;
  wire ram_reg_i_283_n_0;
  wire ram_reg_i_284_n_0;
  wire ram_reg_i_285_n_0;
  wire ram_reg_i_286_n_0;
  wire ram_reg_i_287_n_0;
  wire ram_reg_i_288_n_0;
  wire ram_reg_i_289_n_0;
  wire ram_reg_i_290_n_0;
  wire ram_reg_i_291_n_0;
  wire ram_reg_i_292_n_0;
  wire ram_reg_i_293_n_0;
  wire ram_reg_i_294_n_0;
  wire ram_reg_i_295_n_0;
  wire ram_reg_i_296_n_0;
  wire ram_reg_i_297_n_0;
  wire ram_reg_i_298_n_0;
  wire ram_reg_i_299_n_0;
  wire ram_reg_i_29__5_n_0;
  wire ram_reg_i_300_n_0;
  wire ram_reg_i_301_n_0;
  wire ram_reg_i_302_n_0;
  wire ram_reg_i_303_n_0;
  wire ram_reg_i_304_n_0;
  wire ram_reg_i_305_n_0;
  wire ram_reg_i_306_n_0;
  wire ram_reg_i_307_n_0;
  wire ram_reg_i_308_n_0;
  wire ram_reg_i_309_n_0;
  wire ram_reg_i_30__3_n_0;
  wire ram_reg_i_310_n_0;
  wire ram_reg_i_311_n_0;
  wire ram_reg_i_312_n_0;
  wire ram_reg_i_313_n_0;
  wire ram_reg_i_316_n_0;
  wire ram_reg_i_317_n_0;
  wire ram_reg_i_318_n_0;
  wire ram_reg_i_31__4_n_0;
  wire ram_reg_i_321_n_0;
  wire ram_reg_i_322_n_0;
  wire ram_reg_i_323_n_0;
  wire ram_reg_i_326_n_0;
  wire ram_reg_i_327_n_0;
  wire ram_reg_i_328_n_0;
  wire ram_reg_i_32__5_n_0;
  wire ram_reg_i_331_n_0;
  wire ram_reg_i_332_n_0;
  wire ram_reg_i_333_n_0;
  wire ram_reg_i_336_n_0;
  wire ram_reg_i_337_n_0;
  wire ram_reg_i_338_n_0;
  wire ram_reg_i_33__5_n_0;
  wire ram_reg_i_341_n_0;
  wire ram_reg_i_342_n_0;
  wire ram_reg_i_343_n_0;
  wire ram_reg_i_344_n_0;
  wire ram_reg_i_347_n_0;
  wire ram_reg_i_348_n_0;
  wire ram_reg_i_349_n_0;
  wire ram_reg_i_34__5_n_0;
  wire ram_reg_i_352_n_0;
  wire ram_reg_i_353_n_0;
  wire ram_reg_i_35__4_n_0;
  wire ram_reg_i_36__12_n_0;
  wire ram_reg_i_37__5_n_0;
  wire ram_reg_i_384_n_0;
  wire ram_reg_i_387_n_0;
  wire ram_reg_i_388_n_0;
  wire ram_reg_i_389_n_0;
  wire ram_reg_i_38__5_n_0;
  wire ram_reg_i_396_n_0;
  wire ram_reg_i_397_n_0;
  wire ram_reg_i_398_n_0;
  wire ram_reg_i_399_n_0;
  wire ram_reg_i_39__5_n_0;
  wire ram_reg_i_400_n_0;
  wire ram_reg_i_401_n_0;
  wire ram_reg_i_402_n_0;
  wire ram_reg_i_403_n_0;
  wire ram_reg_i_404_n_0;
  wire ram_reg_i_40__3_n_0;
  wire ram_reg_i_413_n_0;
  wire ram_reg_i_414_n_0;
  wire ram_reg_i_415_n_0;
  wire ram_reg_i_416_n_0;
  wire ram_reg_i_417_n_0;
  wire ram_reg_i_41__5_n_0;
  wire ram_reg_i_41__6_n_0;
  wire ram_reg_i_424_n_0;
  wire ram_reg_i_425_n_0;
  wire ram_reg_i_426_n_0;
  wire ram_reg_i_427_n_0;
  wire ram_reg_i_428_n_0;
  wire ram_reg_i_42__4_n_0;
  wire ram_reg_i_436_n_0;
  wire ram_reg_i_437_n_0;
  wire ram_reg_i_438_n_0;
  wire ram_reg_i_439_n_0;
  wire ram_reg_i_43__4_n_0;
  wire ram_reg_i_440_n_0;
  wire ram_reg_i_447_n_0;
  wire ram_reg_i_448_n_0;
  wire ram_reg_i_44__4_n_0;
  wire ram_reg_i_455_n_0;
  wire ram_reg_i_45__6_n_0;
  wire ram_reg_i_461_n_0;
  wire ram_reg_i_464_n_0;
  wire ram_reg_i_465_n_0;
  wire ram_reg_i_466_n_0;
  wire ram_reg_i_467_n_0;
  wire ram_reg_i_468_n_0;
  wire ram_reg_i_469_n_0;
  wire ram_reg_i_46__5_n_0;
  wire ram_reg_i_470_n_0;
  wire ram_reg_i_471_n_0;
  wire ram_reg_i_472_n_0;
  wire ram_reg_i_473_n_0;
  wire ram_reg_i_474_n_0;
  wire ram_reg_i_475_n_0;
  wire ram_reg_i_476_n_0;
  wire ram_reg_i_477_n_0;
  wire ram_reg_i_478_n_0;
  wire ram_reg_i_479_n_0;
  wire ram_reg_i_47__5_n_0;
  wire ram_reg_i_480_n_0;
  wire ram_reg_i_481_n_0;
  wire ram_reg_i_482_n_0;
  wire ram_reg_i_483_n_0;
  wire ram_reg_i_484_n_0;
  wire ram_reg_i_485_n_0;
  wire ram_reg_i_486_n_0;
  wire ram_reg_i_487_n_0;
  wire ram_reg_i_48__5_n_0;
  wire ram_reg_i_490_n_0;
  wire ram_reg_i_491_n_0;
  wire ram_reg_i_492_n_0;
  wire ram_reg_i_493_n_0;
  wire ram_reg_i_494_n_0;
  wire ram_reg_i_497_n_0;
  wire ram_reg_i_498_n_0;
  wire ram_reg_i_499_n_0;
  wire ram_reg_i_49__5_n_0;
  wire ram_reg_i_500_n_0;
  wire ram_reg_i_503_n_0;
  wire ram_reg_i_504_n_0;
  wire ram_reg_i_505_n_0;
  wire ram_reg_i_506_n_0;
  wire ram_reg_i_509_n_0;
  wire ram_reg_i_50__5_n_0;
  wire ram_reg_i_510_n_0;
  wire ram_reg_i_511_n_0;
  wire ram_reg_i_512_n_0;
  wire ram_reg_i_517_n_0;
  wire ram_reg_i_518_n_0;
  wire ram_reg_i_519_n_0;
  wire ram_reg_i_51__5_n_0;
  wire ram_reg_i_520_n_0;
  wire ram_reg_i_524_n_0;
  wire ram_reg_i_525_n_0;
  wire ram_reg_i_526_n_0;
  wire ram_reg_i_527_n_0;
  wire ram_reg_i_52__5_n_0;
  wire ram_reg_i_531_n_0;
  wire ram_reg_i_532_n_0;
  wire ram_reg_i_533_n_0;
  wire ram_reg_i_534_n_0;
  wire ram_reg_i_538_n_0;
  wire ram_reg_i_53__4_n_0;
  wire ram_reg_i_548_n_0;
  wire ram_reg_i_549_n_0;
  wire ram_reg_i_54__5_n_0;
  wire ram_reg_i_55__5_n_0;
  wire ram_reg_i_56__4_n_0;
  wire ram_reg_i_57__5_n_0;
  wire ram_reg_i_580_n_0;
  wire ram_reg_i_583_n_0;
  wire ram_reg_i_58__6_n_0;
  wire ram_reg_i_59__3_n_0;
  wire ram_reg_i_60__3_n_0;
  wire ram_reg_i_60__7_n_0;
  wire ram_reg_i_61__3_n_0;
  wire ram_reg_i_62__3_n_0;
  wire ram_reg_i_63__2_n_0;
  wire ram_reg_i_64__3_n_0;
  wire ram_reg_i_65__3_n_0;
  wire ram_reg_i_66__4_n_0;
  wire ram_reg_i_67__3_n_0;
  wire ram_reg_i_68__3_n_0;
  wire ram_reg_i_68__7_n_0;
  wire ram_reg_i_69__3_n_0;
  wire ram_reg_i_70__3_n_0;
  wire ram_reg_i_71__3_n_0;
  wire ram_reg_i_72__2_n_0;
  wire ram_reg_i_73__2_n_0;
  wire ram_reg_i_74__1_n_0;
  wire ram_reg_i_75__1_n_0;
  wire ram_reg_i_76__1_n_0;
  wire ram_reg_i_78__1_n_0;
  wire ram_reg_i_79__1_n_0;
  wire ram_reg_i_80__1_n_0;
  wire ram_reg_i_81__1_n_0;
  wire ram_reg_i_82__1_n_0;
  wire ram_reg_i_83__1_n_0;
  wire ram_reg_i_84__1_n_0;
  wire ram_reg_i_85__1_n_0;
  wire ram_reg_i_86__1_n_0;
  wire ram_reg_i_87__1_n_0;
  wire ram_reg_i_88__1_n_0;
  wire ram_reg_i_89__1_n_0;
  wire ram_reg_i_90__1_n_0;
  wire ram_reg_i_91__1_n_0;
  wire ram_reg_i_92__1_n_0;
  wire ram_reg_i_93__1_n_0;
  wire ram_reg_i_94__1_n_0;
  wire ram_reg_i_94__2_n_0;
  wire ram_reg_i_95__1_n_0;
  wire ram_reg_i_96__1_n_0;
  wire ram_reg_i_97__1_n_0;
  wire reg_5860;
  wire [7:0]\reg_586_reg[7]_0 ;
  wire [7:0]reg_590;
  wire reg_5900;
  wire [7:4]rk_addr_10_reg_1896;
  wire rk_addr_10_reg_18960;
  wire [7:4]rk_addr_11_reg_1917;
  wire rk_addr_11_reg_19170;
  wire [7:4]rk_addr_12_reg_1938;
  wire rk_addr_12_reg_19380;
  wire [7:4]rk_addr_13_reg_1959;
  wire rk_addr_13_reg_19590;
  wire [7:4]rk_addr_14_reg_1975;
  wire [7:4]rk_addr_15_reg_1986;
  wire [7:4]rk_addr_1_reg_1624;
  wire rk_addr_1_reg_16241;
  wire [7:4]rk_addr_2_reg_1663;
  wire rk_addr_2_reg_16631;
  wire [7:4]rk_addr_3_reg_1702;
  wire rk_addr_3_reg_17021;
  wire [7:4]rk_addr_4_reg_1741;
  wire rk_addr_4_reg_17411;
  wire [7:4]rk_addr_5_reg_1780;
  wire rk_addr_5_reg_17801;
  wire [7:4]rk_addr_6_reg_1809;
  wire rk_addr_6_reg_18091;
  wire \rk_addr_7_reg_1834_reg_n_0_[4] ;
  wire \rk_addr_7_reg_1834_reg_n_0_[5] ;
  wire \rk_addr_7_reg_1834_reg_n_0_[6] ;
  wire \rk_addr_7_reg_1834_reg_n_0_[7] ;
  wire [7:4]rk_addr_8_reg_1854;
  wire rk_addr_8_reg_18540;
  wire [7:4]rk_addr_9_reg_1880;
  wire rk_addr_9_reg_18800;
  wire [7:4]shl_ln_fu_623_p3;
  wire [7:5]shl_ln_reg_1509;
  wire [6:0]tmp_8_reg_1829;
  wire trunc_ln248_reg_1824;
  wire trunc_ln250_reg_1849;
  wire trunc_ln250_reg_18490;
  wire trunc_ln252_reg_1875;
  wire [6:0]trunc_ln257_reg_1912;
  wire [6:0]trunc_ln259_reg_1933;
  wire [7:0]\trunc_ln259_reg_1933_reg[6]_0 ;
  wire [6:0]trunc_ln261_reg_1954;
  wire [7:0]xor_ln124_10_reg_1885;
  wire [7:0]\xor_ln124_10_reg_1885_reg[7]_0 ;
  wire [7:0]xor_ln124_11_reg_1901;
  wire [7:0]\xor_ln124_11_reg_1901_reg[7]_0 ;
  wire [7:0]xor_ln124_12_reg_1922;
  wire [7:0]\xor_ln124_12_reg_1922_reg[7]_0 ;
  wire [7:0]xor_ln124_13_reg_1943;
  wire [7:0]\xor_ln124_13_reg_1943_reg[7]_0 ;
  wire [7:0]xor_ln124_14_reg_1964;
  wire [7:0]\xor_ln124_14_reg_1964_reg[7]_0 ;
  wire [7:0]xor_ln124_15_fu_1437_p2;
  wire [7:0]xor_ln124_15_reg_1980;
  wire [7:0]xor_ln124_1_fu_694_p2;
  wire [7:0]xor_ln124_1_reg_1629;
  wire [7:0]xor_ln124_2_fu_727_p2;
  wire [7:0]xor_ln124_2_reg_1668;
  wire [7:0]xor_ln124_3_fu_759_p2;
  wire [7:0]xor_ln124_3_reg_1707;
  wire [7:0]xor_ln124_4_fu_791_p2;
  wire [7:0]xor_ln124_4_reg_1746;
  wire [7:0]xor_ln124_5_reg_1785;
  wire \xor_ln124_5_reg_1785[0]_i_1_n_0 ;
  wire \xor_ln124_5_reg_1785[1]_i_1_n_0 ;
  wire \xor_ln124_5_reg_1785[2]_i_1_n_0 ;
  wire \xor_ln124_5_reg_1785[3]_i_1_n_0 ;
  wire \xor_ln124_5_reg_1785[4]_i_1_n_0 ;
  wire \xor_ln124_5_reg_1785[5]_i_1_n_0 ;
  wire \xor_ln124_5_reg_1785[6]_i_1_n_0 ;
  wire \xor_ln124_5_reg_1785[7]_i_1_n_0 ;
  wire [7:0]xor_ln124_6_fu_855_p2;
  wire [7:0]xor_ln124_6_reg_1814;
  wire [7:0]xor_ln124_7_fu_949_p2;
  wire [7:0]xor_ln124_7_reg_1839;
  wire [7:0]xor_ln124_8_fu_1022_p2;
  wire [7:0]xor_ln124_8_reg_1859;
  wire [7:0]xor_ln124_9_reg_1864;
  wire [7:0]\xor_ln124_9_reg_1864_reg[7]_0 ;
  wire [7:0]xor_ln124_fu_667_p2;
  wire [7:0]xor_ln124_reg_1590;

  FDRE \add_ln309_reg_1504_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln309_fu_617_p2[0]),
        .Q(add_ln309_reg_1504[0]),
        .R(1'b0));
  FDRE \add_ln309_reg_1504_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln309_fu_617_p2[1]),
        .Q(add_ln309_reg_1504[1]),
        .R(1'b0));
  FDRE \add_ln309_reg_1504_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln309_fu_617_p2[2]),
        .Q(add_ln309_reg_1504[2]),
        .R(1'b0));
  FDRE \add_ln309_reg_1504_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln309_fu_617_p2[3]),
        .Q(add_ln309_reg_1504[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF888888F8)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(\ap_CS_fsm[0]_i_2__1_n_0 ),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_2),
        .I4(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(\ap_CS_fsm[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(\ap_CS_fsm[1]_i_2__3_n_0 ),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ram_reg_i_34__5_n_0),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1_2),
        .I2(ram_reg_i_97__1_n_0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ram_reg_i_279_n_0),
        .O(\ap_CS_fsm[1]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h1D00FF00)) 
    \ap_CS_fsm[8]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage7),
        .I4(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2A002A2A2A000000)) 
    ap_enable_reg_pp0_iter0_reg_i_1__3
       (.I0(ap_rst_n),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_reg_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h008A8080)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1_2),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter1_2),
        .R(1'b0));
  FDRE \empty_53_reg_1533_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(empty_53_reg_1533),
        .Q(empty_53_reg_1533_pp0_iter1_reg),
        .R(1'b0));
  FDRE \empty_53_reg_1533_reg[0] 
       (.C(ap_clk),
        .CE(empty_53_reg_15330),
        .D(shl_ln_fu_623_p3[4]),
        .Q(empty_53_reg_1533),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_29 flow_control_loop_pipe_sequential_init_U
       (.D(add_ln309_fu_617_p2),
        .E(empty_53_reg_15330),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7]_4 ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_6 [1]),
        .\ap_CS_fsm_reg[7]_1 (\ap_CS_fsm[0]_i_2__1_n_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_53_reg_1533(empty_53_reg_1533),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[5:3]),
        .i_fu_1560(i_fu_1560),
        .icmp_ln309_fu_611_p2(icmp_ln309_fu_611_p2),
        .q0_reg(shl_ln_reg_1509),
        .q0_reg_0(q0_reg_i_14__5_n_0),
        .q0_reg_1(ram_reg_3[3:2]),
        .shl_ln_fu_623_p3(shl_ln_fu_623_p3),
        .\shl_ln_reg_1509_reg[5] (i_fu_156));
  LUT6 #(
    .INIT(64'hABAAFFAAFFAAFFAA)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg_i_1
       (.I0(ram_reg_3[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \i_fu_156[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage8),
        .O(i_fu_156026_out));
  FDRE \i_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_156026_out),
        .D(add_ln309_reg_1504[0]),
        .Q(i_fu_156[0]),
        .R(i_fu_1560));
  FDRE \i_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_156026_out),
        .D(add_ln309_reg_1504[1]),
        .Q(i_fu_156[1]),
        .R(i_fu_1560));
  FDRE \i_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_156026_out),
        .D(add_ln309_reg_1504[2]),
        .Q(i_fu_156[2]),
        .R(i_fu_1560));
  FDRE \i_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_156026_out),
        .D(add_ln309_reg_1504[3]),
        .Q(i_fu_156[3]),
        .R(i_fu_1560));
  FDRE \icmp_ln309_reg_1500_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln309_fu_611_p2),
        .Q(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \idx74_fu_152[4]_i_1 
       (.I0(idx74_fu_152_reg[4]),
        .O(\idx74_fu_152[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx74_fu_152[5]_i_1 
       (.I0(idx74_fu_152_reg[5]),
        .I1(idx74_fu_152_reg[4]),
        .O(add_ln315_fu_1465_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx74_fu_152[6]_i_1 
       (.I0(idx74_fu_152_reg[6]),
        .I1(idx74_fu_152_reg[4]),
        .I2(idx74_fu_152_reg[5]),
        .O(add_ln315_fu_1465_p2[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx74_fu_152[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_2),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(idx74_fu_1520));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx74_fu_152[7]_i_2 
       (.I0(idx74_fu_152_reg[7]),
        .I1(idx74_fu_152_reg[6]),
        .I2(idx74_fu_152_reg[5]),
        .I3(idx74_fu_152_reg[4]),
        .O(add_ln315_fu_1465_p2[7]));
  FDRE \idx74_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(idx74_fu_1520),
        .D(\idx74_fu_152[4]_i_1_n_0 ),
        .Q(idx74_fu_152_reg[4]),
        .R(i_fu_1560));
  FDRE \idx74_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(idx74_fu_1520),
        .D(add_ln315_fu_1465_p2[5]),
        .Q(idx74_fu_152_reg[5]),
        .R(i_fu_1560));
  FDRE \idx74_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(idx74_fu_1520),
        .D(add_ln315_fu_1465_p2[6]),
        .Q(idx74_fu_152_reg[6]),
        .R(i_fu_1560));
  FDRE \idx74_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(idx74_fu_1520),
        .D(add_ln315_fu_1465_p2[7]),
        .Q(idx74_fu_152_reg[7]),
        .R(i_fu_1560));
  FDRE \idx74_load_1_reg_1562_reg[4] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(idx74_fu_152_reg[4]),
        .Q(idx74_load_1_reg_1562[4]),
        .R(1'b0));
  FDRE \idx74_load_1_reg_1562_reg[5] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(idx74_fu_152_reg[5]),
        .Q(idx74_load_1_reg_1562[5]),
        .R(1'b0));
  FDRE \idx74_load_1_reg_1562_reg[6] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(idx74_fu_152_reg[6]),
        .Q(idx74_load_1_reg_1562[6]),
        .R(1'b0));
  FDRE \idx74_load_1_reg_1562_reg[7] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(idx74_fu_152_reg[7]),
        .Q(idx74_load_1_reg_1562[7]),
        .R(1'b0));
  FDRE \lk_load_10_reg_1756_reg[0] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_4_reg_1639_reg[7]_0 [0]),
        .Q(\lk_load_10_reg_1756_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \lk_load_10_reg_1756_reg[1] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_4_reg_1639_reg[7]_0 [1]),
        .Q(\lk_load_10_reg_1756_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \lk_load_10_reg_1756_reg[2] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_4_reg_1639_reg[7]_0 [2]),
        .Q(\lk_load_10_reg_1756_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \lk_load_10_reg_1756_reg[3] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_4_reg_1639_reg[7]_0 [3]),
        .Q(\lk_load_10_reg_1756_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \lk_load_10_reg_1756_reg[4] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_4_reg_1639_reg[7]_0 [4]),
        .Q(\lk_load_10_reg_1756_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \lk_load_10_reg_1756_reg[5] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_4_reg_1639_reg[7]_0 [5]),
        .Q(\lk_load_10_reg_1756_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \lk_load_10_reg_1756_reg[6] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_4_reg_1639_reg[7]_0 [6]),
        .Q(\lk_load_10_reg_1756_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \lk_load_10_reg_1756_reg[7] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_4_reg_1639_reg[7]_0 [7]),
        .Q(\lk_load_10_reg_1756_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \lk_load_11_reg_1763[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage6),
        .O(lk_load_10_reg_17560));
  FDRE \lk_load_11_reg_1763_reg[0] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_5_reg_1646_reg[7]_0 [0]),
        .Q(\lk_load_11_reg_1763_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \lk_load_11_reg_1763_reg[1] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_5_reg_1646_reg[7]_0 [1]),
        .Q(\lk_load_11_reg_1763_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \lk_load_11_reg_1763_reg[2] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_5_reg_1646_reg[7]_0 [2]),
        .Q(\lk_load_11_reg_1763_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \lk_load_11_reg_1763_reg[3] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_5_reg_1646_reg[7]_0 [3]),
        .Q(\lk_load_11_reg_1763_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \lk_load_11_reg_1763_reg[4] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_5_reg_1646_reg[7]_0 [4]),
        .Q(\lk_load_11_reg_1763_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \lk_load_11_reg_1763_reg[5] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_5_reg_1646_reg[7]_0 [5]),
        .Q(\lk_load_11_reg_1763_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \lk_load_11_reg_1763_reg[6] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_5_reg_1646_reg[7]_0 [6]),
        .Q(\lk_load_11_reg_1763_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \lk_load_11_reg_1763_reg[7] 
       (.C(ap_clk),
        .CE(lk_load_10_reg_17560),
        .D(\lk_load_5_reg_1646_reg[7]_0 [7]),
        .Q(\lk_load_11_reg_1763_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \lk_load_12_reg_1795_reg[0] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_4_reg_1639_reg[7]_0 [0]),
        .Q(\lk_load_12_reg_1795_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \lk_load_12_reg_1795_reg[1] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_4_reg_1639_reg[7]_0 [1]),
        .Q(\lk_load_12_reg_1795_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \lk_load_12_reg_1795_reg[2] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_4_reg_1639_reg[7]_0 [2]),
        .Q(\lk_load_12_reg_1795_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \lk_load_12_reg_1795_reg[3] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_4_reg_1639_reg[7]_0 [3]),
        .Q(\lk_load_12_reg_1795_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \lk_load_12_reg_1795_reg[4] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_4_reg_1639_reg[7]_0 [4]),
        .Q(\lk_load_12_reg_1795_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \lk_load_12_reg_1795_reg[5] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_4_reg_1639_reg[7]_0 [5]),
        .Q(\lk_load_12_reg_1795_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \lk_load_12_reg_1795_reg[6] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_4_reg_1639_reg[7]_0 [6]),
        .Q(\lk_load_12_reg_1795_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \lk_load_12_reg_1795_reg[7] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_4_reg_1639_reg[7]_0 [7]),
        .Q(\lk_load_12_reg_1795_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \lk_load_13_reg_1802[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage7),
        .O(lk_load_12_reg_17950));
  FDRE \lk_load_13_reg_1802_reg[0] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_5_reg_1646_reg[7]_0 [0]),
        .Q(\lk_load_13_reg_1802_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \lk_load_13_reg_1802_reg[1] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_5_reg_1646_reg[7]_0 [1]),
        .Q(\lk_load_13_reg_1802_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \lk_load_13_reg_1802_reg[2] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_5_reg_1646_reg[7]_0 [2]),
        .Q(\lk_load_13_reg_1802_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \lk_load_13_reg_1802_reg[3] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_5_reg_1646_reg[7]_0 [3]),
        .Q(\lk_load_13_reg_1802_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \lk_load_13_reg_1802_reg[4] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_5_reg_1646_reg[7]_0 [4]),
        .Q(\lk_load_13_reg_1802_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \lk_load_13_reg_1802_reg[5] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_5_reg_1646_reg[7]_0 [5]),
        .Q(\lk_load_13_reg_1802_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \lk_load_13_reg_1802_reg[6] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_5_reg_1646_reg[7]_0 [6]),
        .Q(\lk_load_13_reg_1802_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \lk_load_13_reg_1802_reg[7] 
       (.C(ap_clk),
        .CE(lk_load_12_reg_17950),
        .D(\lk_load_5_reg_1646_reg[7]_0 [7]),
        .Q(\lk_load_13_reg_1802_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \lk_load_2_reg_1600_reg[0] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_4_reg_1639_reg[7]_0 [0]),
        .Q(\lk_load_2_reg_1600_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \lk_load_2_reg_1600_reg[1] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_4_reg_1639_reg[7]_0 [1]),
        .Q(lshr_ln1_fu_904_p4[0]),
        .R(1'b0));
  FDRE \lk_load_2_reg_1600_reg[2] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_4_reg_1639_reg[7]_0 [2]),
        .Q(lshr_ln1_fu_904_p4[1]),
        .R(1'b0));
  FDRE \lk_load_2_reg_1600_reg[3] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_4_reg_1639_reg[7]_0 [3]),
        .Q(lshr_ln1_fu_904_p4[2]),
        .R(1'b0));
  FDRE \lk_load_2_reg_1600_reg[4] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_4_reg_1639_reg[7]_0 [4]),
        .Q(lshr_ln1_fu_904_p4[3]),
        .R(1'b0));
  FDRE \lk_load_2_reg_1600_reg[5] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_4_reg_1639_reg[7]_0 [5]),
        .Q(lshr_ln1_fu_904_p4[4]),
        .R(1'b0));
  FDRE \lk_load_2_reg_1600_reg[6] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_4_reg_1639_reg[7]_0 [6]),
        .Q(lshr_ln1_fu_904_p4[5]),
        .R(1'b0));
  FDRE \lk_load_2_reg_1600_reg[7] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_4_reg_1639_reg[7]_0 [7]),
        .Q(lshr_ln1_fu_904_p4[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \lk_load_3_reg_1607[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(idx74_load_1_reg_15620));
  FDRE \lk_load_3_reg_1607_reg[0] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_5_reg_1646_reg[7]_0 [0]),
        .Q(or_ln3_fu_1000_p3[7]),
        .R(1'b0));
  FDRE \lk_load_3_reg_1607_reg[1] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_5_reg_1646_reg[7]_0 [1]),
        .Q(or_ln2_fu_980_p3[0]),
        .R(1'b0));
  FDRE \lk_load_3_reg_1607_reg[2] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_5_reg_1646_reg[7]_0 [2]),
        .Q(or_ln2_fu_980_p3[1]),
        .R(1'b0));
  FDRE \lk_load_3_reg_1607_reg[3] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_5_reg_1646_reg[7]_0 [3]),
        .Q(or_ln2_fu_980_p3[2]),
        .R(1'b0));
  FDRE \lk_load_3_reg_1607_reg[4] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_5_reg_1646_reg[7]_0 [4]),
        .Q(or_ln2_fu_980_p3[3]),
        .R(1'b0));
  FDRE \lk_load_3_reg_1607_reg[5] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_5_reg_1646_reg[7]_0 [5]),
        .Q(or_ln2_fu_980_p3[4]),
        .R(1'b0));
  FDRE \lk_load_3_reg_1607_reg[6] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_5_reg_1646_reg[7]_0 [6]),
        .Q(or_ln2_fu_980_p3[5]),
        .R(1'b0));
  FDRE \lk_load_3_reg_1607_reg[7] 
       (.C(ap_clk),
        .CE(idx74_load_1_reg_15620),
        .D(\lk_load_5_reg_1646_reg[7]_0 [7]),
        .Q(or_ln2_fu_980_p3[6]),
        .R(1'b0));
  FDRE \lk_load_4_reg_1639_reg[0] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_4_reg_1639_reg[7]_0 [0]),
        .Q(\lk_load_4_reg_1639_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \lk_load_4_reg_1639_reg[1] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_4_reg_1639_reg[7]_0 [1]),
        .Q(or_ln3_fu_1000_p3[0]),
        .R(1'b0));
  FDRE \lk_load_4_reg_1639_reg[2] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_4_reg_1639_reg[7]_0 [2]),
        .Q(or_ln3_fu_1000_p3[1]),
        .R(1'b0));
  FDRE \lk_load_4_reg_1639_reg[3] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_4_reg_1639_reg[7]_0 [3]),
        .Q(or_ln3_fu_1000_p3[2]),
        .R(1'b0));
  FDRE \lk_load_4_reg_1639_reg[4] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_4_reg_1639_reg[7]_0 [4]),
        .Q(or_ln3_fu_1000_p3[3]),
        .R(1'b0));
  FDRE \lk_load_4_reg_1639_reg[5] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_4_reg_1639_reg[7]_0 [5]),
        .Q(or_ln3_fu_1000_p3[4]),
        .R(1'b0));
  FDRE \lk_load_4_reg_1639_reg[6] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_4_reg_1639_reg[7]_0 [6]),
        .Q(or_ln3_fu_1000_p3[5]),
        .R(1'b0));
  FDRE \lk_load_4_reg_1639_reg[7] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_4_reg_1639_reg[7]_0 [7]),
        .Q(or_ln3_fu_1000_p3[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \lk_load_5_reg_1646[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(lk_load_4_reg_16390));
  FDRE \lk_load_5_reg_1646_reg[0] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_5_reg_1646_reg[7]_0 [0]),
        .Q(or_ln5_fu_1078_p3[7]),
        .R(1'b0));
  FDRE \lk_load_5_reg_1646_reg[1] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_5_reg_1646_reg[7]_0 [1]),
        .Q(or_ln4_fu_1058_p3[0]),
        .R(1'b0));
  FDRE \lk_load_5_reg_1646_reg[2] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_5_reg_1646_reg[7]_0 [2]),
        .Q(or_ln4_fu_1058_p3[1]),
        .R(1'b0));
  FDRE \lk_load_5_reg_1646_reg[3] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_5_reg_1646_reg[7]_0 [3]),
        .Q(or_ln4_fu_1058_p3[2]),
        .R(1'b0));
  FDRE \lk_load_5_reg_1646_reg[4] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_5_reg_1646_reg[7]_0 [4]),
        .Q(or_ln4_fu_1058_p3[3]),
        .R(1'b0));
  FDRE \lk_load_5_reg_1646_reg[5] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_5_reg_1646_reg[7]_0 [5]),
        .Q(or_ln4_fu_1058_p3[4]),
        .R(1'b0));
  FDRE \lk_load_5_reg_1646_reg[6] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_5_reg_1646_reg[7]_0 [6]),
        .Q(or_ln4_fu_1058_p3[5]),
        .R(1'b0));
  FDRE \lk_load_5_reg_1646_reg[7] 
       (.C(ap_clk),
        .CE(lk_load_4_reg_16390),
        .D(\lk_load_5_reg_1646_reg[7]_0 [7]),
        .Q(or_ln4_fu_1058_p3[6]),
        .R(1'b0));
  FDRE \lk_load_6_reg_1678_reg[0] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_4_reg_1639_reg[7]_0 [0]),
        .Q(\lk_load_6_reg_1678_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \lk_load_6_reg_1678_reg[1] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_4_reg_1639_reg[7]_0 [1]),
        .Q(or_ln5_fu_1078_p3[0]),
        .R(1'b0));
  FDRE \lk_load_6_reg_1678_reg[2] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_4_reg_1639_reg[7]_0 [2]),
        .Q(or_ln5_fu_1078_p3[1]),
        .R(1'b0));
  FDRE \lk_load_6_reg_1678_reg[3] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_4_reg_1639_reg[7]_0 [3]),
        .Q(or_ln5_fu_1078_p3[2]),
        .R(1'b0));
  FDRE \lk_load_6_reg_1678_reg[4] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_4_reg_1639_reg[7]_0 [4]),
        .Q(or_ln5_fu_1078_p3[3]),
        .R(1'b0));
  FDRE \lk_load_6_reg_1678_reg[5] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_4_reg_1639_reg[7]_0 [5]),
        .Q(or_ln5_fu_1078_p3[4]),
        .R(1'b0));
  FDRE \lk_load_6_reg_1678_reg[6] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_4_reg_1639_reg[7]_0 [6]),
        .Q(or_ln5_fu_1078_p3[5]),
        .R(1'b0));
  FDRE \lk_load_6_reg_1678_reg[7] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_4_reg_1639_reg[7]_0 [7]),
        .Q(or_ln5_fu_1078_p3[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \lk_load_7_reg_1685[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(lk_load_6_reg_16780));
  FDRE \lk_load_7_reg_1685_reg[0] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_5_reg_1646_reg[7]_0 [0]),
        .Q(or_ln253_i_fu_1145_p3[7]),
        .R(1'b0));
  FDRE \lk_load_7_reg_1685_reg[1] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_5_reg_1646_reg[7]_0 [1]),
        .Q(or_ln6_fu_1130_p3[0]),
        .R(1'b0));
  FDRE \lk_load_7_reg_1685_reg[2] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_5_reg_1646_reg[7]_0 [2]),
        .Q(or_ln6_fu_1130_p3[1]),
        .R(1'b0));
  FDRE \lk_load_7_reg_1685_reg[3] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_5_reg_1646_reg[7]_0 [3]),
        .Q(or_ln6_fu_1130_p3[2]),
        .R(1'b0));
  FDRE \lk_load_7_reg_1685_reg[4] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_5_reg_1646_reg[7]_0 [4]),
        .Q(or_ln6_fu_1130_p3[3]),
        .R(1'b0));
  FDRE \lk_load_7_reg_1685_reg[5] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_5_reg_1646_reg[7]_0 [5]),
        .Q(or_ln6_fu_1130_p3[4]),
        .R(1'b0));
  FDRE \lk_load_7_reg_1685_reg[6] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_5_reg_1646_reg[7]_0 [6]),
        .Q(or_ln6_fu_1130_p3[5]),
        .R(1'b0));
  FDRE \lk_load_7_reg_1685_reg[7] 
       (.C(ap_clk),
        .CE(lk_load_6_reg_16780),
        .D(\lk_load_5_reg_1646_reg[7]_0 [7]),
        .Q(or_ln6_fu_1130_p3[6]),
        .R(1'b0));
  FDRE \lk_load_8_reg_1717_reg[0] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_4_reg_1639_reg[7]_0 [0]),
        .Q(or_ln8_fu_1210_p3[1]),
        .R(1'b0));
  FDRE \lk_load_8_reg_1717_reg[1] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_4_reg_1639_reg[7]_0 [1]),
        .Q(or_ln8_fu_1210_p3[2]),
        .R(1'b0));
  FDRE \lk_load_8_reg_1717_reg[2] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_4_reg_1639_reg[7]_0 [2]),
        .Q(or_ln8_fu_1210_p3[3]),
        .R(1'b0));
  FDRE \lk_load_8_reg_1717_reg[3] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_4_reg_1639_reg[7]_0 [3]),
        .Q(or_ln8_fu_1210_p3[4]),
        .R(1'b0));
  FDRE \lk_load_8_reg_1717_reg[4] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_4_reg_1639_reg[7]_0 [4]),
        .Q(or_ln8_fu_1210_p3[5]),
        .R(1'b0));
  FDRE \lk_load_8_reg_1717_reg[5] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_4_reg_1639_reg[7]_0 [5]),
        .Q(or_ln8_fu_1210_p3[6]),
        .R(1'b0));
  FDRE \lk_load_8_reg_1717_reg[6] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_4_reg_1639_reg[7]_0 [6]),
        .Q(or_ln8_fu_1210_p3[7]),
        .R(1'b0));
  FDRE \lk_load_8_reg_1717_reg[7] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_4_reg_1639_reg[7]_0 [7]),
        .Q(or_ln7_fu_1192_p3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \lk_load_9_reg_1724[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage5),
        .O(lk_load_8_reg_17170));
  FDRE \lk_load_9_reg_1724_reg[0] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_5_reg_1646_reg[7]_0 [0]),
        .Q(\lk_load_9_reg_1724_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \lk_load_9_reg_1724_reg[1] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_5_reg_1646_reg[7]_0 [1]),
        .Q(\lk_load_9_reg_1724_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \lk_load_9_reg_1724_reg[2] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_5_reg_1646_reg[7]_0 [2]),
        .Q(\lk_load_9_reg_1724_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \lk_load_9_reg_1724_reg[3] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_5_reg_1646_reg[7]_0 [3]),
        .Q(\lk_load_9_reg_1724_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \lk_load_9_reg_1724_reg[4] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_5_reg_1646_reg[7]_0 [4]),
        .Q(\lk_load_9_reg_1724_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \lk_load_9_reg_1724_reg[5] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_5_reg_1646_reg[7]_0 [5]),
        .Q(\lk_load_9_reg_1724_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \lk_load_9_reg_1724_reg[6] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_5_reg_1646_reg[7]_0 [6]),
        .Q(\lk_load_9_reg_1724_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \lk_load_9_reg_1724_reg[7] 
       (.C(ap_clk),
        .CE(lk_load_8_reg_17170),
        .D(\lk_load_5_reg_1646_reg[7]_0 [7]),
        .Q(\lk_load_9_reg_1724_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \or_ln300_reg_1573_reg[4] 
       (.C(ap_clk),
        .CE(or_ln300_reg_15731),
        .D(idx74_fu_152_reg[4]),
        .Q(or_ln300_reg_1573[4]),
        .R(1'b0));
  FDRE \or_ln300_reg_1573_reg[5] 
       (.C(ap_clk),
        .CE(or_ln300_reg_15731),
        .D(idx74_fu_152_reg[5]),
        .Q(or_ln300_reg_1573[5]),
        .R(1'b0));
  FDRE \or_ln300_reg_1573_reg[6] 
       (.C(ap_clk),
        .CE(or_ln300_reg_15731),
        .D(idx74_fu_152_reg[6]),
        .Q(or_ln300_reg_1573[6]),
        .R(1'b0));
  FDRE \or_ln300_reg_1573_reg[7] 
       (.C(ap_clk),
        .CE(or_ln300_reg_15731),
        .D(idx74_fu_152_reg[7]),
        .Q(or_ln300_reg_1573[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    q0_reg_i_14__5
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ram_reg_i_34__5_n_0),
        .I3(ram_reg_i_36__12_n_0),
        .O(q0_reg_i_14__5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    q0_reg_i_21__1
       (.I0(q0_reg_i_34__0_n_0),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(\ap_CS_fsm_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    q0_reg_i_34__0
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_CS_fsm_pp0_stage14),
        .O(q0_reg_i_34__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_7__5
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[2]),
        .I1(ram_reg_3[3]),
        .I2(con128_address01__4),
        .O(\ap_CS_fsm_reg[7]_6 [0]));
  LUT6 #(
    .INIT(64'h0006000000000000)) 
    ram_reg_i_100__1
       (.I0(or_ln5_fu_1078_p3[6]),
        .I1(reg_590[7]),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_CS_fsm_pp0_stage9),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_100__1_n_0));
  LUT6 #(
    .INIT(64'h0FF0282800000000)) 
    ram_reg_i_101__1
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(or_ln6_fu_1130_p3[6]),
        .I2(reg_590[7]),
        .I3(or_ln7_fu_1192_p3),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_101__1_n_0));
  LUT6 #(
    .INIT(64'h01FF010101FFFFFF)) 
    ram_reg_i_102__1
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_102__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF01FF)) 
    ram_reg_i_103
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_i_31__4_n_0),
        .I5(ram_reg_i_270_n_0),
        .O(ram_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4FFFFF4)) 
    ram_reg_i_104__1
       (.I0(ram_reg_i_271_n_0),
        .I1(ram_reg_i_272_n_0),
        .I2(ram_reg_i_273_n_0),
        .I3(or_ln2_fu_980_p3[6]),
        .I4(reg_590[7]),
        .I5(ram_reg_i_274_n_0),
        .O(ram_reg_i_104__1_n_0));
  LUT6 #(
    .INIT(64'h8080BF80BFBFBFBF)) 
    ram_reg_i_105__1
       (.I0(xor_ln124_15_reg_1980[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1_2),
        .I3(ram_reg_i_275_n_0),
        .I4(ram_reg_i_276_n_0),
        .I5(ram_reg_i_277_n_0),
        .O(ram_reg_i_105__1_n_0));
  LUT6 #(
    .INIT(64'h5541550000000000)) 
    ram_reg_i_106__4
       (.I0(ram_reg_i_278_n_0),
        .I1(or_ln5_fu_1078_p3[5]),
        .I2(reg_590[6]),
        .I3(ram_reg_i_279_n_0),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_106__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hBFFBBBBB)) 
    ram_reg_i_107__1
       (.I0(ram_reg_i_280_n_0),
        .I1(ram_reg_i_102__1_n_0),
        .I2(reg_590[6]),
        .I3(\reg_586_reg[7]_0 [6]),
        .I4(ram_reg_i_281_n_0),
        .O(ram_reg_i_107__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    ram_reg_i_108__1
       (.I0(ram_reg_i_282_n_0),
        .I1(ram_reg_i_275_n_0),
        .I2(idx74_fu_1520),
        .I3(ram_reg_i_148__1_n_0),
        .I4(xor_ln124_14_reg_1964[6]),
        .I5(ram_reg_i_283_n_0),
        .O(ram_reg_i_108__1_n_0));
  LUT6 #(
    .INIT(64'h5541550000000000)) 
    ram_reg_i_109__4
       (.I0(ram_reg_i_284_n_0),
        .I1(or_ln5_fu_1078_p3[4]),
        .I2(reg_590[5]),
        .I3(ram_reg_i_279_n_0),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_109__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_i_10__12
       (.I0(ram_reg_i_68__7_n_0),
        .I1(ram_reg),
        .I2(ram_reg_0[0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(ram_reg_1[0]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hAA8A008A)) 
    ram_reg_i_10__5
       (.I0(ram_reg_i_37__5_n_0),
        .I1(trunc_ln259_reg_1933[6]),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(trunc_ln261_reg_1954[6]),
        .O(\trunc_ln259_reg_1933_reg[6]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF22222FF2)) 
    ram_reg_i_110__1
       (.I0(ram_reg_i_272_n_0),
        .I1(ram_reg_i_285_n_0),
        .I2(or_ln2_fu_980_p3[4]),
        .I3(reg_590[5]),
        .I4(ram_reg_i_274_n_0),
        .I5(ram_reg_i_286_n_0),
        .O(ram_reg_i_110__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    ram_reg_i_111__1
       (.I0(ram_reg_i_287_n_0),
        .I1(ram_reg_i_275_n_0),
        .I2(idx74_fu_1520),
        .I3(ram_reg_i_148__1_n_0),
        .I4(xor_ln124_14_reg_1964[5]),
        .I5(ram_reg_i_288_n_0),
        .O(ram_reg_i_111__1_n_0));
  LUT6 #(
    .INIT(64'h5541550000000000)) 
    ram_reg_i_112__4
       (.I0(ram_reg_i_289_n_0),
        .I1(or_ln5_fu_1078_p3[3]),
        .I2(reg_590[4]),
        .I3(ram_reg_i_279_n_0),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_112__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hBFFBBBBB)) 
    ram_reg_i_113__1
       (.I0(ram_reg_i_290_n_0),
        .I1(ram_reg_i_102__1_n_0),
        .I2(reg_590[4]),
        .I3(\reg_586_reg[7]_0 [4]),
        .I4(ram_reg_i_281_n_0),
        .O(ram_reg_i_113__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    ram_reg_i_114__1
       (.I0(ram_reg_i_291_n_0),
        .I1(ram_reg_i_275_n_0),
        .I2(idx74_fu_1520),
        .I3(ram_reg_i_148__1_n_0),
        .I4(xor_ln124_14_reg_1964[4]),
        .I5(ram_reg_i_292_n_0),
        .O(ram_reg_i_114__1_n_0));
  LUT6 #(
    .INIT(64'h5541550000000000)) 
    ram_reg_i_115__4
       (.I0(ram_reg_i_293_n_0),
        .I1(or_ln5_fu_1078_p3[2]),
        .I2(reg_590[3]),
        .I3(ram_reg_i_279_n_0),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_115__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hBFFBBBBB)) 
    ram_reg_i_116__1
       (.I0(ram_reg_i_294_n_0),
        .I1(ram_reg_i_102__1_n_0),
        .I2(reg_590[3]),
        .I3(\reg_586_reg[7]_0 [3]),
        .I4(ram_reg_i_281_n_0),
        .O(ram_reg_i_116__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    ram_reg_i_117__1
       (.I0(ram_reg_i_295_n_0),
        .I1(ram_reg_i_275_n_0),
        .I2(idx74_fu_1520),
        .I3(ram_reg_i_148__1_n_0),
        .I4(xor_ln124_14_reg_1964[3]),
        .I5(ram_reg_i_296_n_0),
        .O(ram_reg_i_117__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    ram_reg_i_118__1
       (.I0(ram_reg_i_297_n_0),
        .I1(ram_reg_i_275_n_0),
        .I2(idx74_fu_1520),
        .I3(ram_reg_i_148__1_n_0),
        .I4(xor_ln124_14_reg_1964[2]),
        .I5(ram_reg_i_298_n_0),
        .O(ram_reg_i_118__1_n_0));
  LUT6 #(
    .INIT(64'h5541550000000000)) 
    ram_reg_i_119__4
       (.I0(ram_reg_i_299_n_0),
        .I1(or_ln5_fu_1078_p3[1]),
        .I2(reg_590[2]),
        .I3(ram_reg_i_279_n_0),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_119__4_n_0));
  LUT5 #(
    .INIT(32'hAA8A008A)) 
    ram_reg_i_11__5
       (.I0(ram_reg_i_38__5_n_0),
        .I1(trunc_ln259_reg_1933[5]),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(trunc_ln261_reg_1954[5]),
        .O(\trunc_ln259_reg_1933_reg[6]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hBFFBBBBB)) 
    ram_reg_i_120__1
       (.I0(ram_reg_i_300_n_0),
        .I1(ram_reg_i_102__1_n_0),
        .I2(reg_590[2]),
        .I3(\reg_586_reg[7]_0 [2]),
        .I4(ram_reg_i_281_n_0),
        .O(ram_reg_i_120__1_n_0));
  LUT6 #(
    .INIT(64'h5541550000000000)) 
    ram_reg_i_121__4
       (.I0(ram_reg_i_301_n_0),
        .I1(or_ln5_fu_1078_p3[0]),
        .I2(reg_590[1]),
        .I3(ram_reg_i_279_n_0),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_121__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF22222FF2)) 
    ram_reg_i_122__1
       (.I0(ram_reg_i_272_n_0),
        .I1(ram_reg_i_302_n_0),
        .I2(or_ln2_fu_980_p3[0]),
        .I3(reg_590[1]),
        .I4(ram_reg_i_274_n_0),
        .I5(ram_reg_i_303_n_0),
        .O(ram_reg_i_122__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    ram_reg_i_123__1
       (.I0(ram_reg_i_304_n_0),
        .I1(ram_reg_i_275_n_0),
        .I2(idx74_fu_1520),
        .I3(ram_reg_i_148__1_n_0),
        .I4(xor_ln124_14_reg_1964[1]),
        .I5(ram_reg_i_305_n_0),
        .O(ram_reg_i_123__1_n_0));
  LUT6 #(
    .INIT(64'h5541550000000000)) 
    ram_reg_i_124__4
       (.I0(ram_reg_i_306_n_0),
        .I1(\lk_load_6_reg_1678_reg_n_0_[0] ),
        .I2(reg_590[0]),
        .I3(ram_reg_i_279_n_0),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_124__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hBFFBBBBB)) 
    ram_reg_i_125__1
       (.I0(ram_reg_i_307_n_0),
        .I1(ram_reg_i_102__1_n_0),
        .I2(reg_590[0]),
        .I3(\reg_586_reg[7]_0 [0]),
        .I4(ram_reg_i_281_n_0),
        .O(ram_reg_i_125__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4F4F4)) 
    ram_reg_i_126__1
       (.I0(ram_reg_i_308_n_0),
        .I1(ram_reg_i_275_n_0),
        .I2(idx74_fu_1520),
        .I3(ram_reg_i_148__1_n_0),
        .I4(xor_ln124_14_reg_1964[0]),
        .I5(ram_reg_i_309_n_0),
        .O(ram_reg_i_126__1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFDDDF)) 
    ram_reg_i_127__1
       (.I0(ram_reg_i_239_n_0),
        .I1(ram_reg_i_310_n_0),
        .I2(xor_ln124_6_reg_1814[7]),
        .I3(ram_reg_i_311_n_0),
        .I4(ram_reg_i_312_n_0),
        .I5(ram_reg_i_313_n_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[7]));
  LUT5 #(
    .INIT(32'hAA8A008A)) 
    ram_reg_i_12__5
       (.I0(ram_reg_i_39__5_n_0),
        .I1(trunc_ln259_reg_1933[4]),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(trunc_ln261_reg_1954[4]),
        .O(\trunc_ln259_reg_1933_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'h00000000FFFFAEFF)) 
    ram_reg_i_130__1
       (.I0(ram_reg_i_316_n_0),
        .I1(xor_ln124_6_reg_1814[6]),
        .I2(ram_reg_i_311_n_0),
        .I3(ram_reg_i_239_n_0),
        .I4(ram_reg_i_317_n_0),
        .I5(ram_reg_i_318_n_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[6]));
  LUT6 #(
    .INIT(64'h88A8AAAAAAAAAAAA)) 
    ram_reg_i_133__1
       (.I0(ram_reg_i_321_n_0),
        .I1(ram_reg_i_322_n_0),
        .I2(xor_ln124_6_reg_1814[5]),
        .I3(ram_reg_i_311_n_0),
        .I4(ram_reg_i_239_n_0),
        .I5(ram_reg_i_323_n_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[5]));
  LUT6 #(
    .INIT(64'h00000000FFFFABFF)) 
    ram_reg_i_136__1
       (.I0(ram_reg_i_326_n_0),
        .I1(xor_ln124_6_reg_1814[4]),
        .I2(ram_reg_i_311_n_0),
        .I3(ram_reg_i_239_n_0),
        .I4(ram_reg_i_327_n_0),
        .I5(ram_reg_i_328_n_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[4]));
  LUT6 #(
    .INIT(64'h00000000FFFFDDDF)) 
    ram_reg_i_139__1
       (.I0(ram_reg_i_239_n_0),
        .I1(ram_reg_i_331_n_0),
        .I2(xor_ln124_6_reg_1814[3]),
        .I3(ram_reg_i_311_n_0),
        .I4(ram_reg_i_332_n_0),
        .I5(ram_reg_i_333_n_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[3]));
  LUT5 #(
    .INIT(32'hAA8A008A)) 
    ram_reg_i_13__5
       (.I0(ram_reg_i_40__3_n_0),
        .I1(trunc_ln259_reg_1933[3]),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(trunc_ln261_reg_1954[3]),
        .O(\trunc_ln259_reg_1933_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'h00000000FFFFAEFF)) 
    ram_reg_i_141__1
       (.I0(ram_reg_i_336_n_0),
        .I1(xor_ln124_6_reg_1814[2]),
        .I2(ram_reg_i_311_n_0),
        .I3(ram_reg_i_239_n_0),
        .I4(ram_reg_i_337_n_0),
        .I5(ram_reg_i_338_n_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[2]));
  LUT6 #(
    .INIT(64'h88A8AAAAAAAAAAAA)) 
    ram_reg_i_143__1
       (.I0(ram_reg_i_341_n_0),
        .I1(ram_reg_i_342_n_0),
        .I2(xor_ln124_7_reg_1839[1]),
        .I3(ram_reg_i_343_n_0),
        .I4(ram_reg_i_239_n_0),
        .I5(ram_reg_i_344_n_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFABFF)) 
    ram_reg_i_145__1
       (.I0(ram_reg_i_347_n_0),
        .I1(xor_ln124_6_reg_1814[0]),
        .I2(ram_reg_i_311_n_0),
        .I3(ram_reg_i_239_n_0),
        .I4(ram_reg_i_348_n_0),
        .I5(ram_reg_i_349_n_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEE)) 
    ram_reg_i_147__1
       (.I0(lk_load_4_reg_16390),
        .I1(lk_load_8_reg_17170),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ram_reg_i_352_n_0),
        .I5(ram_reg_i_353_n_0),
        .O(ram_reg_i_147__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_148__1
       (.I0(ap_enable_reg_pp0_iter1_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_i_148__1_n_0));
  LUT6 #(
    .INIT(64'h4540000045404540)) 
    ram_reg_i_149__1
       (.I0(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ram_reg_i_36__12_n_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we1));
  LUT5 #(
    .INIT(32'hAA8A008A)) 
    ram_reg_i_14__5
       (.I0(ram_reg_i_41__5_n_0),
        .I1(trunc_ln259_reg_1933[2]),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(trunc_ln261_reg_1954[2]),
        .O(\trunc_ln259_reg_1933_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'hCACACACACFC0C0C0)) 
    ram_reg_i_151__1
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we0),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_3[0]),
        .I4(ap_enable_reg_pp0_iter1_1),
        .I5(ram_reg_3[3]),
        .O(grp_ClefiaKeySet128_fu_176_rk_we0));
  LUT6 #(
    .INIT(64'hFFFFEEEAEEEAEEEA)) 
    ram_reg_i_154__1
       (.I0(ram_reg_i_160__1_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1_2),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce1));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_i_159__1
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .O(ram_reg_i_159__1_n_0));
  LUT5 #(
    .INIT(32'hAA8A008A)) 
    ram_reg_i_15__5
       (.I0(ram_reg_i_42__4_n_0),
        .I1(trunc_ln259_reg_1933[1]),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(trunc_ln261_reg_1954[1]),
        .O(\trunc_ln259_reg_1933_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEAEAEA)) 
    ram_reg_i_160__1
       (.I0(ram_reg_i_78__1_n_0),
        .I1(ap_enable_reg_pp0_iter1_2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(ap_CS_fsm_pp0_stage14),
        .O(ram_reg_i_160__1_n_0));
  LUT4 #(
    .INIT(16'hC808)) 
    ram_reg_i_166__1
       (.I0(idx74_load_1_reg_1562[7]),
        .I1(ram_reg_i_102__1_n_0),
        .I2(ram_reg_i_281_n_0),
        .I3(idx74_fu_152_reg[7]),
        .O(ram_reg_i_166__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_167__1
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .O(ram_reg_i_167__1_n_0));
  LUT6 #(
    .INIT(64'hABABABFFFFFFABFF)) 
    ram_reg_i_168__1
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .O(ram_reg_i_168__1_n_0));
  LUT5 #(
    .INIT(32'hAA8A008A)) 
    ram_reg_i_16__5
       (.I0(ram_reg_i_43__4_n_0),
        .I1(trunc_ln259_reg_1933[0]),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(trunc_ln261_reg_1954[0]),
        .O(\trunc_ln259_reg_1933_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hFC000C0044004400)) 
    ram_reg_i_177
       (.I0(ram_reg_i_168__1_n_0),
        .I1(idx74_load_1_reg_1562[6]),
        .I2(ram_reg_i_281_n_0),
        .I3(ram_reg_i_103_n_0),
        .I4(idx74_fu_152_reg[6]),
        .I5(ram_reg_i_102__1_n_0),
        .O(ram_reg_i_177_n_0));
  LUT6 #(
    .INIT(64'h8880AAAAAAAAAAAA)) 
    ram_reg_i_17__12
       (.I0(ram_reg_23),
        .I1(ram_reg_4),
        .I2(ram_reg_i_94__2_n_0),
        .I3(ram_reg_24),
        .I4(ram_reg_21),
        .I5(ram_reg_25),
        .O(ADDRBWRADDR));
  LUT5 #(
    .INIT(32'hAAA200A2)) 
    ram_reg_i_17__5
       (.I0(ram_reg_i_44__4_n_0),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(\lk_load_12_reg_1795_reg[7]_0 [7]),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(\reg_586_reg[7]_0 [7]),
        .O(\trunc_ln259_reg_1933_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hAC000000AC00CC00)) 
    ram_reg_i_183
       (.I0(idx74_fu_152_reg[5]),
        .I1(idx74_load_1_reg_1562[5]),
        .I2(ram_reg_i_281_n_0),
        .I3(ram_reg_i_103_n_0),
        .I4(ram_reg_i_102__1_n_0),
        .I5(ram_reg_i_168__1_n_0),
        .O(ram_reg_i_183_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    ram_reg_i_187
       (.I0(idx74_load_1_reg_1562[4]),
        .I1(ram_reg_i_102__1_n_0),
        .I2(ram_reg_i_281_n_0),
        .I3(idx74_fu_152_reg[4]),
        .O(ram_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFA8A8A8A8A8)) 
    ram_reg_i_189
       (.I0(ap_enable_reg_pp0_iter1_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_189_n_0));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    ram_reg_i_18__5
       (.I0(ram_reg_i_45__6_n_0),
        .I1(ram_reg_i_46__5_n_0),
        .I2(ram_reg_i_47__5_n_0),
        .I3(ram_reg_i_48__5_n_0),
        .I4(ram_reg_3[3]),
        .I5(DOBDO[7]),
        .O(\ap_CS_fsm_reg[7]_8 [7]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_192
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEEEEE)) 
    ram_reg_i_196
       (.I0(ram_reg_i_148__1_n_0),
        .I1(idx74_fu_1520),
        .I2(ram_reg_i_31__4_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage12),
        .I5(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'h00FF00F222222222)) 
    ram_reg_i_197
       (.I0(ram_reg_i_384_n_0),
        .I1(ram_reg_i_352_n_0),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_197_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE000E00)) 
    ram_reg_i_19__5
       (.I0(ram_reg_i_100__1_n_0),
        .I1(ram_reg_i_101__1_n_0),
        .I2(ram_reg_i_102__1_n_0),
        .I3(ram_reg_i_103_n_0),
        .I4(ram_reg_i_104__1_n_0),
        .I5(ram_reg_i_105__1_n_0),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    ram_reg_i_19__6
       (.I0(ram_reg_i_49__5_n_0),
        .I1(ram_reg_i_50__5_n_0),
        .I2(ram_reg_i_51__5_n_0),
        .I3(ram_reg_i_52__5_n_0),
        .I4(ram_reg_3[3]),
        .I5(DOBDO[6]),
        .O(\ap_CS_fsm_reg[7]_8 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__4
       (.I0(ram_reg_3[3]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0),
        .O(lk_ce1));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    ram_reg_i_200
       (.I0(ram_reg_i_387_n_0),
        .I1(ram_reg_i_80__1_n_0),
        .I2(ram_reg_i_388_n_0),
        .I3(ram_reg_i_389_n_0),
        .I4(ram_reg_i_189_n_0),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'hFFF4F4F444F4F4F4)) 
    ram_reg_i_208
       (.I0(ram_reg_i_396_n_0),
        .I1(ram_reg_i_397_n_0),
        .I2(ram_reg_i_398_n_0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1_2),
        .I5(rk_addr_15_reg_1986[7]),
        .O(ram_reg_i_208_n_0));
  LUT6 #(
    .INIT(64'hDDDD0D00FFFFFFFF)) 
    ram_reg_i_209
       (.I0(ram_reg_i_399_n_0),
        .I1(ram_reg_i_400_n_0),
        .I2(ram_reg_i_401_n_0),
        .I3(rk_addr_3_reg_1702[7]),
        .I4(ram_reg_i_402_n_0),
        .I5(ram_reg_i_403_n_0),
        .O(ram_reg_i_209_n_0));
  LUT6 #(
    .INIT(64'h4F404F4F40404040)) 
    ram_reg_i_20__5
       (.I0(ram_reg_i_106__4_n_0),
        .I1(ram_reg_i_107__1_n_0),
        .I2(ram_reg_i_103_n_0),
        .I3(xor_ln124_15_reg_1980[6]),
        .I4(idx74_fu_1520),
        .I5(ram_reg_i_108__1_n_0),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    ram_reg_i_20__6
       (.I0(ram_reg_i_53__4_n_0),
        .I1(ram_reg_i_54__5_n_0),
        .I2(ram_reg_i_55__5_n_0),
        .I3(ram_reg_i_56__4_n_0),
        .I4(ram_reg_3[3]),
        .I5(DOBDO[5]),
        .O(\ap_CS_fsm_reg[7]_8 [5]));
  LUT6 #(
    .INIT(64'h55155555FFFFFFFF)) 
    ram_reg_i_210
       (.I0(ram_reg_i_404_n_0),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(\rk_addr_7_reg_1834_reg_n_0_[7] ),
        .I5(ram_reg_i_239_n_0),
        .O(ram_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'h55155555FFFFFFFF)) 
    ram_reg_i_216
       (.I0(ram_reg_i_413_n_0),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(\rk_addr_7_reg_1834_reg_n_0_[6] ),
        .I5(ram_reg_i_239_n_0),
        .O(ram_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'hDDDD0D00FFFFFFFF)) 
    ram_reg_i_217
       (.I0(ram_reg_i_399_n_0),
        .I1(ram_reg_i_414_n_0),
        .I2(ram_reg_i_401_n_0),
        .I3(rk_addr_3_reg_1702[6]),
        .I4(ram_reg_i_415_n_0),
        .I5(ram_reg_i_403_n_0),
        .O(ram_reg_i_217_n_0));
  LUT6 #(
    .INIT(64'hFFF4F4F444F4F4F4)) 
    ram_reg_i_218
       (.I0(ram_reg_i_416_n_0),
        .I1(ram_reg_i_397_n_0),
        .I2(ram_reg_i_417_n_0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1_2),
        .I5(rk_addr_15_reg_1986[6]),
        .O(ram_reg_i_218_n_0));
  LUT6 #(
    .INIT(64'h4F404F4F40404040)) 
    ram_reg_i_21__5
       (.I0(ram_reg_i_109__4_n_0),
        .I1(ram_reg_i_110__1_n_0),
        .I2(ram_reg_i_103_n_0),
        .I3(xor_ln124_15_reg_1980[5]),
        .I4(idx74_fu_1520),
        .I5(ram_reg_i_111__1_n_0),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    ram_reg_i_21__6
       (.I0(ram_reg_i_57__5_n_0),
        .I1(ram_reg_i_58__6_n_0),
        .I2(ram_reg_i_59__3_n_0),
        .I3(ram_reg_i_60__3_n_0),
        .I4(ram_reg_3[3]),
        .I5(DOBDO[4]),
        .O(\ap_CS_fsm_reg[7]_8 [4]));
  LUT6 #(
    .INIT(64'hFFF4F4F444F4F4F4)) 
    ram_reg_i_223
       (.I0(ram_reg_i_424_n_0),
        .I1(ram_reg_i_397_n_0),
        .I2(ram_reg_i_425_n_0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1_2),
        .I5(rk_addr_15_reg_1986[5]),
        .O(ram_reg_i_223_n_0));
  LUT6 #(
    .INIT(64'hDDDD0D00FFFFFFFF)) 
    ram_reg_i_224
       (.I0(ram_reg_i_399_n_0),
        .I1(ram_reg_i_426_n_0),
        .I2(ram_reg_i_401_n_0),
        .I3(rk_addr_3_reg_1702[5]),
        .I4(ram_reg_i_427_n_0),
        .I5(ram_reg_i_403_n_0),
        .O(ram_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'h55455555FFFFFFFF)) 
    ram_reg_i_225
       (.I0(ram_reg_i_428_n_0),
        .I1(ram_reg_i_80__1_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(rk_addr_6_reg_1809[5]),
        .I5(ram_reg_i_239_n_0),
        .O(ram_reg_i_225_n_0));
  LUT6 #(
    .INIT(64'h4F404F4F40404040)) 
    ram_reg_i_22__5
       (.I0(ram_reg_i_112__4_n_0),
        .I1(ram_reg_i_113__1_n_0),
        .I2(ram_reg_i_103_n_0),
        .I3(xor_ln124_15_reg_1980[4]),
        .I4(idx74_fu_1520),
        .I5(ram_reg_i_114__1_n_0),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    ram_reg_i_22__6
       (.I0(ram_reg_i_61__3_n_0),
        .I1(ram_reg_i_62__3_n_0),
        .I2(ram_reg_i_63__2_n_0),
        .I3(ram_reg_i_64__3_n_0),
        .I4(ram_reg_3[3]),
        .I5(DOBDO[3]),
        .O(\ap_CS_fsm_reg[7]_8 [3]));
  LUT6 #(
    .INIT(64'h55155555FFFFFFFF)) 
    ram_reg_i_231
       (.I0(ram_reg_i_436_n_0),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(\rk_addr_7_reg_1834_reg_n_0_[4] ),
        .I5(ram_reg_i_239_n_0),
        .O(ram_reg_i_231_n_0));
  LUT6 #(
    .INIT(64'hF200F2F2FFFFFFFF)) 
    ram_reg_i_232
       (.I0(rk_addr_3_reg_1702[4]),
        .I1(ram_reg_i_401_n_0),
        .I2(ram_reg_i_437_n_0),
        .I3(ram_reg_i_438_n_0),
        .I4(ram_reg_i_399_n_0),
        .I5(ram_reg_i_403_n_0),
        .O(ram_reg_i_232_n_0));
  LUT6 #(
    .INIT(64'hFFF4F4F444F4F4F4)) 
    ram_reg_i_233
       (.I0(ram_reg_i_439_n_0),
        .I1(ram_reg_i_397_n_0),
        .I2(ram_reg_i_440_n_0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1_2),
        .I5(rk_addr_15_reg_1986[4]),
        .O(ram_reg_i_233_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_i_238
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .O(ram_reg_i_238_n_0));
  LUT6 #(
    .INIT(64'h000000000000002A)) 
    ram_reg_i_239
       (.I0(ram_reg_i_447_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ram_reg_i_148__1_n_0),
        .I4(idx74_fu_1520),
        .I5(ram_reg_i_448_n_0),
        .O(ram_reg_i_239_n_0));
  LUT6 #(
    .INIT(64'h4F404F4F40404040)) 
    ram_reg_i_23__5
       (.I0(ram_reg_i_115__4_n_0),
        .I1(ram_reg_i_116__1_n_0),
        .I2(ram_reg_i_103_n_0),
        .I3(xor_ln124_15_reg_1980[3]),
        .I4(idx74_fu_1520),
        .I5(ram_reg_i_117__1_n_0),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    ram_reg_i_23__6
       (.I0(ram_reg_i_65__3_n_0),
        .I1(ram_reg_i_66__4_n_0),
        .I2(ram_reg_i_67__3_n_0),
        .I3(ram_reg_i_68__3_n_0),
        .I4(ram_reg_3[3]),
        .I5(DOBDO[2]),
        .O(\ap_CS_fsm_reg[7]_8 [2]));
  LUT6 #(
    .INIT(64'h0500D500FFFFFFFF)) 
    ram_reg_i_246
       (.I0(ram_reg_i_102__1_n_0),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_i_239_n_0),
        .I4(ap_CS_fsm_pp0_stage11),
        .I5(ram_reg_i_455_n_0),
        .O(\ap_CS_fsm_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h00FFB0B00000B0B0)) 
    ram_reg_i_24__5
       (.I0(xor_ln124_15_reg_1980[2]),
        .I1(idx74_fu_1520),
        .I2(ram_reg_i_118__1_n_0),
        .I3(ram_reg_i_119__4_n_0),
        .I4(ram_reg_i_103_n_0),
        .I5(ram_reg_i_120__1_n_0),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    ram_reg_i_24__6
       (.I0(ram_reg_i_69__3_n_0),
        .I1(ram_reg_i_70__3_n_0),
        .I2(ram_reg_i_71__3_n_0),
        .I3(ram_reg_i_72__2_n_0),
        .I4(ram_reg_3[3]),
        .I5(DOBDO[1]),
        .O(\ap_CS_fsm_reg[7]_8 [1]));
  LUT6 #(
    .INIT(64'hAAAEAAAEAAAEAAAA)) 
    ram_reg_i_255
       (.I0(ram_reg_i_461_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ram_reg_i_270_n_0),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage14),
        .O(ram_reg_i_255_n_0));
  LUT6 #(
    .INIT(64'h55555555FFFFF5F7)) 
    ram_reg_i_256
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ram_reg_i_279_n_0),
        .O(ram_reg_i_256_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    ram_reg_i_257
       (.I0(ram_reg_i_239_n_0),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage11),
        .O(ram_reg_i_257_n_0));
  LUT6 #(
    .INIT(64'h4F404F4F40404040)) 
    ram_reg_i_25__4
       (.I0(ram_reg_i_121__4_n_0),
        .I1(ram_reg_i_122__1_n_0),
        .I2(ram_reg_i_103_n_0),
        .I3(xor_ln124_15_reg_1980[1]),
        .I4(idx74_fu_1520),
        .I5(ram_reg_i_123__1_n_0),
        .O(DIADI[1]));
  LUT6 #(
    .INIT(64'h00AEFFFF00AE0000)) 
    ram_reg_i_25__5
       (.I0(ram_reg_i_73__2_n_0),
        .I1(ram_reg_i_74__1_n_0),
        .I2(ram_reg_i_75__1_n_0),
        .I3(ram_reg_i_76__1_n_0),
        .I4(ram_reg_3[3]),
        .I5(DOBDO[0]),
        .O(\ap_CS_fsm_reg[7]_8 [0]));
  LUT6 #(
    .INIT(64'h000088002222AA2A)) 
    ram_reg_i_264
       (.I0(ram_reg_i_239_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(ap_CS_fsm_pp0_stage11),
        .I5(ram_reg_i_464_n_0),
        .O(ram_reg_i_264_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF70FF7070)) 
    ram_reg_i_265
       (.I0(ram_reg_i_389_n_0),
        .I1(ram_reg_i_465_n_0),
        .I2(ram_reg_i_455_n_0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ram_reg_i_148__1_n_0),
        .I5(ram_reg_i_448_n_0),
        .O(ram_reg_i_265_n_0));
  LUT6 #(
    .INIT(64'h4F404F4F40404040)) 
    ram_reg_i_26__4
       (.I0(ram_reg_i_124__4_n_0),
        .I1(ram_reg_i_125__1_n_0),
        .I2(ram_reg_i_103_n_0),
        .I3(xor_ln124_15_reg_1980[0]),
        .I4(idx74_fu_1520),
        .I5(ram_reg_i_126__1_n_0),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'h0000A200)) 
    ram_reg_i_26__5
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_i_36__12_n_0),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[7]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    ram_reg_i_270
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_2),
        .O(ram_reg_i_270_n_0));
  LUT6 #(
    .INIT(64'h00000000FFC8C8FF)) 
    ram_reg_i_271
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\reg_586_reg[7]_0 [7]),
        .I4(reg_590[7]),
        .I5(ram_reg_i_466_n_0),
        .O(ram_reg_i_271_n_0));
  LUT6 #(
    .INIT(64'h000FFF0F111FFF1F)) 
    ram_reg_i_272
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(ram_reg_i_272_n_0));
  LUT6 #(
    .INIT(64'h40404C408C808080)) 
    ram_reg_i_273
       (.I0(or_ln4_fu_1058_p3[6]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(or_ln3_fu_1000_p3[6]),
        .I5(reg_590[7]),
        .O(ram_reg_i_273_n_0));
  LUT6 #(
    .INIT(64'hEFEEEFFFFFFFFFFF)) 
    ram_reg_i_274
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage5),
        .O(ram_reg_i_274_n_0));
  LUT6 #(
    .INIT(64'h000011FF1F1F11FF)) 
    ram_reg_i_275
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1_2),
        .O(ram_reg_i_275_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_276
       (.I0(xor_ln124_9_reg_1864[7]),
        .I1(ram_reg_i_467_n_0),
        .I2(xor_ln124_10_reg_1885[7]),
        .I3(ram_reg_i_389_n_0),
        .I4(xor_ln124_11_reg_1901[7]),
        .I5(ram_reg_i_468_n_0),
        .O(ram_reg_i_276_n_0));
  LUT6 #(
    .INIT(64'h0000D0DDD0DDD0DD)) 
    ram_reg_i_277
       (.I0(xor_ln124_12_reg_1922[7]),
        .I1(ram_reg_i_469_n_0),
        .I2(ram_reg_i_470_n_0),
        .I3(xor_ln124_13_reg_1943[7]),
        .I4(ram_reg_i_148__1_n_0),
        .I5(xor_ln124_14_reg_1964[7]),
        .O(ram_reg_i_277_n_0));
  LUT6 #(
    .INIT(64'h0FF0282800000000)) 
    ram_reg_i_278
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(or_ln6_fu_1130_p3[5]),
        .I2(reg_590[6]),
        .I3(or_ln8_fu_1210_p3[7]),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_278_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_279
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_279_n_0));
  LUT6 #(
    .INIT(64'hFF08FFFFFF080000)) 
    ram_reg_i_27__11
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[7]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_13),
        .I4(ram_reg_4),
        .I5(ram_reg_18),
        .O(DIBDI[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_27__4
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we1),
        .I1(ram_reg_3[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ram_reg_3[1]),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hFFFFFFFF1414FF14)) 
    ram_reg_i_280
       (.I0(ram_reg_i_274_n_0),
        .I1(reg_590[6]),
        .I2(or_ln2_fu_980_p3[5]),
        .I3(ram_reg_i_272_n_0),
        .I4(ram_reg_i_471_n_0),
        .I5(ram_reg_i_472_n_0),
        .O(ram_reg_i_280_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF0001FFFF)) 
    ram_reg_i_281
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(ram_reg_i_281_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_282
       (.I0(xor_ln124_9_reg_1864[6]),
        .I1(ram_reg_i_467_n_0),
        .I2(xor_ln124_10_reg_1885[6]),
        .I3(ram_reg_i_389_n_0),
        .I4(xor_ln124_11_reg_1901[6]),
        .I5(ram_reg_i_468_n_0),
        .O(ram_reg_i_282_n_0));
  LUT6 #(
    .INIT(64'h008800C000880000)) 
    ram_reg_i_283
       (.I0(xor_ln124_13_reg_1943[6]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ram_reg_i_148__1_n_0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(xor_ln124_12_reg_1922[6]),
        .O(ram_reg_i_283_n_0));
  LUT6 #(
    .INIT(64'h0FF0282800000000)) 
    ram_reg_i_284
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(or_ln6_fu_1130_p3[4]),
        .I2(reg_590[5]),
        .I3(or_ln8_fu_1210_p3[6]),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_284_n_0));
  LUT6 #(
    .INIT(64'h00000000FFC8C8FF)) 
    ram_reg_i_285
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\reg_586_reg[7]_0 [5]),
        .I4(reg_590[5]),
        .I5(ram_reg_i_473_n_0),
        .O(ram_reg_i_285_n_0));
  LUT6 #(
    .INIT(64'h5560AA60FFFFFFFF)) 
    ram_reg_i_286
       (.I0(reg_590[5]),
        .I1(or_ln3_fu_1000_p3[4]),
        .I2(ram_reg_i_474_n_0),
        .I3(\ap_CS_fsm[0]_i_2__1_n_0 ),
        .I4(or_ln4_fu_1058_p3[4]),
        .I5(ram_reg_i_102__1_n_0),
        .O(ram_reg_i_286_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_287
       (.I0(xor_ln124_9_reg_1864[5]),
        .I1(ram_reg_i_467_n_0),
        .I2(xor_ln124_10_reg_1885[5]),
        .I3(ram_reg_i_389_n_0),
        .I4(xor_ln124_11_reg_1901[5]),
        .I5(ram_reg_i_468_n_0),
        .O(ram_reg_i_287_n_0));
  LUT6 #(
    .INIT(64'h008800C000880000)) 
    ram_reg_i_288
       (.I0(xor_ln124_13_reg_1943[5]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ram_reg_i_148__1_n_0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(xor_ln124_12_reg_1922[5]),
        .O(ram_reg_i_288_n_0));
  LUT6 #(
    .INIT(64'h0FF0282800000000)) 
    ram_reg_i_289
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(or_ln6_fu_1130_p3[3]),
        .I2(reg_590[4]),
        .I3(or_ln8_fu_1210_p3[5]),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_289_n_0));
  LUT6 #(
    .INIT(64'hFF08FFFFFF080000)) 
    ram_reg_i_28__11
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[6]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_11),
        .I4(ram_reg_4),
        .I5(ram_reg_17),
        .O(DIBDI[6]));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    ram_reg_i_28__4
       (.I0(ram_reg_i_78__1_n_0),
        .I1(ram_reg_i_79__1_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1414FF14)) 
    ram_reg_i_290
       (.I0(ram_reg_i_274_n_0),
        .I1(reg_590[4]),
        .I2(or_ln2_fu_980_p3[3]),
        .I3(ram_reg_i_272_n_0),
        .I4(ram_reg_i_475_n_0),
        .I5(ram_reg_i_476_n_0),
        .O(ram_reg_i_290_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_291
       (.I0(xor_ln124_9_reg_1864[4]),
        .I1(ram_reg_i_467_n_0),
        .I2(xor_ln124_10_reg_1885[4]),
        .I3(ram_reg_i_389_n_0),
        .I4(xor_ln124_11_reg_1901[4]),
        .I5(ram_reg_i_468_n_0),
        .O(ram_reg_i_291_n_0));
  LUT6 #(
    .INIT(64'h008800C000880000)) 
    ram_reg_i_292
       (.I0(xor_ln124_13_reg_1943[4]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ram_reg_i_148__1_n_0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(xor_ln124_12_reg_1922[4]),
        .O(ram_reg_i_292_n_0));
  LUT6 #(
    .INIT(64'h0FF0282800000000)) 
    ram_reg_i_293
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(or_ln6_fu_1130_p3[2]),
        .I2(reg_590[3]),
        .I3(or_ln8_fu_1210_p3[4]),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_293_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1414FF14)) 
    ram_reg_i_294
       (.I0(ram_reg_i_274_n_0),
        .I1(reg_590[3]),
        .I2(or_ln2_fu_980_p3[2]),
        .I3(ram_reg_i_272_n_0),
        .I4(ram_reg_i_477_n_0),
        .I5(ram_reg_i_478_n_0),
        .O(ram_reg_i_294_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_295
       (.I0(xor_ln124_9_reg_1864[3]),
        .I1(ram_reg_i_467_n_0),
        .I2(xor_ln124_10_reg_1885[3]),
        .I3(ram_reg_i_389_n_0),
        .I4(xor_ln124_11_reg_1901[3]),
        .I5(ram_reg_i_468_n_0),
        .O(ram_reg_i_295_n_0));
  LUT6 #(
    .INIT(64'h008800C000880000)) 
    ram_reg_i_296
       (.I0(xor_ln124_13_reg_1943[3]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ram_reg_i_148__1_n_0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(xor_ln124_12_reg_1922[3]),
        .O(ram_reg_i_296_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_297
       (.I0(xor_ln124_9_reg_1864[2]),
        .I1(ram_reg_i_467_n_0),
        .I2(xor_ln124_10_reg_1885[2]),
        .I3(ram_reg_i_389_n_0),
        .I4(xor_ln124_11_reg_1901[2]),
        .I5(ram_reg_i_468_n_0),
        .O(ram_reg_i_297_n_0));
  LUT6 #(
    .INIT(64'h008800C000880000)) 
    ram_reg_i_298
       (.I0(xor_ln124_13_reg_1943[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ram_reg_i_148__1_n_0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(xor_ln124_12_reg_1922[2]),
        .O(ram_reg_i_298_n_0));
  LUT6 #(
    .INIT(64'h0FF0282800000000)) 
    ram_reg_i_299
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(or_ln6_fu_1130_p3[1]),
        .I2(reg_590[2]),
        .I3(or_ln8_fu_1210_p3[3]),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_299_n_0));
  LUT6 #(
    .INIT(64'hFF08FFFFFF080000)) 
    ram_reg_i_29__12
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[5]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_9),
        .I4(ram_reg_4),
        .I5(ram_reg_16),
        .O(DIBDI[5]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_29__5
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_29__5_n_0));
  LUT6 #(
    .INIT(64'hCCC0AAAAFFF3AAAA)) 
    ram_reg_i_2__11
       (.I0(ram_reg_19),
        .I1(ram_reg_4),
        .I2(ram_reg_i_41__6_n_0),
        .I3(ram_reg_20),
        .I4(ram_reg_21),
        .I5(ram_reg_22),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_2__12
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0),
        .I1(ram_reg_3[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ram_reg_3[1]),
        .O(lk_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1414FF14)) 
    ram_reg_i_300
       (.I0(ram_reg_i_274_n_0),
        .I1(reg_590[2]),
        .I2(or_ln2_fu_980_p3[1]),
        .I3(ram_reg_i_272_n_0),
        .I4(ram_reg_i_479_n_0),
        .I5(ram_reg_i_480_n_0),
        .O(ram_reg_i_300_n_0));
  LUT6 #(
    .INIT(64'h0FF0282800000000)) 
    ram_reg_i_301
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(or_ln6_fu_1130_p3[0]),
        .I2(reg_590[1]),
        .I3(or_ln8_fu_1210_p3[2]),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_301_n_0));
  LUT6 #(
    .INIT(64'h00000000FFC8C8FF)) 
    ram_reg_i_302
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\reg_586_reg[7]_0 [1]),
        .I4(reg_590[1]),
        .I5(ram_reg_i_481_n_0),
        .O(ram_reg_i_302_n_0));
  LUT6 #(
    .INIT(64'h5560AA60FFFFFFFF)) 
    ram_reg_i_303
       (.I0(reg_590[1]),
        .I1(or_ln3_fu_1000_p3[0]),
        .I2(ram_reg_i_474_n_0),
        .I3(\ap_CS_fsm[0]_i_2__1_n_0 ),
        .I4(or_ln4_fu_1058_p3[0]),
        .I5(ram_reg_i_102__1_n_0),
        .O(ram_reg_i_303_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_304
       (.I0(xor_ln124_9_reg_1864[1]),
        .I1(ram_reg_i_467_n_0),
        .I2(xor_ln124_10_reg_1885[1]),
        .I3(ram_reg_i_389_n_0),
        .I4(xor_ln124_11_reg_1901[1]),
        .I5(ram_reg_i_468_n_0),
        .O(ram_reg_i_304_n_0));
  LUT6 #(
    .INIT(64'h008800C000880000)) 
    ram_reg_i_305
       (.I0(xor_ln124_13_reg_1943[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ram_reg_i_148__1_n_0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(xor_ln124_12_reg_1922[1]),
        .O(ram_reg_i_305_n_0));
  LUT6 #(
    .INIT(64'h5000AC005C00A000)) 
    ram_reg_i_306
       (.I0(or_ln8_fu_1210_p3[1]),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(reg_590[0]),
        .I5(or_ln253_i_fu_1145_p3[7]),
        .O(ram_reg_i_306_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1414FF14)) 
    ram_reg_i_307
       (.I0(ram_reg_i_274_n_0),
        .I1(reg_590[0]),
        .I2(or_ln3_fu_1000_p3[7]),
        .I3(ram_reg_i_272_n_0),
        .I4(ram_reg_i_482_n_0),
        .I5(ram_reg_i_483_n_0),
        .O(ram_reg_i_307_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_308
       (.I0(xor_ln124_9_reg_1864[0]),
        .I1(ram_reg_i_467_n_0),
        .I2(xor_ln124_10_reg_1885[0]),
        .I3(ram_reg_i_389_n_0),
        .I4(xor_ln124_11_reg_1901[0]),
        .I5(ram_reg_i_468_n_0),
        .O(ram_reg_i_308_n_0));
  LUT6 #(
    .INIT(64'h008800C000880000)) 
    ram_reg_i_309
       (.I0(xor_ln124_13_reg_1943[0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ram_reg_i_148__1_n_0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(xor_ln124_12_reg_1922[0]),
        .O(ram_reg_i_309_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_30__3
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage5),
        .O(ram_reg_i_30__3_n_0));
  LUT6 #(
    .INIT(64'hFF08FFFFFF080000)) 
    ram_reg_i_30__9
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[4]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_7),
        .I4(ram_reg_4),
        .I5(ram_reg_15),
        .O(DIBDI[4]));
  LUT5 #(
    .INIT(32'hF2000200)) 
    ram_reg_i_310
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(xor_ln124_7_reg_1839[7]),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(xor_ln124_8_reg_1859[7]),
        .O(ram_reg_i_310_n_0));
  LUT6 #(
    .INIT(64'hFFFFBABFFFFFFFFF)) 
    ram_reg_i_311
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_311_n_0));
  LUT6 #(
    .INIT(64'hD0D0D0D0000000D0)) 
    ram_reg_i_312
       (.I0(ram_reg_i_399_n_0),
        .I1(ram_reg_i_484_n_0),
        .I2(ram_reg_i_403_n_0),
        .I3(ram_reg_i_401_n_0),
        .I4(xor_ln124_3_reg_1707[7]),
        .I5(ram_reg_i_485_n_0),
        .O(ram_reg_i_312_n_0));
  LUT6 #(
    .INIT(64'h0232023200000232)) 
    ram_reg_i_313
       (.I0(ram_reg_i_486_n_0),
        .I1(ram_reg_i_239_n_0),
        .I2(ram_reg_i_448_n_0),
        .I3(xor_ln124_15_reg_1980[7]),
        .I4(ram_reg_i_397_n_0),
        .I5(ram_reg_i_487_n_0),
        .O(ram_reg_i_313_n_0));
  LUT5 #(
    .INIT(32'h70404040)) 
    ram_reg_i_316
       (.I0(xor_ln124_8_reg_1859[6]),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(xor_ln124_7_reg_1839[6]),
        .O(ram_reg_i_316_n_0));
  LUT6 #(
    .INIT(64'hD0D0D0D0000000D0)) 
    ram_reg_i_317
       (.I0(ram_reg_i_399_n_0),
        .I1(ram_reg_i_490_n_0),
        .I2(ram_reg_i_403_n_0),
        .I3(ram_reg_i_401_n_0),
        .I4(xor_ln124_3_reg_1707[6]),
        .I5(ram_reg_i_491_n_0),
        .O(ram_reg_i_317_n_0));
  LUT5 #(
    .INIT(32'h000055FD)) 
    ram_reg_i_318
       (.I0(ram_reg_i_455_n_0),
        .I1(ram_reg_i_492_n_0),
        .I2(xor_ln124_9_reg_1864[6]),
        .I3(ram_reg_i_493_n_0),
        .I4(ram_reg_i_494_n_0),
        .O(ram_reg_i_318_n_0));
  LUT6 #(
    .INIT(64'hFF08FFFFFF080000)) 
    ram_reg_i_31__11
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[3]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_13),
        .I4(ram_reg_4),
        .I5(ram_reg_14),
        .O(DIBDI[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_31__4
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_CS_fsm_pp0_stage15),
        .O(ram_reg_i_31__4_n_0));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF4FFFF)) 
    ram_reg_i_321
       (.I0(ram_reg_i_497_n_0),
        .I1(ram_reg_i_397_n_0),
        .I2(ram_reg_i_239_n_0),
        .I3(xor_ln124_15_reg_1980[5]),
        .I4(ram_reg_i_448_n_0),
        .I5(ram_reg_i_498_n_0),
        .O(ram_reg_i_321_n_0));
  LUT5 #(
    .INIT(32'h70404040)) 
    ram_reg_i_322
       (.I0(xor_ln124_8_reg_1859[5]),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(xor_ln124_7_reg_1839[5]),
        .O(ram_reg_i_322_n_0));
  LUT6 #(
    .INIT(64'h4F4F4F4FFFFF4FFF)) 
    ram_reg_i_323
       (.I0(ram_reg_i_499_n_0),
        .I1(ram_reg_i_399_n_0),
        .I2(ram_reg_i_403_n_0),
        .I3(xor_ln124_3_reg_1707[5]),
        .I4(ram_reg_i_401_n_0),
        .I5(ram_reg_i_500_n_0),
        .O(ram_reg_i_323_n_0));
  LUT5 #(
    .INIT(32'h70404040)) 
    ram_reg_i_326
       (.I0(xor_ln124_8_reg_1859[4]),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(xor_ln124_7_reg_1839[4]),
        .O(ram_reg_i_326_n_0));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    ram_reg_i_327
       (.I0(ram_reg_i_503_n_0),
        .I1(xor_ln124_3_reg_1707[4]),
        .I2(ram_reg_i_401_n_0),
        .I3(ram_reg_i_403_n_0),
        .I4(ram_reg_i_399_n_0),
        .I5(ram_reg_i_504_n_0),
        .O(ram_reg_i_327_n_0));
  LUT6 #(
    .INIT(64'h0322032200000322)) 
    ram_reg_i_328
       (.I0(ram_reg_i_505_n_0),
        .I1(ram_reg_i_239_n_0),
        .I2(xor_ln124_15_reg_1980[4]),
        .I3(ram_reg_i_448_n_0),
        .I4(ram_reg_i_397_n_0),
        .I5(ram_reg_i_506_n_0),
        .O(ram_reg_i_328_n_0));
  LUT6 #(
    .INIT(64'hFF08FFFFFF080000)) 
    ram_reg_i_32__12
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[2]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_11),
        .I4(ram_reg_4),
        .I5(ram_reg_12),
        .O(DIBDI[2]));
  LUT6 #(
    .INIT(64'h888A888A888A8888)) 
    ram_reg_i_32__5
       (.I0(\ap_CS_fsm_reg[10]_1 ),
        .I1(ram_reg_i_352_n_0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_i_32__5_n_0));
  LUT5 #(
    .INIT(32'hF2000200)) 
    ram_reg_i_331
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(xor_ln124_7_reg_1839[3]),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(xor_ln124_8_reg_1859[3]),
        .O(ram_reg_i_331_n_0));
  LUT6 #(
    .INIT(64'hAB00AB000000AB00)) 
    ram_reg_i_332
       (.I0(ram_reg_i_509_n_0),
        .I1(xor_ln124_3_reg_1707[3]),
        .I2(ram_reg_i_401_n_0),
        .I3(ram_reg_i_403_n_0),
        .I4(ram_reg_i_399_n_0),
        .I5(ram_reg_i_510_n_0),
        .O(ram_reg_i_332_n_0));
  LUT6 #(
    .INIT(64'h0322032200000322)) 
    ram_reg_i_333
       (.I0(ram_reg_i_511_n_0),
        .I1(ram_reg_i_239_n_0),
        .I2(xor_ln124_15_reg_1980[3]),
        .I3(ram_reg_i_448_n_0),
        .I4(ram_reg_i_397_n_0),
        .I5(ram_reg_i_512_n_0),
        .O(ram_reg_i_333_n_0));
  LUT5 #(
    .INIT(32'h70404040)) 
    ram_reg_i_336
       (.I0(xor_ln124_8_reg_1859[2]),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(xor_ln124_7_reg_1839[2]),
        .O(ram_reg_i_336_n_0));
  LUT6 #(
    .INIT(64'hD0D0D0D0000000D0)) 
    ram_reg_i_337
       (.I0(ram_reg_i_399_n_0),
        .I1(ram_reg_i_517_n_0),
        .I2(ram_reg_i_403_n_0),
        .I3(ram_reg_i_401_n_0),
        .I4(xor_ln124_3_reg_1707[2]),
        .I5(ram_reg_i_518_n_0),
        .O(ram_reg_i_337_n_0));
  LUT6 #(
    .INIT(64'h0322032200000322)) 
    ram_reg_i_338
       (.I0(ram_reg_i_519_n_0),
        .I1(ram_reg_i_239_n_0),
        .I2(xor_ln124_15_reg_1980[2]),
        .I3(ram_reg_i_448_n_0),
        .I4(ram_reg_i_397_n_0),
        .I5(ram_reg_i_520_n_0),
        .O(ram_reg_i_338_n_0));
  LUT6 #(
    .INIT(64'hFF08FFFFFF080000)) 
    ram_reg_i_33__12
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[1]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_9),
        .I4(ram_reg_4),
        .I5(ram_reg_10),
        .O(DIBDI[1]));
  LUT6 #(
    .INIT(64'hF3F1F3F0F3F1F3F1)) 
    ram_reg_i_33__5
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(ap_CS_fsm_pp0_stage13),
        .I4(ap_CS_fsm_pp0_stage11),
        .I5(ram_reg_i_80__1_n_0),
        .O(ram_reg_i_33__5_n_0));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF4FFFF)) 
    ram_reg_i_341
       (.I0(ram_reg_i_524_n_0),
        .I1(ram_reg_i_397_n_0),
        .I2(ram_reg_i_239_n_0),
        .I3(xor_ln124_15_reg_1980[1]),
        .I4(ram_reg_i_448_n_0),
        .I5(ram_reg_i_525_n_0),
        .O(ram_reg_i_341_n_0));
  LUT6 #(
    .INIT(64'h4070404040404040)) 
    ram_reg_i_342
       (.I0(xor_ln124_8_reg_1859[1]),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(xor_ln124_6_reg_1814[1]),
        .O(ram_reg_i_342_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    ram_reg_i_343
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage10),
        .O(ram_reg_i_343_n_0));
  LUT6 #(
    .INIT(64'h4F4F4F4FFFFF4FFF)) 
    ram_reg_i_344
       (.I0(ram_reg_i_526_n_0),
        .I1(ram_reg_i_399_n_0),
        .I2(ram_reg_i_403_n_0),
        .I3(xor_ln124_3_reg_1707[1]),
        .I4(ram_reg_i_401_n_0),
        .I5(ram_reg_i_527_n_0),
        .O(ram_reg_i_344_n_0));
  LUT5 #(
    .INIT(32'h70404040)) 
    ram_reg_i_347
       (.I0(xor_ln124_8_reg_1859[0]),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(xor_ln124_7_reg_1839[0]),
        .O(ram_reg_i_347_n_0));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    ram_reg_i_348
       (.I0(ram_reg_i_531_n_0),
        .I1(xor_ln124_3_reg_1707[0]),
        .I2(ram_reg_i_401_n_0),
        .I3(ram_reg_i_403_n_0),
        .I4(ram_reg_i_399_n_0),
        .I5(ram_reg_i_532_n_0),
        .O(ram_reg_i_348_n_0));
  LUT6 #(
    .INIT(64'h0322032200000322)) 
    ram_reg_i_349
       (.I0(ram_reg_i_533_n_0),
        .I1(ram_reg_i_239_n_0),
        .I2(xor_ln124_15_reg_1980[0]),
        .I3(ram_reg_i_448_n_0),
        .I4(ram_reg_i_397_n_0),
        .I5(ram_reg_i_534_n_0),
        .O(ram_reg_i_349_n_0));
  LUT6 #(
    .INIT(64'hFF08FFFFFF080000)) 
    ram_reg_i_34__11
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0[0]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_7),
        .I4(ram_reg_4),
        .I5(ram_reg_8),
        .O(DIBDI[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_34__5
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_i_34__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_352
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_352_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_i_353
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(ram_reg_i_353_n_0));
  LUT6 #(
    .INIT(64'hF8FFF8F888888888)) 
    ram_reg_i_355
       (.I0(ram_reg_i_461_n_0),
        .I1(empty_53_reg_1533_pp0_iter1_reg),
        .I2(ram_reg_i_148__1_n_0),
        .I3(ram_reg_i_538_n_0),
        .I4(ram_reg_i_353_n_0),
        .I5(empty_53_reg_1533),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we0));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    ram_reg_i_35__10
       (.I0(ram_reg_i_147__1_n_0),
        .I1(idx74_fu_1520),
        .I2(ram_reg_i_148__1_n_0),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we1),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_4),
        .O(WEA));
  LUT6 #(
    .INIT(64'h5150515151505150)) 
    ram_reg_i_35__4
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_i_35__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_36__12
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ram_reg_i_31__4_n_0),
        .O(ram_reg_i_36__12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    ram_reg_i_37__5
       (.I0(ram_reg_i_81__1_n_0),
        .I1(ram_reg_i_82__1_n_0),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(trunc_ln257_reg_1912[6]),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ram_reg_i_37__5_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    ram_reg_i_384
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage5),
        .O(ram_reg_i_384_n_0));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    ram_reg_i_387
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage11),
        .O(ram_reg_i_387_n_0));
  LUT6 #(
    .INIT(64'hAAAA0000AAAAA0A8)) 
    ram_reg_i_388
       (.I0(ram_reg_i_102__1_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_388_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    ram_reg_i_389
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage13),
        .I4(ap_CS_fsm_pp0_stage12),
        .O(ram_reg_i_389_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    ram_reg_i_38__5
       (.I0(ram_reg_i_83__1_n_0),
        .I1(ram_reg_i_84__1_n_0),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(trunc_ln257_reg_1912[5]),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ram_reg_i_38__5_n_0));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    ram_reg_i_396
       (.I0(ram_reg_i_492_n_0),
        .I1(rk_addr_9_reg_1880[7]),
        .I2(rk_addr_10_reg_1896[7]),
        .I3(ram_reg_i_548_n_0),
        .I4(rk_addr_11_reg_1917[7]),
        .I5(ram_reg_i_465_n_0),
        .O(ram_reg_i_396_n_0));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    ram_reg_i_397
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ram_reg_i_148__1_n_0),
        .I3(idx74_fu_1520),
        .I4(ram_reg_i_448_n_0),
        .I5(ram_reg_i_447_n_0),
        .O(ram_reg_i_397_n_0));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_i_398
       (.I0(ram_reg_i_549_n_0),
        .I1(rk_addr_12_reg_1938[7]),
        .I2(ram_reg_i_148__1_n_0),
        .I3(rk_addr_13_reg_1959[7]),
        .I4(idx74_fu_1520),
        .I5(rk_addr_14_reg_1975[7]),
        .O(ram_reg_i_398_n_0));
  LUT6 #(
    .INIT(64'h1D1D1D1D1D1D1DFF)) 
    ram_reg_i_399
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage7),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(ram_reg_i_399_n_0));
  LUT6 #(
    .INIT(64'h808F80808F8F8F8F)) 
    ram_reg_i_39__11
       (.I0(ram_reg_3[3]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce1),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(grp_ClefiaKeySet192_fu_162_rk_ce1),
        .I5(ram_reg_6),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    ram_reg_i_39__5
       (.I0(ram_reg_i_85__1_n_0),
        .I1(ram_reg_i_86__1_n_0),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(trunc_ln257_reg_1912[4]),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ram_reg_i_39__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    ram_reg_i_3__3
       (.I0(ram_reg_i_29__5_n_0),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ram_reg_i_30__3_n_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[2]));
  LUT6 #(
    .INIT(64'hCFAFC0A0CFFFC000)) 
    ram_reg_i_400
       (.I0(rk_addr_1_reg_1624[7]),
        .I1(rk_addr_2_reg_1663[7]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(or_ln300_reg_1573[7]),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(ram_reg_i_400_n_0));
  LUT6 #(
    .INIT(64'hFFFFABFBFFFFFFFF)) 
    ram_reg_i_401
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_401_n_0));
  LUT6 #(
    .INIT(64'hFFFFB3BF3333B3BF)) 
    ram_reg_i_402
       (.I0(rk_addr_4_reg_1741[7]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(rk_addr_5_reg_1780[7]),
        .O(ram_reg_i_402_n_0));
  LUT6 #(
    .INIT(64'h01FF010101FFFFFF)) 
    ram_reg_i_403
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_403_n_0));
  LUT6 #(
    .INIT(64'hCF0FCFAFCF0FCFFF)) 
    ram_reg_i_404
       (.I0(rk_addr_6_reg_1809[7]),
        .I1(rk_addr_8_reg_1854[7]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_404_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    ram_reg_i_40__3
       (.I0(ram_reg_i_87__1_n_0),
        .I1(ram_reg_i_88__1_n_0),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(trunc_ln257_reg_1912[3]),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ram_reg_i_40__3_n_0));
  LUT6 #(
    .INIT(64'hCF0FCFAFCF0FCFFF)) 
    ram_reg_i_413
       (.I0(rk_addr_6_reg_1809[6]),
        .I1(rk_addr_8_reg_1854[6]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_413_n_0));
  LUT6 #(
    .INIT(64'hFAFCCCCC0A0CCCCC)) 
    ram_reg_i_414
       (.I0(rk_addr_1_reg_1624[6]),
        .I1(or_ln300_reg_1573[6]),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(rk_addr_2_reg_1663[6]),
        .O(ram_reg_i_414_n_0));
  LUT6 #(
    .INIT(64'hAAC0FFFFAACFFFFF)) 
    ram_reg_i_415
       (.I0(rk_addr_5_reg_1780[6]),
        .I1(rk_addr_4_reg_1741[6]),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_415_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_416
       (.I0(rk_addr_9_reg_1880[6]),
        .I1(ram_reg_i_492_n_0),
        .I2(rk_addr_11_reg_1917[6]),
        .I3(ram_reg_i_465_n_0),
        .I4(rk_addr_10_reg_1896[6]),
        .I5(ram_reg_i_548_n_0),
        .O(ram_reg_i_416_n_0));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_i_417
       (.I0(ram_reg_i_549_n_0),
        .I1(rk_addr_12_reg_1938[6]),
        .I2(ram_reg_i_148__1_n_0),
        .I3(rk_addr_13_reg_1959[6]),
        .I4(idx74_fu_1520),
        .I5(rk_addr_14_reg_1975[6]),
        .O(ram_reg_i_417_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    ram_reg_i_41__5
       (.I0(ram_reg_i_89__1_n_0),
        .I1(ram_reg_i_90__1_n_0),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(trunc_ln257_reg_1912[2]),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ram_reg_i_41__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA800AAAA)) 
    ram_reg_i_41__6
       (.I0(ram_reg_26),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1_2),
        .I4(ram_reg_i_159__1_n_0),
        .I5(ram_reg_i_160__1_n_0),
        .O(ram_reg_i_41__6_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_424
       (.I0(rk_addr_9_reg_1880[5]),
        .I1(ram_reg_i_492_n_0),
        .I2(rk_addr_10_reg_1896[5]),
        .I3(ram_reg_i_548_n_0),
        .I4(rk_addr_11_reg_1917[5]),
        .I5(ram_reg_i_465_n_0),
        .O(ram_reg_i_424_n_0));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_i_425
       (.I0(ram_reg_i_549_n_0),
        .I1(rk_addr_12_reg_1938[5]),
        .I2(ram_reg_i_148__1_n_0),
        .I3(rk_addr_13_reg_1959[5]),
        .I4(idx74_fu_1520),
        .I5(rk_addr_14_reg_1975[5]),
        .O(ram_reg_i_425_n_0));
  LUT6 #(
    .INIT(64'hFAFCCCCC0A0CCCCC)) 
    ram_reg_i_426
       (.I0(rk_addr_1_reg_1624[5]),
        .I1(or_ln300_reg_1573[5]),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(rk_addr_2_reg_1663[5]),
        .O(ram_reg_i_426_n_0));
  LUT6 #(
    .INIT(64'hAAC0FFFFAACFFFFF)) 
    ram_reg_i_427
       (.I0(rk_addr_5_reg_1780[5]),
        .I1(rk_addr_4_reg_1741[5]),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_427_n_0));
  LUT6 #(
    .INIT(64'hCFAFCF0FCFAFCFFF)) 
    ram_reg_i_428
       (.I0(\rk_addr_7_reg_1834_reg_n_0_[5] ),
        .I1(rk_addr_8_reg_1854[5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_428_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    ram_reg_i_42__4
       (.I0(ram_reg_i_91__1_n_0),
        .I1(ram_reg_i_92__1_n_0),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(trunc_ln257_reg_1912[1]),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ram_reg_i_42__4_n_0));
  LUT6 #(
    .INIT(64'hCF0FCFAFCF0FCFFF)) 
    ram_reg_i_436
       (.I0(rk_addr_6_reg_1809[4]),
        .I1(rk_addr_8_reg_1854[4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_436_n_0));
  LUT6 #(
    .INIT(64'hCFAFCF0FCFAFCFFF)) 
    ram_reg_i_437
       (.I0(rk_addr_4_reg_1741[4]),
        .I1(rk_addr_5_reg_1780[4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_437_n_0));
  LUT6 #(
    .INIT(64'hFAFCCCCC0A0CCCCC)) 
    ram_reg_i_438
       (.I0(rk_addr_1_reg_1624[4]),
        .I1(or_ln300_reg_1573[4]),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(rk_addr_2_reg_1663[4]),
        .O(ram_reg_i_438_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_439
       (.I0(rk_addr_9_reg_1880[4]),
        .I1(ram_reg_i_492_n_0),
        .I2(rk_addr_11_reg_1917[4]),
        .I3(ram_reg_i_465_n_0),
        .I4(rk_addr_10_reg_1896[4]),
        .I5(ram_reg_i_548_n_0),
        .O(ram_reg_i_439_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    ram_reg_i_43__4
       (.I0(ram_reg_i_93__1_n_0),
        .I1(ram_reg_i_94__1_n_0),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(trunc_ln257_reg_1912[0]),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ram_reg_i_43__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_i_440
       (.I0(ram_reg_i_549_n_0),
        .I1(rk_addr_12_reg_1938[4]),
        .I2(ram_reg_i_148__1_n_0),
        .I3(rk_addr_13_reg_1959[4]),
        .I4(idx74_fu_1520),
        .I5(rk_addr_14_reg_1975[4]),
        .O(ram_reg_i_440_n_0));
  LUT6 #(
    .INIT(64'h01FF010101FFFFFF)) 
    ram_reg_i_447
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_447_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_448
       (.I0(ap_enable_reg_pp0_iter1_2),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_i_448_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    ram_reg_i_44__4
       (.I0(ram_reg_i_95__1_n_0),
        .I1(ram_reg_i_96__1_n_0),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(\lk_load_10_reg_1756_reg[7]_0 [7]),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ram_reg_i_44__4_n_0));
  LUT6 #(
    .INIT(64'h000001FF01FF01FF)) 
    ram_reg_i_455
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_2),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_i_455_n_0));
  LUT6 #(
    .INIT(64'hEEFEFFFFAAFA0000)) 
    ram_reg_i_45__5
       (.I0(ram_reg_i_166__1_n_0),
        .I1(ram_reg_i_167__1_n_0),
        .I2(idx74_load_1_reg_1562[7]),
        .I3(ram_reg_i_168__1_n_0),
        .I4(ram_reg_i_103_n_0),
        .I5(data0[7]),
        .O(grp_ClefiaKeySet128_fu_176_rk_address1[3]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ram_reg_i_45__6
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(\lk_load_10_reg_1756_reg[7]_0 [6]),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_45__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_461
       (.I0(ap_enable_reg_pp0_iter1_2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_i_461_n_0));
  LUT6 #(
    .INIT(64'h33333333FF33FFBF)) 
    ram_reg_i_464
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage7),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(ram_reg_i_464_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_i_465
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .O(ram_reg_i_465_n_0));
  LUT6 #(
    .INIT(64'h40404C408C808080)) 
    ram_reg_i_466
       (.I0(lshr_ln1_fu_904_p4[6]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(or_ln14_fu_1418_p3),
        .I5(reg_590[7]),
        .O(ram_reg_i_466_n_0));
  LUT6 #(
    .INIT(64'hEFEEEFFFFFFFFFFF)) 
    ram_reg_i_467
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage11),
        .O(ram_reg_i_467_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_i_468
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .O(ram_reg_i_468_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5F3F3F)) 
    ram_reg_i_469
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_enable_reg_pp0_iter1_2),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ram_reg_i_469_n_0));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    ram_reg_i_46__5
       (.I0(or_ln3_fu_1000_p3[7]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln5_fu_1078_p3[7]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(or_ln253_i_fu_1145_p3[0]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_46__5_n_0));
  LUT5 #(
    .INIT(32'hB0BFFFFF)) 
    ram_reg_i_470
       (.I0(ap_enable_reg_pp0_iter1_2),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage15),
        .O(ram_reg_i_470_n_0));
  LUT6 #(
    .INIT(64'hBFBFB3BF737F7F7F)) 
    ram_reg_i_471
       (.I0(lshr_ln1_fu_904_p4[5]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(or_ln253_i_fu_1145_p3[6]),
        .I5(reg_590[6]),
        .O(ram_reg_i_471_n_0));
  LUT6 #(
    .INIT(64'h40404C408C808080)) 
    ram_reg_i_472
       (.I0(or_ln4_fu_1058_p3[5]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(or_ln3_fu_1000_p3[5]),
        .I5(reg_590[6]),
        .O(ram_reg_i_472_n_0));
  LUT6 #(
    .INIT(64'h40404C408C808080)) 
    ram_reg_i_473
       (.I0(lshr_ln1_fu_904_p4[4]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(or_ln253_i_fu_1145_p3[5]),
        .I5(reg_590[5]),
        .O(ram_reg_i_473_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_474
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .O(ram_reg_i_474_n_0));
  LUT6 #(
    .INIT(64'hBFBFB3BF737F7F7F)) 
    ram_reg_i_475
       (.I0(lshr_ln1_fu_904_p4[3]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(or_ln253_i_fu_1145_p3[4]),
        .I5(reg_590[4]),
        .O(ram_reg_i_475_n_0));
  LUT6 #(
    .INIT(64'h40404C408C808080)) 
    ram_reg_i_476
       (.I0(or_ln4_fu_1058_p3[3]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(or_ln3_fu_1000_p3[3]),
        .I5(reg_590[4]),
        .O(ram_reg_i_476_n_0));
  LUT6 #(
    .INIT(64'hBFBFB3BF737F7F7F)) 
    ram_reg_i_477
       (.I0(lshr_ln1_fu_904_p4[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(or_ln253_i_fu_1145_p3[3]),
        .I5(reg_590[3]),
        .O(ram_reg_i_477_n_0));
  LUT6 #(
    .INIT(64'h40404C408C808080)) 
    ram_reg_i_478
       (.I0(or_ln4_fu_1058_p3[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(or_ln3_fu_1000_p3[2]),
        .I5(reg_590[3]),
        .O(ram_reg_i_478_n_0));
  LUT6 #(
    .INIT(64'hBFBFB3BF737F7F7F)) 
    ram_reg_i_479
       (.I0(lshr_ln1_fu_904_p4[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(or_ln253_i_fu_1145_p3[2]),
        .I5(reg_590[2]),
        .O(ram_reg_i_479_n_0));
  LUT5 #(
    .INIT(32'hFFFF5530)) 
    ram_reg_i_47__5
       (.I0(or_ln8_fu_1210_p3[7]),
        .I1(or_ln253_i_fu_1145_p3[7]),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_47__5_n_0));
  LUT6 #(
    .INIT(64'h40404C408C808080)) 
    ram_reg_i_480
       (.I0(or_ln4_fu_1058_p3[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(or_ln3_fu_1000_p3[1]),
        .I5(reg_590[2]),
        .O(ram_reg_i_480_n_0));
  LUT6 #(
    .INIT(64'h40404C408C808080)) 
    ram_reg_i_481
       (.I0(lshr_ln1_fu_904_p4[0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(or_ln253_i_fu_1145_p3[1]),
        .I5(reg_590[1]),
        .O(ram_reg_i_481_n_0));
  LUT6 #(
    .INIT(64'hBFBFB3BF737F7F7F)) 
    ram_reg_i_482
       (.I0(\lk_load_2_reg_1600_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(or_ln253_i_fu_1145_p3[0]),
        .I5(reg_590[0]),
        .O(ram_reg_i_482_n_0));
  LUT6 #(
    .INIT(64'h40404C408C808080)) 
    ram_reg_i_483
       (.I0(or_ln5_fu_1078_p3[7]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(\lk_load_4_reg_1639_reg_n_0_[0] ),
        .I5(reg_590[0]),
        .O(ram_reg_i_483_n_0));
  LUT6 #(
    .INIT(64'h04C400C037F73FFF)) 
    ram_reg_i_484
       (.I0(xor_ln124_1_reg_1629[7]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(xor_ln124_2_reg_1668[7]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(xor_ln124_reg_1590[7]),
        .O(ram_reg_i_484_n_0));
  LUT6 #(
    .INIT(64'h5530FFFF553FFFFF)) 
    ram_reg_i_485
       (.I0(xor_ln124_5_reg_1785[7]),
        .I1(xor_ln124_4_reg_1746[7]),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_485_n_0));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    ram_reg_i_486
       (.I0(xor_ln124_12_reg_1922[7]),
        .I1(ram_reg_i_549_n_0),
        .I2(ram_reg_i_148__1_n_0),
        .I3(xor_ln124_13_reg_1943[7]),
        .I4(idx74_fu_1520),
        .I5(xor_ln124_14_reg_1964[7]),
        .O(ram_reg_i_486_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_487
       (.I0(xor_ln124_9_reg_1864[7]),
        .I1(ram_reg_i_492_n_0),
        .I2(xor_ln124_11_reg_1901[7]),
        .I3(ram_reg_i_465_n_0),
        .I4(xor_ln124_10_reg_1885[7]),
        .I5(ram_reg_i_548_n_0),
        .O(ram_reg_i_487_n_0));
  LUT4 #(
    .INIT(16'h4744)) 
    ram_reg_i_48__5
       (.I0(\reg_586_reg[7]_0 [6]),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(\lk_load_12_reg_1795_reg[7]_0 [6]),
        .I3(ap_CS_fsm_pp0_stage14),
        .O(ram_reg_i_48__5_n_0));
  LUT6 #(
    .INIT(64'h100013FFDC00DFFF)) 
    ram_reg_i_490
       (.I0(xor_ln124_1_reg_1629[6]),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(xor_ln124_reg_1590[6]),
        .I5(xor_ln124_2_reg_1668[6]),
        .O(ram_reg_i_490_n_0));
  LUT6 #(
    .INIT(64'hAAC0FFFFAACFFFFF)) 
    ram_reg_i_491
       (.I0(xor_ln124_5_reg_1785[6]),
        .I1(xor_ln124_4_reg_1746[6]),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_491_n_0));
  LUT6 #(
    .INIT(64'hFBFFFBFBFBFFFFFF)) 
    ram_reg_i_492
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_492_n_0));
  LUT6 #(
    .INIT(64'h0035FFFFFF35FFFF)) 
    ram_reg_i_493
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(xor_ln124_10_reg_1885[6]),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(xor_ln124_11_reg_1901[6]),
        .O(ram_reg_i_493_n_0));
  LUT6 #(
    .INIT(64'hBFBFBFBF80BF8080)) 
    ram_reg_i_494
       (.I0(xor_ln124_15_reg_1980[6]),
        .I1(ap_enable_reg_pp0_iter1_2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_i_549_n_0),
        .I4(xor_ln124_12_reg_1922[6]),
        .I5(ram_reg_i_580_n_0),
        .O(ram_reg_i_494_n_0));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    ram_reg_i_497
       (.I0(ram_reg_i_492_n_0),
        .I1(xor_ln124_9_reg_1864[5]),
        .I2(xor_ln124_11_reg_1901[5]),
        .I3(ram_reg_i_465_n_0),
        .I4(xor_ln124_10_reg_1885[5]),
        .I5(ram_reg_i_548_n_0),
        .O(ram_reg_i_497_n_0));
  LUT6 #(
    .INIT(64'h0000E0EEEEEEE0EE)) 
    ram_reg_i_498
       (.I0(ram_reg_i_549_n_0),
        .I1(xor_ln124_12_reg_1922[5]),
        .I2(xor_ln124_13_reg_1943[5]),
        .I3(ram_reg_i_148__1_n_0),
        .I4(idx74_fu_1520),
        .I5(xor_ln124_14_reg_1964[5]),
        .O(ram_reg_i_498_n_0));
  LUT6 #(
    .INIT(64'hDC00DFFF100013FF)) 
    ram_reg_i_499
       (.I0(xor_ln124_1_reg_1629[5]),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(xor_ln124_reg_1590[5]),
        .I5(xor_ln124_2_reg_1668[5]),
        .O(ram_reg_i_499_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    ram_reg_i_49__5
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(\lk_load_10_reg_1756_reg[7]_0 [5]),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_49__5_n_0));
  LUT6 #(
    .INIT(64'h2222222220020202)) 
    ram_reg_i_49__9
       (.I0(ram_reg_4),
        .I1(ram_reg_i_177_n_0),
        .I2(or_ln300_reg_1573[6]),
        .I3(or_ln300_reg_1573[5]),
        .I4(or_ln300_reg_1573[4]),
        .I5(grp_ClefiaKeySet128_fu_176_rk_address1[1]),
        .O(\or_ln300_reg_1573_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    ram_reg_i_4__4
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(ram_reg_i_31__4_n_0),
        .I5(ram_reg_i_32__5_n_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[1]));
  LUT6 #(
    .INIT(64'h5530FFFF553FFFFF)) 
    ram_reg_i_500
       (.I0(xor_ln124_5_reg_1785[5]),
        .I1(xor_ln124_4_reg_1746[5]),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_500_n_0));
  LUT6 #(
    .INIT(64'hCF5FCF0FCF5FCFFF)) 
    ram_reg_i_503
       (.I0(xor_ln124_4_reg_1746[4]),
        .I1(xor_ln124_5_reg_1785[4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_503_n_0));
  LUT6 #(
    .INIT(64'h08C800C03BFB3FFF)) 
    ram_reg_i_504
       (.I0(xor_ln124_1_reg_1629[4]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(xor_ln124_2_reg_1668[4]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(xor_ln124_reg_1590[4]),
        .O(ram_reg_i_504_n_0));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    ram_reg_i_505
       (.I0(ram_reg_i_549_n_0),
        .I1(xor_ln124_12_reg_1922[4]),
        .I2(idx74_fu_1520),
        .I3(xor_ln124_14_reg_1964[4]),
        .I4(xor_ln124_13_reg_1943[4]),
        .I5(ram_reg_i_583_n_0),
        .O(ram_reg_i_505_n_0));
  LUT6 #(
    .INIT(64'hDDD0DDD00000DDD0)) 
    ram_reg_i_506
       (.I0(xor_ln124_9_reg_1864[4]),
        .I1(ram_reg_i_492_n_0),
        .I2(xor_ln124_10_reg_1885[4]),
        .I3(ram_reg_i_548_n_0),
        .I4(xor_ln124_11_reg_1901[4]),
        .I5(ram_reg_i_465_n_0),
        .O(ram_reg_i_506_n_0));
  LUT6 #(
    .INIT(64'h3F5F3F0F3F5F3FFF)) 
    ram_reg_i_509
       (.I0(xor_ln124_4_reg_1746[3]),
        .I1(xor_ln124_5_reg_1785[3]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_509_n_0));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    ram_reg_i_50__5
       (.I0(lshr_ln1_fu_904_p4[6]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln5_fu_1078_p3[6]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(or_ln3_fu_1000_p3[6]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_50__5_n_0));
  LUT6 #(
    .INIT(64'h04C400C037F73FFF)) 
    ram_reg_i_510
       (.I0(xor_ln124_1_reg_1629[3]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(xor_ln124_2_reg_1668[3]),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(xor_ln124_reg_1590[3]),
        .O(ram_reg_i_510_n_0));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    ram_reg_i_511
       (.I0(xor_ln124_12_reg_1922[3]),
        .I1(ram_reg_i_549_n_0),
        .I2(ram_reg_i_148__1_n_0),
        .I3(xor_ln124_13_reg_1943[3]),
        .I4(idx74_fu_1520),
        .I5(xor_ln124_14_reg_1964[3]),
        .O(ram_reg_i_511_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    ram_reg_i_512
       (.I0(xor_ln124_9_reg_1864[3]),
        .I1(ram_reg_i_492_n_0),
        .I2(xor_ln124_11_reg_1901[3]),
        .I3(ram_reg_i_465_n_0),
        .I4(xor_ln124_10_reg_1885[3]),
        .I5(ram_reg_i_548_n_0),
        .O(ram_reg_i_512_n_0));
  LUT6 #(
    .INIT(64'h100013FFDC00DFFF)) 
    ram_reg_i_517
       (.I0(xor_ln124_1_reg_1629[2]),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(xor_ln124_reg_1590[2]),
        .I5(xor_ln124_2_reg_1668[2]),
        .O(ram_reg_i_517_n_0));
  LUT6 #(
    .INIT(64'hCFAFCF0FCFAFCFFF)) 
    ram_reg_i_518
       (.I0(xor_ln124_4_reg_1746[2]),
        .I1(xor_ln124_5_reg_1785[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_518_n_0));
  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    ram_reg_i_519
       (.I0(xor_ln124_12_reg_1922[2]),
        .I1(ram_reg_i_549_n_0),
        .I2(ram_reg_i_148__1_n_0),
        .I3(xor_ln124_13_reg_1943[2]),
        .I4(idx74_fu_1520),
        .I5(xor_ln124_14_reg_1964[2]),
        .O(ram_reg_i_519_n_0));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_51__5
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(or_ln253_i_fu_1145_p3[6]),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(or_ln8_fu_1210_p3[6]),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_51__5_n_0));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    ram_reg_i_520
       (.I0(ram_reg_i_492_n_0),
        .I1(xor_ln124_9_reg_1864[2]),
        .I2(xor_ln124_11_reg_1901[2]),
        .I3(ram_reg_i_465_n_0),
        .I4(xor_ln124_10_reg_1885[2]),
        .I5(ram_reg_i_548_n_0),
        .O(ram_reg_i_520_n_0));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    ram_reg_i_524
       (.I0(ram_reg_i_492_n_0),
        .I1(xor_ln124_9_reg_1864[1]),
        .I2(xor_ln124_11_reg_1901[1]),
        .I3(ram_reg_i_465_n_0),
        .I4(xor_ln124_10_reg_1885[1]),
        .I5(ram_reg_i_548_n_0),
        .O(ram_reg_i_524_n_0));
  LUT6 #(
    .INIT(64'h0000E0EEEEEEE0EE)) 
    ram_reg_i_525
       (.I0(ram_reg_i_549_n_0),
        .I1(xor_ln124_12_reg_1922[1]),
        .I2(xor_ln124_13_reg_1943[1]),
        .I3(ram_reg_i_148__1_n_0),
        .I4(idx74_fu_1520),
        .I5(xor_ln124_14_reg_1964[1]),
        .O(ram_reg_i_525_n_0));
  LUT6 #(
    .INIT(64'hDC00DFFF100013FF)) 
    ram_reg_i_526
       (.I0(xor_ln124_1_reg_1629[1]),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(xor_ln124_reg_1590[1]),
        .I5(xor_ln124_2_reg_1668[1]),
        .O(ram_reg_i_526_n_0));
  LUT6 #(
    .INIT(64'h5530FFFF553FFFFF)) 
    ram_reg_i_527
       (.I0(xor_ln124_5_reg_1785[1]),
        .I1(xor_ln124_4_reg_1746[1]),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_527_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h4744)) 
    ram_reg_i_52__5
       (.I0(\reg_586_reg[7]_0 [5]),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(\lk_load_12_reg_1795_reg[7]_0 [5]),
        .I3(ap_CS_fsm_pp0_stage14),
        .O(ram_reg_i_52__5_n_0));
  LUT6 #(
    .INIT(64'hAA30FFFFAA3FFFFF)) 
    ram_reg_i_531
       (.I0(xor_ln124_5_reg_1785[0]),
        .I1(xor_ln124_4_reg_1746[0]),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ram_reg_i_531_n_0));
  LUT6 #(
    .INIT(64'h200023FFEC00EFFF)) 
    ram_reg_i_532
       (.I0(xor_ln124_1_reg_1629[0]),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(xor_ln124_reg_1590[0]),
        .I5(xor_ln124_2_reg_1668[0]),
        .O(ram_reg_i_532_n_0));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    ram_reg_i_533
       (.I0(ram_reg_i_549_n_0),
        .I1(xor_ln124_12_reg_1922[0]),
        .I2(xor_ln124_13_reg_1943[0]),
        .I3(ram_reg_i_583_n_0),
        .I4(idx74_fu_1520),
        .I5(xor_ln124_14_reg_1964[0]),
        .O(ram_reg_i_533_n_0));
  LUT6 #(
    .INIT(64'hDD0DDD0DDD0D0000)) 
    ram_reg_i_534
       (.I0(xor_ln124_9_reg_1864[0]),
        .I1(ram_reg_i_492_n_0),
        .I2(xor_ln124_11_reg_1901[0]),
        .I3(ram_reg_i_465_n_0),
        .I4(xor_ln124_10_reg_1885[0]),
        .I5(ram_reg_i_548_n_0),
        .O(ram_reg_i_534_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_538
       (.I0(ram_reg_i_36__12_n_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ram_reg_i_352_n_0),
        .O(ram_reg_i_538_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    ram_reg_i_53__4
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(\lk_load_10_reg_1756_reg[7]_0 [4]),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_53__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hAABE0000)) 
    ram_reg_i_53__8
       (.I0(ram_reg_i_183_n_0),
        .I1(or_ln300_reg_1573[5]),
        .I2(or_ln300_reg_1573[4]),
        .I3(grp_ClefiaKeySet128_fu_176_rk_address1[1]),
        .I4(ram_reg_4),
        .O(\or_ln300_reg_1573_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    ram_reg_i_548
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_548_n_0));
  LUT6 #(
    .INIT(64'hAF88AFFFFFFFFFFF)) 
    ram_reg_i_549
       (.I0(ap_enable_reg_pp0_iter1_2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(ram_reg_i_549_n_0));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    ram_reg_i_54__5
       (.I0(lshr_ln1_fu_904_p4[5]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln5_fu_1078_p3[5]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(or_ln3_fu_1000_p3[5]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_54__5_n_0));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_55__5
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(or_ln253_i_fu_1145_p3[5]),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(or_ln8_fu_1210_p3[5]),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_55__5_n_0));
  LUT6 #(
    .INIT(64'hAAFA0000EEFEFFFF)) 
    ram_reg_i_56__3
       (.I0(ram_reg_i_187_n_0),
        .I1(ram_reg_i_167__1_n_0),
        .I2(idx74_load_1_reg_1562[4]),
        .I3(ram_reg_i_168__1_n_0),
        .I4(ram_reg_i_103_n_0),
        .I5(or_ln300_reg_1573[4]),
        .O(grp_ClefiaKeySet128_fu_176_rk_address1[2]));
  LUT4 #(
    .INIT(16'h4744)) 
    ram_reg_i_56__4
       (.I0(\reg_586_reg[7]_0 [4]),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(\lk_load_12_reg_1795_reg[7]_0 [4]),
        .I3(ap_CS_fsm_pp0_stage14),
        .O(ram_reg_i_56__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    ram_reg_i_57__5
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(\lk_load_10_reg_1756_reg[7]_0 [3]),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_57__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    ram_reg_i_580
       (.I0(xor_ln124_14_reg_1964[6]),
        .I1(ap_enable_reg_pp0_iter1_2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(xor_ln124_13_reg_1943[6]),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_i_580_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    ram_reg_i_583
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_2),
        .O(ram_reg_i_583_n_0));
  LUT6 #(
    .INIT(64'h000000000F0F0F1F)) 
    ram_reg_i_58__5
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ram_reg_i_189_n_0),
        .O(grp_ClefiaKeySet128_fu_176_rk_address1[1]));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    ram_reg_i_58__6
       (.I0(or_ln3_fu_1000_p3[4]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln5_fu_1078_p3[4]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(lshr_ln1_fu_904_p4[4]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_58__6_n_0));
  LUT5 #(
    .INIT(32'hFFFF5530)) 
    ram_reg_i_59__3
       (.I0(or_ln8_fu_1210_p3[4]),
        .I1(or_ln253_i_fu_1145_p3[4]),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_59__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFAAAEAAAAAAAA)) 
    ram_reg_i_5__5
       (.I0(ram_reg_i_33__5_n_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ram_reg_i_34__5_n_0),
        .I4(ram_reg_i_35__4_n_0),
        .I5(ram_reg_i_36__12_n_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[0]));
  LUT4 #(
    .INIT(16'h4744)) 
    ram_reg_i_60__3
       (.I0(\reg_586_reg[7]_0 [3]),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(\lk_load_12_reg_1795_reg[7]_0 [3]),
        .I3(ap_CS_fsm_pp0_stage14),
        .O(ram_reg_i_60__3_n_0));
  LUT6 #(
    .INIT(64'h000000002AAA2222)) 
    ram_reg_i_60__7
       (.I0(ram_reg_4),
        .I1(ram_reg_i_103_n_0),
        .I2(ram_reg_i_192_n_0),
        .I3(ram_reg_i_102__1_n_0),
        .I4(ram_reg_i_168__1_n_0),
        .I5(ram_reg_i_189_n_0),
        .O(ram_reg_i_60__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    ram_reg_i_61__3
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(\lk_load_10_reg_1756_reg[7]_0 [2]),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_61__3_n_0));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    ram_reg_i_62__3
       (.I0(lshr_ln1_fu_904_p4[3]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln5_fu_1078_p3[3]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(or_ln3_fu_1000_p3[3]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_62__3_n_0));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_63__2
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(or_ln253_i_fu_1145_p3[3]),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(or_ln8_fu_1210_p3[3]),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_63__2_n_0));
  LUT4 #(
    .INIT(16'h4744)) 
    ram_reg_i_64__3
       (.I0(\reg_586_reg[7]_0 [2]),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(\lk_load_12_reg_1795_reg[7]_0 [2]),
        .I3(ap_CS_fsm_pp0_stage14),
        .O(ram_reg_i_64__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    ram_reg_i_65__3
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(\lk_load_10_reg_1756_reg[7]_0 [1]),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_65__3_n_0));
  MUXF7 ram_reg_i_66__3
       (.I0(ram_reg_i_196_n_0),
        .I1(ram_reg_i_197_n_0),
        .O(grp_ClefiaKeySet128_fu_176_rk_address1[0]),
        .S(ram_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    ram_reg_i_66__4
       (.I0(or_ln3_fu_1000_p3[2]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln5_fu_1078_p3[2]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(lshr_ln1_fu_904_p4[2]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_66__4_n_0));
  LUT5 #(
    .INIT(32'hFFFF5530)) 
    ram_reg_i_67__3
       (.I0(or_ln8_fu_1210_p3[2]),
        .I1(or_ln253_i_fu_1145_p3[2]),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_67__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h4744)) 
    ram_reg_i_68__3
       (.I0(\reg_586_reg[7]_0 [1]),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(\lk_load_12_reg_1795_reg[7]_0 [1]),
        .I3(ap_CS_fsm_pp0_stage14),
        .O(ram_reg_i_68__3_n_0));
  LUT6 #(
    .INIT(64'h0202020200020202)) 
    ram_reg_i_68__7
       (.I0(ram_reg_4),
        .I1(ram_reg_i_200_n_0),
        .I2(idx74_fu_1520),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_i_148__1_n_0),
        .O(ram_reg_i_68__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    ram_reg_i_69__3
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(\lk_load_10_reg_1756_reg[7]_0 [0]),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_69__3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__5
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[2]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_30[2]),
        .O(\ap_CS_fsm_reg[7]_7 [2]));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    ram_reg_i_70__3
       (.I0(or_ln3_fu_1000_p3[1]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln5_fu_1078_p3[1]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(lshr_ln1_fu_904_p4[1]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_70__3_n_0));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_71__3
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(or_ln253_i_fu_1145_p3[1]),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(or_ln8_fu_1210_p3[1]),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_71__3_n_0));
  LUT4 #(
    .INIT(16'h4744)) 
    ram_reg_i_72__2
       (.I0(\reg_586_reg[7]_0 [0]),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(\lk_load_12_reg_1795_reg[7]_0 [0]),
        .I3(ap_CS_fsm_pp0_stage14),
        .O(ram_reg_i_72__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    ram_reg_i_73__2
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(\lk_load_11_reg_1763_reg[7]_0 [7]),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_73__2_n_0));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    ram_reg_i_74__1
       (.I0(lshr_ln1_fu_904_p4[0]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln5_fu_1078_p3[0]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(or_ln3_fu_1000_p3[0]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_74__1_n_0));
  LUT6 #(
    .INIT(64'hEAEAEEEA00000000)) 
    ram_reg_i_74__5
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_i_208_n_0),
        .I3(ram_reg_i_209_n_0),
        .I4(ram_reg_i_210_n_0),
        .I5(ram_reg_4),
        .O(\ap_CS_fsm_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_75__1
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(or_ln253_i_fu_1145_p3[0]),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(\lk_load_9_reg_1724_reg[7]_0 [7]),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_75__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h4744)) 
    ram_reg_i_76__1
       (.I0(or_ln14_fu_1418_p3),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(\lk_load_13_reg_1802_reg[7]_0 [7]),
        .I3(ap_CS_fsm_pp0_stage14),
        .O(ram_reg_i_76__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_77__1
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFEAA)) 
    ram_reg_i_78__1
       (.I0(ram_reg_i_387_n_0),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_i_30__3_n_0),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_78__1_n_0));
  LUT6 #(
    .INIT(64'h0000F40000000000)) 
    ram_reg_i_78__4
       (.I0(ram_reg_i_216_n_0),
        .I1(ram_reg_i_217_n_0),
        .I2(ram_reg_i_218_n_0),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[4]),
        .I5(ram_reg_4),
        .O(\ap_CS_fsm_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hF0EEF000)) 
    ram_reg_i_79__1
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_79__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__5
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[1]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_30[1]),
        .O(\ap_CS_fsm_reg[7]_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_80__1
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_80__1_n_0));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_81__1
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(trunc_ln252_reg_1875),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(tmp_8_reg_1829[6]),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_81__1_n_0));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    ram_reg_i_82__1
       (.I0(trunc_ln248_reg_1824),
        .I1(ram_reg_i_97__1_n_0),
        .I2(trunc_ln250_reg_1849),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(\reg_586_reg[7]_0 [0]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_82__1_n_0));
  LUT6 #(
    .INIT(64'hFFFF88A800000000)) 
    ram_reg_i_82__5
       (.I0(ram_reg_26),
        .I1(ram_reg_i_223_n_0),
        .I2(ram_reg_i_224_n_0),
        .I3(ram_reg_i_225_n_0),
        .I4(ram_reg_27),
        .I5(ram_reg_4),
        .O(\ap_CS_fsm_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_83__1
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(or_ln6_fu_1130_p3[6]),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(tmp_8_reg_1829[5]),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_83__1_n_0));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    ram_reg_i_84__1
       (.I0(or_ln2_fu_980_p3[6]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln4_fu_1058_p3[6]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(or_ln14_fu_1418_p3),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_84__1_n_0));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_85__1
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(or_ln6_fu_1130_p3[5]),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(tmp_8_reg_1829[4]),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_85__1_n_0));
  LUT6 #(
    .INIT(64'h55555555FF300000)) 
    ram_reg_i_85__2
       (.I0(ram_reg_29[1]),
        .I1(ram_reg_i_231_n_0),
        .I2(ram_reg_i_232_n_0),
        .I3(ram_reg_i_233_n_0),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[4]),
        .O(grp_ClefiaKeySet128_fu_176_rk_address0[2]));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    ram_reg_i_86__1
       (.I0(or_ln253_i_fu_1145_p3[6]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln4_fu_1058_p3[5]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(or_ln2_fu_980_p3[5]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_86__1_n_0));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_87__1
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(or_ln6_fu_1130_p3[4]),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(tmp_8_reg_1829[3]),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_87__1_n_0));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    ram_reg_i_88__1
       (.I0(or_ln2_fu_980_p3[4]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln4_fu_1058_p3[4]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(or_ln253_i_fu_1145_p3[5]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_88__1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFFE444E444)) 
    ram_reg_i_88__2
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_28[2]),
        .I2(ram_reg_i_238_n_0),
        .I3(ram_reg_i_239_n_0),
        .I4(ram_reg_29[1]),
        .I5(ram_reg_3[4]),
        .O(grp_ClefiaKeySet128_fu_176_rk_address0[1]));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_89__1
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(or_ln6_fu_1130_p3[3]),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(tmp_8_reg_1829[2]),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_89__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_i_8__10
       (.I0(ram_reg_i_60__7_n_0),
        .I1(ram_reg_2),
        .I2(ram_reg_0[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(ram_reg_1[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__3
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[0]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_30[0]),
        .O(\ap_CS_fsm_reg[7]_7 [0]));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    ram_reg_i_90__1
       (.I0(or_ln253_i_fu_1145_p3[4]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln4_fu_1058_p3[3]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(or_ln2_fu_980_p3[3]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_90__1_n_0));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_91__1
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(or_ln6_fu_1130_p3[2]),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(tmp_8_reg_1829[1]),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_91__1_n_0));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    ram_reg_i_92__1
       (.I0(or_ln253_i_fu_1145_p3[3]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln4_fu_1058_p3[2]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(or_ln2_fu_980_p3[2]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_92__1_n_0));
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_93__1
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(or_ln6_fu_1130_p3[1]),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(tmp_8_reg_1829[0]),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_93__1_n_0));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    ram_reg_i_94__1
       (.I0(or_ln2_fu_980_p3[1]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln4_fu_1058_p3[1]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(or_ln253_i_fu_1145_p3[2]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_94__1_n_0));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    ram_reg_i_94__2
       (.I0(ram_reg_i_255_n_0),
        .I1(ram_reg_i_256_n_0),
        .I2(ram_reg_i_257_n_0),
        .I3(ram_reg_28[1]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[4]),
        .O(ram_reg_i_94__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hFFFF02F2)) 
    ram_reg_i_95__1
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(or_ln6_fu_1130_p3[0]),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(or_ln7_fu_1192_p3),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_i_95__1_n_0));
  LUT6 #(
    .INIT(64'hFCEEFCEEFCFFFCCC)) 
    ram_reg_i_96__1
       (.I0(or_ln2_fu_980_p3[0]),
        .I1(ram_reg_i_97__1_n_0),
        .I2(or_ln4_fu_1058_p3[0]),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(or_ln253_i_fu_1145_p3[1]),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(ram_reg_i_96__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_97__1
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage12),
        .O(ram_reg_i_97__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFEEE40000EEE4)) 
    ram_reg_i_98__0
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_28[0]),
        .I2(ram_reg_i_264_n_0),
        .I3(ram_reg_i_265_n_0),
        .I4(ram_reg_3[4]),
        .I5(ram_reg_29[0]),
        .O(grp_ClefiaKeySet128_fu_176_rk_address0[0]));
  FDRE \reg_586_reg[0] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_4_reg_1639_reg[7]_0 [0]),
        .Q(\reg_586_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \reg_586_reg[1] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_4_reg_1639_reg[7]_0 [1]),
        .Q(\reg_586_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \reg_586_reg[2] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_4_reg_1639_reg[7]_0 [2]),
        .Q(\reg_586_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \reg_586_reg[3] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_4_reg_1639_reg[7]_0 [3]),
        .Q(\reg_586_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \reg_586_reg[4] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_4_reg_1639_reg[7]_0 [4]),
        .Q(\reg_586_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \reg_586_reg[5] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_4_reg_1639_reg[7]_0 [5]),
        .Q(\reg_586_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \reg_586_reg[6] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_4_reg_1639_reg[7]_0 [6]),
        .Q(\reg_586_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \reg_586_reg[7] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_4_reg_1639_reg[7]_0 [7]),
        .Q(\reg_586_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFEAAAA)) 
    \reg_590[7]_i_1 
       (.I0(ram_reg_i_147__1_n_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(reg_5900));
  FDRE \reg_590_reg[0] 
       (.C(ap_clk),
        .CE(reg_5900),
        .D(D[0]),
        .Q(reg_590[0]),
        .R(1'b0));
  FDRE \reg_590_reg[1] 
       (.C(ap_clk),
        .CE(reg_5900),
        .D(D[1]),
        .Q(reg_590[1]),
        .R(1'b0));
  FDRE \reg_590_reg[2] 
       (.C(ap_clk),
        .CE(reg_5900),
        .D(D[2]),
        .Q(reg_590[2]),
        .R(1'b0));
  FDRE \reg_590_reg[3] 
       (.C(ap_clk),
        .CE(reg_5900),
        .D(D[3]),
        .Q(reg_590[3]),
        .R(1'b0));
  FDRE \reg_590_reg[4] 
       (.C(ap_clk),
        .CE(reg_5900),
        .D(D[4]),
        .Q(reg_590[4]),
        .R(1'b0));
  FDRE \reg_590_reg[5] 
       (.C(ap_clk),
        .CE(reg_5900),
        .D(D[5]),
        .Q(reg_590[5]),
        .R(1'b0));
  FDRE \reg_590_reg[6] 
       (.C(ap_clk),
        .CE(reg_5900),
        .D(D[6]),
        .Q(reg_590[6]),
        .R(1'b0));
  FDRE \reg_590_reg[7] 
       (.C(ap_clk),
        .CE(reg_5900),
        .D(D[7]),
        .Q(reg_590[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \reg_594[7]_i_1 
       (.I0(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(reg_5860));
  FDRE \reg_594_reg[0] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_5_reg_1646_reg[7]_0 [0]),
        .Q(or_ln253_i_fu_1145_p3[0]),
        .R(1'b0));
  FDRE \reg_594_reg[1] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_5_reg_1646_reg[7]_0 [1]),
        .Q(or_ln253_i_fu_1145_p3[1]),
        .R(1'b0));
  FDRE \reg_594_reg[2] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_5_reg_1646_reg[7]_0 [2]),
        .Q(or_ln253_i_fu_1145_p3[2]),
        .R(1'b0));
  FDRE \reg_594_reg[3] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_5_reg_1646_reg[7]_0 [3]),
        .Q(or_ln253_i_fu_1145_p3[3]),
        .R(1'b0));
  FDRE \reg_594_reg[4] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_5_reg_1646_reg[7]_0 [4]),
        .Q(or_ln253_i_fu_1145_p3[4]),
        .R(1'b0));
  FDRE \reg_594_reg[5] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_5_reg_1646_reg[7]_0 [5]),
        .Q(or_ln253_i_fu_1145_p3[5]),
        .R(1'b0));
  FDRE \reg_594_reg[6] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_5_reg_1646_reg[7]_0 [6]),
        .Q(or_ln253_i_fu_1145_p3[6]),
        .R(1'b0));
  FDRE \reg_594_reg[7] 
       (.C(ap_clk),
        .CE(reg_5860),
        .D(\lk_load_5_reg_1646_reg[7]_0 [7]),
        .Q(or_ln14_fu_1418_p3),
        .R(1'b0));
  FDRE \rk_addr_10_reg_1896_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(data0[4]),
        .Q(rk_addr_10_reg_1896[4]),
        .R(1'b0));
  FDRE \rk_addr_10_reg_1896_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(data0[5]),
        .Q(rk_addr_10_reg_1896[5]),
        .R(1'b0));
  FDRE \rk_addr_10_reg_1896_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(data0[6]),
        .Q(rk_addr_10_reg_1896[6]),
        .R(1'b0));
  FDRE \rk_addr_10_reg_1896_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(data0[7]),
        .Q(rk_addr_10_reg_1896[7]),
        .R(1'b0));
  FDRE \rk_addr_11_reg_1917_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(data0[4]),
        .Q(rk_addr_11_reg_1917[4]),
        .R(1'b0));
  FDRE \rk_addr_11_reg_1917_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(data0[5]),
        .Q(rk_addr_11_reg_1917[5]),
        .R(1'b0));
  FDRE \rk_addr_11_reg_1917_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(data0[6]),
        .Q(rk_addr_11_reg_1917[6]),
        .R(1'b0));
  FDRE \rk_addr_11_reg_1917_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(data0[7]),
        .Q(rk_addr_11_reg_1917[7]),
        .R(1'b0));
  FDRE \rk_addr_12_reg_1938_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(data0[4]),
        .Q(rk_addr_12_reg_1938[4]),
        .R(1'b0));
  FDRE \rk_addr_12_reg_1938_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(data0[5]),
        .Q(rk_addr_12_reg_1938[5]),
        .R(1'b0));
  FDRE \rk_addr_12_reg_1938_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(data0[6]),
        .Q(rk_addr_12_reg_1938[6]),
        .R(1'b0));
  FDRE \rk_addr_12_reg_1938_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(data0[7]),
        .Q(rk_addr_12_reg_1938[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rk_addr_13_reg_1959[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(rk_addr_13_reg_19590));
  FDRE \rk_addr_13_reg_1959_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_13_reg_19590),
        .D(data0[4]),
        .Q(rk_addr_13_reg_1959[4]),
        .R(1'b0));
  FDRE \rk_addr_13_reg_1959_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_13_reg_19590),
        .D(data0[5]),
        .Q(rk_addr_13_reg_1959[5]),
        .R(1'b0));
  FDRE \rk_addr_13_reg_1959_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_13_reg_19590),
        .D(data0[6]),
        .Q(rk_addr_13_reg_1959[6]),
        .R(1'b0));
  FDRE \rk_addr_13_reg_1959_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_13_reg_19590),
        .D(data0[7]),
        .Q(rk_addr_13_reg_1959[7]),
        .R(1'b0));
  FDRE \rk_addr_14_reg_1975_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(data0[4]),
        .Q(rk_addr_14_reg_1975[4]),
        .R(1'b0));
  FDRE \rk_addr_14_reg_1975_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(data0[5]),
        .Q(rk_addr_14_reg_1975[5]),
        .R(1'b0));
  FDRE \rk_addr_14_reg_1975_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(data0[6]),
        .Q(rk_addr_14_reg_1975[6]),
        .R(1'b0));
  FDRE \rk_addr_14_reg_1975_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(data0[7]),
        .Q(rk_addr_14_reg_1975[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rk_addr_15_reg_1986[4]_i_1 
       (.I0(or_ln300_reg_1573[4]),
        .O(data0[4]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rk_addr_15_reg_1986[5]_i_1 
       (.I0(or_ln300_reg_1573[4]),
        .I1(or_ln300_reg_1573[5]),
        .O(data0[5]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rk_addr_15_reg_1986[6]_i_1 
       (.I0(or_ln300_reg_1573[4]),
        .I1(or_ln300_reg_1573[5]),
        .I2(or_ln300_reg_1573[6]),
        .O(data0[6]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rk_addr_15_reg_1986[7]_i_1 
       (.I0(or_ln300_reg_1573[7]),
        .I1(or_ln300_reg_1573[4]),
        .I2(or_ln300_reg_1573[5]),
        .I3(or_ln300_reg_1573[6]),
        .O(data0[7]));
  FDRE \rk_addr_15_reg_1986_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(data0[4]),
        .Q(rk_addr_15_reg_1986[4]),
        .R(1'b0));
  FDRE \rk_addr_15_reg_1986_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(data0[5]),
        .Q(rk_addr_15_reg_1986[5]),
        .R(1'b0));
  FDRE \rk_addr_15_reg_1986_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(data0[6]),
        .Q(rk_addr_15_reg_1986[6]),
        .R(1'b0));
  FDRE \rk_addr_15_reg_1986_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(data0[7]),
        .Q(rk_addr_15_reg_1986[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rk_addr_1_reg_1624[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(rk_addr_1_reg_16241));
  FDRE \rk_addr_1_reg_1624_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_1_reg_16241),
        .D(idx74_load_1_reg_1562[4]),
        .Q(rk_addr_1_reg_1624[4]),
        .R(1'b0));
  FDRE \rk_addr_1_reg_1624_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_1_reg_16241),
        .D(idx74_load_1_reg_1562[5]),
        .Q(rk_addr_1_reg_1624[5]),
        .R(1'b0));
  FDRE \rk_addr_1_reg_1624_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_1_reg_16241),
        .D(idx74_load_1_reg_1562[6]),
        .Q(rk_addr_1_reg_1624[6]),
        .R(1'b0));
  FDRE \rk_addr_1_reg_1624_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_1_reg_16241),
        .D(idx74_load_1_reg_1562[7]),
        .Q(rk_addr_1_reg_1624[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rk_addr_2_reg_1663[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(rk_addr_2_reg_16631));
  FDRE \rk_addr_2_reg_1663_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_2_reg_16631),
        .D(idx74_load_1_reg_1562[4]),
        .Q(rk_addr_2_reg_1663[4]),
        .R(1'b0));
  FDRE \rk_addr_2_reg_1663_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_2_reg_16631),
        .D(idx74_load_1_reg_1562[5]),
        .Q(rk_addr_2_reg_1663[5]),
        .R(1'b0));
  FDRE \rk_addr_2_reg_1663_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_2_reg_16631),
        .D(idx74_load_1_reg_1562[6]),
        .Q(rk_addr_2_reg_1663[6]),
        .R(1'b0));
  FDRE \rk_addr_2_reg_1663_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_2_reg_16631),
        .D(idx74_load_1_reg_1562[7]),
        .Q(rk_addr_2_reg_1663[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rk_addr_3_reg_1702[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(rk_addr_3_reg_17021));
  FDRE \rk_addr_3_reg_1702_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_3_reg_17021),
        .D(idx74_load_1_reg_1562[4]),
        .Q(rk_addr_3_reg_1702[4]),
        .R(1'b0));
  FDRE \rk_addr_3_reg_1702_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_3_reg_17021),
        .D(idx74_load_1_reg_1562[5]),
        .Q(rk_addr_3_reg_1702[5]),
        .R(1'b0));
  FDRE \rk_addr_3_reg_1702_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_3_reg_17021),
        .D(idx74_load_1_reg_1562[6]),
        .Q(rk_addr_3_reg_1702[6]),
        .R(1'b0));
  FDRE \rk_addr_3_reg_1702_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_3_reg_17021),
        .D(idx74_load_1_reg_1562[7]),
        .Q(rk_addr_3_reg_1702[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rk_addr_4_reg_1741[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(rk_addr_4_reg_17411));
  FDRE \rk_addr_4_reg_1741_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_4_reg_17411),
        .D(idx74_load_1_reg_1562[4]),
        .Q(rk_addr_4_reg_1741[4]),
        .R(1'b0));
  FDRE \rk_addr_4_reg_1741_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_4_reg_17411),
        .D(idx74_load_1_reg_1562[5]),
        .Q(rk_addr_4_reg_1741[5]),
        .R(1'b0));
  FDRE \rk_addr_4_reg_1741_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_4_reg_17411),
        .D(idx74_load_1_reg_1562[6]),
        .Q(rk_addr_4_reg_1741[6]),
        .R(1'b0));
  FDRE \rk_addr_4_reg_1741_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_4_reg_17411),
        .D(idx74_load_1_reg_1562[7]),
        .Q(rk_addr_4_reg_1741[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rk_addr_5_reg_1780[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(rk_addr_5_reg_17801));
  FDRE \rk_addr_5_reg_1780_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_5_reg_17801),
        .D(idx74_load_1_reg_1562[4]),
        .Q(rk_addr_5_reg_1780[4]),
        .R(1'b0));
  FDRE \rk_addr_5_reg_1780_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_5_reg_17801),
        .D(idx74_load_1_reg_1562[5]),
        .Q(rk_addr_5_reg_1780[5]),
        .R(1'b0));
  FDRE \rk_addr_5_reg_1780_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_5_reg_17801),
        .D(idx74_load_1_reg_1562[6]),
        .Q(rk_addr_5_reg_1780[6]),
        .R(1'b0));
  FDRE \rk_addr_5_reg_1780_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_5_reg_17801),
        .D(idx74_load_1_reg_1562[7]),
        .Q(rk_addr_5_reg_1780[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rk_addr_6_reg_1809[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(rk_addr_6_reg_18091));
  FDRE \rk_addr_6_reg_1809_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(idx74_load_1_reg_1562[4]),
        .Q(rk_addr_6_reg_1809[4]),
        .R(1'b0));
  FDRE \rk_addr_6_reg_1809_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(idx74_load_1_reg_1562[5]),
        .Q(rk_addr_6_reg_1809[5]),
        .R(1'b0));
  FDRE \rk_addr_6_reg_1809_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(idx74_load_1_reg_1562[6]),
        .Q(rk_addr_6_reg_1809[6]),
        .R(1'b0));
  FDRE \rk_addr_6_reg_1809_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(idx74_load_1_reg_1562[7]),
        .Q(rk_addr_6_reg_1809[7]),
        .R(1'b0));
  FDRE \rk_addr_7_reg_1834_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(idx74_load_1_reg_1562[4]),
        .Q(\rk_addr_7_reg_1834_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rk_addr_7_reg_1834_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(idx74_load_1_reg_1562[5]),
        .Q(\rk_addr_7_reg_1834_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rk_addr_7_reg_1834_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(idx74_load_1_reg_1562[6]),
        .Q(\rk_addr_7_reg_1834_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rk_addr_7_reg_1834_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(idx74_load_1_reg_1562[7]),
        .Q(\rk_addr_7_reg_1834_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rk_addr_8_reg_1854_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(data0[4]),
        .Q(rk_addr_8_reg_1854[4]),
        .R(1'b0));
  FDRE \rk_addr_8_reg_1854_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(data0[5]),
        .Q(rk_addr_8_reg_1854[5]),
        .R(1'b0));
  FDRE \rk_addr_8_reg_1854_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(data0[6]),
        .Q(rk_addr_8_reg_1854[6]),
        .R(1'b0));
  FDRE \rk_addr_8_reg_1854_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(data0[7]),
        .Q(rk_addr_8_reg_1854[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rk_addr_9_reg_1880[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(rk_addr_9_reg_18800));
  FDRE \rk_addr_9_reg_1880_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_9_reg_18800),
        .D(data0[4]),
        .Q(rk_addr_9_reg_1880[4]),
        .R(1'b0));
  FDRE \rk_addr_9_reg_1880_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_9_reg_18800),
        .D(data0[5]),
        .Q(rk_addr_9_reg_1880[5]),
        .R(1'b0));
  FDRE \rk_addr_9_reg_1880_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_9_reg_18800),
        .D(data0[6]),
        .Q(rk_addr_9_reg_1880[6]),
        .R(1'b0));
  FDRE \rk_addr_9_reg_1880_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_9_reg_18800),
        .D(data0[7]),
        .Q(rk_addr_9_reg_1880[7]),
        .R(1'b0));
  FDRE \shl_ln_reg_1509_reg[5] 
       (.C(ap_clk),
        .CE(empty_53_reg_15330),
        .D(shl_ln_fu_623_p3[5]),
        .Q(shl_ln_reg_1509[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_1509_reg[6] 
       (.C(ap_clk),
        .CE(empty_53_reg_15330),
        .D(shl_ln_fu_623_p3[6]),
        .Q(shl_ln_reg_1509[6]),
        .R(1'b0));
  FDRE \shl_ln_reg_1509_reg[7] 
       (.C(ap_clk),
        .CE(empty_53_reg_15330),
        .D(shl_ln_fu_623_p3[7]),
        .Q(shl_ln_reg_1509[7]),
        .R(1'b0));
  FDRE \tmp_8_reg_1829_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(\reg_586_reg[7]_0 [1]),
        .Q(tmp_8_reg_1829[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_1829_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(\reg_586_reg[7]_0 [2]),
        .Q(tmp_8_reg_1829[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_1829_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(\reg_586_reg[7]_0 [3]),
        .Q(tmp_8_reg_1829[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_1829_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(\reg_586_reg[7]_0 [4]),
        .Q(tmp_8_reg_1829[3]),
        .R(1'b0));
  FDRE \tmp_8_reg_1829_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(\reg_586_reg[7]_0 [5]),
        .Q(tmp_8_reg_1829[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_1829_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(\reg_586_reg[7]_0 [6]),
        .Q(tmp_8_reg_1829[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_1829_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(\reg_586_reg[7]_0 [7]),
        .Q(tmp_8_reg_1829[6]),
        .R(1'b0));
  FDRE \trunc_ln248_reg_1824_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(\lk_load_2_reg_1600_reg_n_0_[0] ),
        .Q(trunc_ln248_reg_1824),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln250_reg_1849[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(trunc_ln250_reg_18490));
  FDRE \trunc_ln250_reg_1849_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(\lk_load_4_reg_1639_reg_n_0_[0] ),
        .Q(trunc_ln250_reg_1849),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln252_reg_1875[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(rk_addr_8_reg_18540));
  FDRE \trunc_ln252_reg_1875_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(\lk_load_6_reg_1678_reg_n_0_[0] ),
        .Q(trunc_ln252_reg_1875),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln257_reg_1912[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(rk_addr_10_reg_18960));
  FDRE \trunc_ln257_reg_1912_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\lk_load_9_reg_1724_reg[7]_0 [0]),
        .Q(trunc_ln257_reg_1912[0]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_1912_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\lk_load_9_reg_1724_reg[7]_0 [1]),
        .Q(trunc_ln257_reg_1912[1]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_1912_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\lk_load_9_reg_1724_reg[7]_0 [2]),
        .Q(trunc_ln257_reg_1912[2]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_1912_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\lk_load_9_reg_1724_reg[7]_0 [3]),
        .Q(trunc_ln257_reg_1912[3]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_1912_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\lk_load_9_reg_1724_reg[7]_0 [4]),
        .Q(trunc_ln257_reg_1912[4]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_1912_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\lk_load_9_reg_1724_reg[7]_0 [5]),
        .Q(trunc_ln257_reg_1912[5]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_1912_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\lk_load_9_reg_1724_reg[7]_0 [6]),
        .Q(trunc_ln257_reg_1912[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln259_reg_1933[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(rk_addr_11_reg_19170));
  FDRE \trunc_ln259_reg_1933_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\lk_load_11_reg_1763_reg[7]_0 [0]),
        .Q(trunc_ln259_reg_1933[0]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_1933_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\lk_load_11_reg_1763_reg[7]_0 [1]),
        .Q(trunc_ln259_reg_1933[1]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_1933_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\lk_load_11_reg_1763_reg[7]_0 [2]),
        .Q(trunc_ln259_reg_1933[2]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_1933_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\lk_load_11_reg_1763_reg[7]_0 [3]),
        .Q(trunc_ln259_reg_1933[3]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_1933_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\lk_load_11_reg_1763_reg[7]_0 [4]),
        .Q(trunc_ln259_reg_1933[4]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_1933_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\lk_load_11_reg_1763_reg[7]_0 [5]),
        .Q(trunc_ln259_reg_1933[5]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_1933_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\lk_load_11_reg_1763_reg[7]_0 [6]),
        .Q(trunc_ln259_reg_1933[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln261_reg_1954[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(rk_addr_12_reg_19380));
  FDRE \trunc_ln261_reg_1954_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\lk_load_13_reg_1802_reg[7]_0 [0]),
        .Q(trunc_ln261_reg_1954[0]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_1954_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\lk_load_13_reg_1802_reg[7]_0 [1]),
        .Q(trunc_ln261_reg_1954[1]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_1954_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\lk_load_13_reg_1802_reg[7]_0 [2]),
        .Q(trunc_ln261_reg_1954[2]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_1954_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\lk_load_13_reg_1802_reg[7]_0 [3]),
        .Q(trunc_ln261_reg_1954[3]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_1954_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\lk_load_13_reg_1802_reg[7]_0 [4]),
        .Q(trunc_ln261_reg_1954[4]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_1954_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\lk_load_13_reg_1802_reg[7]_0 [5]),
        .Q(trunc_ln261_reg_1954[5]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_1954_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\lk_load_13_reg_1802_reg[7]_0 [6]),
        .Q(trunc_ln261_reg_1954[6]),
        .R(1'b0));
  FDRE \xor_ln124_10_reg_1885_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_9_reg_18800),
        .D(\xor_ln124_10_reg_1885_reg[7]_0 [0]),
        .Q(xor_ln124_10_reg_1885[0]),
        .R(1'b0));
  FDRE \xor_ln124_10_reg_1885_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_9_reg_18800),
        .D(\xor_ln124_10_reg_1885_reg[7]_0 [1]),
        .Q(xor_ln124_10_reg_1885[1]),
        .R(1'b0));
  FDRE \xor_ln124_10_reg_1885_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_9_reg_18800),
        .D(\xor_ln124_10_reg_1885_reg[7]_0 [2]),
        .Q(xor_ln124_10_reg_1885[2]),
        .R(1'b0));
  FDRE \xor_ln124_10_reg_1885_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_9_reg_18800),
        .D(\xor_ln124_10_reg_1885_reg[7]_0 [3]),
        .Q(xor_ln124_10_reg_1885[3]),
        .R(1'b0));
  FDRE \xor_ln124_10_reg_1885_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_9_reg_18800),
        .D(\xor_ln124_10_reg_1885_reg[7]_0 [4]),
        .Q(xor_ln124_10_reg_1885[4]),
        .R(1'b0));
  FDRE \xor_ln124_10_reg_1885_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_9_reg_18800),
        .D(\xor_ln124_10_reg_1885_reg[7]_0 [5]),
        .Q(xor_ln124_10_reg_1885[5]),
        .R(1'b0));
  FDRE \xor_ln124_10_reg_1885_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_9_reg_18800),
        .D(\xor_ln124_10_reg_1885_reg[7]_0 [6]),
        .Q(xor_ln124_10_reg_1885[6]),
        .R(1'b0));
  FDRE \xor_ln124_10_reg_1885_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_9_reg_18800),
        .D(\xor_ln124_10_reg_1885_reg[7]_0 [7]),
        .Q(xor_ln124_10_reg_1885[7]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_1901_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\xor_ln124_11_reg_1901_reg[7]_0 [0]),
        .Q(xor_ln124_11_reg_1901[0]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_1901_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\xor_ln124_11_reg_1901_reg[7]_0 [1]),
        .Q(xor_ln124_11_reg_1901[1]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_1901_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\xor_ln124_11_reg_1901_reg[7]_0 [2]),
        .Q(xor_ln124_11_reg_1901[2]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_1901_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\xor_ln124_11_reg_1901_reg[7]_0 [3]),
        .Q(xor_ln124_11_reg_1901[3]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_1901_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\xor_ln124_11_reg_1901_reg[7]_0 [4]),
        .Q(xor_ln124_11_reg_1901[4]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_1901_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\xor_ln124_11_reg_1901_reg[7]_0 [5]),
        .Q(xor_ln124_11_reg_1901[5]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_1901_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\xor_ln124_11_reg_1901_reg[7]_0 [6]),
        .Q(xor_ln124_11_reg_1901[6]),
        .R(1'b0));
  FDRE \xor_ln124_11_reg_1901_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_10_reg_18960),
        .D(\xor_ln124_11_reg_1901_reg[7]_0 [7]),
        .Q(xor_ln124_11_reg_1901[7]),
        .R(1'b0));
  FDRE \xor_ln124_12_reg_1922_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\xor_ln124_12_reg_1922_reg[7]_0 [0]),
        .Q(xor_ln124_12_reg_1922[0]),
        .R(1'b0));
  FDRE \xor_ln124_12_reg_1922_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\xor_ln124_12_reg_1922_reg[7]_0 [1]),
        .Q(xor_ln124_12_reg_1922[1]),
        .R(1'b0));
  FDRE \xor_ln124_12_reg_1922_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\xor_ln124_12_reg_1922_reg[7]_0 [2]),
        .Q(xor_ln124_12_reg_1922[2]),
        .R(1'b0));
  FDRE \xor_ln124_12_reg_1922_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\xor_ln124_12_reg_1922_reg[7]_0 [3]),
        .Q(xor_ln124_12_reg_1922[3]),
        .R(1'b0));
  FDRE \xor_ln124_12_reg_1922_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\xor_ln124_12_reg_1922_reg[7]_0 [4]),
        .Q(xor_ln124_12_reg_1922[4]),
        .R(1'b0));
  FDRE \xor_ln124_12_reg_1922_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\xor_ln124_12_reg_1922_reg[7]_0 [5]),
        .Q(xor_ln124_12_reg_1922[5]),
        .R(1'b0));
  FDRE \xor_ln124_12_reg_1922_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\xor_ln124_12_reg_1922_reg[7]_0 [6]),
        .Q(xor_ln124_12_reg_1922[6]),
        .R(1'b0));
  FDRE \xor_ln124_12_reg_1922_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_11_reg_19170),
        .D(\xor_ln124_12_reg_1922_reg[7]_0 [7]),
        .Q(xor_ln124_12_reg_1922[7]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_1943_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\xor_ln124_13_reg_1943_reg[7]_0 [0]),
        .Q(xor_ln124_13_reg_1943[0]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_1943_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\xor_ln124_13_reg_1943_reg[7]_0 [1]),
        .Q(xor_ln124_13_reg_1943[1]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_1943_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\xor_ln124_13_reg_1943_reg[7]_0 [2]),
        .Q(xor_ln124_13_reg_1943[2]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_1943_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\xor_ln124_13_reg_1943_reg[7]_0 [3]),
        .Q(xor_ln124_13_reg_1943[3]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_1943_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\xor_ln124_13_reg_1943_reg[7]_0 [4]),
        .Q(xor_ln124_13_reg_1943[4]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_1943_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\xor_ln124_13_reg_1943_reg[7]_0 [5]),
        .Q(xor_ln124_13_reg_1943[5]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_1943_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\xor_ln124_13_reg_1943_reg[7]_0 [6]),
        .Q(xor_ln124_13_reg_1943[6]),
        .R(1'b0));
  FDRE \xor_ln124_13_reg_1943_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_12_reg_19380),
        .D(\xor_ln124_13_reg_1943_reg[7]_0 [7]),
        .Q(xor_ln124_13_reg_1943[7]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_1964_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_13_reg_19590),
        .D(\xor_ln124_14_reg_1964_reg[7]_0 [0]),
        .Q(xor_ln124_14_reg_1964[0]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_1964_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_13_reg_19590),
        .D(\xor_ln124_14_reg_1964_reg[7]_0 [1]),
        .Q(xor_ln124_14_reg_1964[1]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_1964_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_13_reg_19590),
        .D(\xor_ln124_14_reg_1964_reg[7]_0 [2]),
        .Q(xor_ln124_14_reg_1964[2]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_1964_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_13_reg_19590),
        .D(\xor_ln124_14_reg_1964_reg[7]_0 [3]),
        .Q(xor_ln124_14_reg_1964[3]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_1964_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_13_reg_19590),
        .D(\xor_ln124_14_reg_1964_reg[7]_0 [4]),
        .Q(xor_ln124_14_reg_1964[4]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_1964_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_13_reg_19590),
        .D(\xor_ln124_14_reg_1964_reg[7]_0 [5]),
        .Q(xor_ln124_14_reg_1964[5]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_1964_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_13_reg_19590),
        .D(\xor_ln124_14_reg_1964_reg[7]_0 [6]),
        .Q(xor_ln124_14_reg_1964[6]),
        .R(1'b0));
  FDRE \xor_ln124_14_reg_1964_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_13_reg_19590),
        .D(\xor_ln124_14_reg_1964_reg[7]_0 [7]),
        .Q(xor_ln124_14_reg_1964[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_15_reg_1980[0]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[0]),
        .I1(D[0]),
        .O(xor_ln124_15_fu_1437_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_15_reg_1980[1]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[1]),
        .I1(D[1]),
        .O(xor_ln124_15_fu_1437_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_15_reg_1980[2]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[2]),
        .I1(D[2]),
        .O(xor_ln124_15_fu_1437_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_15_reg_1980[3]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[3]),
        .I1(D[3]),
        .O(xor_ln124_15_fu_1437_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_15_reg_1980[4]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[4]),
        .I1(D[4]),
        .O(xor_ln124_15_fu_1437_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_15_reg_1980[5]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[5]),
        .I1(D[5]),
        .O(xor_ln124_15_fu_1437_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_15_reg_1980[6]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[6]),
        .I1(D[6]),
        .O(xor_ln124_15_fu_1437_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_15_reg_1980[7]_i_1 
       (.I0(or_ln14_fu_1418_p3),
        .I1(D[7]),
        .O(xor_ln124_15_fu_1437_p2[7]));
  FDRE \xor_ln124_15_reg_1980_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_15_fu_1437_p2[0]),
        .Q(xor_ln124_15_reg_1980[0]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_1980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_15_fu_1437_p2[1]),
        .Q(xor_ln124_15_reg_1980[1]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_1980_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_15_fu_1437_p2[2]),
        .Q(xor_ln124_15_reg_1980[2]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_1980_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_15_fu_1437_p2[3]),
        .Q(xor_ln124_15_reg_1980[3]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_1980_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_15_fu_1437_p2[4]),
        .Q(xor_ln124_15_reg_1980[4]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_1980_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_15_fu_1437_p2[5]),
        .Q(xor_ln124_15_reg_1980[5]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_1980_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_15_fu_1437_p2[6]),
        .Q(xor_ln124_15_reg_1980[6]),
        .R(1'b0));
  FDRE \xor_ln124_15_reg_1980_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(xor_ln124_15_fu_1437_p2[7]),
        .Q(xor_ln124_15_reg_1980[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1_reg_1629[0]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[0]),
        .I1(reg_590[0]),
        .O(xor_ln124_1_fu_694_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1_reg_1629[1]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[1]),
        .I1(reg_590[1]),
        .O(xor_ln124_1_fu_694_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1_reg_1629[2]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[2]),
        .I1(reg_590[2]),
        .O(xor_ln124_1_fu_694_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1_reg_1629[3]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[3]),
        .I1(reg_590[3]),
        .O(xor_ln124_1_fu_694_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1_reg_1629[4]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[4]),
        .I1(reg_590[4]),
        .O(xor_ln124_1_fu_694_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1_reg_1629[5]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[5]),
        .I1(reg_590[5]),
        .O(xor_ln124_1_fu_694_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1_reg_1629[6]_i_1 
       (.I0(or_ln253_i_fu_1145_p3[6]),
        .I1(reg_590[6]),
        .O(xor_ln124_1_fu_694_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_1_reg_1629[7]_i_1 
       (.I0(or_ln14_fu_1418_p3),
        .I1(reg_590[7]),
        .O(xor_ln124_1_fu_694_p2[7]));
  FDRE \xor_ln124_1_reg_1629_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_1_reg_16241),
        .D(xor_ln124_1_fu_694_p2[0]),
        .Q(xor_ln124_1_reg_1629[0]),
        .R(1'b0));
  FDRE \xor_ln124_1_reg_1629_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_1_reg_16241),
        .D(xor_ln124_1_fu_694_p2[1]),
        .Q(xor_ln124_1_reg_1629[1]),
        .R(1'b0));
  FDRE \xor_ln124_1_reg_1629_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_1_reg_16241),
        .D(xor_ln124_1_fu_694_p2[2]),
        .Q(xor_ln124_1_reg_1629[2]),
        .R(1'b0));
  FDRE \xor_ln124_1_reg_1629_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_1_reg_16241),
        .D(xor_ln124_1_fu_694_p2[3]),
        .Q(xor_ln124_1_reg_1629[3]),
        .R(1'b0));
  FDRE \xor_ln124_1_reg_1629_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_1_reg_16241),
        .D(xor_ln124_1_fu_694_p2[4]),
        .Q(xor_ln124_1_reg_1629[4]),
        .R(1'b0));
  FDRE \xor_ln124_1_reg_1629_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_1_reg_16241),
        .D(xor_ln124_1_fu_694_p2[5]),
        .Q(xor_ln124_1_reg_1629[5]),
        .R(1'b0));
  FDRE \xor_ln124_1_reg_1629_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_1_reg_16241),
        .D(xor_ln124_1_fu_694_p2[6]),
        .Q(xor_ln124_1_reg_1629[6]),
        .R(1'b0));
  FDRE \xor_ln124_1_reg_1629_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_1_reg_16241),
        .D(xor_ln124_1_fu_694_p2[7]),
        .Q(xor_ln124_1_reg_1629[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_2_reg_1668[0]_i_1 
       (.I0(\lk_load_2_reg_1600_reg_n_0_[0] ),
        .I1(reg_590[0]),
        .O(xor_ln124_2_fu_727_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_2_reg_1668[1]_i_1 
       (.I0(lshr_ln1_fu_904_p4[0]),
        .I1(reg_590[1]),
        .O(xor_ln124_2_fu_727_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_2_reg_1668[2]_i_1 
       (.I0(lshr_ln1_fu_904_p4[1]),
        .I1(reg_590[2]),
        .O(xor_ln124_2_fu_727_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_2_reg_1668[3]_i_1 
       (.I0(lshr_ln1_fu_904_p4[2]),
        .I1(reg_590[3]),
        .O(xor_ln124_2_fu_727_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_2_reg_1668[4]_i_1 
       (.I0(lshr_ln1_fu_904_p4[3]),
        .I1(reg_590[4]),
        .O(xor_ln124_2_fu_727_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_2_reg_1668[5]_i_1 
       (.I0(lshr_ln1_fu_904_p4[4]),
        .I1(reg_590[5]),
        .O(xor_ln124_2_fu_727_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_2_reg_1668[6]_i_1 
       (.I0(lshr_ln1_fu_904_p4[5]),
        .I1(reg_590[6]),
        .O(xor_ln124_2_fu_727_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_2_reg_1668[7]_i_1 
       (.I0(lshr_ln1_fu_904_p4[6]),
        .I1(reg_590[7]),
        .O(xor_ln124_2_fu_727_p2[7]));
  FDRE \xor_ln124_2_reg_1668_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_2_reg_16631),
        .D(xor_ln124_2_fu_727_p2[0]),
        .Q(xor_ln124_2_reg_1668[0]),
        .R(1'b0));
  FDRE \xor_ln124_2_reg_1668_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_2_reg_16631),
        .D(xor_ln124_2_fu_727_p2[1]),
        .Q(xor_ln124_2_reg_1668[1]),
        .R(1'b0));
  FDRE \xor_ln124_2_reg_1668_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_2_reg_16631),
        .D(xor_ln124_2_fu_727_p2[2]),
        .Q(xor_ln124_2_reg_1668[2]),
        .R(1'b0));
  FDRE \xor_ln124_2_reg_1668_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_2_reg_16631),
        .D(xor_ln124_2_fu_727_p2[3]),
        .Q(xor_ln124_2_reg_1668[3]),
        .R(1'b0));
  FDRE \xor_ln124_2_reg_1668_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_2_reg_16631),
        .D(xor_ln124_2_fu_727_p2[4]),
        .Q(xor_ln124_2_reg_1668[4]),
        .R(1'b0));
  FDRE \xor_ln124_2_reg_1668_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_2_reg_16631),
        .D(xor_ln124_2_fu_727_p2[5]),
        .Q(xor_ln124_2_reg_1668[5]),
        .R(1'b0));
  FDRE \xor_ln124_2_reg_1668_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_2_reg_16631),
        .D(xor_ln124_2_fu_727_p2[6]),
        .Q(xor_ln124_2_reg_1668[6]),
        .R(1'b0));
  FDRE \xor_ln124_2_reg_1668_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_2_reg_16631),
        .D(xor_ln124_2_fu_727_p2[7]),
        .Q(xor_ln124_2_reg_1668[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1707[0]_i_1 
       (.I0(reg_590[0]),
        .I1(or_ln3_fu_1000_p3[7]),
        .O(xor_ln124_3_fu_759_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1707[1]_i_1 
       (.I0(reg_590[1]),
        .I1(or_ln2_fu_980_p3[0]),
        .O(xor_ln124_3_fu_759_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1707[2]_i_1 
       (.I0(reg_590[2]),
        .I1(or_ln2_fu_980_p3[1]),
        .O(xor_ln124_3_fu_759_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1707[3]_i_1 
       (.I0(reg_590[3]),
        .I1(or_ln2_fu_980_p3[2]),
        .O(xor_ln124_3_fu_759_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1707[4]_i_1 
       (.I0(reg_590[4]),
        .I1(or_ln2_fu_980_p3[3]),
        .O(xor_ln124_3_fu_759_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1707[5]_i_1 
       (.I0(reg_590[5]),
        .I1(or_ln2_fu_980_p3[4]),
        .O(xor_ln124_3_fu_759_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1707[6]_i_1 
       (.I0(reg_590[6]),
        .I1(or_ln2_fu_980_p3[5]),
        .O(xor_ln124_3_fu_759_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1707[7]_i_1 
       (.I0(reg_590[7]),
        .I1(or_ln2_fu_980_p3[6]),
        .O(xor_ln124_3_fu_759_p2[7]));
  FDRE \xor_ln124_3_reg_1707_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_3_reg_17021),
        .D(xor_ln124_3_fu_759_p2[0]),
        .Q(xor_ln124_3_reg_1707[0]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1707_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_3_reg_17021),
        .D(xor_ln124_3_fu_759_p2[1]),
        .Q(xor_ln124_3_reg_1707[1]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1707_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_3_reg_17021),
        .D(xor_ln124_3_fu_759_p2[2]),
        .Q(xor_ln124_3_reg_1707[2]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1707_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_3_reg_17021),
        .D(xor_ln124_3_fu_759_p2[3]),
        .Q(xor_ln124_3_reg_1707[3]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1707_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_3_reg_17021),
        .D(xor_ln124_3_fu_759_p2[4]),
        .Q(xor_ln124_3_reg_1707[4]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1707_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_3_reg_17021),
        .D(xor_ln124_3_fu_759_p2[5]),
        .Q(xor_ln124_3_reg_1707[5]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1707_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_3_reg_17021),
        .D(xor_ln124_3_fu_759_p2[6]),
        .Q(xor_ln124_3_reg_1707[6]),
        .R(1'b0));
  FDRE \xor_ln124_3_reg_1707_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_3_reg_17021),
        .D(xor_ln124_3_fu_759_p2[7]),
        .Q(xor_ln124_3_reg_1707[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_4_reg_1746[0]_i_1 
       (.I0(\lk_load_4_reg_1639_reg_n_0_[0] ),
        .I1(reg_590[0]),
        .O(xor_ln124_4_fu_791_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_4_reg_1746[1]_i_1 
       (.I0(or_ln3_fu_1000_p3[0]),
        .I1(reg_590[1]),
        .O(xor_ln124_4_fu_791_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_4_reg_1746[2]_i_1 
       (.I0(or_ln3_fu_1000_p3[1]),
        .I1(reg_590[2]),
        .O(xor_ln124_4_fu_791_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_4_reg_1746[3]_i_1 
       (.I0(or_ln3_fu_1000_p3[2]),
        .I1(reg_590[3]),
        .O(xor_ln124_4_fu_791_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_4_reg_1746[4]_i_1 
       (.I0(or_ln3_fu_1000_p3[3]),
        .I1(reg_590[4]),
        .O(xor_ln124_4_fu_791_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_4_reg_1746[5]_i_1 
       (.I0(or_ln3_fu_1000_p3[4]),
        .I1(reg_590[5]),
        .O(xor_ln124_4_fu_791_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_4_reg_1746[6]_i_1 
       (.I0(or_ln3_fu_1000_p3[5]),
        .I1(reg_590[6]),
        .O(xor_ln124_4_fu_791_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_4_reg_1746[7]_i_1 
       (.I0(or_ln3_fu_1000_p3[6]),
        .I1(reg_590[7]),
        .O(xor_ln124_4_fu_791_p2[7]));
  FDRE \xor_ln124_4_reg_1746_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_4_reg_17411),
        .D(xor_ln124_4_fu_791_p2[0]),
        .Q(xor_ln124_4_reg_1746[0]),
        .R(1'b0));
  FDRE \xor_ln124_4_reg_1746_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_4_reg_17411),
        .D(xor_ln124_4_fu_791_p2[1]),
        .Q(xor_ln124_4_reg_1746[1]),
        .R(1'b0));
  FDRE \xor_ln124_4_reg_1746_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_4_reg_17411),
        .D(xor_ln124_4_fu_791_p2[2]),
        .Q(xor_ln124_4_reg_1746[2]),
        .R(1'b0));
  FDRE \xor_ln124_4_reg_1746_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_4_reg_17411),
        .D(xor_ln124_4_fu_791_p2[3]),
        .Q(xor_ln124_4_reg_1746[3]),
        .R(1'b0));
  FDRE \xor_ln124_4_reg_1746_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_4_reg_17411),
        .D(xor_ln124_4_fu_791_p2[4]),
        .Q(xor_ln124_4_reg_1746[4]),
        .R(1'b0));
  FDRE \xor_ln124_4_reg_1746_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_4_reg_17411),
        .D(xor_ln124_4_fu_791_p2[5]),
        .Q(xor_ln124_4_reg_1746[5]),
        .R(1'b0));
  FDRE \xor_ln124_4_reg_1746_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_4_reg_17411),
        .D(xor_ln124_4_fu_791_p2[6]),
        .Q(xor_ln124_4_reg_1746[6]),
        .R(1'b0));
  FDRE \xor_ln124_4_reg_1746_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_4_reg_17411),
        .D(xor_ln124_4_fu_791_p2[7]),
        .Q(xor_ln124_4_reg_1746[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_5_reg_1785[0]_i_1 
       (.I0(reg_590[0]),
        .I1(or_ln5_fu_1078_p3[7]),
        .O(\xor_ln124_5_reg_1785[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_5_reg_1785[1]_i_1 
       (.I0(reg_590[1]),
        .I1(or_ln4_fu_1058_p3[0]),
        .O(\xor_ln124_5_reg_1785[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_5_reg_1785[2]_i_1 
       (.I0(reg_590[2]),
        .I1(or_ln4_fu_1058_p3[1]),
        .O(\xor_ln124_5_reg_1785[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_5_reg_1785[3]_i_1 
       (.I0(reg_590[3]),
        .I1(or_ln4_fu_1058_p3[2]),
        .O(\xor_ln124_5_reg_1785[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_5_reg_1785[4]_i_1 
       (.I0(reg_590[4]),
        .I1(or_ln4_fu_1058_p3[3]),
        .O(\xor_ln124_5_reg_1785[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_5_reg_1785[5]_i_1 
       (.I0(reg_590[5]),
        .I1(or_ln4_fu_1058_p3[4]),
        .O(\xor_ln124_5_reg_1785[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_5_reg_1785[6]_i_1 
       (.I0(reg_590[6]),
        .I1(or_ln4_fu_1058_p3[5]),
        .O(\xor_ln124_5_reg_1785[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_5_reg_1785[7]_i_1 
       (.I0(reg_590[7]),
        .I1(or_ln4_fu_1058_p3[6]),
        .O(\xor_ln124_5_reg_1785[7]_i_1_n_0 ));
  FDRE \xor_ln124_5_reg_1785_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_5_reg_17801),
        .D(\xor_ln124_5_reg_1785[0]_i_1_n_0 ),
        .Q(xor_ln124_5_reg_1785[0]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_1785_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_5_reg_17801),
        .D(\xor_ln124_5_reg_1785[1]_i_1_n_0 ),
        .Q(xor_ln124_5_reg_1785[1]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_1785_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_5_reg_17801),
        .D(\xor_ln124_5_reg_1785[2]_i_1_n_0 ),
        .Q(xor_ln124_5_reg_1785[2]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_1785_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_5_reg_17801),
        .D(\xor_ln124_5_reg_1785[3]_i_1_n_0 ),
        .Q(xor_ln124_5_reg_1785[3]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_1785_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_5_reg_17801),
        .D(\xor_ln124_5_reg_1785[4]_i_1_n_0 ),
        .Q(xor_ln124_5_reg_1785[4]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_1785_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_5_reg_17801),
        .D(\xor_ln124_5_reg_1785[5]_i_1_n_0 ),
        .Q(xor_ln124_5_reg_1785[5]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_1785_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_5_reg_17801),
        .D(\xor_ln124_5_reg_1785[6]_i_1_n_0 ),
        .Q(xor_ln124_5_reg_1785[6]),
        .R(1'b0));
  FDRE \xor_ln124_5_reg_1785_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_5_reg_17801),
        .D(\xor_ln124_5_reg_1785[7]_i_1_n_0 ),
        .Q(xor_ln124_5_reg_1785[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_6_reg_1814[0]_i_1 
       (.I0(reg_590[0]),
        .I1(\lk_load_6_reg_1678_reg_n_0_[0] ),
        .O(xor_ln124_6_fu_855_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_6_reg_1814[1]_i_1 
       (.I0(reg_590[1]),
        .I1(or_ln5_fu_1078_p3[0]),
        .O(xor_ln124_6_fu_855_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_6_reg_1814[2]_i_1 
       (.I0(reg_590[2]),
        .I1(or_ln5_fu_1078_p3[1]),
        .O(xor_ln124_6_fu_855_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_6_reg_1814[3]_i_1 
       (.I0(reg_590[3]),
        .I1(or_ln5_fu_1078_p3[2]),
        .O(xor_ln124_6_fu_855_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_6_reg_1814[4]_i_1 
       (.I0(reg_590[4]),
        .I1(or_ln5_fu_1078_p3[3]),
        .O(xor_ln124_6_fu_855_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_6_reg_1814[5]_i_1 
       (.I0(reg_590[5]),
        .I1(or_ln5_fu_1078_p3[4]),
        .O(xor_ln124_6_fu_855_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_6_reg_1814[6]_i_1 
       (.I0(reg_590[6]),
        .I1(or_ln5_fu_1078_p3[5]),
        .O(xor_ln124_6_fu_855_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_6_reg_1814[7]_i_1 
       (.I0(reg_590[7]),
        .I1(or_ln5_fu_1078_p3[6]),
        .O(xor_ln124_6_fu_855_p2[7]));
  FDRE \xor_ln124_6_reg_1814_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(xor_ln124_6_fu_855_p2[0]),
        .Q(xor_ln124_6_reg_1814[0]),
        .R(1'b0));
  FDRE \xor_ln124_6_reg_1814_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(xor_ln124_6_fu_855_p2[1]),
        .Q(xor_ln124_6_reg_1814[1]),
        .R(1'b0));
  FDRE \xor_ln124_6_reg_1814_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(xor_ln124_6_fu_855_p2[2]),
        .Q(xor_ln124_6_reg_1814[2]),
        .R(1'b0));
  FDRE \xor_ln124_6_reg_1814_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(xor_ln124_6_fu_855_p2[3]),
        .Q(xor_ln124_6_reg_1814[3]),
        .R(1'b0));
  FDRE \xor_ln124_6_reg_1814_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(xor_ln124_6_fu_855_p2[4]),
        .Q(xor_ln124_6_reg_1814[4]),
        .R(1'b0));
  FDRE \xor_ln124_6_reg_1814_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(xor_ln124_6_fu_855_p2[5]),
        .Q(xor_ln124_6_reg_1814[5]),
        .R(1'b0));
  FDRE \xor_ln124_6_reg_1814_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(xor_ln124_6_fu_855_p2[6]),
        .Q(xor_ln124_6_reg_1814[6]),
        .R(1'b0));
  FDRE \xor_ln124_6_reg_1814_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_6_reg_18091),
        .D(xor_ln124_6_fu_855_p2[7]),
        .Q(xor_ln124_6_reg_1814[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_7_reg_1839[0]_i_1 
       (.I0(reg_590[0]),
        .I1(or_ln253_i_fu_1145_p3[7]),
        .O(xor_ln124_7_fu_949_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_7_reg_1839[1]_i_1 
       (.I0(reg_590[1]),
        .I1(or_ln6_fu_1130_p3[0]),
        .O(xor_ln124_7_fu_949_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_7_reg_1839[2]_i_1 
       (.I0(reg_590[2]),
        .I1(or_ln6_fu_1130_p3[1]),
        .O(xor_ln124_7_fu_949_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_7_reg_1839[3]_i_1 
       (.I0(reg_590[3]),
        .I1(or_ln6_fu_1130_p3[2]),
        .O(xor_ln124_7_fu_949_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_7_reg_1839[4]_i_1 
       (.I0(reg_590[4]),
        .I1(or_ln6_fu_1130_p3[3]),
        .O(xor_ln124_7_fu_949_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_7_reg_1839[5]_i_1 
       (.I0(reg_590[5]),
        .I1(or_ln6_fu_1130_p3[4]),
        .O(xor_ln124_7_fu_949_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_7_reg_1839[6]_i_1 
       (.I0(reg_590[6]),
        .I1(or_ln6_fu_1130_p3[5]),
        .O(xor_ln124_7_fu_949_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_7_reg_1839[7]_i_1 
       (.I0(reg_590[7]),
        .I1(or_ln6_fu_1130_p3[6]),
        .O(xor_ln124_7_fu_949_p2[7]));
  FDRE \xor_ln124_7_reg_1839_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(xor_ln124_7_fu_949_p2[0]),
        .Q(xor_ln124_7_reg_1839[0]),
        .R(1'b0));
  FDRE \xor_ln124_7_reg_1839_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(xor_ln124_7_fu_949_p2[1]),
        .Q(xor_ln124_7_reg_1839[1]),
        .R(1'b0));
  FDRE \xor_ln124_7_reg_1839_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(xor_ln124_7_fu_949_p2[2]),
        .Q(xor_ln124_7_reg_1839[2]),
        .R(1'b0));
  FDRE \xor_ln124_7_reg_1839_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(xor_ln124_7_fu_949_p2[3]),
        .Q(xor_ln124_7_reg_1839[3]),
        .R(1'b0));
  FDRE \xor_ln124_7_reg_1839_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(xor_ln124_7_fu_949_p2[4]),
        .Q(xor_ln124_7_reg_1839[4]),
        .R(1'b0));
  FDRE \xor_ln124_7_reg_1839_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(xor_ln124_7_fu_949_p2[5]),
        .Q(xor_ln124_7_reg_1839[5]),
        .R(1'b0));
  FDRE \xor_ln124_7_reg_1839_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(xor_ln124_7_fu_949_p2[6]),
        .Q(xor_ln124_7_reg_1839[6]),
        .R(1'b0));
  FDRE \xor_ln124_7_reg_1839_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln250_reg_18490),
        .D(xor_ln124_7_fu_949_p2[7]),
        .Q(xor_ln124_7_reg_1839[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_8_reg_1859[0]_i_1 
       (.I0(or_ln8_fu_1210_p3[1]),
        .I1(reg_590[0]),
        .O(xor_ln124_8_fu_1022_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_8_reg_1859[1]_i_1 
       (.I0(or_ln8_fu_1210_p3[2]),
        .I1(reg_590[1]),
        .O(xor_ln124_8_fu_1022_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_8_reg_1859[2]_i_1 
       (.I0(or_ln8_fu_1210_p3[3]),
        .I1(reg_590[2]),
        .O(xor_ln124_8_fu_1022_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_8_reg_1859[3]_i_1 
       (.I0(or_ln8_fu_1210_p3[4]),
        .I1(reg_590[3]),
        .O(xor_ln124_8_fu_1022_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_8_reg_1859[4]_i_1 
       (.I0(or_ln8_fu_1210_p3[5]),
        .I1(reg_590[4]),
        .O(xor_ln124_8_fu_1022_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_8_reg_1859[5]_i_1 
       (.I0(or_ln8_fu_1210_p3[6]),
        .I1(reg_590[5]),
        .O(xor_ln124_8_fu_1022_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_8_reg_1859[6]_i_1 
       (.I0(or_ln8_fu_1210_p3[7]),
        .I1(reg_590[6]),
        .O(xor_ln124_8_fu_1022_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_8_reg_1859[7]_i_1 
       (.I0(or_ln7_fu_1192_p3),
        .I1(reg_590[7]),
        .O(xor_ln124_8_fu_1022_p2[7]));
  FDRE \xor_ln124_8_reg_1859_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(xor_ln124_8_fu_1022_p2[0]),
        .Q(xor_ln124_8_reg_1859[0]),
        .R(1'b0));
  FDRE \xor_ln124_8_reg_1859_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(xor_ln124_8_fu_1022_p2[1]),
        .Q(xor_ln124_8_reg_1859[1]),
        .R(1'b0));
  FDRE \xor_ln124_8_reg_1859_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(xor_ln124_8_fu_1022_p2[2]),
        .Q(xor_ln124_8_reg_1859[2]),
        .R(1'b0));
  FDRE \xor_ln124_8_reg_1859_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(xor_ln124_8_fu_1022_p2[3]),
        .Q(xor_ln124_8_reg_1859[3]),
        .R(1'b0));
  FDRE \xor_ln124_8_reg_1859_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(xor_ln124_8_fu_1022_p2[4]),
        .Q(xor_ln124_8_reg_1859[4]),
        .R(1'b0));
  FDRE \xor_ln124_8_reg_1859_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(xor_ln124_8_fu_1022_p2[5]),
        .Q(xor_ln124_8_reg_1859[5]),
        .R(1'b0));
  FDRE \xor_ln124_8_reg_1859_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(xor_ln124_8_fu_1022_p2[6]),
        .Q(xor_ln124_8_reg_1859[6]),
        .R(1'b0));
  FDRE \xor_ln124_8_reg_1859_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(xor_ln124_8_fu_1022_p2[7]),
        .Q(xor_ln124_8_reg_1859[7]),
        .R(1'b0));
  FDRE \xor_ln124_9_reg_1864_reg[0] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(\xor_ln124_9_reg_1864_reg[7]_0 [0]),
        .Q(xor_ln124_9_reg_1864[0]),
        .R(1'b0));
  FDRE \xor_ln124_9_reg_1864_reg[1] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(\xor_ln124_9_reg_1864_reg[7]_0 [1]),
        .Q(xor_ln124_9_reg_1864[1]),
        .R(1'b0));
  FDRE \xor_ln124_9_reg_1864_reg[2] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(\xor_ln124_9_reg_1864_reg[7]_0 [2]),
        .Q(xor_ln124_9_reg_1864[2]),
        .R(1'b0));
  FDRE \xor_ln124_9_reg_1864_reg[3] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(\xor_ln124_9_reg_1864_reg[7]_0 [3]),
        .Q(xor_ln124_9_reg_1864[3]),
        .R(1'b0));
  FDRE \xor_ln124_9_reg_1864_reg[4] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(\xor_ln124_9_reg_1864_reg[7]_0 [4]),
        .Q(xor_ln124_9_reg_1864[4]),
        .R(1'b0));
  FDRE \xor_ln124_9_reg_1864_reg[5] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(\xor_ln124_9_reg_1864_reg[7]_0 [5]),
        .Q(xor_ln124_9_reg_1864[5]),
        .R(1'b0));
  FDRE \xor_ln124_9_reg_1864_reg[6] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(\xor_ln124_9_reg_1864_reg[7]_0 [6]),
        .Q(xor_ln124_9_reg_1864[6]),
        .R(1'b0));
  FDRE \xor_ln124_9_reg_1864_reg[7] 
       (.C(ap_clk),
        .CE(rk_addr_8_reg_18540),
        .D(\xor_ln124_9_reg_1864_reg[7]_0 [7]),
        .Q(xor_ln124_9_reg_1864[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1590[0]_i_1 
       (.I0(\reg_586_reg[7]_0 [0]),
        .I1(reg_590[0]),
        .O(xor_ln124_fu_667_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1590[1]_i_1 
       (.I0(reg_590[1]),
        .I1(\reg_586_reg[7]_0 [1]),
        .O(xor_ln124_fu_667_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1590[2]_i_1 
       (.I0(\reg_586_reg[7]_0 [2]),
        .I1(reg_590[2]),
        .O(xor_ln124_fu_667_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1590[3]_i_1 
       (.I0(\reg_586_reg[7]_0 [3]),
        .I1(reg_590[3]),
        .O(xor_ln124_fu_667_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1590[4]_i_1 
       (.I0(\reg_586_reg[7]_0 [4]),
        .I1(reg_590[4]),
        .O(xor_ln124_fu_667_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1590[5]_i_1 
       (.I0(reg_590[5]),
        .I1(\reg_586_reg[7]_0 [5]),
        .O(xor_ln124_fu_667_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1590[6]_i_1 
       (.I0(\reg_586_reg[7]_0 [6]),
        .I1(reg_590[6]),
        .O(xor_ln124_fu_667_p2[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \xor_ln124_reg_1590[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln309_reg_1500_reg_n_0_[0] ),
        .O(or_ln300_reg_15731));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1590[7]_i_2 
       (.I0(reg_590[7]),
        .I1(\reg_586_reg[7]_0 [7]),
        .O(xor_ln124_fu_667_p2[7]));
  FDRE \xor_ln124_reg_1590_reg[0] 
       (.C(ap_clk),
        .CE(or_ln300_reg_15731),
        .D(xor_ln124_fu_667_p2[0]),
        .Q(xor_ln124_reg_1590[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1590_reg[1] 
       (.C(ap_clk),
        .CE(or_ln300_reg_15731),
        .D(xor_ln124_fu_667_p2[1]),
        .Q(xor_ln124_reg_1590[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1590_reg[2] 
       (.C(ap_clk),
        .CE(or_ln300_reg_15731),
        .D(xor_ln124_fu_667_p2[2]),
        .Q(xor_ln124_reg_1590[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1590_reg[3] 
       (.C(ap_clk),
        .CE(or_ln300_reg_15731),
        .D(xor_ln124_fu_667_p2[3]),
        .Q(xor_ln124_reg_1590[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1590_reg[4] 
       (.C(ap_clk),
        .CE(or_ln300_reg_15731),
        .D(xor_ln124_fu_667_p2[4]),
        .Q(xor_ln124_reg_1590[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1590_reg[5] 
       (.C(ap_clk),
        .CE(or_ln300_reg_15731),
        .D(xor_ln124_fu_667_p2[5]),
        .Q(xor_ln124_reg_1590[5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1590_reg[6] 
       (.C(ap_clk),
        .CE(or_ln300_reg_15731),
        .D(xor_ln124_fu_667_p2[6]),
        .Q(xor_ln124_reg_1590[6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_1590_reg[7] 
       (.C(ap_clk),
        .CE(or_ln300_reg_15731),
        .D(xor_ln124_fu_667_p2[7]),
        .Q(xor_ln124_reg_1590[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_con128_ROM_AUTO_1R
   (DOADO,
    D,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    ap_clk,
    con128_ce0,
    ADDRARDADDR,
    Q,
    \xor_ln124_13_reg_1943_reg[7] ,
    \xor_ln124_12_reg_1922_reg[7] ,
    \xor_ln124_11_reg_1901_reg[7] ,
    \xor_ln124_10_reg_1885_reg[7] ,
    \xor_ln124_9_reg_1864_reg[7] ,
    \xor_ln124_reg_1005_reg[7] ,
    \xor_ln124_34_reg_902_reg[7] ,
    \xor_ln124_3_reg_1070_reg[7] );
  output [7:0]DOADO;
  output [7:0]D;
  output [7:0]q0_reg_0;
  output [7:0]q0_reg_1;
  output [7:0]q0_reg_2;
  output [7:0]q0_reg_3;
  output [7:0]q0_reg_4;
  output [7:0]q0_reg_5;
  output [7:0]q0_reg_6;
  output [7:0]q0_reg_7;
  input ap_clk;
  input con128_ce0;
  input [7:0]ADDRARDADDR;
  input [7:0]Q;
  input [7:0]\xor_ln124_13_reg_1943_reg[7] ;
  input [7:0]\xor_ln124_12_reg_1922_reg[7] ;
  input [7:0]\xor_ln124_11_reg_1901_reg[7] ;
  input [7:0]\xor_ln124_10_reg_1885_reg[7] ;
  input [7:0]\xor_ln124_9_reg_1864_reg[7] ;
  input [7:0]\xor_ln124_reg_1005_reg[7] ;
  input [7:0]\xor_ln124_34_reg_902_reg[7] ;
  input [7:0]\xor_ln124_3_reg_1070_reg[7] ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]Q;
  wire ap_clk;
  wire con128_ce0;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire [7:0]q0_reg_3;
  wire [7:0]q0_reg_4;
  wire [7:0]q0_reg_5;
  wire [7:0]q0_reg_6;
  wire [7:0]q0_reg_7;
  wire [7:0]\xor_ln124_10_reg_1885_reg[7] ;
  wire [7:0]\xor_ln124_11_reg_1901_reg[7] ;
  wire [7:0]\xor_ln124_12_reg_1922_reg[7] ;
  wire [7:0]\xor_ln124_13_reg_1943_reg[7] ;
  wire [7:0]\xor_ln124_34_reg_902_reg[7] ;
  wire [7:0]\xor_ln124_3_reg_1070_reg[7] ;
  wire [7:0]\xor_ln124_9_reg_1864_reg[7] ;
  wire [7:0]\xor_ln124_reg_1005_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_176/con128_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00210045008500FA007500BD00A400960042008A004A009900EB007A006B00F5),
    .INIT_01(256'h0062005D009D00B90045003B00BC00D500C400BA007A001F008A0076005B0073),
    .INIT_02(256'h0072009B005B00A900C9001A007A00C500E5003600F6003E0092003500D70052),
    .INIT_03(256'h00A200B200720079009A00BA0053001500ED0055009500360054002500B4005A),
    .INIT_04(256'h00FC00B400740027009600060055004B005100590099008A004D005D00B800E6),
    .INIT_05(256'h003F002D00ED00E400A5008100CC0088007E005A009A00A5004B000300BB00C9),
    .INIT_06(256'h006500C7000700BE00710034002600D200CB008E004E001000E20068006F007C),
    .INIT_07(256'h00A7006500A5007C003400B10084001000E600FB003B003D00080032001A0051),
    .INIT_08(256'h004300D50015009800550078003400F4008700AA006A005C00AA00F0004B0030),
    .INIT_09(256'h007A00F9003900A1000D000A001800CD00F500F20032002E001A001400130042),
    .INIT_0A(256'h007400B2007200AF009B0016005300C300E9006400A400320036002D0085005E),
    .INIT_0B(256'h00C9003400F400120096006D00D5007E003A0059009900E1004D008B00B8008D),
    .INIT_0C(256'h0032004D008D00E90065009B00AC00850064009A005A00BF00CB0036007B00D3),
    .INIT_0D(256'h0066009F005F00BD00C10032007E00D100CD003E00FE00160082006500DF007A),
    .INIT_0E(256'h00A700B30073007C009800B00052001000E700570097003C0050003100B60050),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(con128_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_10_reg_1885[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_10_reg_1885_reg[7] [0]),
        .O(q0_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_10_reg_1885[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_10_reg_1885_reg[7] [1]),
        .O(q0_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_10_reg_1885[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_10_reg_1885_reg[7] [2]),
        .O(q0_reg_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_10_reg_1885[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_10_reg_1885_reg[7] [3]),
        .O(q0_reg_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_10_reg_1885[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_10_reg_1885_reg[7] [4]),
        .O(q0_reg_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_10_reg_1885[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_10_reg_1885_reg[7] [5]),
        .O(q0_reg_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_10_reg_1885[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_10_reg_1885_reg[7] [6]),
        .O(q0_reg_3[6]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_10_reg_1885[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_10_reg_1885_reg[7] [7]),
        .O(q0_reg_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_11_reg_1901[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_11_reg_1901_reg[7] [0]),
        .O(q0_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_11_reg_1901[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_11_reg_1901_reg[7] [1]),
        .O(q0_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_11_reg_1901[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_11_reg_1901_reg[7] [2]),
        .O(q0_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_11_reg_1901[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_11_reg_1901_reg[7] [3]),
        .O(q0_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_11_reg_1901[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_11_reg_1901_reg[7] [4]),
        .O(q0_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_11_reg_1901[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_11_reg_1901_reg[7] [5]),
        .O(q0_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_11_reg_1901[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_11_reg_1901_reg[7] [6]),
        .O(q0_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_11_reg_1901[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_11_reg_1901_reg[7] [7]),
        .O(q0_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_12_reg_1922[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_12_reg_1922_reg[7] [0]),
        .O(q0_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_12_reg_1922[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_12_reg_1922_reg[7] [1]),
        .O(q0_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_12_reg_1922[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_12_reg_1922_reg[7] [2]),
        .O(q0_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_12_reg_1922[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_12_reg_1922_reg[7] [3]),
        .O(q0_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_12_reg_1922[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_12_reg_1922_reg[7] [4]),
        .O(q0_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_12_reg_1922[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_12_reg_1922_reg[7] [5]),
        .O(q0_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_12_reg_1922[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_12_reg_1922_reg[7] [6]),
        .O(q0_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_12_reg_1922[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_12_reg_1922_reg[7] [7]),
        .O(q0_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_13_reg_1943[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_13_reg_1943_reg[7] [0]),
        .O(q0_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_13_reg_1943[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_13_reg_1943_reg[7] [1]),
        .O(q0_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_13_reg_1943[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_13_reg_1943_reg[7] [2]),
        .O(q0_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_13_reg_1943[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_13_reg_1943_reg[7] [3]),
        .O(q0_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_13_reg_1943[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_13_reg_1943_reg[7] [4]),
        .O(q0_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_13_reg_1943[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_13_reg_1943_reg[7] [5]),
        .O(q0_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_13_reg_1943[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_13_reg_1943_reg[7] [6]),
        .O(q0_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_13_reg_1943[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_13_reg_1943_reg[7] [7]),
        .O(q0_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_14_reg_1964[0]_i_1 
       (.I0(DOADO[0]),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_14_reg_1964[1]_i_1 
       (.I0(DOADO[1]),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_14_reg_1964[2]_i_1 
       (.I0(DOADO[2]),
        .I1(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_14_reg_1964[3]_i_1 
       (.I0(DOADO[3]),
        .I1(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_14_reg_1964[4]_i_1 
       (.I0(DOADO[4]),
        .I1(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_14_reg_1964[5]_i_1 
       (.I0(DOADO[5]),
        .I1(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_14_reg_1964[6]_i_1 
       (.I0(DOADO[6]),
        .I1(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_14_reg_1964[7]_i_1 
       (.I0(DOADO[7]),
        .I1(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_34_reg_902[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_34_reg_902_reg[7] [0]),
        .O(q0_reg_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_34_reg_902[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_34_reg_902_reg[7] [1]),
        .O(q0_reg_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_34_reg_902[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_34_reg_902_reg[7] [2]),
        .O(q0_reg_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_34_reg_902[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_34_reg_902_reg[7] [3]),
        .O(q0_reg_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_34_reg_902[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_34_reg_902_reg[7] [4]),
        .O(q0_reg_6[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_34_reg_902[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_34_reg_902_reg[7] [5]),
        .O(q0_reg_6[5]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_34_reg_902[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_34_reg_902_reg[7] [6]),
        .O(q0_reg_6[6]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_34_reg_902[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_34_reg_902_reg[7] [7]),
        .O(q0_reg_6[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1070[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_3_reg_1070_reg[7] [0]),
        .O(q0_reg_7[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1070[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_3_reg_1070_reg[7] [1]),
        .O(q0_reg_7[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1070[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_3_reg_1070_reg[7] [2]),
        .O(q0_reg_7[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1070[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_3_reg_1070_reg[7] [3]),
        .O(q0_reg_7[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1070[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_3_reg_1070_reg[7] [4]),
        .O(q0_reg_7[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1070[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_3_reg_1070_reg[7] [5]),
        .O(q0_reg_7[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1070[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_3_reg_1070_reg[7] [6]),
        .O(q0_reg_7[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1070[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_3_reg_1070_reg[7] [7]),
        .O(q0_reg_7[7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_9_reg_1864[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_9_reg_1864_reg[7] [0]),
        .O(q0_reg_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_9_reg_1864[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_9_reg_1864_reg[7] [1]),
        .O(q0_reg_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_9_reg_1864[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_9_reg_1864_reg[7] [2]),
        .O(q0_reg_4[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_9_reg_1864[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_9_reg_1864_reg[7] [3]),
        .O(q0_reg_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_9_reg_1864[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_9_reg_1864_reg[7] [4]),
        .O(q0_reg_4[4]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_9_reg_1864[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_9_reg_1864_reg[7] [5]),
        .O(q0_reg_4[5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_9_reg_1864[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_9_reg_1864_reg[7] [6]),
        .O(q0_reg_4[6]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_9_reg_1864[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_9_reg_1864_reg[7] [7]),
        .O(q0_reg_4[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_836[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_reg_1005_reg[7] [0]),
        .O(q0_reg_5[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_836[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_reg_1005_reg[7] [1]),
        .O(q0_reg_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_836[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_reg_1005_reg[7] [2]),
        .O(q0_reg_5[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_836[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_reg_1005_reg[7] [3]),
        .O(q0_reg_5[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_836[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_reg_1005_reg[7] [4]),
        .O(q0_reg_5[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_836[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_reg_1005_reg[7] [5]),
        .O(q0_reg_5[5]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_836[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_reg_1005_reg[7] [6]),
        .O(q0_reg_5[6]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_836[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_reg_1005_reg[7] [7]),
        .O(q0_reg_5[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W
   (ram_reg_0,
    DOBDO,
    D,
    ram_reg_1,
    ap_clk,
    fin_ce1,
    fin_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DOADO,
    DIBDI,
    WEA,
    WEBWE,
    Q,
    \reg_297_reg[7] );
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output [7:0]D;
  output [7:0]ram_reg_1;
  input ap_clk;
  input fin_ce1;
  input fin_ce0;
  input [2:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [7:0]DOADO;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [0:0]Q;
  input [0:0]\reg_297_reg[7] ;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire fin_ce0;
  wire fin_ce1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]\reg_297_reg[7] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_176/fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOADO}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(fin_ce1),
        .ENBWREN(fin_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_295[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(Q),
        .I2(DOBDO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_295[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(Q),
        .I2(DOBDO[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_295[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(Q),
        .I2(DOBDO[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_295[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(Q),
        .I2(DOBDO[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_295[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(Q),
        .I2(DOBDO[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_295[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(Q),
        .I2(DOBDO[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_295[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(Q),
        .I2(DOBDO[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_295[7]_i_2 
       (.I0(ram_reg_0[7]),
        .I1(Q),
        .I2(DOBDO[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[0]_i_1__3 
       (.I0(ram_reg_0[0]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[0]),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[1]_i_1__3 
       (.I0(ram_reg_0[1]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[1]),
        .O(ram_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[2]_i_1__3 
       (.I0(ram_reg_0[2]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[2]),
        .O(ram_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[3]_i_1__3 
       (.I0(ram_reg_0[3]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[3]),
        .O(ram_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[4]_i_1__3 
       (.I0(ram_reg_0[4]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[4]),
        .O(ram_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[5]_i_1__3 
       (.I0(ram_reg_0[5]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[5]),
        .O(ram_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[6]_i_1__3 
       (.I0(ram_reg_0[6]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[6]),
        .O(ram_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[7]_i_2__3 
       (.I0(ram_reg_0[7]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[7]),
        .O(ram_reg_1[7]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_27
   (DOADO,
    DOBDO,
    ram_reg_0,
    ap_clk,
    fout_ce1,
    fout_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    Q,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input fout_ce1;
  input fout_ce0;
  input [2:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [0:0]Q;
  input [3:0]ram_reg_1;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire fout_ce0;
  wire fout_ce1;
  wire [7:0]ram_reg_0;
  wire [3:0]ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_176/fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(fout_ce1),
        .ENBWREN(fout_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__7
       (.I0(DOBDO[7]),
        .I1(Q),
        .I2(ram_reg_1[3]),
        .O(ram_reg_0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__7
       (.I0(DOBDO[6]),
        .I1(Q),
        .I2(ram_reg_1[2]),
        .O(ram_reg_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__7
       (.I0(DOBDO[5]),
        .I1(Q),
        .I2(ram_reg_1[1]),
        .O(ram_reg_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__7
       (.I0(DOBDO[4]),
        .I1(Q),
        .I2(ram_reg_1[0]),
        .O(ram_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__7
       (.I0(DOBDO[3]),
        .I1(Q),
        .I2(ram_reg_1[3]),
        .O(ram_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__7
       (.I0(DOBDO[2]),
        .I1(Q),
        .I2(ram_reg_1[2]),
        .O(ram_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__7
       (.I0(DOBDO[1]),
        .I1(Q),
        .I2(ram_reg_1[1]),
        .O(ram_reg_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__7
       (.I0(DOBDO[0]),
        .I1(Q),
        .I2(ram_reg_1[0]),
        .O(ram_reg_0[0]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_28
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    lk_ce1,
    lk_ce0,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0,
    ADDRBWRADDR,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    WEBWE);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input lk_ce1;
  input lk_ce0;
  input [2:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0;
  input [3:0]ADDRBWRADDR;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input [0:0]WEBWE;

  wire [3:0]ADDRBWRADDR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire [2:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0;
  wire lk_ce0;
  wire lk_ce1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet128_fu_176/lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(lk_ce1),
        .ENBWREN(lk_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_4,ram_reg_4}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192
   (\ap_CS_fsm_reg[13]_0 ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    \ap_CS_fsm_reg[7]_3 ,
    \ap_CS_fsm_reg[7]_4 ,
    \ap_CS_fsm_reg[7]_5 ,
    \ap_CS_fsm_reg[7]_6 ,
    \ap_CS_fsm_reg[7]_7 ,
    ap_enable_reg_pp0_iter2_reg,
    grp_ClefiaKeySet192_fu_162_rk_ce0,
    \ap_CS_fsm_reg[13]_1 ,
    \ap_CS_fsm_reg[13]_2 ,
    \ap_CS_fsm_reg[7]_8 ,
    grp_ClefiaKeySet192_fu_162_ap_done,
    D,
    grp_ClefiaKeySet192_fu_162_ap_ready,
    grp_ClefiaKeySet192_fu_162_rk_address1,
    \rk_addr_reg_141_pp0_iter1_reg_reg[0] ,
    \rk_addr_reg_141_pp0_iter1_reg_reg[1] ,
    \rk_addr_reg_141_pp0_iter1_reg_reg[2] ,
    \ap_CS_fsm_reg[14]_0 ,
    grp_ClefiaKeySet192_fu_162_rk_address0,
    grp_ClefiaKeySet192_fu_162_rk_ce1,
    \zext_ln121_reg_136_reg[0] ,
    \zext_ln121_reg_136_reg[1] ,
    \zext_ln121_reg_136_reg[2] ,
    \ap_CS_fsm_reg[7]_9 ,
    grp_ClefiaKeySet256_fu_148_rk_address1,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    grp_ClefiaKeySet128_fu_176_rk_address1,
    ram_reg_2,
    ram_reg_3,
    grp_ClefiaKeySet256_fu_148_rk_d0,
    ram_reg_4,
    grp_ClefiaKeySet256_fu_148_rk_ce0,
    Q,
    \ap_CS_fsm_reg[7]_10 ,
    grp_fu_226_p2,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    grp_ClefiaKeySet192_fu_162_ap_start_reg,
    DOADO);
  output \ap_CS_fsm_reg[13]_0 ;
  output [0:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[7]_2 ;
  output \ap_CS_fsm_reg[7]_3 ;
  output \ap_CS_fsm_reg[7]_4 ;
  output \ap_CS_fsm_reg[7]_5 ;
  output \ap_CS_fsm_reg[7]_6 ;
  output \ap_CS_fsm_reg[7]_7 ;
  output ap_enable_reg_pp0_iter2_reg;
  output grp_ClefiaKeySet192_fu_162_rk_ce0;
  output \ap_CS_fsm_reg[13]_1 ;
  output \ap_CS_fsm_reg[13]_2 ;
  output \ap_CS_fsm_reg[7]_8 ;
  output grp_ClefiaKeySet192_fu_162_ap_done;
  output [0:0]D;
  output grp_ClefiaKeySet192_fu_162_ap_ready;
  output [3:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  output \rk_addr_reg_141_pp0_iter1_reg_reg[0] ;
  output \rk_addr_reg_141_pp0_iter1_reg_reg[1] ;
  output \rk_addr_reg_141_pp0_iter1_reg_reg[2] ;
  output \ap_CS_fsm_reg[14]_0 ;
  output [3:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  output grp_ClefiaKeySet192_fu_162_rk_ce1;
  output \zext_ln121_reg_136_reg[0] ;
  output \zext_ln121_reg_136_reg[1] ;
  output \zext_ln121_reg_136_reg[2] ;
  output \ap_CS_fsm_reg[7]_9 ;
  input [2:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input [0:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  input ram_reg_2;
  input ram_reg_3;
  input [7:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  input ram_reg_4;
  input grp_ClefiaKeySet256_fu_148_rk_ce0;
  input [0:0]Q;
  input \ap_CS_fsm_reg[7]_10 ;
  input grp_fu_226_p2;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_ClefiaKeySet192_fu_162_ap_start_reg;
  input [7:0]DOADO;

  wire [0:0]ADDRARDADDR;
  wire [0:0]D;
  wire [7:0]DOADO;
  wire [0:0]Q;
  wire [4:4]add_ln114_fu_804_p2;
  wire [3:0]add_ln340_fu_196_p2;
  wire [3:0]add_ln340_reg_274;
  wire [8:5]add_ln348;
  wire [8:5]add_ln348_fu_234_p2;
  wire [7:4]add_ln354_fu_242_p2;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_10 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[7]_3 ;
  wire \ap_CS_fsm_reg[7]_4 ;
  wire \ap_CS_fsm_reg[7]_5 ;
  wire \ap_CS_fsm_reg[7]_6 ;
  wire \ap_CS_fsm_reg[7]_7 ;
  wire \ap_CS_fsm_reg[7]_8 ;
  wire \ap_CS_fsm_reg[7]_9 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state10_1;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state6_0;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [14:1]ap_NS_fsm;
  wire ap_NS_fsm117_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_2;
  wire ap_enable_reg_pp0_iter1_3;
  wire ap_enable_reg_pp0_iter1_4;
  wire ap_enable_reg_pp0_iter1_5;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ap_sig_allocacmp_idx_i29_load;
  wire [2:0]ap_sig_allocacmp_idx_i44_load;
  wire [4:3]ap_sig_allocacmp_idx_i44_load__0;
  wire [3:2]ap_sig_allocacmp_idx_i58_load;
  wire [7:0]con192_load_reg_190;
  wire [7:0]con192_load_reg_196;
  wire [7:0]con192_q0;
  wire [7:0]d0;
  wire [7:1]data0;
  wire data00;
  wire [5:4]data3;
  wire [7:4]data4;
  wire fin_U_n_24;
  wire fin_U_n_25;
  wire fin_U_n_26;
  wire fin_U_n_27;
  wire fin_U_n_28;
  wire fin_U_n_29;
  wire fin_U_n_30;
  wire fin_U_n_31;
  wire fin_U_n_32;
  wire fin_U_n_33;
  wire fin_U_n_34;
  wire fin_U_n_35;
  wire fin_U_n_36;
  wire fin_U_n_37;
  wire fin_U_n_38;
  wire fin_U_n_39;
  wire [4:0]fin_address0;
  wire fin_ce0;
  wire fin_ce1;
  wire [7:0]fin_d0;
  wire [7:0]fin_q0;
  wire [7:0]fin_q1;
  wire fin_we0;
  wire fin_we1;
  wire [4:0]fout_address0;
  wire fout_ce0;
  wire fout_ce1;
  wire [7:0]fout_q0;
  wire [7:0]fout_q1;
  wire fout_we1;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  wire grp_ClefiaDoubleSwap_1_fu_157_lk_we0;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_0;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_10;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_11;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_13;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_14;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_16;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_25;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_5;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_6;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_7;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_8;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_9;
  wire \grp_ClefiaF0Xor_1_fu_722/ap_CS_fsm_pp0_stage2 ;
  wire [7:0]\grp_ClefiaF0Xor_1_fu_722/xor_ln124_fu_341_p2 ;
  wire \grp_ClefiaF1Xor_1_fu_743/ap_CS_fsm_pp0_stage2 ;
  wire [0:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg;
  wire [4:1]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0;
  wire [4:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_n_8;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  wire [4:1]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_n_10;
  wire [1:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_26;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_27;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_30;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_31;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0;
  wire [2:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0;
  wire [4:3]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg;
  wire [4:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_21;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_22;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_11;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_18;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_20;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_21;
  wire [7:4]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_address1;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_12;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_18;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_19;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_20;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_5;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_6;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_7;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_8;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_9;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_n_11;
  wire [3:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_skey256_address1;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  wire [4:1]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fin_address1;
  wire [2:1]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1;
  wire [7:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d0;
  wire [7:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d1;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_18;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_19;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_53;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_56;
  wire grp_ClefiaKeySet192_fu_162_ap_done;
  wire grp_ClefiaKeySet192_fu_162_ap_ready;
  wire grp_ClefiaKeySet192_fu_162_ap_start_reg;
  wire [3:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  wire [3:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  wire grp_ClefiaKeySet192_fu_162_rk_ce0;
  wire grp_ClefiaKeySet192_fu_162_rk_ce1;
  wire [2:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  wire grp_ClefiaKeySet256_fu_148_rk_ce0;
  wire [7:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  wire grp_fu_226_p2;
  wire [7:4]idx55_fu_64_reg;
  wire [3:0]idx_i29_load_reg_170_pp0_iter1_reg;
  wire [2:0]idx_i58_load_reg_147;
  wire [3:0]idx_i6_load_reg_176_pp0_iter1_reg;
  wire lk_U_n_0;
  wire lk_U_n_1;
  wire lk_U_n_2;
  wire lk_U_n_22;
  wire lk_U_n_3;
  wire lk_U_n_4;
  wire lk_U_n_5;
  wire [4:0]lk_address0;
  wire lk_ce0;
  wire lk_ce1;
  wire [7:0]lk_q0;
  wire [7:4]or_ln326_reg_279;
  wire or_ln326_reg_2791;
  wire p_0_in;
  wire [7:0]p_0_out;
  wire \q0[7]_i_3__1_n_0 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_363_n_0;
  wire ram_reg_i_449_n_0;
  wire ram_reg_i_450_n_0;
  wire ram_reg_i_456_n_0;
  wire ram_reg_i_457_n_0;
  wire [7:3]rk_addr_reg_141_pp0_iter1_reg;
  wire \rk_addr_reg_141_pp0_iter1_reg_reg[0] ;
  wire \rk_addr_reg_141_pp0_iter1_reg_reg[1] ;
  wire \rk_addr_reg_141_pp0_iter1_reg_reg[2] ;
  wire [5:0]rk_addr_reg_147_pp0_iter1_reg;
  wire [8:4]sel;
  wire [7:0]skey256_q0;
  wire tmp_fu_214_p3;
  wire trunc_ln341_reg_287;
  wire [7:0]xor_ln124_fu_119_p2;
  wire [7:0]xor_ln124_reg_147;
  wire \zext_ln121_reg_136_reg[0] ;
  wire \zext_ln121_reg_136_reg[1] ;
  wire \zext_ln121_reg_136_reg[2] ;
  wire [7:4]zext_ln348_fu_230_p1;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln340_reg_274[0]_i_1 
       (.I0(zext_ln348_fu_230_p1[4]),
        .O(add_ln340_fu_196_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln340_reg_274[1]_i_1 
       (.I0(tmp_fu_214_p3),
        .I1(zext_ln348_fu_230_p1[4]),
        .O(add_ln340_fu_196_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln340_reg_274[2]_i_1 
       (.I0(zext_ln348_fu_230_p1[6]),
        .I1(zext_ln348_fu_230_p1[4]),
        .I2(tmp_fu_214_p3),
        .O(add_ln340_fu_196_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln340_reg_274[3]_i_1 
       (.I0(zext_ln348_fu_230_p1[7]),
        .I1(tmp_fu_214_p3),
        .I2(zext_ln348_fu_230_p1[4]),
        .I3(zext_ln348_fu_230_p1[6]),
        .O(add_ln340_fu_196_p2[3]));
  FDRE \add_ln340_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln340_fu_196_p2[0]),
        .Q(add_ln340_reg_274[0]),
        .R(1'b0));
  FDRE \add_ln340_reg_274_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln340_fu_196_p2[1]),
        .Q(add_ln340_reg_274[1]),
        .R(1'b0));
  FDRE \add_ln340_reg_274_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln340_fu_196_p2[2]),
        .Q(add_ln340_reg_274[2]),
        .R(1'b0));
  FDRE \add_ln340_reg_274_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln340_fu_196_p2[3]),
        .Q(add_ln340_reg_274[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln348_reg_295[5]_i_1 
       (.I0(tmp_fu_214_p3),
        .O(add_ln348_fu_234_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln348_reg_295[6]_i_1 
       (.I0(tmp_fu_214_p3),
        .I1(zext_ln348_fu_230_p1[6]),
        .O(add_ln348_fu_234_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \add_ln348_reg_295[7]_i_1 
       (.I0(tmp_fu_214_p3),
        .I1(zext_ln348_fu_230_p1[6]),
        .I2(zext_ln348_fu_230_p1[7]),
        .O(add_ln348_fu_234_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \add_ln348_reg_295[8]_i_1 
       (.I0(zext_ln348_fu_230_p1[7]),
        .I1(zext_ln348_fu_230_p1[6]),
        .I2(tmp_fu_214_p3),
        .O(add_ln348_fu_234_p2[8]));
  FDRE \add_ln348_reg_295_reg[5] 
       (.C(ap_clk),
        .CE(or_ln326_reg_2791),
        .D(add_ln348_fu_234_p2[5]),
        .Q(add_ln348[5]),
        .R(1'b0));
  FDRE \add_ln348_reg_295_reg[6] 
       (.C(ap_clk),
        .CE(or_ln326_reg_2791),
        .D(add_ln348_fu_234_p2[6]),
        .Q(add_ln348[6]),
        .R(1'b0));
  FDRE \add_ln348_reg_295_reg[7] 
       (.C(ap_clk),
        .CE(or_ln326_reg_2791),
        .D(add_ln348_fu_234_p2[7]),
        .Q(add_ln348[7]),
        .R(1'b0));
  FDRE \add_ln348_reg_295_reg[8] 
       (.C(ap_clk),
        .CE(or_ln326_reg_2791),
        .D(add_ln348_fu_234_p2[8]),
        .Q(add_ln348[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \ap_CS_fsm[14]_i_2__0 
       (.I0(ap_CS_fsm_state7),
        .I1(zext_ln348_fu_230_p1[6]),
        .I2(zext_ln348_fu_230_p1[7]),
        .I3(tmp_fu_214_p3),
        .I4(zext_ln348_fu_230_p1[4]),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_fu_162_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W fin_U
       (.ADDRARDADDR(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fin_address1),
        .ADDRBWRADDR(fin_address0),
        .D(\grp_ClefiaF0Xor_1_fu_722/xor_ln124_fu_341_p2 ),
        .DIBDI(fin_d0),
        .DOADO(fin_q1),
        .DOBDO(fin_q0),
        .Q(\grp_ClefiaF0Xor_1_fu_722/ap_CS_fsm_pp0_stage2 ),
        .WEA(fin_we1),
        .WEBWE(fin_we0),
        .ap_clk(ap_clk),
        .fin_ce0(fin_ce0),
        .fin_ce1(fin_ce1),
        .ram_reg_0({fin_U_n_24,fin_U_n_25,fin_U_n_26,fin_U_n_27,fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31}),
        .ram_reg_1({fin_U_n_32,fin_U_n_33,fin_U_n_34,fin_U_n_35,fin_U_n_36,fin_U_n_37,fin_U_n_38,fin_U_n_39}),
        .ram_reg_2(fout_q1),
        .\reg_297_reg[7] (\grp_ClefiaF1Xor_1_fu_743/ap_CS_fsm_pp0_stage2 ),
        .\xor_ln124_reg_1177_reg[7] (con192_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_13 fout_U
       (.ADDRARDADDR({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_18,grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_19,grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1}),
        .ADDRBWRADDR(fout_address0),
        .DIADI(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d1),
        .DIBDI(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d0),
        .DOBDO(fout_q0),
        .Q(ap_CS_fsm_state4),
        .WEA(fout_we1),
        .ap_clk(ap_clk),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .ram_reg_0(fout_q1),
        .ram_reg_1(fin_d0),
        .ram_reg_2(skey256_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_14 grp_ClefiaDoubleSwap_1_fu_157
       (.D(ap_NS_fsm[10]),
        .DIADI({lk_U_n_0,lk_U_n_1,lk_U_n_2,lk_U_n_3,lk_U_n_4,lk_U_n_5}),
        .DOBDO(fout_q0),
        .E(grp_ClefiaDoubleSwap_1_fu_157_n_0),
        .Q(ap_CS_fsm_state11),
        .\ap_CS_fsm_reg[10]_0 (lk_ce1),
        .\ap_CS_fsm_reg[11]_0 ({grp_ClefiaDoubleSwap_1_fu_157_lk_we0,ap_CS_fsm_state10_1,ap_CS_fsm_state6_0}),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_5),
        .\ap_CS_fsm_reg[4]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_6),
        .\ap_CS_fsm_reg[5]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_7),
        .\ap_CS_fsm_reg[6]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_10),
        .\ap_CS_fsm_reg[6]_1 (grp_ClefiaDoubleSwap_1_fu_157_n_13),
        .\ap_CS_fsm_reg[8]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_11),
        .\ap_CS_fsm_reg[8]_1 (grp_ClefiaDoubleSwap_1_fu_157_n_14),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(d0),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(grp_ClefiaDoubleSwap_1_fu_157_n_25),
        .\idx_fu_94_reg[0]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_8),
        .\idx_fu_94_reg[1]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_16),
        .\idx_fu_94_reg[3]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_9),
        .lk_address0(lk_address0[2]),
        .q0(lk_q0),
        .q1({data00,data0}),
        .\q1_reg[7] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_26),
        .ram_reg(lk_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDoubleSwap_1_fu_157_n_25),
        .Q(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112
       (.ADDRARDADDR({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_19,grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1[2]}),
        .ADDRBWRADDR({fout_address0[3:2],fout_address0[0]}),
        .D(ap_NS_fsm[6:5]),
        .E(grp_ClefiaDoubleSwap_1_fu_157_n_0),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[4] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0),
        .\idx51_fu_30_reg[4]_0 ({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0[4],grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0[1]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_n_8),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84
       (.ADDRBWRADDR(fin_address0[0]),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0[2]),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state10,ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[1] (ap_NS_fsm[2:1]),
        .\ap_CS_fsm_reg[9] (p_0_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_idx_i44_load__0(ap_sig_allocacmp_idx_i44_load__0),
        .ap_sig_allocacmp_idx_i58_load(ap_sig_allocacmp_idx_i58_load),
        .g0_b6__4_i_2(\q0[7]_i_3__1_n_0 ),
        .g0_b7__3_i_1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_skey256_address1[3:2]),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_n_10),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0),
        .grp_ClefiaKeySet192_fu_162_ap_start_reg(grp_ClefiaKeySet192_fu_162_ap_start_reg),
        .\idx37_fu_30_reg[1]_0 (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0),
        .\q0_reg[4] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_9),
        .\q0_reg[5] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_12),
        .\q0_reg[6] (ap_sig_allocacmp_idx_i44_load[2]),
        .trunc_ln341_reg_287(trunc_ln341_reg_287),
        .\zext_ln114_reg_98_reg[4]_0 (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_n_10),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129
       (.D(ap_NS_fsm[13:11]),
        .DOADO(con192_load_reg_196),
        .E(lk_ce0),
        .O(data3),
        .Q(or_ln326_reg_279),
        .add_ln114_fu_804_p2(add_ln114_fu_804_p2),
        .\ap_CS_fsm_reg[11] (tmp_fu_214_p3),
        .\ap_CS_fsm_reg[13] ({ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state8,ap_CS_fsm_state6}),
        .\ap_CS_fsm_reg[13]_0 (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_30),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_27),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0),
        .grp_ClefiaKeySet192_fu_162_rk_address0(grp_ClefiaKeySet192_fu_162_rk_address0[3:2]),
        .\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 (idx_i6_load_reg_176_pp0_iter1_reg),
        .\idx_i6_load_reg_176_reg[2]_0 (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_26),
        .lk_address0({lk_address0[4:3],lk_address0[1:0]}),
        .or_ln326_reg_2791(or_ln326_reg_2791),
        .p_0_in(p_0_in),
        .q0_reg(add_ln348),
        .\q0_reg[7] (grp_ClefiaDoubleSwap_1_fu_157_n_5),
        .\q1_reg[7] (grp_ClefiaDoubleSwap_1_fu_157_lk_we0),
        .\q1_reg[7]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_8),
        .\q1_reg[7]_1 (grp_ClefiaDoubleSwap_1_fu_157_n_9),
        .\q1_reg[7]_2 (grp_ClefiaDoubleSwap_1_fu_157_n_16),
        .ram_reg_i_75__4(ram_reg_i_363_n_0),
        .ram_reg_i_75__4_0(data4[7:6]),
        .ram_reg_i_75__4_1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_18),
        .ram_reg_i_79__5(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_11),
        .trunc_ln341_reg_287(trunc_ln341_reg_287));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_27),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165
       (.ADDRARDADDR(ADDRARDADDR),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0),
        .O(data4[5:4]),
        .Q(or_ln326_reg_279),
        .\ap_CS_fsm_reg[12] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_31),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_1 ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_2 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_30),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_idx_i44_load__0(ap_sig_allocacmp_idx_i44_load__0[3]),
        .grp_ClefiaKeySet128_fu_176_rk_address1(grp_ClefiaKeySet128_fu_176_rk_address1),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0),
        .grp_ClefiaKeySet192_fu_162_rk_address0(grp_ClefiaKeySet192_fu_162_rk_address0[1:0]),
        .grp_ClefiaKeySet192_fu_162_rk_address1(grp_ClefiaKeySet192_fu_162_rk_address1),
        .grp_ClefiaKeySet256_fu_148_rk_address1(grp_ClefiaKeySet256_fu_148_rk_address1),
        .idx_i58_load_reg_147(idx_i58_load_reg_147),
        .ram_reg({ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state8}),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_i_228_0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_18),
        .ram_reg_i_46__8({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_address1,ap_sig_allocacmp_idx_i44_load}),
        .ram_reg_i_83__5(data3),
        .ram_reg_i_83__5_0(ram_reg_i_363_n_0),
        .ram_reg_i_92__5(ram_reg_i_450_n_0),
        .ram_reg_i_92__5_0(ram_reg_i_456_n_0),
        .ram_reg_i_92__5_1(ram_reg_i_457_n_0),
        .\rk_addr_reg_141_pp0_iter1_reg_reg[0]_0 (\rk_addr_reg_141_pp0_iter1_reg_reg[0] ),
        .\rk_addr_reg_141_pp0_iter1_reg_reg[1]_0 (\rk_addr_reg_141_pp0_iter1_reg_reg[1] ),
        .\rk_addr_reg_141_pp0_iter1_reg_reg[2]_0 (\rk_addr_reg_141_pp0_iter1_reg_reg[2] ),
        .\rk_addr_reg_141_pp0_iter1_reg_reg[7]_0 ({rk_addr_reg_141_pp0_iter1_reg[7:6],rk_addr_reg_141_pp0_iter1_reg[3]}),
        .rk_addr_reg_147_pp0_iter1_reg({rk_addr_reg_147_pp0_iter1_reg[5:4],rk_addr_reg_147_pp0_iter1_reg[2:0]}),
        .trunc_ln341_reg_287(trunc_ln341_reg_287),
        .xor_ln124_fu_119_p2(xor_ln124_fu_119_p2),
        .xor_ln124_reg_147(xor_ln124_reg_147));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_31),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118
       (.ADDRBWRADDR({sel,ap_sig_allocacmp_idx_i29_load}),
        .D(ap_NS_fsm[9:7]),
        .O(data4),
        .Q(or_ln326_reg_279),
        .\ap_CS_fsm_reg[7] (tmp_fu_214_p3),
        .\ap_CS_fsm_reg[9] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_3),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_5),
        .ap_enable_reg_pp0_iter2_reg_0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_21),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_22),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0),
        .\idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0 (idx_i29_load_reg_170_pp0_iter1_reg),
        .q0_reg(add_ln348),
        .ram_reg_i_161__0({ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state4}),
        .trunc_ln341_reg_287(trunc_ln341_reg_287));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_22),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148
       (.D({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_address1,ap_sig_allocacmp_idx_i44_load}),
        .Q(or_ln326_reg_279),
        .\ap_CS_fsm_reg[8] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_21),
        .\ap_CS_fsm_reg[9] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_18),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_20),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_idx_i44_load__0(ap_sig_allocacmp_idx_i44_load__0),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_30),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .grp_ClefiaKeySet192_fu_162_rk_ce0(grp_ClefiaKeySet192_fu_162_rk_ce0),
        .grp_ClefiaKeySet256_fu_148_rk_ce0(grp_ClefiaKeySet256_fu_148_rk_ce0),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_4),
        .ram_reg_i_150__2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_21),
        .ram_reg_i_150__2_0(ram_reg_i_363_n_0),
        .ram_reg_i_161__0_0({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ram_reg_i_212(rk_addr_reg_141_pp0_iter1_reg[7:6]),
        .ram_reg_i_220(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_19),
        .\rk_addr_reg_147_pp0_iter1_reg_reg[5]_0 (rk_addr_reg_147_pp0_iter1_reg),
        .\rk_addr_reg_147_pp0_iter1_reg_reg[6]_0 (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_11),
        .trunc_ln341_reg_287(trunc_ln341_reg_287));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_21),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140
       (.D({ap_NS_fsm[14],grp_ClefiaKeySet192_fu_162_ap_done}),
        .Q(Q),
        .\ap_CS_fsm_reg[13] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_9),
        .\ap_CS_fsm_reg[13]_0 (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_12),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14]_0 ),
        .\ap_CS_fsm_reg[14]_0 (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_19),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7]_8 ),
        .\ap_CS_fsm_reg[7]_0 (D),
        .\ap_CS_fsm_reg[7]_1 (\ap_CS_fsm_reg[7]_10 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .g0_b4__4_i_1(\q0[7]_i_3__1_n_0 ),
        .g0_b5__4_i_1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_20),
        .grp_ClefiaKeySet192_fu_162_ap_ready(grp_ClefiaKeySet192_fu_162_ap_ready),
        .grp_ClefiaKeySet192_fu_162_ap_start_reg(grp_ClefiaKeySet192_fu_162_ap_start_reg),
        .grp_fu_226_p2(grp_fu_226_p2),
        .\idx_i58_fu_32_reg[3]_0 ({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_5,grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_6,grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_7,grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_8}),
        .\idx_i58_fu_32_reg[3]_1 (ap_sig_allocacmp_idx_i58_load),
        .\idx_i58_load_reg_147_reg[2]_0 (idx_i58_load_reg_147),
        .\q0_reg[5] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0[1:0]),
        .\q0_reg[5]_0 (ap_sig_allocacmp_idx_i44_load[1:0]),
        .\q1_reg[5] ({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state10,ap_CS_fsm_state4,\ap_CS_fsm_reg_n_0_[0] }),
        .\q1_reg[7] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_skey256_address1),
        .ram_reg_i_89__5(ram_reg_i_449_n_0),
        .ram_reg_i_89__5_0(rk_addr_reg_147_pp0_iter1_reg[3]),
        .ram_reg_i_89__5_1(ram_reg_i_450_n_0),
        .ram_reg_i_89__5_2(rk_addr_reg_141_pp0_iter1_reg[3]),
        .trunc_ln341_reg_287(trunc_ln341_reg_287),
        .\trunc_ln341_reg_287_reg[0] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_18));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_20),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104
       (.D(ap_NS_fsm[4:3]),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state8,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[2] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_n_11),
        .\ap_CS_fsm_reg[3] (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_53),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7]_9 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .\idx_i_fu_34_reg[3]_0 (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_skey256_address1),
        .ram_reg_i_89__5(ram_reg_i_363_n_0),
        .ram_reg_i_89__5_0(idx_i29_load_reg_170_pp0_iter1_reg),
        .ram_reg_i_89__5_1(idx_i6_load_reg_176_pp0_iter1_reg),
        .\zext_ln121_reg_136_reg[0]_0 (\zext_ln121_reg_136_reg[0] ),
        .\zext_ln121_reg_136_reg[1]_0 (\zext_ln121_reg_136_reg[1] ),
        .\zext_ln121_reg_136_reg[2]_0 (\zext_ln121_reg_136_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_n_11),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92
       (.ADDRARDADDR({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_18,grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_19,grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1}),
        .ADDRBWRADDR({sel,ap_sig_allocacmp_idx_i29_load}),
        .D(\grp_ClefiaF0Xor_1_fu_722/xor_ln124_fu_341_p2 ),
        .DIADI(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d1),
        .DIBDI(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d0),
        .DOADO(fin_q1),
        .DOBDO(con192_load_reg_190),
        .Q(\grp_ClefiaF0Xor_1_fu_722/ap_CS_fsm_pp0_stage2 ),
        .WEA(fout_we1),
        .WEBWE(fin_we0),
        .\ap_CS_fsm_reg[2]_0 (\grp_ClefiaF1Xor_1_fu_743/ap_CS_fsm_pp0_stage2 ),
        .\ap_CS_fsm_reg[2]_1 (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_56),
        .\ap_CS_fsm_reg[3]_0 (fin_address0[4:1]),
        .\ap_CS_fsm_reg[3]_1 (fin_we1),
        .\ap_CS_fsm_reg[47]_0 (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fin_address1),
        .\ap_CS_fsm_reg[5]_0 ({fout_address0[4],fout_address0[1]}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_53),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .fin_ce0(fin_ce0),
        .fin_ce1(fin_ce1),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .q0_reg(con192_q0),
        .ram_reg({ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ram_reg_0({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0[4],grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0[1]}),
        .ram_reg_1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0),
        .\reg_297_reg[7] ({fin_U_n_24,fin_U_n_25,fin_U_n_26,fin_U_n_27,fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31}),
        .\reg_297_reg[7]_0 ({fin_U_n_32,fin_U_n_33,fin_U_n_34,fin_U_n_35,fin_U_n_36,fin_U_n_37,fin_U_n_38,fin_U_n_39}),
        .\src_load_17_reg_1202_reg[7] (fin_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_56),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_68[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaKeySet192_fu_162_ap_start_reg),
        .O(ap_NS_fsm117_out));
  FDRE \i_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_0),
        .D(add_ln340_reg_274[0]),
        .Q(zext_ln348_fu_230_p1[4]),
        .R(ap_NS_fsm117_out));
  FDRE \i_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_0),
        .D(add_ln340_reg_274[1]),
        .Q(tmp_fu_214_p3),
        .R(ap_NS_fsm117_out));
  FDRE \i_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_0),
        .D(add_ln340_reg_274[2]),
        .Q(zext_ln348_fu_230_p1[6]),
        .R(ap_NS_fsm117_out));
  FDRE \i_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_0),
        .D(add_ln340_reg_274[3]),
        .Q(zext_ln348_fu_230_p1[7]),
        .R(ap_NS_fsm117_out));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx55_fu_64[4]_i_1 
       (.I0(idx55_fu_64_reg[4]),
        .O(add_ln354_fu_242_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx55_fu_64[5]_i_1 
       (.I0(idx55_fu_64_reg[4]),
        .I1(idx55_fu_64_reg[5]),
        .O(add_ln354_fu_242_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx55_fu_64[6]_i_1 
       (.I0(idx55_fu_64_reg[6]),
        .I1(idx55_fu_64_reg[5]),
        .I2(idx55_fu_64_reg[4]),
        .O(add_ln354_fu_242_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx55_fu_64[7]_i_1 
       (.I0(idx55_fu_64_reg[7]),
        .I1(idx55_fu_64_reg[4]),
        .I2(idx55_fu_64_reg[5]),
        .I3(idx55_fu_64_reg[6]),
        .O(add_ln354_fu_242_p2[7]));
  FDRE \idx55_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_0),
        .D(add_ln354_fu_242_p2[4]),
        .Q(idx55_fu_64_reg[4]),
        .R(ap_NS_fsm117_out));
  FDRE \idx55_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_0),
        .D(add_ln354_fu_242_p2[5]),
        .Q(idx55_fu_64_reg[5]),
        .R(ap_NS_fsm117_out));
  FDRE \idx55_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_0),
        .D(add_ln354_fu_242_p2[6]),
        .Q(idx55_fu_64_reg[6]),
        .R(ap_NS_fsm117_out));
  FDRE \idx55_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_0),
        .D(add_ln354_fu_242_p2[7]),
        .Q(idx55_fu_64_reg[7]),
        .R(ap_NS_fsm117_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W lk_U
       (.DIADI({lk_U_n_0,lk_U_n_1,lk_U_n_2,lk_U_n_3,lk_U_n_4,lk_U_n_5}),
        .E(lk_ce1),
        .Q({data00,data0}),
        .add_ln114_fu_804_p2(add_ln114_fu_804_p2),
        .ap_clk(ap_clk),
        .d0(d0),
        .lk_address0(lk_address0),
        .p_0_in(p_0_in),
        .\q0_reg[7]_0 (lk_q0),
        .\q0_reg[7]_1 (lk_ce0),
        .\q1_reg[0]_0 (lk_U_n_22),
        .\q1_reg[7]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_7),
        .\q1_reg[7]_1 (grp_ClefiaDoubleSwap_1_fu_157_n_13),
        .\q1_reg[7]_2 (grp_ClefiaDoubleSwap_1_fu_157_n_14),
        .\q1_reg[7]_3 (grp_ClefiaDoubleSwap_1_fu_157_n_11),
        .ram_reg({ap_CS_fsm_state10_1,ap_CS_fsm_state6_0}),
        .ram_reg_0(grp_ClefiaDoubleSwap_1_fu_157_n_10),
        .ram_reg_1(grp_ClefiaDoubleSwap_1_fu_157_n_6));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \or_ln326_reg_279[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(zext_ln348_fu_230_p1[6]),
        .I2(zext_ln348_fu_230_p1[7]),
        .I3(tmp_fu_214_p3),
        .I4(zext_ln348_fu_230_p1[4]),
        .O(or_ln326_reg_2791));
  FDRE \or_ln326_reg_279_reg[4] 
       (.C(ap_clk),
        .CE(or_ln326_reg_2791),
        .D(idx55_fu_64_reg[4]),
        .Q(or_ln326_reg_279[4]),
        .R(1'b0));
  FDRE \or_ln326_reg_279_reg[5] 
       (.C(ap_clk),
        .CE(or_ln326_reg_2791),
        .D(idx55_fu_64_reg[5]),
        .Q(or_ln326_reg_279[5]),
        .R(1'b0));
  FDRE \or_ln326_reg_279_reg[6] 
       (.C(ap_clk),
        .CE(or_ln326_reg_2791),
        .D(idx55_fu_64_reg[6]),
        .Q(or_ln326_reg_279[6]),
        .R(1'b0));
  FDRE \or_ln326_reg_279_reg[7] 
       (.C(ap_clk),
        .CE(or_ln326_reg_2791),
        .D(idx55_fu_64_reg[7]),
        .Q(or_ln326_reg_279[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \q0[7]_i_3__1 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state10),
        .I2(trunc_ln341_reg_287),
        .O(\q0[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h0057)) 
    ram_reg_i_363
       (.I0(trunc_ln341_reg_287),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state15),
        .O(ram_reg_i_363_n_0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_449
       (.I0(trunc_ln341_reg_287),
        .I1(ap_CS_fsm_state10),
        .O(ram_reg_i_449_n_0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_450
       (.I0(trunc_ln341_reg_287),
        .I1(ap_CS_fsm_state14),
        .O(ram_reg_i_450_n_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h5700)) 
    ram_reg_i_456
       (.I0(trunc_ln341_reg_287),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state15),
        .O(ram_reg_i_456_n_0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    ram_reg_i_457
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state10),
        .I2(trunc_ln341_reg_287),
        .O(ram_reg_i_457_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R skey256_U
       (.D(p_0_out),
        .DOADO(DOADO),
        .DOBDO(con192_load_reg_190),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state8,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_1 ),
        .\ap_CS_fsm_reg[7]_1 (\ap_CS_fsm_reg[7]_2 ),
        .\ap_CS_fsm_reg[7]_2 (\ap_CS_fsm_reg[7]_3 ),
        .\ap_CS_fsm_reg[7]_3 (\ap_CS_fsm_reg[7]_4 ),
        .\ap_CS_fsm_reg[7]_4 (\ap_CS_fsm_reg[7]_5 ),
        .\ap_CS_fsm_reg[7]_5 (\ap_CS_fsm_reg[7]_6 ),
        .\ap_CS_fsm_reg[7]_6 (\ap_CS_fsm_reg[7]_7 ),
        .ap_clk(ap_clk),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .grp_ClefiaKeySet192_fu_162_rk_ce1(grp_ClefiaKeySet192_fu_162_rk_ce1),
        .grp_ClefiaKeySet256_fu_148_rk_d0(grp_ClefiaKeySet256_fu_148_rk_d0),
        .\q0_reg[0]_0 (\q0[7]_i_3__1_n_0 ),
        .\q0_reg[7]_0 (skey256_q0),
        .\q1_reg[7]_0 ({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_5,grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_6,grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_7,grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_8}),
        .ram_reg(ram_reg),
        .ram_reg_i_314_0(lk_q0),
        .ram_reg_i_314_1(con192_load_reg_196),
        .trunc_ln341_reg_287(trunc_ln341_reg_287),
        .xor_ln124_fu_119_p2(xor_ln124_fu_119_p2),
        .xor_ln124_reg_147(xor_ln124_reg_147));
  FDRE \tmp_reg_291_reg[0] 
       (.C(ap_clk),
        .CE(or_ln326_reg_2791),
        .D(tmp_fu_214_p3),
        .Q(add_ln114_fu_804_p2),
        .R(1'b0));
  FDRE \trunc_ln341_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(or_ln326_reg_2791),
        .D(zext_ln348_fu_230_p1[4]),
        .Q(trunc_ln341_reg_287),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1
   (ap_enable_reg_pp0_iter1,
    \idx37_fu_30_reg[1]_0 ,
    \ap_CS_fsm_reg[1] ,
    ADDRBWRADDR,
    \zext_ln114_reg_98_reg[4]_0 ,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg,
    \ap_CS_fsm_reg[9] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
    D,
    Q,
    trunc_ln341_reg_287,
    \q0_reg[6] ,
    ap_sig_allocacmp_idx_i58_load,
    g0_b7__3_i_1,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0,
    ap_sig_allocacmp_idx_i44_load__0,
    g0_b6__4_i_2,
    grp_ClefiaKeySet192_fu_162_ap_start_reg,
    ap_rst_n,
    \q0_reg[5] ,
    \q0_reg[4] );
  output ap_enable_reg_pp0_iter1;
  output [1:0]\idx37_fu_30_reg[1]_0 ;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output [0:0]ADDRBWRADDR;
  output [3:0]\zext_ln114_reg_98_reg[4]_0 ;
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg;
  output [7:0]\ap_CS_fsm_reg[9] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  input [0:0]D;
  input [5:0]Q;
  input trunc_ln341_reg_287;
  input [0:0]\q0_reg[6] ;
  input [1:0]ap_sig_allocacmp_idx_i58_load;
  input [1:0]g0_b7__3_i_1;
  input [1:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0;
  input [1:0]ap_sig_allocacmp_idx_i44_load__0;
  input g0_b6__4_i_2;
  input grp_ClefiaKeySet192_fu_162_ap_start_reg;
  input ap_rst_n;
  input \q0_reg[5] ;
  input \q0_reg[4] ;

  wire [0:0]ADDRBWRADDR;
  wire [0:0]D;
  wire [5:0]Q;
  wire [4:0]add_ln117_fu_74_p2;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [7:0]\ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]ap_sig_allocacmp_idx_i44_load__0;
  wire [1:0]ap_sig_allocacmp_idx_i58_load;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire g0_b6__4_i_2;
  wire [1:0]g0_b7__3_i_1;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg;
  wire [0:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0;
  wire [4:2]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0;
  wire [1:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0;
  wire grp_ClefiaKeySet192_fu_162_ap_start_reg;
  wire idx37_fu_300;
  wire [1:0]\idx37_fu_30_reg[1]_0 ;
  wire \idx37_fu_30_reg_n_0_[0] ;
  wire \idx37_fu_30_reg_n_0_[1] ;
  wire \idx37_fu_30_reg_n_0_[2] ;
  wire \idx37_fu_30_reg_n_0_[3] ;
  wire \idx37_fu_30_reg_n_0_[4] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire [0:0]\q0_reg[6] ;
  wire trunc_ln341_reg_287;
  wire [3:0]\zext_ln114_reg_98_reg[4]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_24 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln117_fu_74_p2(add_ln117_fu_74_p2),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_idx_i44_load__0(ap_sig_allocacmp_idx_i44_load__0),
        .ap_sig_allocacmp_idx_i58_load(ap_sig_allocacmp_idx_i58_load),
        .g0_b6__4_i_2_0(g0_b6__4_i_2),
        .g0_b7__3_i_1_0(g0_b7__3_i_1),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0(\idx37_fu_30_reg_n_0_[4] ),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0),
        .grp_ClefiaKeySet192_fu_162_ap_start_reg(grp_ClefiaKeySet192_fu_162_ap_start_reg),
        .idx37_fu_300(idx37_fu_300),
        .\idx37_fu_30_reg[1] (\idx37_fu_30_reg[1]_0 ),
        .\idx37_fu_30_reg[4] (flow_control_loop_pipe_sequential_init_U_n_0),
        .\idx37_fu_30_reg[4]_0 (\idx37_fu_30_reg_n_0_[1] ),
        .\idx37_fu_30_reg[4]_1 (\idx37_fu_30_reg_n_0_[3] ),
        .\q0_reg[4] (\q0_reg[4] ),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[6] (\q0_reg[6] ),
        .trunc_ln341_reg_287(trunc_ln341_reg_287),
        .\zext_ln114_reg_98_reg[0] (\idx37_fu_30_reg_n_0_[0] ),
        .\zext_ln114_reg_98_reg[2] (\idx37_fu_30_reg_n_0_[2] ));
  FDRE \idx37_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx37_fu_300),
        .D(add_ln117_fu_74_p2[0]),
        .Q(\idx37_fu_30_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx37_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx37_fu_300),
        .D(add_ln117_fu_74_p2[1]),
        .Q(\idx37_fu_30_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx37_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx37_fu_300),
        .D(add_ln117_fu_74_p2[2]),
        .Q(\idx37_fu_30_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx37_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx37_fu_300),
        .D(add_ln117_fu_74_p2[3]),
        .Q(\idx37_fu_30_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx37_fu_30_reg[4] 
       (.C(ap_clk),
        .CE(idx37_fu_300),
        .D(add_ln117_fu_74_p2[4]),
        .Q(\idx37_fu_30_reg_n_0_[4] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_11__4
       (.I0(Q[2]),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0),
        .O(ADDRBWRADDR));
  FDRE \zext_ln114_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx37_fu_30_reg[1]_0 [0]),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx37_fu_30_reg[1]_0 [1]),
        .Q(\zext_ln114_reg_98_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0[2]),
        .Q(\zext_ln114_reg_98_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0[3]),
        .Q(\zext_ln114_reg_98_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0[4]),
        .Q(\zext_ln114_reg_98_reg[4]_0 [3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19
   (ap_enable_reg_pp0_iter1,
    ADDRBWRADDR,
    \idx51_fu_30_reg[4]_0 ,
    D,
    \ap_CS_fsm_reg[4] ,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
    Q,
    ADDRARDADDR,
    E,
    ap_rst_n);
  output ap_enable_reg_pp0_iter1;
  output [2:0]ADDRBWRADDR;
  output [1:0]\idx51_fu_30_reg[4]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[4] ;
  output [4:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg;
  input [1:0]Q;
  input [1:0]ADDRARDADDR;
  input [0:0]E;
  input ap_rst_n;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg;
  wire [3:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0;
  wire [4:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0;
  wire idx51_fu_300;
  wire [1:0]\idx51_fu_30_reg[4]_0 ;
  wire \idx51_fu_30_reg_n_0_[0] ;
  wire \idx51_fu_30_reg_n_0_[1] ;
  wire \idx51_fu_30_reg_n_0_[2] ;
  wire \idx51_fu_30_reg_n_0_[3] ;
  wire \idx51_fu_30_reg_n_0_[4] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_25 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_16),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_9),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0(\idx51_fu_30_reg_n_0_[4] ),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0[3:2],grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0[0]}),
        .idx51_fu_300(idx51_fu_300),
        .\idx51_fu_30_reg[1] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\idx51_fu_30_reg[1]_0 (flow_control_loop_pipe_sequential_init_U_n_15),
        .\idx51_fu_30_reg[2] (flow_control_loop_pipe_sequential_init_U_n_3),
        .\idx51_fu_30_reg[3] (flow_control_loop_pipe_sequential_init_U_n_13),
        .\idx51_fu_30_reg[4] (\idx51_fu_30_reg[4]_0 ),
        .\idx51_fu_30_reg[4]_0 (\idx51_fu_30_reg_n_0_[1] ),
        .\idx51_fu_30_reg[4]_1 (\idx51_fu_30_reg_n_0_[0] ),
        .ram_reg(\idx51_fu_30_reg_n_0_[2] ),
        .ram_reg_0(\idx51_fu_30_reg_n_0_[3] ));
  FDRE \idx51_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx51_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\idx51_fu_30_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx51_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx51_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\idx51_fu_30_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx51_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx51_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\idx51_fu_30_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx51_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx51_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\idx51_fu_30_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx51_fu_30_reg[4] 
       (.C(ap_clk),
        .CE(idx51_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(\idx51_fu_30_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0[0]),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0[0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx51_fu_30_reg[4]_0 [0]),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0[1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0[2]),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0[2]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0[3]),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0[3]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx51_fu_30_reg[4]_0 [1]),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1
   (ap_enable_reg_pp0_iter1,
    D,
    \idx_i_fu_34_reg[3]_0 ,
    \zext_ln121_reg_136_reg[0]_0 ,
    \zext_ln121_reg_136_reg[1]_0 ,
    \zext_ln121_reg_136_reg[2]_0 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n,
    ram_reg_i_89__5,
    ram_reg_i_89__5_0,
    ram_reg_i_89__5_1);
  output ap_enable_reg_pp0_iter1;
  output [1:0]D;
  output [3:0]\idx_i_fu_34_reg[3]_0 ;
  output \zext_ln121_reg_136_reg[0]_0 ;
  output \zext_ln121_reg_136_reg[1]_0 ;
  output \zext_ln121_reg_136_reg[2]_0 ;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  input [3:0]Q;
  input \ap_CS_fsm_reg[3] ;
  input ap_rst_n;
  input ram_reg_i_89__5;
  input [3:0]ram_reg_i_89__5_0;
  input [3:0]ram_reg_i_89__5_1;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]add_ln124_fu_90_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  wire idx_i_fu_340;
  wire idx_i_fu_341;
  wire [3:0]\idx_i_fu_34_reg[3]_0 ;
  wire \idx_i_fu_34_reg_n_0_[0] ;
  wire \idx_i_fu_34_reg_n_0_[1] ;
  wire \idx_i_fu_34_reg_n_0_[2] ;
  wire \idx_i_fu_34_reg_n_0_[3] ;
  wire ram_reg_i_89__5;
  wire [3:0]ram_reg_i_89__5_0;
  wire [3:0]ram_reg_i_89__5_1;
  wire [3:0]zext_ln121_reg_136_reg;
  wire \zext_ln121_reg_136_reg[0]_0 ;
  wire \zext_ln121_reg_136_reg[1]_0 ;
  wire \zext_ln121_reg_136_reg[2]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i_fu_340),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_18 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(idx_i_fu_341),
        .Q(Q[1:0]),
        .add_ln124_fu_90_p2(add_ln124_fu_90_p2),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .idx_i_fu_340(idx_i_fu_340),
        .\idx_i_fu_34_reg[3] (\idx_i_fu_34_reg[3]_0 ),
        .\zext_ln121_reg_136_reg[0] (\idx_i_fu_34_reg_n_0_[0] ),
        .\zext_ln121_reg_136_reg[3] (\idx_i_fu_34_reg_n_0_[1] ),
        .\zext_ln121_reg_136_reg[3]_0 (\idx_i_fu_34_reg_n_0_[3] ),
        .\zext_ln121_reg_136_reg[3]_1 (\idx_i_fu_34_reg_n_0_[2] ));
  FDRE \idx_i_fu_34_reg[0] 
       (.C(ap_clk),
        .CE(idx_i_fu_340),
        .D(add_ln124_fu_90_p2[0]),
        .Q(\idx_i_fu_34_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_i_fu_34_reg[1] 
       (.C(ap_clk),
        .CE(idx_i_fu_340),
        .D(add_ln124_fu_90_p2[1]),
        .Q(\idx_i_fu_34_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_i_fu_34_reg[2] 
       (.C(ap_clk),
        .CE(idx_i_fu_340),
        .D(add_ln124_fu_90_p2[2]),
        .Q(\idx_i_fu_34_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_i_fu_34_reg[3] 
       (.C(ap_clk),
        .CE(idx_i_fu_340),
        .D(add_ln124_fu_90_p2[3]),
        .Q(\idx_i_fu_34_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000020A8AAAA20A8)) 
    ram_reg_i_242
       (.I0(ram_reg_i_89__5),
        .I1(Q[2]),
        .I2(zext_ln121_reg_136_reg[3]),
        .I3(ram_reg_i_89__5_0[3]),
        .I4(Q[3]),
        .I5(ram_reg_i_89__5_1[3]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    ram_reg_i_249
       (.I0(ram_reg_i_89__5),
        .I1(zext_ln121_reg_136_reg[2]),
        .I2(Q[2]),
        .I3(ram_reg_i_89__5_0[2]),
        .I4(Q[3]),
        .I5(ram_reg_i_89__5_1[2]),
        .O(\zext_ln121_reg_136_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    ram_reg_i_260
       (.I0(ram_reg_i_89__5),
        .I1(zext_ln121_reg_136_reg[1]),
        .I2(Q[2]),
        .I3(ram_reg_i_89__5_0[1]),
        .I4(Q[3]),
        .I5(ram_reg_i_89__5_1[1]),
        .O(\zext_ln121_reg_136_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    ram_reg_i_268
       (.I0(ram_reg_i_89__5),
        .I1(zext_ln121_reg_136_reg[0]),
        .I2(Q[2]),
        .I3(ram_reg_i_89__5_0[0]),
        .I4(Q[3]),
        .I5(ram_reg_i_89__5_1[0]),
        .O(\zext_ln121_reg_136_reg[0]_0 ));
  FDRE \zext_ln121_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(idx_i_fu_341),
        .D(\idx_i_fu_34_reg[3]_0 [0]),
        .Q(zext_ln121_reg_136_reg[0]),
        .R(1'b0));
  FDRE \zext_ln121_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(idx_i_fu_341),
        .D(\idx_i_fu_34_reg[3]_0 [1]),
        .Q(zext_ln121_reg_136_reg[1]),
        .R(1'b0));
  FDRE \zext_ln121_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(idx_i_fu_341),
        .D(\idx_i_fu_34_reg[3]_0 [2]),
        .Q(zext_ln121_reg_136_reg[2]),
        .R(1'b0));
  FDRE \zext_ln121_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(idx_i_fu_341),
        .D(\idx_i_fu_34_reg[3]_0 [3]),
        .Q(zext_ln121_reg_136_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110
   (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0,
    DOADO,
    O,
    \idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 ,
    p_0_in,
    E,
    lk_address0,
    D,
    grp_ClefiaKeySet192_fu_162_rk_address0,
    \idx_i6_load_reg_176_reg[2]_0 ,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[13] ,
    ap_enable_reg_pp0_iter1,
    \q1_reg[7] ,
    \q0_reg[7] ,
    \q1_reg[7]_0 ,
    \q1_reg[7]_1 ,
    \ap_CS_fsm_reg[11] ,
    or_ln326_reg_2791,
    ram_reg_i_75__4,
    ram_reg_i_75__4_0,
    ram_reg_i_79__5,
    ram_reg_i_75__4_1,
    trunc_ln341_reg_287,
    \ap_CS_fsm_reg[13]_0 ,
    \q1_reg[7]_2 ,
    ap_enable_reg_pp0_iter1_0,
    ap_rst_n,
    add_ln114_fu_804_p2,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0,
    q0_reg);
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0;
  output [7:0]DOADO;
  output [1:0]O;
  output [3:0]\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 ;
  output p_0_in;
  output [0:0]E;
  output [3:0]lk_address0;
  output [2:0]D;
  output [1:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  output \idx_i6_load_reg_176_reg[2]_0 ;
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg;
  input [3:0]Q;
  input [5:0]\ap_CS_fsm_reg[13] ;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\q1_reg[7] ;
  input \q0_reg[7] ;
  input \q1_reg[7]_0 ;
  input \q1_reg[7]_1 ;
  input [0:0]\ap_CS_fsm_reg[11] ;
  input or_ln326_reg_2791;
  input ram_reg_i_75__4;
  input [1:0]ram_reg_i_75__4_0;
  input ram_reg_i_79__5;
  input ram_reg_i_75__4_1;
  input trunc_ln341_reg_287;
  input \ap_CS_fsm_reg[13]_0 ;
  input \q1_reg[7]_2 ;
  input ap_enable_reg_pp0_iter1_0;
  input ap_rst_n;
  input [0:0]add_ln114_fu_804_p2;
  input [4:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0;
  input [4:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0;
  input [3:0]q0_reg;

  wire [2:0]D;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [1:0]O;
  wire [3:0]Q;
  wire [0:0]add_ln114_fu_804_p2;
  wire add_ln121_4_fu_148_p2_carry_i_1_n_0;
  wire add_ln121_4_fu_148_p2_carry_n_1;
  wire add_ln121_4_fu_148_p2_carry_n_2;
  wire add_ln121_4_fu_148_p2_carry_n_3;
  wire [0:0]\ap_CS_fsm_reg[11] ;
  wire [5:0]\ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]ap_sig_allocacmp_idx_i6_load;
  wire [7:6]data3;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire [4:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0;
  wire [4:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0;
  wire [1:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  wire idx_i6_fu_400;
  wire \idx_i6_fu_40_reg_n_0_[0] ;
  wire \idx_i6_fu_40_reg_n_0_[1] ;
  wire \idx_i6_fu_40_reg_n_0_[2] ;
  wire \idx_i6_fu_40_reg_n_0_[3] ;
  wire \idx_i6_fu_40_reg_n_0_[4] ;
  wire [4:0]idx_i6_load_reg_176;
  wire [4:4]idx_i6_load_reg_176_pp0_iter1_reg;
  wire [3:0]\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 ;
  wire \idx_i6_load_reg_176_reg[2]_0 ;
  wire [3:0]lk_address0;
  wire or_ln326_reg_2791;
  wire p_0_in;
  wire \q0[7]_i_2__1_n_0 ;
  wire [3:0]q0_reg;
  wire \q0_reg[7] ;
  wire [0:0]\q1_reg[7] ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire \q1_reg[7]_2 ;
  wire ram_reg_0_31_0_0_i_12__0_n_0;
  wire ram_reg_0_31_0_0_i_14__0_n_0;
  wire ram_reg_0_31_0_0_i_18__0_n_0;
  wire ram_reg_0_31_0_0_i_20__0_n_0;
  wire ram_reg_i_75__4;
  wire [1:0]ram_reg_i_75__4_0;
  wire ram_reg_i_75__4_1;
  wire ram_reg_i_79__5;
  wire trunc_ln341_reg_287;
  wire [3:3]NLW_add_ln121_4_fu_148_p2_carry_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln121_4_fu_148_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln121_4_fu_148_p2_carry_CO_UNCONNECTED[3],add_ln121_4_fu_148_p2_carry_n_1,add_ln121_4_fu_148_p2_carry_n_2,add_ln121_4_fu_148_p2_carry_n_3}),
        .CYINIT(\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 [3]),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({data3,O}),
        .S({Q[3:1],add_ln121_4_fu_148_p2_carry_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln121_4_fu_148_p2_carry_i_1
       (.I0(Q[0]),
        .I1(idx_i6_load_reg_176_pp0_iter1_reg),
        .O(add_ln121_4_fu_148_p2_carry_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i6_fu_400),
        .Q(ap_enable_reg_pp0_iter1_1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_1),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R con192_U
       (.ADDRARDADDR({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,ap_sig_allocacmp_idx_i6_load[3:0]}),
        .DOADO(DOADO),
        .ap_clk(ap_clk),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_23 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .D(D),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] [5:3]),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\idx_i6_fu_40_reg_n_0_[1] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\idx_i6_fu_40_reg_n_0_[0] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_1(\idx_i6_fu_40_reg_n_0_[3] ),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_14),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_idx_i6_load(ap_sig_allocacmp_idx_i6_load),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg),
        .idx_i6_fu_400(idx_i6_fu_400),
        .\idx_i6_fu_40_reg[0] (flow_control_loop_pipe_sequential_init_U_n_13),
        .\idx_i6_fu_40_reg[2] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\idx_i6_fu_40_reg[3] (flow_control_loop_pipe_sequential_init_U_n_11),
        .\idx_i6_fu_40_reg[4] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\idx_i6_fu_40_reg[4]_0 (\idx_i6_fu_40_reg_n_0_[2] ),
        .\idx_i6_fu_40_reg[4]_1 (\idx_i6_fu_40_reg_n_0_[4] ),
        .or_ln326_reg_2791(or_ln326_reg_2791),
        .q0_reg(q0_reg),
        .trunc_ln341_reg_287(trunc_ln341_reg_287));
  FDRE \idx_i6_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(idx_i6_fu_400),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\idx_i6_fu_40_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_i6_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(idx_i6_fu_400),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\idx_i6_fu_40_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_i6_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(idx_i6_fu_400),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\idx_i6_fu_40_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_i6_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(idx_i6_fu_400),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\idx_i6_fu_40_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx_i6_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(idx_i6_fu_400),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\idx_i6_fu_40_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i6_load_reg_176[0]),
        .Q(\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i6_load_reg_176[1]),
        .Q(\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i6_load_reg_176[2]),
        .Q(\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i6_load_reg_176[3]),
        .Q(\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i6_load_reg_176[4]),
        .Q(idx_i6_load_reg_176_pp0_iter1_reg),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i6_load[0]),
        .Q(idx_i6_load_reg_176[0]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i6_load[1]),
        .Q(idx_i6_load_reg_176[1]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i6_load[2]),
        .Q(idx_i6_load_reg_176[2]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i6_load[3]),
        .Q(idx_i6_load_reg_176[3]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i6_load[4]),
        .Q(idx_i6_load_reg_176[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \q0[7]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_1),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(\ap_CS_fsm_reg[13] [0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\q0[7]_i_2__1_n_0 ));
  MUXF7 \q0_reg[7]_i_1__0 
       (.I0(\q0[7]_i_2__1_n_0 ),
        .I1(\q0_reg[7] ),
        .O(E),
        .S(\ap_CS_fsm_reg[13] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_12__0
       (.I0(idx_i6_load_reg_176[0]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[0]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0[0]),
        .O(ram_reg_0_31_0_0_i_12__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_14__0
       (.I0(idx_i6_load_reg_176[1]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[1]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0[1]),
        .O(ram_reg_0_31_0_0_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h2222222230333000)) 
    ram_reg_0_31_0_0_i_16__0
       (.I0(idx_i6_load_reg_176[2]),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[2]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0[2]),
        .I5(\ap_CS_fsm_reg[13] [3]),
        .O(\idx_i6_load_reg_176_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_18__0
       (.I0(idx_i6_load_reg_176[3]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[3]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0[3]),
        .O(ram_reg_0_31_0_0_i_18__0_n_0));
  LUT5 #(
    .INIT(32'h5555CFC0)) 
    ram_reg_0_31_0_0_i_20__0
       (.I0(idx_i6_load_reg_176[4]),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[4]),
        .I2(\ap_CS_fsm_reg[13] [1]),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0[4]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .O(ram_reg_0_31_0_0_i_20__0_n_0));
  LUT5 #(
    .INIT(32'hAA800080)) 
    ram_reg_0_31_0_0_i_2__0
       (.I0(E),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg[13] [0]),
        .I3(\ap_CS_fsm_reg[13] [2]),
        .I4(\q1_reg[7] ),
        .O(p_0_in));
  MUXF7 ram_reg_0_31_0_0_i_3__0
       (.I0(ram_reg_0_31_0_0_i_12__0_n_0),
        .I1(\q1_reg[7]_0 ),
        .O(lk_address0[0]),
        .S(\ap_CS_fsm_reg[13] [2]));
  MUXF7 ram_reg_0_31_0_0_i_4__0
       (.I0(ram_reg_0_31_0_0_i_14__0_n_0),
        .I1(\q1_reg[7]_2 ),
        .O(lk_address0[1]),
        .S(\ap_CS_fsm_reg[13] [2]));
  MUXF7 ram_reg_0_31_0_0_i_6__0
       (.I0(ram_reg_0_31_0_0_i_18__0_n_0),
        .I1(\q1_reg[7]_1 ),
        .O(lk_address0[2]),
        .S(\ap_CS_fsm_reg[13] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_7__0
       (.I0(add_ln114_fu_804_p2),
        .I1(\ap_CS_fsm_reg[13] [2]),
        .I2(ram_reg_0_31_0_0_i_20__0_n_0),
        .O(lk_address0[3]));
  LUT6 #(
    .INIT(64'h00000000DFD5D5D5)) 
    ram_reg_i_212
       (.I0(ram_reg_i_75__4),
        .I1(data3[7]),
        .I2(\ap_CS_fsm_reg[13] [3]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(ram_reg_i_75__4_0[1]),
        .I5(ram_reg_i_75__4_1),
        .O(grp_ClefiaKeySet192_fu_162_rk_address0[1]));
  LUT6 #(
    .INIT(64'h00000000DFD5D5D5)) 
    ram_reg_i_220
       (.I0(ram_reg_i_75__4),
        .I1(data3[6]),
        .I2(\ap_CS_fsm_reg[13] [3]),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(ram_reg_i_75__4_0[0]),
        .I5(ram_reg_i_79__5),
        .O(grp_ClefiaKeySet192_fu_162_rk_address0[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111
   (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0,
    xor_ln124_reg_147,
    \ap_CS_fsm_reg[13] ,
    D,
    ADDRARDADDR,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    grp_ClefiaKeySet192_fu_162_rk_address1,
    \rk_addr_reg_141_pp0_iter1_reg_reg[0]_0 ,
    \rk_addr_reg_141_pp0_iter1_reg_reg[7]_0 ,
    \rk_addr_reg_141_pp0_iter1_reg_reg[1]_0 ,
    \rk_addr_reg_141_pp0_iter1_reg_reg[2]_0 ,
    grp_ClefiaKeySet192_fu_162_rk_address0,
    ap_done_cache_reg,
    \ap_CS_fsm_reg[12] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    xor_ln124_fu_119_p2,
    ram_reg,
    ram_reg_i_46__8,
    grp_ClefiaKeySet256_fu_148_rk_address1,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    grp_ClefiaKeySet128_fu_176_rk_address1,
    ram_reg_3,
    ram_reg_4,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
    ap_sig_allocacmp_idx_i44_load__0,
    ram_reg_i_92__5,
    idx_i58_load_reg_147,
    ram_reg_i_92__5_0,
    rk_addr_reg_147_pp0_iter1_reg,
    ram_reg_i_92__5_1,
    O,
    ram_reg_i_83__5,
    ram_reg_i_83__5_0,
    trunc_ln341_reg_287,
    ram_reg_i_228_0,
    ap_rst_n);
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0;
  output [1:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0;
  output [7:0]xor_ln124_reg_147;
  output \ap_CS_fsm_reg[13] ;
  output [2:0]D;
  output [0:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output [3:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  output \rk_addr_reg_141_pp0_iter1_reg_reg[0]_0 ;
  output [2:0]\rk_addr_reg_141_pp0_iter1_reg_reg[7]_0 ;
  output \rk_addr_reg_141_pp0_iter1_reg_reg[1]_0 ;
  output \rk_addr_reg_141_pp0_iter1_reg_reg[2]_0 ;
  output [1:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  output ap_done_cache_reg;
  output \ap_CS_fsm_reg[12] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input [7:0]xor_ln124_fu_119_p2;
  input [4:0]ram_reg;
  input [6:0]ram_reg_i_46__8;
  input [2:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input [0:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  input ram_reg_3;
  input ram_reg_4;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg;
  input [0:0]ap_sig_allocacmp_idx_i44_load__0;
  input ram_reg_i_92__5;
  input [2:0]idx_i58_load_reg_147;
  input ram_reg_i_92__5_0;
  input [4:0]rk_addr_reg_147_pp0_iter1_reg;
  input ram_reg_i_92__5_1;
  input [1:0]O;
  input [1:0]ram_reg_i_83__5;
  input ram_reg_i_83__5_0;
  input trunc_ln341_reg_287;
  input ram_reg_i_228_0;
  input ap_rst_n;

  wire [0:0]ADDRARDADDR;
  wire [2:0]D;
  wire [1:0]O;
  wire [3:0]Q;
  wire add_ln121_fu_103_p2_carry_n_1;
  wire add_ln121_fu_103_p2_carry_n_2;
  wire add_ln121_fu_103_p2_carry_n_3;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_idx_i44_load__0;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire [0:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg;
  wire [7:3]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0;
  wire [1:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0;
  wire [1:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  wire [3:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  wire [2:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  wire idx_i19_fu_340;
  wire idx_i19_fu_341;
  wire \idx_i19_fu_34_reg_n_0_[0] ;
  wire \idx_i19_fu_34_reg_n_0_[1] ;
  wire \idx_i19_fu_34_reg_n_0_[2] ;
  wire \idx_i19_fu_34_reg_n_0_[3] ;
  wire \idx_i19_fu_34_reg_n_0_[4] ;
  wire [2:0]idx_i58_load_reg_147;
  wire [4:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_228_0;
  wire ram_reg_i_430_n_0;
  wire ram_reg_i_442_n_0;
  wire [6:0]ram_reg_i_46__8;
  wire [1:0]ram_reg_i_83__5;
  wire ram_reg_i_83__5_0;
  wire ram_reg_i_92__5;
  wire ram_reg_i_92__5_0;
  wire ram_reg_i_92__5_1;
  wire [7:0]rk_addr_reg_141;
  wire [5:0]rk_addr_reg_141_pp0_iter1_reg;
  wire \rk_addr_reg_141_pp0_iter1_reg_reg[0]_0 ;
  wire \rk_addr_reg_141_pp0_iter1_reg_reg[1]_0 ;
  wire \rk_addr_reg_141_pp0_iter1_reg_reg[2]_0 ;
  wire [2:0]\rk_addr_reg_141_pp0_iter1_reg_reg[7]_0 ;
  wire [4:0]rk_addr_reg_147_pp0_iter1_reg;
  wire trunc_ln341_reg_287;
  wire [7:0]xor_ln124_fu_119_p2;
  wire [7:0]xor_ln124_reg_147;
  wire [3:3]NLW_add_ln121_fu_103_p2_carry_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln121_fu_103_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln121_fu_103_p2_carry_CO_UNCONNECTED[3],add_ln121_fu_103_p2_carry_n_1,add_ln121_fu_103_p2_carry_n_2,add_ln121_fu_103_p2_carry_n_3}),
        .CYINIT(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0[0]),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1[7:4]),
        .S({Q[3:1],flow_control_loop_pipe_sequential_init_U_n_21}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i19_fu_340),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_22 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1[3],D}),
        .E(idx_i19_fu_341),
        .Q(Q[0]),
        .S(flow_control_loop_pipe_sequential_init_U_n_21),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_1 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_20),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_idx_i44_load__0(ap_sig_allocacmp_idx_i44_load__0),
        .grp_ClefiaKeySet128_fu_176_rk_address1(grp_ClefiaKeySet128_fu_176_rk_address1),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0),
        .grp_ClefiaKeySet192_fu_162_rk_address1(grp_ClefiaKeySet192_fu_162_rk_address1[1:0]),
        .grp_ClefiaKeySet256_fu_148_rk_address1(grp_ClefiaKeySet256_fu_148_rk_address1),
        .idx_i19_fu_340(idx_i19_fu_340),
        .\idx_i19_fu_34_reg[0] (flow_control_loop_pipe_sequential_init_U_n_19),
        .\idx_i19_fu_34_reg[2] (flow_control_loop_pipe_sequential_init_U_n_18),
        .\idx_i19_fu_34_reg[3] (flow_control_loop_pipe_sequential_init_U_n_17),
        .\idx_i19_fu_34_reg[4] (flow_control_loop_pipe_sequential_init_U_n_13),
        .ram_reg(ram_reg[4:3]),
        .ram_reg_0({ram_reg_i_46__8[5],ram_reg_i_46__8[3:0]}),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1[6],grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1[4]}),
        .\rk_addr_reg_141_reg[7] (\idx_i19_fu_34_reg_n_0_[1] ),
        .\rk_addr_reg_141_reg[7]_0 (\idx_i19_fu_34_reg_n_0_[3] ),
        .\rk_addr_reg_141_reg[7]_1 (\idx_i19_fu_34_reg_n_0_[2] ),
        .\rk_addr_reg_141_reg[7]_2 (\idx_i19_fu_34_reg_n_0_[4] ),
        .\rk_addr_reg_141_reg[7]_3 (\idx_i19_fu_34_reg_n_0_[0] ),
        .trunc_ln341_reg_287(trunc_ln341_reg_287));
  FDRE \idx_i19_fu_34_reg[0] 
       (.C(ap_clk),
        .CE(idx_i19_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\idx_i19_fu_34_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_i19_fu_34_reg[1] 
       (.C(ap_clk),
        .CE(idx_i19_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\idx_i19_fu_34_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_i19_fu_34_reg[2] 
       (.C(ap_clk),
        .CE(idx_i19_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\idx_i19_fu_34_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_i19_fu_34_reg[3] 
       (.C(ap_clk),
        .CE(idx_i19_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\idx_i19_fu_34_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx_i19_fu_34_reg[4] 
       (.C(ap_clk),
        .CE(idx_i19_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\idx_i19_fu_34_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_169__0
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1[7]),
        .I1(ram_reg[4]),
        .I2(ram_reg_i_46__8[6]),
        .O(grp_ClefiaKeySet192_fu_162_rk_address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_184
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1[5]),
        .I1(ram_reg[4]),
        .I2(ram_reg_i_46__8[4]),
        .O(grp_ClefiaKeySet192_fu_162_rk_address1[2]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_i_228
       (.I0(ram_reg_i_430_n_0),
        .I1(ram_reg[0]),
        .I2(O[1]),
        .I3(ram_reg_i_83__5[1]),
        .I4(ram_reg[2]),
        .I5(ram_reg_i_83__5_0),
        .O(grp_ClefiaKeySet192_fu_162_rk_address0[1]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_i_235
       (.I0(ram_reg_i_442_n_0),
        .I1(ram_reg[0]),
        .I2(O[0]),
        .I3(ram_reg_i_83__5[0]),
        .I4(ram_reg[2]),
        .I5(ram_reg_i_83__5_0),
        .O(grp_ClefiaKeySet192_fu_162_rk_address0[0]));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    ram_reg_i_250
       (.I0(ram_reg_i_92__5),
        .I1(rk_addr_reg_141_pp0_iter1_reg[2]),
        .I2(idx_i58_load_reg_147[2]),
        .I3(ram_reg_i_92__5_0),
        .I4(rk_addr_reg_147_pp0_iter1_reg[2]),
        .I5(ram_reg_i_92__5_1),
        .O(\rk_addr_reg_141_pp0_iter1_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    ram_reg_i_261
       (.I0(ram_reg_i_92__5),
        .I1(rk_addr_reg_141_pp0_iter1_reg[1]),
        .I2(idx_i58_load_reg_147[1]),
        .I3(ram_reg_i_92__5_0),
        .I4(rk_addr_reg_147_pp0_iter1_reg[1]),
        .I5(ram_reg_i_92__5_1),
        .O(\rk_addr_reg_141_pp0_iter1_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    ram_reg_i_269
       (.I0(ram_reg_i_92__5),
        .I1(rk_addr_reg_141_pp0_iter1_reg[0]),
        .I2(idx_i58_load_reg_147[0]),
        .I3(ram_reg_i_92__5_0),
        .I4(rk_addr_reg_147_pp0_iter1_reg[0]),
        .I5(ram_reg_i_92__5_1),
        .O(\rk_addr_reg_141_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEECCEECCFCCCCCCC)) 
    ram_reg_i_430
       (.I0(rk_addr_reg_141_pp0_iter1_reg[5]),
        .I1(ram_reg_i_228_0),
        .I2(rk_addr_reg_147_pp0_iter1_reg[4]),
        .I3(trunc_ln341_reg_287),
        .I4(ram_reg[1]),
        .I5(ram_reg[4]),
        .O(ram_reg_i_430_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0A0C000)) 
    ram_reg_i_442
       (.I0(rk_addr_reg_141_pp0_iter1_reg[4]),
        .I1(rk_addr_reg_147_pp0_iter1_reg[3]),
        .I2(trunc_ln341_reg_287),
        .I3(ram_reg[1]),
        .I4(ram_reg[4]),
        .I5(ram_reg_i_228_0),
        .O(ram_reg_i_442_n_0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[0]),
        .Q(rk_addr_reg_141_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[1]),
        .Q(rk_addr_reg_141_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[2]),
        .Q(rk_addr_reg_141_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[3]),
        .Q(\rk_addr_reg_141_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[4]),
        .Q(rk_addr_reg_141_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[5]),
        .Q(rk_addr_reg_141_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[6]),
        .Q(\rk_addr_reg_141_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[7]),
        .Q(\rk_addr_reg_141_pp0_iter1_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(D[0]),
        .Q(rk_addr_reg_141[0]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[1] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(D[1]),
        .Q(rk_addr_reg_141[1]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[2] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(D[2]),
        .Q(rk_addr_reg_141[2]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[3] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1[3]),
        .Q(rk_addr_reg_141[3]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[4] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1[4]),
        .Q(rk_addr_reg_141[4]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[5] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1[5]),
        .Q(rk_addr_reg_141[5]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[6] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1[6]),
        .Q(rk_addr_reg_141[6]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[7] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1[7]),
        .Q(rk_addr_reg_141[7]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[0]),
        .Q(xor_ln124_reg_147[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[1]),
        .Q(xor_ln124_reg_147[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[2]),
        .Q(xor_ln124_reg_147[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[3]),
        .Q(xor_ln124_reg_147[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[4]),
        .Q(xor_ln124_reg_147[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[5]),
        .Q(xor_ln124_reg_147[5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[6]),
        .Q(xor_ln124_reg_147[6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[7]),
        .Q(xor_ln124_reg_147[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112
   (ap_enable_reg_pp0_iter1,
    O,
    \idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0 ,
    ADDRBWRADDR,
    D,
    ap_enable_reg_pp0_iter2_reg_0,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
    ram_reg_i_161__0,
    \ap_CS_fsm_reg[7] ,
    trunc_ln341_reg_287,
    \ap_CS_fsm_reg[9] ,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_0,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0,
    q0_reg);
  output ap_enable_reg_pp0_iter1;
  output [3:0]O;
  output [3:0]\idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0 ;
  output [8:0]ADDRBWRADDR;
  output [2:0]D;
  output ap_enable_reg_pp0_iter2_reg_0;
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg;
  output [4:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg;
  input [5:0]ram_reg_i_161__0;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input trunc_ln341_reg_287;
  input \ap_CS_fsm_reg[9] ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_0;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0;
  input [3:0]q0_reg;

  wire [8:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire add_ln121_3_fu_142_p2_carry_i_1_n_0;
  wire add_ln121_3_fu_142_p2_carry_n_1;
  wire add_ln121_3_fu_142_p2_carry_n_2;
  wire add_ln121_3_fu_142_p2_carry_n_3;
  wire [4:0]add_ln124_fu_109_p2;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:4]ap_sig_allocacmp_idx_i29_load;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg;
  wire [4:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_rk_we0;
  wire idx_i29_fu_400;
  wire \idx_i29_fu_40_reg_n_0_[0] ;
  wire \idx_i29_fu_40_reg_n_0_[1] ;
  wire \idx_i29_fu_40_reg_n_0_[2] ;
  wire \idx_i29_fu_40_reg_n_0_[3] ;
  wire \idx_i29_fu_40_reg_n_0_[4] ;
  wire [4:4]idx_i29_load_reg_170_pp0_iter1_reg;
  wire [3:0]\idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0 ;
  wire [3:0]q0_reg;
  wire [5:0]ram_reg_i_161__0;
  wire trunc_ln341_reg_287;
  wire [3:3]NLW_add_ln121_3_fu_142_p2_carry_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln121_3_fu_142_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln121_3_fu_142_p2_carry_CO_UNCONNECTED[3],add_ln121_3_fu_142_p2_carry_n_1,add_ln121_3_fu_142_p2_carry_n_2,add_ln121_3_fu_142_p2_carry_n_3}),
        .CYINIT(\idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0 [3]),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O(O),
        .S({Q[3:1],add_ln121_3_fu_142_p2_carry_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln121_3_fu_142_p2_carry_i_1
       (.I0(Q[0]),
        .I1(idx_i29_load_reg_170_pp0_iter1_reg),
        .O(add_ln121_3_fu_142_p2_carry_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i29_fu_400),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_rk_we0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_21 flow_control_loop_pipe_sequential_init_U
       (.ADDRBWRADDR({ADDRBWRADDR[8:3],ADDRBWRADDR[1:0]}),
        .D(D),
        .add_ln124_fu_109_p2(add_ln124_fu_109_p2),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[9] (ram_reg_i_161__0[4:1]),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\idx_i29_fu_40_reg_n_0_[1] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\idx_i29_fu_40_reg_n_0_[0] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_1(\idx_i29_fu_40_reg_n_0_[3] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_idx_i29_load(ap_sig_allocacmp_idx_i29_load),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg),
        .idx_i29_fu_400(idx_i29_fu_400),
        .\idx_i29_fu_40_reg[2] (ADDRBWRADDR[2]),
        .\idx_i29_fu_40_reg[4] (\idx_i29_fu_40_reg_n_0_[2] ),
        .\idx_i29_fu_40_reg[4]_0 (\idx_i29_fu_40_reg_n_0_[4] ),
        .q0_reg(q0_reg),
        .trunc_ln341_reg_287(trunc_ln341_reg_287));
  FDRE \idx_i29_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(idx_i29_fu_400),
        .D(add_ln124_fu_109_p2[0]),
        .Q(\idx_i29_fu_40_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_i29_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(idx_i29_fu_400),
        .D(add_ln124_fu_109_p2[1]),
        .Q(\idx_i29_fu_40_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_i29_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(idx_i29_fu_400),
        .D(add_ln124_fu_109_p2[2]),
        .Q(\idx_i29_fu_40_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_i29_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(idx_i29_fu_400),
        .D(add_ln124_fu_109_p2[3]),
        .Q(\idx_i29_fu_40_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx_i29_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(idx_i29_fu_400),
        .D(add_ln124_fu_109_p2[4]),
        .Q(\idx_i29_fu_40_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[0]),
        .Q(\idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[1]),
        .Q(\idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[2]),
        .Q(\idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[3]),
        .Q(\idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[4]),
        .Q(idx_i29_load_reg_170_pp0_iter1_reg),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[0]),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[0]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[1]),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[1]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[2]),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[2]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[3]),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[3]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i29_load),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    ram_reg_i_362
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_rk_we0),
        .I1(ram_reg_i_161__0[2]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_161__0[0]),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0),
        .I5(ram_reg_i_161__0[5]),
        .O(ap_enable_reg_pp0_iter2_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R
   (DOADO,
    ap_clk,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
    ADDRARDADDR);
  output [7:0]DOADO;
  input ap_clk;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg;
  input [8:0]ADDRARDADDR;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire ap_clk;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_162/grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129/con192_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00EC00830043003700F800260062005B0071003700F700AA0091001D00D600C6),
    .INIT_01(256'h0085003400F4005E009600F500D5003200A2005900990079004C00BB00B80015),
    .INIT_02(256'h0021004D008D00FA006500BD00AC00960042009A005A009900CB007A007B00F5),
    .INIT_03(256'h0062005F009F00B90041003B00BE00D500C400BE007E001F00820076005F0073),
    .INIT_04(256'h00A600830043007D00F800B20062001100E5003700F7003E0090003500D60052),
    .INIT_05(256'h009700B40074004C009600D000550020008700590099005C004C00F100B80030),
    .INIT_06(256'h002500ED002D00FE002500B4000C0092004B00DA001A0090004B0068003B00FC),
    .INIT_07(256'h0063007700B700B800110039009600D400C600EE002E001D00220072000F0071),
    .INIT_08(256'h00A600C90009007D006C00B20028001100E500A30063003E00B8003400420052),
    .INIT_09(256'h004300BE007E009800830078005F00F40087007C00BC005C000600F1009D0030),
    .INIT_0A(256'h00C400F70037001F0010007600160073002100DF001F00FA004100BC003E0096),
    .INIT_0B(256'h008F002900E9005400AC00E100C8003800B6006300A3006D0038009300820001),
    .INIT_0C(256'h004900C6000600920073006C002700FE0093008C004C004800E600D8006D0024),
    .INIT_0D(256'h00C6006900A9001D002C007300880071002400E3002300FF003900B600020093),
    .INIT_0E(256'h005B00960056008000D30048007700EC00B7002C00EC006C00A6009100CD0000),
    .INIT_0F(256'h00C200FD003D00190004007A001C0075002D00CB000B00F6006900A4002A009A),
    .INIT_10(256'h005A00B3007300810099004A005200ED00B5006600A6006E0032009500870002),
    .INIT_11(256'h00A800B800780073008E00AE0059001F00F9004100810022007C000D00A0004E),
    .INIT_12(256'h002A002E00EE00F100A300AB00CF009D0054005C009C008F0047005700BD00E3),
    .INIT_13(256'h00DE00930053000500D80042007200690015001700D700CE00D100D500F600A2),
    .INIT_14(256'h008900B000700052009E00EC0051003E00BB005100910060005C008900B0000C),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113
   (D,
    ap_sig_allocacmp_idx_i44_load__0,
    ap_enable_reg_pp0_iter2_reg_0,
    grp_ClefiaKeySet192_fu_162_rk_ce0,
    \rk_addr_reg_147_pp0_iter1_reg_reg[6]_0 ,
    \rk_addr_reg_147_pp0_iter1_reg_reg[5]_0 ,
    \ap_CS_fsm_reg[9] ,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
    ap_done_cache_reg,
    \ap_CS_fsm_reg[8] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ram_reg,
    ram_reg_0,
    grp_ClefiaKeySet256_fu_148_rk_ce0,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0,
    ram_reg_i_161__0_0,
    trunc_ln341_reg_287,
    ram_reg_i_150__2,
    ram_reg_i_150__2_0,
    ram_reg_i_220,
    ram_reg_i_212,
    ap_enable_reg_pp0_iter1,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg,
    ap_rst_n);
  output [6:0]D;
  output [1:0]ap_sig_allocacmp_idx_i44_load__0;
  output ap_enable_reg_pp0_iter2_reg_0;
  output grp_ClefiaKeySet192_fu_162_rk_ce0;
  output \rk_addr_reg_147_pp0_iter1_reg_reg[6]_0 ;
  output [5:0]\rk_addr_reg_147_pp0_iter1_reg_reg[5]_0 ;
  output \ap_CS_fsm_reg[9] ;
  output grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  output ap_done_cache_reg;
  output \ap_CS_fsm_reg[8] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input ram_reg;
  input ram_reg_0;
  input grp_ClefiaKeySet256_fu_148_rk_ce0;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0;
  input [3:0]ram_reg_i_161__0_0;
  input trunc_ln341_reg_287;
  input ram_reg_i_150__2;
  input ram_reg_i_150__2_0;
  input ram_reg_i_220;
  input [1:0]ram_reg_i_212;
  input ap_enable_reg_pp0_iter1;
  input grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg;
  input ap_rst_n;

  wire [6:0]D;
  wire [3:0]Q;
  wire add_ln121_fu_109_p2_carry_n_1;
  wire add_ln121_fu_109_p2_carry_n_2;
  wire add_ln121_fu_109_p2_carry_n_3;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]ap_sig_allocacmp_idx_i44_load__0;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg;
  wire [3:3]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_address1;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_we0;
  wire grp_ClefiaKeySet192_fu_162_rk_ce0;
  wire grp_ClefiaKeySet256_fu_148_rk_ce0;
  wire idx_i44_fu_340;
  wire idx_i44_fu_341;
  wire \idx_i44_fu_34_reg_n_0_[0] ;
  wire \idx_i44_fu_34_reg_n_0_[1] ;
  wire \idx_i44_fu_34_reg_n_0_[2] ;
  wire \idx_i44_fu_34_reg_n_0_[3] ;
  wire \idx_i44_fu_34_reg_n_0_[4] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_i_150__2;
  wire ram_reg_i_150__2_0;
  wire [3:0]ram_reg_i_161__0_0;
  wire [1:0]ram_reg_i_212;
  wire ram_reg_i_220;
  wire ram_reg_i_361_n_0;
  wire [7:0]rk_addr_reg_147;
  wire [7:6]rk_addr_reg_147_pp0_iter1_reg;
  wire [5:0]\rk_addr_reg_147_pp0_iter1_reg_reg[5]_0 ;
  wire \rk_addr_reg_147_pp0_iter1_reg_reg[6]_0 ;
  wire trunc_ln341_reg_287;
  wire [3:3]NLW_add_ln121_fu_109_p2_carry_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln121_fu_109_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln121_fu_109_p2_carry_CO_UNCONNECTED[3],add_ln121_fu_109_p2_carry_n_1,add_ln121_fu_109_p2_carry_n_2,add_ln121_fu_109_p2_carry_n_3}),
        .CYINIT(ap_sig_allocacmp_idx_i44_load__0[0]),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O(D[6:3]),
        .S({Q[3:1],flow_control_loop_pipe_sequential_init_U_n_16}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i44_fu_340),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_0),
        .Q(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_we0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_20 flow_control_loop_pipe_sequential_init_U
       (.D({grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_address1,D[2:0]}),
        .E(idx_i44_fu_341),
        .Q(Q[0]),
        .S(flow_control_loop_pipe_sequential_init_U_n_16),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_idx_i44_load__0(ap_sig_allocacmp_idx_i44_load__0),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(ram_reg_i_161__0_0[2:0]),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .idx_i44_fu_340(idx_i44_fu_340),
        .\idx_i44_fu_34_reg[0] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\idx_i44_fu_34_reg[2] (flow_control_loop_pipe_sequential_init_U_n_13),
        .\idx_i44_fu_34_reg[3] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\idx_i44_fu_34_reg[4] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\rk_addr_reg_147_reg[7] (\idx_i44_fu_34_reg_n_0_[4] ),
        .\rk_addr_reg_147_reg[7]_0 (\idx_i44_fu_34_reg_n_0_[3] ),
        .\rk_addr_reg_147_reg[7]_1 (\idx_i44_fu_34_reg_n_0_[1] ),
        .\rk_addr_reg_147_reg[7]_2 (\idx_i44_fu_34_reg_n_0_[0] ),
        .\rk_addr_reg_147_reg[7]_3 (\idx_i44_fu_34_reg_n_0_[2] ),
        .trunc_ln341_reg_287(trunc_ln341_reg_287));
  FDRE \idx_i44_fu_34_reg[0] 
       (.C(ap_clk),
        .CE(idx_i44_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\idx_i44_fu_34_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_i44_fu_34_reg[1] 
       (.C(ap_clk),
        .CE(idx_i44_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\idx_i44_fu_34_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_i44_fu_34_reg[2] 
       (.C(ap_clk),
        .CE(idx_i44_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\idx_i44_fu_34_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_i44_fu_34_reg[3] 
       (.C(ap_clk),
        .CE(idx_i44_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\idx_i44_fu_34_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx_i44_fu_34_reg[4] 
       (.C(ap_clk),
        .CE(idx_i44_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\idx_i44_fu_34_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    ram_reg_i_161__0
       (.I0(ram_reg_i_361_n_0),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0),
        .I2(ram_reg_i_161__0_0[2]),
        .I3(trunc_ln341_reg_287),
        .I4(ram_reg_i_150__2),
        .I5(ram_reg_i_150__2_0),
        .O(grp_ClefiaKeySet192_fu_162_rk_ce0));
  LUT6 #(
    .INIT(64'h33BF008000800080)) 
    ram_reg_i_361
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_we0),
        .I1(trunc_ln341_reg_287),
        .I2(ram_reg_i_161__0_0[1]),
        .I3(ram_reg_i_161__0_0[2]),
        .I4(ram_reg_i_161__0_0[3]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_361_n_0));
  LUT5 #(
    .INIT(32'h0200F200)) 
    ram_reg_i_407
       (.I0(ram_reg_i_161__0_0[1]),
        .I1(rk_addr_reg_147_pp0_iter1_reg[7]),
        .I2(ram_reg_i_161__0_0[2]),
        .I3(trunc_ln341_reg_287),
        .I4(ram_reg_i_212[1]),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'h337F0040FF7FCC40)) 
    ram_reg_i_419
       (.I0(rk_addr_reg_147_pp0_iter1_reg[6]),
        .I1(trunc_ln341_reg_287),
        .I2(ram_reg_i_161__0_0[1]),
        .I3(ram_reg_i_161__0_0[2]),
        .I4(ram_reg_i_220),
        .I5(ram_reg_i_212[0]),
        .O(\rk_addr_reg_147_pp0_iter1_reg_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    ram_reg_i_43__10
       (.I0(grp_ClefiaKeySet192_fu_162_rk_ce0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(grp_ClefiaKeySet256_fu_148_rk_ce0),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[0]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[1]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[2]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[3]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[4]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[5]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[5]_0 [5]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[6]),
        .Q(rk_addr_reg_147_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[7]),
        .Q(rk_addr_reg_147_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[0]),
        .Q(rk_addr_reg_147[0]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[1]),
        .Q(rk_addr_reg_147[1]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[2]),
        .Q(rk_addr_reg_147[2]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_address1),
        .Q(rk_addr_reg_147[3]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[3]),
        .Q(rk_addr_reg_147[4]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[5] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[4]),
        .Q(rk_addr_reg_147[5]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[6] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[5]),
        .Q(rk_addr_reg_147[6]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[7] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[6]),
        .Q(rk_addr_reg_147[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114
   (ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[7] ,
    D,
    \ap_CS_fsm_reg[7]_0 ,
    \idx_i58_fu_32_reg[3]_0 ,
    \ap_CS_fsm_reg[13] ,
    \idx_i58_fu_32_reg[3]_1 ,
    \ap_CS_fsm_reg[13]_0 ,
    grp_ClefiaKeySet192_fu_162_ap_ready,
    \ap_CS_fsm_reg[14] ,
    \idx_i58_load_reg_147_reg[2]_0 ,
    \trunc_ln341_reg_287_reg[0] ,
    \ap_CS_fsm_reg[14]_0 ,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[7]_1 ,
    grp_fu_226_p2,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
    \q1_reg[7] ,
    \q1_reg[5] ,
    \q0_reg[5] ,
    trunc_ln341_reg_287,
    \q0_reg[5]_0 ,
    g0_b4__4_i_1,
    g0_b5__4_i_1,
    grp_ClefiaKeySet192_fu_162_ap_start_reg,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0,
    ap_rst_n,
    ram_reg_i_89__5,
    ram_reg_i_89__5_0,
    ram_reg_i_89__5_1,
    ram_reg_i_89__5_2);
  output ap_enable_reg_pp0_iter1;
  output \ap_CS_fsm_reg[7] ;
  output [1:0]D;
  output [0:0]\ap_CS_fsm_reg[7]_0 ;
  output [3:0]\idx_i58_fu_32_reg[3]_0 ;
  output \ap_CS_fsm_reg[13] ;
  output [1:0]\idx_i58_fu_32_reg[3]_1 ;
  output \ap_CS_fsm_reg[13]_0 ;
  output grp_ClefiaKeySet192_fu_162_ap_ready;
  output \ap_CS_fsm_reg[14] ;
  output [2:0]\idx_i58_load_reg_147_reg[2]_0 ;
  output \trunc_ln341_reg_287_reg[0] ;
  output \ap_CS_fsm_reg[14]_0 ;
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input \ap_CS_fsm_reg[7]_1 ;
  input grp_fu_226_p2;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg;
  input [3:0]\q1_reg[7] ;
  input [4:0]\q1_reg[5] ;
  input [1:0]\q0_reg[5] ;
  input trunc_ln341_reg_287;
  input [1:0]\q0_reg[5]_0 ;
  input g0_b4__4_i_1;
  input [1:0]g0_b5__4_i_1;
  input grp_ClefiaKeySet192_fu_162_ap_start_reg;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0;
  input ap_rst_n;
  input ram_reg_i_89__5;
  input [0:0]ram_reg_i_89__5_0;
  input ram_reg_i_89__5_1;
  input [0:0]ram_reg_i_89__5_2;

  wire [1:0]D;
  wire [0:0]Q;
  wire [3:0]add_ln124_fu_88_p2;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]ap_sig_allocacmp_idx_i58_load;
  wire g0_b4__4_i_1;
  wire [1:0]g0_b5__4_i_1;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg;
  wire grp_ClefiaKeySet192_fu_162_ap_ready;
  wire grp_ClefiaKeySet192_fu_162_ap_start_reg;
  wire grp_fu_226_p2;
  wire idx_i58_fu_320;
  wire [3:0]\idx_i58_fu_32_reg[3]_0 ;
  wire [1:0]\idx_i58_fu_32_reg[3]_1 ;
  wire \idx_i58_fu_32_reg_n_0_[0] ;
  wire \idx_i58_fu_32_reg_n_0_[1] ;
  wire \idx_i58_fu_32_reg_n_0_[2] ;
  wire \idx_i58_fu_32_reg_n_0_[3] ;
  wire [3:3]idx_i58_load_reg_147;
  wire [2:0]\idx_i58_load_reg_147_reg[2]_0 ;
  wire [1:0]\q0_reg[5] ;
  wire [1:0]\q0_reg[5]_0 ;
  wire [4:0]\q1_reg[5] ;
  wire [3:0]\q1_reg[7] ;
  wire ram_reg_i_89__5;
  wire [0:0]ram_reg_i_89__5_0;
  wire ram_reg_i_89__5_1;
  wire [0:0]ram_reg_i_89__5_2;
  wire trunc_ln341_reg_287;
  wire \trunc_ln341_reg_287_reg[0] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i58_fu_320),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_19 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln124_fu_88_p2(add_ln124_fu_88_p2),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[7]_1 (\ap_CS_fsm_reg[7]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(\idx_i58_fu_32_reg_n_0_[2] ),
        .ap_enable_reg_pp0_iter1_reg_0(\idx_i58_fu_32_reg_n_0_[1] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_idx_i58_load(ap_sig_allocacmp_idx_i58_load),
        .g0_b4__4_i_1_0(g0_b4__4_i_1),
        .g0_b5__4_i_1_0(g0_b5__4_i_1),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg),
        .grp_ClefiaKeySet192_fu_162_ap_ready(grp_ClefiaKeySet192_fu_162_ap_ready),
        .grp_ClefiaKeySet192_fu_162_ap_start_reg(grp_ClefiaKeySet192_fu_162_ap_start_reg),
        .grp_fu_226_p2(grp_fu_226_p2),
        .idx_i58_fu_320(idx_i58_fu_320),
        .\idx_i58_fu_32_reg[3] (\idx_i58_fu_32_reg[3]_0 ),
        .\idx_i58_fu_32_reg[3]_0 (\idx_i58_fu_32_reg[3]_1 ),
        .\idx_i58_load_reg_147_reg[0] (\idx_i58_fu_32_reg_n_0_[0] ),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[5]_0 (\q0_reg[5]_0 ),
        .\q1_reg[5] (\q1_reg[5] ),
        .\q1_reg[7] (\idx_i58_fu_32_reg_n_0_[3] ),
        .\q1_reg[7]_0 (\q1_reg[7] ),
        .trunc_ln341_reg_287(trunc_ln341_reg_287));
  FDRE \idx_i58_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(idx_i58_fu_320),
        .D(add_ln124_fu_88_p2[0]),
        .Q(\idx_i58_fu_32_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_i58_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(idx_i58_fu_320),
        .D(add_ln124_fu_88_p2[1]),
        .Q(\idx_i58_fu_32_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_i58_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(idx_i58_fu_320),
        .D(add_ln124_fu_88_p2[2]),
        .Q(\idx_i58_fu_32_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_i58_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(idx_i58_fu_320),
        .D(add_ln124_fu_88_p2[3]),
        .Q(\idx_i58_fu_32_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx_i58_load_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i58_load[0]),
        .Q(\idx_i58_load_reg_147_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \idx_i58_load_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i58_load[1]),
        .Q(\idx_i58_load_reg_147_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \idx_i58_load_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_i58_fu_32_reg[3]_1 [0]),
        .Q(\idx_i58_load_reg_147_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \idx_i58_load_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_i58_fu_32_reg[3]_1 [1]),
        .Q(idx_i58_load_reg_147),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF2020000F202)) 
    ram_reg_i_243
       (.I0(\q1_reg[5] [4]),
        .I1(idx_i58_load_reg_147),
        .I2(ram_reg_i_89__5),
        .I3(ram_reg_i_89__5_0),
        .I4(ram_reg_i_89__5_1),
        .I5(ram_reg_i_89__5_2),
        .O(\ap_CS_fsm_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_553
       (.I0(\q1_reg[5] [4]),
        .I1(idx_i58_load_reg_147),
        .O(\ap_CS_fsm_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h00570000)) 
    ram_reg_i_561
       (.I0(trunc_ln341_reg_287),
        .I1(\q1_reg[5] [2]),
        .I2(\q1_reg[5] [3]),
        .I3(idx_i58_load_reg_147),
        .I4(\q1_reg[5] [4]),
        .O(\trunc_ln341_reg_287_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1
   (Q,
    \ap_CS_fsm_reg[2]_0 ,
    q0_reg,
    DOBDO,
    ADDRARDADDR,
    WEA,
    fout_ce0,
    fout_ce1,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[47]_0 ,
    fin_ce0,
    fin_ce1,
    DIBDI,
    DIADI,
    ap_done_cache_reg,
    WEBWE,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[2]_1 ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
    ADDRBWRADDR,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
    ap_rst_n,
    ram_reg,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp0_iter1,
    \src_load_17_reg_1202_reg[7] ,
    DOADO,
    D,
    \reg_297_reg[7] ,
    \reg_297_reg[7]_0 );
  output [0:0]Q;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [7:0]q0_reg;
  output [7:0]DOBDO;
  output [3:0]ADDRARDADDR;
  output [0:0]WEA;
  output fout_ce0;
  output fout_ce1;
  output [1:0]\ap_CS_fsm_reg[5]_0 ;
  output [3:0]\ap_CS_fsm_reg[3]_0 ;
  output [3:0]\ap_CS_fsm_reg[47]_0 ;
  output fin_ce0;
  output fin_ce1;
  output [7:0]DIBDI;
  output [7:0]DIADI;
  output ap_done_cache_reg;
  output [0:0]WEBWE;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[2]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg;
  input [8:0]ADDRBWRADDR;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  input ap_rst_n;
  input [3:0]ram_reg;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg;
  input [1:0]ram_reg_0;
  input [3:0]ram_reg_1;
  input ap_enable_reg_pp0_iter1;
  input [7:0]\src_load_17_reg_1202_reg[7] ;
  input [7:0]DOADO;
  input [7:0]D;
  input [7:0]\reg_297_reg[7] ;
  input [7:0]\reg_297_reg[7]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [2:0]add_ln210_fu_783_p2;
  wire [7:4]add_ln215_fu_798_p2;
  wire \ap_CS_fsm[1]_i_10__0_n_0 ;
  wire \ap_CS_fsm[1]_i_2__1_n_0 ;
  wire \ap_CS_fsm[1]_i_3__0_n_0 ;
  wire \ap_CS_fsm[1]_i_4__0_n_0 ;
  wire \ap_CS_fsm[1]_i_5__0_n_0 ;
  wire \ap_CS_fsm[1]_i_6__0_n_0 ;
  wire \ap_CS_fsm[1]_i_7__0_n_0 ;
  wire \ap_CS_fsm[1]_i_8__0_n_0 ;
  wire \ap_CS_fsm[1]_i_9__0_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage27;
  wire ap_CS_fsm_pp0_stage28;
  wire ap_CS_fsm_pp0_stage29;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage31;
  wire ap_CS_fsm_pp0_stage32;
  wire ap_CS_fsm_pp0_stage35;
  wire ap_CS_fsm_pp0_stage36;
  wire ap_CS_fsm_pp0_stage37;
  wire ap_CS_fsm_pp0_stage38;
  wire ap_CS_fsm_pp0_stage39;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage40;
  wire ap_CS_fsm_pp0_stage41;
  wire ap_CS_fsm_pp0_stage42;
  wire ap_CS_fsm_pp0_stage43;
  wire ap_CS_fsm_pp0_stage44;
  wire ap_CS_fsm_pp0_stage45;
  wire ap_CS_fsm_pp0_stage46;
  wire ap_CS_fsm_pp0_stage47;
  wire ap_CS_fsm_pp0_stage48;
  wire ap_CS_fsm_pp0_stage49;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage50;
  wire ap_CS_fsm_pp0_stage51;
  wire ap_CS_fsm_pp0_stage52;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire [3:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire [3:0]\ap_CS_fsm_reg[47]_0 ;
  wire [1:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_i_1__14_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1__6_n_0;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]\clefia_s0_U/q0_reg ;
  wire clefia_s0_ce0;
  wire [7:0]\clefia_s1_U/q0_reg ;
  wire clefia_s1_ce0;
  wire con192_U_n_17;
  wire con192_U_n_18;
  wire con192_U_n_19;
  wire con192_U_n_20;
  wire con192_U_n_21;
  wire con192_U_n_38;
  wire con192_U_n_39;
  wire con192_U_n_40;
  wire con192_U_n_41;
  wire con192_address01;
  wire con192_ce0;
  wire fin_ce0;
  wire fin_ce1;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire fout_ce0;
  wire fout_ce1;
  wire grp_ClefiaF0Xor_1_fu_722_ap_start_reg;
  wire grp_ClefiaF0Xor_1_fu_722_n_18;
  wire grp_ClefiaF0Xor_1_fu_722_n_21;
  wire grp_ClefiaF0Xor_1_fu_722_n_22;
  wire grp_ClefiaF0Xor_1_fu_722_n_23;
  wire grp_ClefiaF0Xor_1_fu_722_n_29;
  wire grp_ClefiaF0Xor_1_fu_722_n_31;
  wire grp_ClefiaF0Xor_1_fu_722_n_32;
  wire grp_ClefiaF0Xor_1_fu_722_n_33;
  wire grp_ClefiaF0Xor_1_fu_722_n_34;
  wire grp_ClefiaF0Xor_1_fu_722_n_35;
  wire grp_ClefiaF0Xor_1_fu_722_n_36;
  wire grp_ClefiaF0Xor_1_fu_722_n_37;
  wire grp_ClefiaF0Xor_1_fu_722_n_38;
  wire grp_ClefiaF0Xor_1_fu_722_n_39;
  wire grp_ClefiaF0Xor_1_fu_722_n_40;
  wire grp_ClefiaF0Xor_1_fu_722_n_41;
  wire grp_ClefiaF0Xor_1_fu_722_n_42;
  wire grp_ClefiaF0Xor_1_fu_722_n_43;
  wire grp_ClefiaF0Xor_1_fu_722_n_44;
  wire grp_ClefiaF0Xor_1_fu_722_n_45;
  wire grp_ClefiaF0Xor_1_fu_722_n_46;
  wire grp_ClefiaF0Xor_1_fu_722_n_47;
  wire grp_ClefiaF0Xor_1_fu_722_n_48;
  wire grp_ClefiaF0Xor_1_fu_722_n_49;
  wire grp_ClefiaF0Xor_1_fu_722_n_50;
  wire grp_ClefiaF0Xor_1_fu_722_n_51;
  wire grp_ClefiaF0Xor_1_fu_722_n_62;
  wire grp_ClefiaF0Xor_1_fu_722_n_64;
  wire grp_ClefiaF0Xor_1_fu_722_n_65;
  wire grp_ClefiaF0Xor_1_fu_722_n_66;
  wire grp_ClefiaF0Xor_1_fu_722_n_67;
  wire grp_ClefiaF0Xor_1_fu_722_n_68;
  wire grp_ClefiaF0Xor_1_fu_722_n_69;
  wire grp_ClefiaF0Xor_1_fu_722_n_70;
  wire grp_ClefiaF0Xor_1_fu_722_n_71;
  wire grp_ClefiaF0Xor_1_fu_722_n_72;
  wire grp_ClefiaF0Xor_1_fu_722_n_73;
  wire grp_ClefiaF0Xor_1_fu_722_n_74;
  wire grp_ClefiaF0Xor_1_fu_722_n_75;
  wire grp_ClefiaF0Xor_1_fu_722_n_76;
  wire grp_ClefiaF0Xor_1_fu_722_n_77;
  wire grp_ClefiaF0Xor_1_fu_722_n_78;
  wire grp_ClefiaF1Xor_1_fu_743_ap_start_reg;
  wire grp_ClefiaF1Xor_1_fu_743_n_17;
  wire grp_ClefiaF1Xor_1_fu_743_n_36;
  wire grp_ClefiaF1Xor_1_fu_743_n_37;
  wire grp_ClefiaF1Xor_1_fu_743_n_38;
  wire grp_ClefiaF1Xor_1_fu_743_n_39;
  wire grp_ClefiaF1Xor_1_fu_743_n_40;
  wire grp_ClefiaF1Xor_1_fu_743_n_41;
  wire grp_ClefiaF1Xor_1_fu_743_n_42;
  wire grp_ClefiaF1Xor_1_fu_743_n_43;
  wire grp_ClefiaF1Xor_1_fu_743_n_44;
  wire grp_ClefiaF1Xor_1_fu_743_n_45;
  wire grp_ClefiaF1Xor_1_fu_743_n_5;
  wire grp_ClefiaF1Xor_1_fu_743_n_54;
  wire grp_ClefiaF1Xor_1_fu_743_n_55;
  wire grp_ClefiaF1Xor_1_fu_743_n_56;
  wire grp_ClefiaF1Xor_1_fu_743_n_57;
  wire grp_ClefiaF1Xor_1_fu_743_n_58;
  wire grp_ClefiaF1Xor_1_fu_743_n_59;
  wire grp_ClefiaF1Xor_1_fu_743_n_6;
  wire grp_ClefiaF1Xor_1_fu_743_n_64;
  wire grp_ClefiaF1Xor_1_fu_743_n_65;
  wire grp_ClefiaF1Xor_1_fu_743_n_66;
  wire grp_ClefiaF1Xor_1_fu_743_n_67;
  wire grp_ClefiaF1Xor_1_fu_743_n_68;
  wire grp_ClefiaF1Xor_1_fu_743_n_69;
  wire grp_ClefiaF1Xor_1_fu_743_n_70;
  wire grp_ClefiaF1Xor_1_fu_743_n_71;
  wire grp_ClefiaF1Xor_1_fu_743_n_9;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  wire [7:0]grp_fu_302_p2;
  wire [7:0]grp_fu_302_p2_0;
  wire icmp_ln216_reg_841;
  wire idx41_fu_1180;
  wire idx41_fu_11801_out;
  wire [7:4]idx41_fu_118_reg;
  wire [7:4]idx41_load_reg_845;
  wire [6:6]or_ln134_7_fu_961_p3;
  wire [7:0]q0_reg;
  wire \r_assign_fu_122[3]_i_3__0_n_0 ;
  wire [3:0]r_assign_fu_122_reg;
  wire [3:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire [3:0]ram_reg_1;
  wire ram_reg_i_104__0_n_0;
  wire ram_reg_i_106__0_n_0;
  wire ram_reg_i_172_n_0;
  wire ram_reg_i_22__3_n_0;
  wire ram_reg_i_24__3_n_0;
  wire ram_reg_i_26__2_n_0;
  wire ram_reg_i_28__2_n_0;
  wire ram_reg_i_29__2_n_0;
  wire ram_reg_i_29__3_n_0;
  wire ram_reg_i_30__1_n_0;
  wire ram_reg_i_30__2_n_0;
  wire ram_reg_i_31__2_n_0;
  wire ram_reg_i_32__3_n_0;
  wire ram_reg_i_34__2_n_0;
  wire ram_reg_i_34__3_n_0;
  wire ram_reg_i_35__11_n_0;
  wire ram_reg_i_35__2_n_0;
  wire ram_reg_i_36__2_n_0;
  wire ram_reg_i_36__3_n_0;
  wire ram_reg_i_37__3_n_0;
  wire ram_reg_i_39__3_n_0;
  wire ram_reg_i_40__1_n_0;
  wire ram_reg_i_40__2_n_0;
  wire ram_reg_i_41__2_n_0;
  wire ram_reg_i_41__3_n_0;
  wire ram_reg_i_42__1_n_0;
  wire ram_reg_i_42__2_n_0;
  wire ram_reg_i_43__11_n_0;
  wire ram_reg_i_43__2_n_0;
  wire ram_reg_i_46__2_n_0;
  wire ram_reg_i_46__3_n_0;
  wire ram_reg_i_47__2_n_0;
  wire ram_reg_i_47__3_n_0;
  wire ram_reg_i_50__3_n_0;
  wire ram_reg_i_52__3_n_0;
  wire ram_reg_i_54__3_n_0;
  wire ram_reg_i_56__2_n_0;
  wire ram_reg_i_57__3_n_0;
  wire ram_reg_i_58__3_n_0;
  wire ram_reg_i_59__2_n_0;
  wire ram_reg_i_60__2_n_0;
  wire ram_reg_i_61__2_n_0;
  wire ram_reg_i_64__2_n_0;
  wire ram_reg_i_65__2_n_0;
  wire ram_reg_i_66__2_n_0;
  wire ram_reg_i_67__2_n_0;
  wire ram_reg_i_68__2_n_0;
  wire ram_reg_i_69__2_n_0;
  wire ram_reg_i_70__2_n_0;
  wire ram_reg_i_86__0_n_0;
  wire ram_reg_i_89__0_n_0;
  wire ram_reg_i_91__0_n_0;
  wire ram_reg_i_92__0_n_0;
  wire ram_reg_i_93__0_n_0;
  wire ram_reg_i_96__0_n_0;
  wire ram_reg_i_97__0_n_0;
  wire [7:0]\reg_297_reg[7] ;
  wire [7:0]\reg_297_reg[7]_0 ;
  wire reg_3080;
  wire [7:0]sel;
  wire [7:0]sel_1;
  wire [7:0]src_load_17_reg_1202;
  wire [7:0]\src_load_17_reg_1202_reg[7] ;
  wire [7:0]src_load_45_reg_1043;
  wire [3:0]x_assign_10_reg_1227;
  wire [4:4]x_assign_9_fu_887_p3;
  wire [7:0]xor_ln124_3_fu_556_p2;
  wire [7:0]xor_ln124_60_fu_514_p2;
  wire [4:0]xor_ln180_fu_684_p2;

  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hAAAAEAEE)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(ap_CS_fsm_pp0_stage52),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(icmp_ln216_reg_841),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_10__0 
       (.I0(ap_CS_fsm_pp0_stage51),
        .I1(ap_CS_fsm_pp0_stage39),
        .I2(ap_CS_fsm_pp0_stage47),
        .I3(ap_CS_fsm_pp0_stage40),
        .O(\ap_CS_fsm[1]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .I1(\ap_CS_fsm[1]_i_3__0_n_0 ),
        .I2(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .I3(\ap_CS_fsm[1]_i_5__0_n_0 ),
        .I4(\ap_CS_fsm[1]_i_6__0_n_0 ),
        .I5(\ap_CS_fsm[1]_i_7__0_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(con192_U_n_19),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(\ap_CS_fsm_reg_n_0_[26] ),
        .I3(ap_CS_fsm_pp0_stage27),
        .I4(ap_CS_fsm_pp0_stage9),
        .O(\ap_CS_fsm[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(\ap_CS_fsm_reg_n_0_[7] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(\ap_CS_fsm_reg_n_0_[33] ),
        .I5(ap_CS_fsm_pp0_stage37),
        .O(\ap_CS_fsm[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(con192_U_n_21),
        .I1(ap_CS_fsm_pp0_stage35),
        .I2(\ap_CS_fsm_reg_n_0_[17] ),
        .I3(ap_CS_fsm_pp0_stage18),
        .I4(ap_CS_fsm_pp0_stage36),
        .O(\ap_CS_fsm[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \ap_CS_fsm[1]_i_5__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(icmp_ln216_reg_841),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6__0 
       (.I0(\ap_CS_fsm_reg_n_0_[6] ),
        .I1(\ap_CS_fsm_reg_n_0_[24] ),
        .I2(\ap_CS_fsm_reg_n_0_[15] ),
        .I3(con192_U_n_18),
        .I4(ram_reg_i_59__2_n_0),
        .I5(con192_U_n_20),
        .O(\ap_CS_fsm[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_7__0 
       (.I0(\ap_CS_fsm[1]_i_8__0_n_0 ),
        .I1(\ap_CS_fsm[1]_i_9__0_n_0 ),
        .I2(\ap_CS_fsm[1]_i_10__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage38),
        .I4(ap_CS_fsm_pp0_stage44),
        .I5(ap_CS_fsm_pp0_stage43),
        .O(\ap_CS_fsm[1]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8__0 
       (.I0(ap_CS_fsm_pp0_stage46),
        .I1(ap_CS_fsm_pp0_stage45),
        .I2(ap_CS_fsm_pp0_stage42),
        .I3(ap_CS_fsm_pp0_stage41),
        .O(\ap_CS_fsm[1]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9__0 
       (.I0(ap_CS_fsm_pp0_stage52),
        .I1(ap_CS_fsm_pp0_stage48),
        .I2(ap_CS_fsm_pp0_stage50),
        .I3(ap_CS_fsm_pp0_stage49),
        .O(\ap_CS_fsm[1]_i_9__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage16),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(ap_CS_fsm_pp0_stage18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage18),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage20),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage21),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage22),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(ap_CS_fsm_pp0_stage27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage27),
        .Q(ap_CS_fsm_pp0_stage28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage28),
        .Q(ap_CS_fsm_pp0_stage29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage29),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(ap_CS_fsm_pp0_stage31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage31),
        .Q(ap_CS_fsm_pp0_stage32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage32),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[34] ),
        .Q(ap_CS_fsm_pp0_stage35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage35),
        .Q(ap_CS_fsm_pp0_stage36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage36),
        .Q(ap_CS_fsm_pp0_stage37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage37),
        .Q(ap_CS_fsm_pp0_stage38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage38),
        .Q(ap_CS_fsm_pp0_stage39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage39),
        .Q(ap_CS_fsm_pp0_stage40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage40),
        .Q(ap_CS_fsm_pp0_stage41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage41),
        .Q(ap_CS_fsm_pp0_stage42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage42),
        .Q(ap_CS_fsm_pp0_stage43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage43),
        .Q(ap_CS_fsm_pp0_stage44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage44),
        .Q(ap_CS_fsm_pp0_stage45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage45),
        .Q(ap_CS_fsm_pp0_stage46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage46),
        .Q(ap_CS_fsm_pp0_stage47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage47),
        .Q(ap_CS_fsm_pp0_stage48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage48),
        .Q(ap_CS_fsm_pp0_stage49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage49),
        .Q(ap_CS_fsm_pp0_stage50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage50),
        .Q(ap_CS_fsm_pp0_stage51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage51),
        .Q(ap_CS_fsm_pp0_stage52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter0_reg_i_1__14
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ap_enable_reg_pp0_iter0_reg_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_reg_i_1__14_n_0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h000088AAA0008800)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage52),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1_0),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCFC00A0A00000A0A)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__6
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage52),
        .I5(icmp_ln216_reg_841),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1__6_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1__6_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R con192_U
       (.ADDRARDADDR({sel[7:3],sel[1:0]}),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(grp_fu_302_p2_0),
        .DOADO(q0_reg),
        .DOBDO(DOBDO),
        .Q({ap_CS_fsm_pp0_stage32,ap_CS_fsm_pp0_stage31,\ap_CS_fsm_reg_n_0_[30] ,ap_CS_fsm_pp0_stage29,ap_CS_fsm_pp0_stage28,\ap_CS_fsm_reg_n_0_[23] ,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage20,ap_CS_fsm_pp0_stage19,\ap_CS_fsm_reg_n_0_[14] ,ap_CS_fsm_pp0_stage13,\ap_CS_fsm_reg_n_0_[12] ,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,\ap_CS_fsm_reg_n_0_[3] ,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[12] (con192_U_n_21),
        .\ap_CS_fsm_reg[14] (con192_U_n_20),
        .\ap_CS_fsm_reg[19] (con192_U_n_17),
        .\ap_CS_fsm_reg[3] (con192_U_n_19),
        .\ap_CS_fsm_reg[5] (con192_U_n_18),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .con192_address01(con192_address01),
        .con192_ce0(con192_ce0),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .\idx41_load_reg_845_reg[7] ({con192_U_n_38,con192_U_n_39,con192_U_n_40,con192_U_n_41}),
        .q0_reg_0(xor_ln124_60_fu_514_p2),
        .q0_reg_1(grp_fu_302_p2),
        .q0_reg_2(xor_ln124_3_fu_556_p2),
        .q0_reg_3(ram_reg_i_26__2_n_0),
        .\reg_308_reg[7] ({grp_ClefiaF0Xor_1_fu_722_n_71,grp_ClefiaF0Xor_1_fu_722_n_72,grp_ClefiaF0Xor_1_fu_722_n_73,grp_ClefiaF0Xor_1_fu_722_n_74,grp_ClefiaF0Xor_1_fu_722_n_75,grp_ClefiaF0Xor_1_fu_722_n_76,grp_ClefiaF0Xor_1_fu_722_n_77,grp_ClefiaF0Xor_1_fu_722_n_78}),
        .\reg_308_reg[7]_0 ({grp_ClefiaF1Xor_1_fu_743_n_64,grp_ClefiaF1Xor_1_fu_743_n_65,grp_ClefiaF1Xor_1_fu_743_n_66,grp_ClefiaF1Xor_1_fu_743_n_67,grp_ClefiaF1Xor_1_fu_743_n_68,grp_ClefiaF1Xor_1_fu_743_n_69,grp_ClefiaF1Xor_1_fu_743_n_70,grp_ClefiaF1Xor_1_fu_743_n_71}),
        .\rk_offset_read_reg_972_reg[7] (idx41_load_reg_845),
        .\rk_offset_read_reg_972_reg[7]_0 (idx41_fu_118_reg),
        .\xor_ln124_3_reg_1242_reg[7] (src_load_17_reg_1202),
        .\xor_ln124_60_reg_1084_reg[7] (src_load_45_reg_1043));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_15 flow_control_loop_pipe_sequential_init_U
       (.Q({ap_CS_fsm_pp0_stage52,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(idx41_fu_1180),
        .add_ln210_fu_783_p2(add_ln210_fu_783_p2),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_7),
        .ap_loop_init_int_reg_1(ram_reg_i_26__2_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .icmp_ln216_reg_841(icmp_ln216_reg_841),
        .r_assign_fu_122_reg(r_assign_fu_122_reg),
        .\r_assign_fu_122_reg[3]_0 (flow_control_loop_pipe_sequential_init_U_n_1),
        .\r_assign_fu_122_reg[3]_1 (\r_assign_fu_122[3]_i_3__0_n_0 ),
        .r_assign_fu_122_reg_3_sp_1(flow_control_loop_pipe_sequential_init_U_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1 grp_ClefiaF0Xor_1_fu_722
       (.ADDRARDADDR(sel[7:3]),
        .ADDRBWRADDR(sel_1),
        .D({con192_U_n_38,con192_U_n_39,con192_U_n_40,con192_U_n_41}),
        .DOADO(DOADO),
        .DOBDO(\clefia_s0_U/q0_reg ),
        .E(reg_3080),
        .Q({ap_CS_fsm_pp0_stage3,Q}),
        .\ap_CS_fsm_reg[18] (grp_ClefiaF0Xor_1_fu_722_n_70),
        .\ap_CS_fsm_reg[37] (grp_ClefiaF0Xor_1_fu_722_n_50),
        .\ap_CS_fsm_reg[37]_0 (grp_ClefiaF0Xor_1_fu_722_n_51),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 [1:0]),
        .\ap_CS_fsm_reg[3]_1 (grp_ClefiaF0Xor_1_fu_722_n_34),
        .\ap_CS_fsm_reg[3]_10 (grp_ClefiaF0Xor_1_fu_722_n_43),
        .\ap_CS_fsm_reg[3]_11 (grp_ClefiaF0Xor_1_fu_722_n_44),
        .\ap_CS_fsm_reg[3]_12 (grp_ClefiaF0Xor_1_fu_722_n_45),
        .\ap_CS_fsm_reg[3]_13 (grp_ClefiaF0Xor_1_fu_722_n_46),
        .\ap_CS_fsm_reg[3]_14 (grp_ClefiaF0Xor_1_fu_722_n_47),
        .\ap_CS_fsm_reg[3]_15 (grp_ClefiaF0Xor_1_fu_722_n_48),
        .\ap_CS_fsm_reg[3]_16 (grp_ClefiaF0Xor_1_fu_722_n_49),
        .\ap_CS_fsm_reg[3]_17 (grp_ClefiaF0Xor_1_fu_722_n_69),
        .\ap_CS_fsm_reg[3]_2 (grp_ClefiaF0Xor_1_fu_722_n_35),
        .\ap_CS_fsm_reg[3]_3 (grp_ClefiaF0Xor_1_fu_722_n_36),
        .\ap_CS_fsm_reg[3]_4 (grp_ClefiaF0Xor_1_fu_722_n_37),
        .\ap_CS_fsm_reg[3]_5 (grp_ClefiaF0Xor_1_fu_722_n_38),
        .\ap_CS_fsm_reg[3]_6 (grp_ClefiaF0Xor_1_fu_722_n_39),
        .\ap_CS_fsm_reg[3]_7 (grp_ClefiaF0Xor_1_fu_722_n_40),
        .\ap_CS_fsm_reg[3]_8 (grp_ClefiaF0Xor_1_fu_722_n_41),
        .\ap_CS_fsm_reg[3]_9 (grp_ClefiaF0Xor_1_fu_722_n_42),
        .\ap_CS_fsm_reg[40] (grp_ClefiaF0Xor_1_fu_722_n_33),
        .\ap_CS_fsm_reg[43] (\ap_CS_fsm_reg[47]_0 [0]),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 [0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter2_reg_0(grp_ClefiaF0Xor_1_fu_722_n_18),
        .ap_enable_reg_pp0_iter2_reg_1(grp_ClefiaF0Xor_1_fu_722_n_21),
        .\ap_port_reg_dst_offset_reg[4]_0 (grp_ClefiaF0Xor_1_fu_722_n_22),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .con192_address01(con192_address01),
        .\dst_offset_read_reg_1002_reg[4]_0 (grp_ClefiaF0Xor_1_fu_722_n_23),
        .fin_ce1(fin_ce1),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .grp_ClefiaF0Xor_1_fu_722_ap_start_reg(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg(grp_ClefiaF0Xor_1_fu_722_n_31),
        .grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg_0(grp_ClefiaF0Xor_1_fu_722_n_32),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .q0_reg_1(\clefia_s1_U/q0_reg ),
        .q0_reg_2({grp_ClefiaF0Xor_1_fu_722_n_62,x_assign_9_fu_887_p3,grp_ClefiaF0Xor_1_fu_722_n_64,grp_ClefiaF0Xor_1_fu_722_n_65,grp_ClefiaF0Xor_1_fu_722_n_66}),
        .q0_reg_3({grp_ClefiaF0Xor_1_fu_722_n_67,grp_ClefiaF0Xor_1_fu_722_n_68}),
        .q0_reg_4({grp_ClefiaF1Xor_1_fu_743_n_38,grp_ClefiaF1Xor_1_fu_743_n_39,grp_ClefiaF1Xor_1_fu_743_n_40,grp_ClefiaF1Xor_1_fu_743_n_41,grp_ClefiaF1Xor_1_fu_743_n_42,grp_ClefiaF1Xor_1_fu_743_n_43,grp_ClefiaF1Xor_1_fu_743_n_44,grp_ClefiaF1Xor_1_fu_743_n_45}),
        .q0_reg_5(grp_ClefiaF1Xor_1_fu_743_n_54),
        .q0_reg_6(grp_ClefiaF1Xor_1_fu_743_n_55),
        .q0_reg_7(grp_ClefiaF1Xor_1_fu_743_n_56),
        .q0_reg_8(grp_ClefiaF1Xor_1_fu_743_n_57),
        .q0_reg_9(grp_ClefiaF1Xor_1_fu_743_n_58),
        .ram_reg({ap_CS_fsm_pp0_stage41,ap_CS_fsm_pp0_stage40,ap_CS_fsm_pp0_stage39,ap_CS_fsm_pp0_stage38,ap_CS_fsm_pp0_stage37,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage18,\ap_CS_fsm_reg_n_0_[0] }),
        .ram_reg_0(ram_reg[3:2]),
        .ram_reg_1(ram_reg_i_29__3_n_0),
        .ram_reg_10(ram_reg_i_46__3_n_0),
        .ram_reg_11(ram_reg_i_47__3_n_0),
        .ram_reg_12(ram_reg_i_104__0_n_0),
        .ram_reg_13(grp_ClefiaF1Xor_1_fu_743_n_9),
        .ram_reg_14(ram_reg_i_106__0_n_0),
        .ram_reg_15(ram_reg_i_43__2_n_0),
        .ram_reg_16(ram_reg_i_46__2_n_0),
        .ram_reg_17(ram_reg_i_30__1_n_0),
        .ram_reg_18(ram_reg_1[1:0]),
        .ram_reg_19(ram_reg_i_36__2_n_0),
        .ram_reg_2(ram_reg_i_30__2_n_0),
        .ram_reg_20(grp_ClefiaF1Xor_1_fu_743_n_37),
        .ram_reg_21(ram_reg_i_70__2_n_0),
        .ram_reg_22(ram_reg_i_57__3_n_0),
        .ram_reg_23(ram_reg_i_37__3_n_0),
        .ram_reg_24(grp_ClefiaF1Xor_1_fu_743_n_5),
        .ram_reg_25(ram_reg_i_22__3_n_0),
        .ram_reg_26(ram_reg_i_24__3_n_0),
        .ram_reg_27(grp_ClefiaF1Xor_1_fu_743_n_6),
        .ram_reg_28(ram_reg_i_52__3_n_0),
        .ram_reg_29(ram_reg_i_40__1_n_0),
        .ram_reg_3(ram_reg_i_32__3_n_0),
        .ram_reg_30(ram_reg_i_41__2_n_0),
        .ram_reg_31(ram_reg_i_42__1_n_0),
        .ram_reg_32(ram_reg_i_68__2_n_0),
        .ram_reg_33(ram_reg_i_69__2_n_0),
        .ram_reg_34(grp_ClefiaF1Xor_1_fu_743_n_17),
        .ram_reg_35(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .ram_reg_4(grp_ClefiaF1Xor_1_fu_743_n_36),
        .ram_reg_5(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .ram_reg_6(ram_reg_i_26__2_n_0),
        .ram_reg_7(ram_reg_i_91__0_n_0),
        .ram_reg_8(ram_reg_0[0]),
        .ram_reg_9(ram_reg_i_50__3_n_0),
        .ram_reg_i_49__3_0(ram_reg_i_58__3_n_0),
        .\reg_297_reg[7]_0 ({grp_ClefiaF0Xor_1_fu_722_n_71,grp_ClefiaF0Xor_1_fu_722_n_72,grp_ClefiaF0Xor_1_fu_722_n_73,grp_ClefiaF0Xor_1_fu_722_n_74,grp_ClefiaF0Xor_1_fu_722_n_75,grp_ClefiaF0Xor_1_fu_722_n_76,grp_ClefiaF0Xor_1_fu_722_n_77,grp_ClefiaF0Xor_1_fu_722_n_78}),
        .\reg_297_reg[7]_1 (\reg_297_reg[7] ),
        .\reg_308_reg[7]_0 (grp_fu_302_p2_0),
        .\src_load_45_reg_1043_reg[7]_0 (src_load_45_reg_1043),
        .\src_load_45_reg_1043_reg[7]_1 (\src_load_17_reg_1202_reg[7] ),
        .\src_offset_read_reg_977_reg[4]_0 (grp_ClefiaF0Xor_1_fu_722_n_29),
        .\trunc_ln134_31_reg_1232_reg[5] (xor_ln180_fu_684_p2),
        .\xor_ln124_60_reg_1084_reg[7]_0 (xor_ln124_60_fu_514_p2),
        .\xor_ln124_reg_1018_reg[7]_0 (D),
        .\xor_ln180_reg_1267_reg[3] (x_assign_10_reg_1227),
        .\xor_ln180_reg_1267_reg[4] (or_ln134_7_fu_961_p3));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_1_fu_722_n_70),
        .Q(grp_ClefiaF0Xor_1_fu_722_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_1 grp_ClefiaF1Xor_1_fu_743
       (.ADDRARDADDR({ADDRARDADDR[3],ADDRARDADDR[1:0]}),
        .ADDRBWRADDR(sel_1),
        .D(or_ln134_7_fu_961_p3),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .DOBDO(\clefia_s0_U/q0_reg ),
        .E(reg_3080),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .WEA(WEA),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaF1Xor_1_fu_743_n_6),
        .\ap_CS_fsm_reg[1]_1 (grp_ClefiaF1Xor_1_fu_743_n_37),
        .\ap_CS_fsm_reg[1]_2 (grp_ClefiaF1Xor_1_fu_743_n_54),
        .\ap_CS_fsm_reg[27] (grp_ClefiaF1Xor_1_fu_743_n_59),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF1Xor_1_fu_743_n_17),
        .\ap_CS_fsm_reg[3]_0 (grp_ClefiaF1Xor_1_fu_743_n_5),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_0 [3]),
        .\ap_CS_fsm_reg[3]_2 (sel[1:0]),
        .\ap_CS_fsm_reg[3]_3 (grp_ClefiaF1Xor_1_fu_743_n_36),
        .\ap_CS_fsm_reg[3]_4 (grp_ClefiaF1Xor_1_fu_743_n_55),
        .\ap_CS_fsm_reg[3]_5 (grp_ClefiaF1Xor_1_fu_743_n_56),
        .\ap_CS_fsm_reg[3]_6 (grp_ClefiaF1Xor_1_fu_743_n_57),
        .\ap_CS_fsm_reg[3]_7 (grp_ClefiaF1Xor_1_fu_743_n_58),
        .\ap_CS_fsm_reg[47] ({\ap_CS_fsm_reg[47]_0 [3],\ap_CS_fsm_reg[47]_0 [1]}),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 [1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg_0(grp_ClefiaF1Xor_1_fu_743_n_9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .con192_address01(con192_address01),
        .con192_ce0(con192_ce0),
        .fin_ce0(fin_ce0),
        .grp_ClefiaF1Xor_1_fu_743_ap_start_reg(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg(ram_reg_i_26__2_n_0),
        .q0_reg(con192_U_n_17),
        .q0_reg_0(grp_ClefiaF0Xor_1_fu_722_n_32),
        .q0_reg_1({ap_CS_fsm_pp0_stage3,Q}),
        .q0_reg_2(grp_ClefiaF0Xor_1_fu_722_n_69),
        .ram_reg({ap_CS_fsm_pp0_stage43,ap_CS_fsm_pp0_stage42,ap_CS_fsm_pp0_stage41,ap_CS_fsm_pp0_stage37,ap_CS_fsm_pp0_stage28,ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage9}),
        .ram_reg_0(ram_reg_i_34__2_n_0),
        .ram_reg_1(ram_reg_i_35__11_n_0),
        .ram_reg_10(ram_reg_i_89__0_n_0),
        .ram_reg_11(grp_ClefiaF0Xor_1_fu_722_n_23),
        .ram_reg_12(grp_ClefiaF0Xor_1_fu_722_n_51),
        .ram_reg_13(ram_reg_i_46__3_n_0),
        .ram_reg_14(ram_reg_i_47__3_n_0),
        .ram_reg_15(ram_reg_i_97__0_n_0),
        .ram_reg_16(ram_reg_i_28__2_n_0),
        .ram_reg_17(ram_reg_i_47__2_n_0),
        .ram_reg_18(grp_ClefiaF0Xor_1_fu_722_n_29),
        .ram_reg_19(ram_reg_1[3]),
        .ram_reg_2(ram_reg_i_36__3_n_0),
        .ram_reg_20(ram_reg_i_29__2_n_0),
        .ram_reg_21(ram_reg_i_30__1_n_0),
        .ram_reg_22(ram_reg_i_31__2_n_0),
        .ram_reg_23(ram_reg_i_22__3_n_0),
        .ram_reg_24(grp_ClefiaF0Xor_1_fu_722_n_31),
        .ram_reg_25(ram_reg_i_24__3_n_0),
        .ram_reg_26(ram_reg_i_37__3_n_0),
        .ram_reg_27(grp_ClefiaF0Xor_1_fu_722_n_33),
        .ram_reg_28(ram_reg_i_40__1_n_0),
        .ram_reg_29(ram_reg_i_41__2_n_0),
        .ram_reg_3(grp_ClefiaF0Xor_1_fu_722_n_22),
        .ram_reg_30(ram_reg_i_42__1_n_0),
        .ram_reg_31(grp_ClefiaF0Xor_1_fu_722_n_34),
        .ram_reg_32(grp_ClefiaF0Xor_1_fu_722_n_35),
        .ram_reg_33(grp_ClefiaF0Xor_1_fu_722_n_36),
        .ram_reg_34(grp_ClefiaF0Xor_1_fu_722_n_37),
        .ram_reg_35(grp_ClefiaF0Xor_1_fu_722_n_38),
        .ram_reg_36(grp_ClefiaF0Xor_1_fu_722_n_39),
        .ram_reg_37(grp_ClefiaF0Xor_1_fu_722_n_40),
        .ram_reg_38(grp_ClefiaF0Xor_1_fu_722_n_41),
        .ram_reg_39(grp_ClefiaF0Xor_1_fu_722_n_42),
        .ram_reg_4(ram_reg_i_39__3_n_0),
        .ram_reg_40(grp_ClefiaF0Xor_1_fu_722_n_43),
        .ram_reg_41(grp_ClefiaF0Xor_1_fu_722_n_44),
        .ram_reg_42(grp_ClefiaF0Xor_1_fu_722_n_45),
        .ram_reg_43(grp_ClefiaF0Xor_1_fu_722_n_46),
        .ram_reg_44(grp_ClefiaF0Xor_1_fu_722_n_47),
        .ram_reg_45(grp_ClefiaF0Xor_1_fu_722_n_48),
        .ram_reg_46(grp_ClefiaF0Xor_1_fu_722_n_49),
        .ram_reg_47(ram_reg_i_43__11_n_0),
        .ram_reg_48(ram_reg_i_42__2_n_0),
        .ram_reg_49(grp_ClefiaF0Xor_1_fu_722_n_50),
        .ram_reg_5(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .ram_reg_50(ram_reg_i_56__2_n_0),
        .ram_reg_6({ram_reg[3:2],ram_reg[0]}),
        .ram_reg_7(grp_ClefiaF0Xor_1_fu_722_n_21),
        .ram_reg_8(ram_reg_i_32__3_n_0),
        .ram_reg_9(ram_reg_0[1]),
        .ram_reg_i_48__2_0(ram_reg_i_104__0_n_0),
        .ram_reg_i_48__2_1(grp_ClefiaF0Xor_1_fu_722_n_18),
        .\reg_297_reg[7]_0 ({grp_ClefiaF1Xor_1_fu_743_n_64,grp_ClefiaF1Xor_1_fu_743_n_65,grp_ClefiaF1Xor_1_fu_743_n_66,grp_ClefiaF1Xor_1_fu_743_n_67,grp_ClefiaF1Xor_1_fu_743_n_68,grp_ClefiaF1Xor_1_fu_743_n_69,grp_ClefiaF1Xor_1_fu_743_n_70,grp_ClefiaF1Xor_1_fu_743_n_71}),
        .\reg_297_reg[7]_1 (\reg_297_reg[7]_0 ),
        .\reg_308_reg[7]_0 ({grp_ClefiaF1Xor_1_fu_743_n_38,grp_ClefiaF1Xor_1_fu_743_n_39,grp_ClefiaF1Xor_1_fu_743_n_40,grp_ClefiaF1Xor_1_fu_743_n_41,grp_ClefiaF1Xor_1_fu_743_n_42,grp_ClefiaF1Xor_1_fu_743_n_43,grp_ClefiaF1Xor_1_fu_743_n_44,grp_ClefiaF1Xor_1_fu_743_n_45}),
        .\reg_308_reg[7]_1 (grp_fu_302_p2),
        .\rk_offset_read_reg_1131_reg[7]_0 (idx41_load_reg_845),
        .\src_load_17_reg_1202_reg[7]_0 (src_load_17_reg_1202),
        .\src_load_17_reg_1202_reg[7]_1 (\src_load_17_reg_1202_reg[7] ),
        .\trunc_ln134_24_reg_1257_reg[5]_0 ({grp_ClefiaF0Xor_1_fu_722_n_62,x_assign_9_fu_887_p3,grp_ClefiaF0Xor_1_fu_722_n_64,grp_ClefiaF0Xor_1_fu_722_n_65,grp_ClefiaF0Xor_1_fu_722_n_66}),
        .\x_assign_10_reg_1227_reg[3]_0 (x_assign_10_reg_1227),
        .\x_assign_8_reg_1304_reg[3]_0 ({grp_ClefiaF0Xor_1_fu_722_n_67,grp_ClefiaF0Xor_1_fu_722_n_68}),
        .\xor_ln124_3_reg_1242_reg[7]_0 (xor_ln124_3_fu_556_p2),
        .\xor_ln124_reg_1177_reg[7]_0 (D),
        .\xor_ln180_reg_1267_reg[4]_0 (xor_ln180_fu_684_p2),
        .\z_reg_1217_reg[7]_0 (\clefia_s1_U/q0_reg ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_1_fu_743_n_59),
        .Q(grp_ClefiaF1Xor_1_fu_743_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFBFBFFFAAAAAAAA)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg_i_1
       (.I0(ram_reg[1]),
        .I1(icmp_ln216_reg_841),
        .I2(ap_CS_fsm_pp0_stage52),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_1 ));
  FDRE \icmp_ln216_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(icmp_ln216_reg_841),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx41_fu_118[4]_i_1 
       (.I0(idx41_fu_118_reg[4]),
        .O(add_ln215_fu_798_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx41_fu_118[5]_i_1 
       (.I0(idx41_fu_118_reg[4]),
        .I1(idx41_fu_118_reg[5]),
        .O(add_ln215_fu_798_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx41_fu_118[6]_i_1 
       (.I0(idx41_fu_118_reg[6]),
        .I1(idx41_fu_118_reg[5]),
        .I2(idx41_fu_118_reg[4]),
        .O(add_ln215_fu_798_p2[6]));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \idx41_fu_118[7]_i_2 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(icmp_ln216_reg_841),
        .O(idx41_fu_11801_out));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx41_fu_118[7]_i_3 
       (.I0(idx41_fu_118_reg[7]),
        .I1(idx41_fu_118_reg[4]),
        .I2(idx41_fu_118_reg[5]),
        .I3(idx41_fu_118_reg[6]),
        .O(add_ln215_fu_798_p2[7]));
  FDRE \idx41_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(idx41_fu_11801_out),
        .D(add_ln215_fu_798_p2[4]),
        .Q(idx41_fu_118_reg[4]),
        .R(idx41_fu_1180));
  FDRE \idx41_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(idx41_fu_11801_out),
        .D(add_ln215_fu_798_p2[5]),
        .Q(idx41_fu_118_reg[5]),
        .R(idx41_fu_1180));
  FDRE \idx41_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(idx41_fu_11801_out),
        .D(add_ln215_fu_798_p2[6]),
        .Q(idx41_fu_118_reg[6]),
        .R(idx41_fu_1180));
  FDRE \idx41_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(idx41_fu_11801_out),
        .D(add_ln215_fu_798_p2[7]),
        .Q(idx41_fu_118_reg[7]),
        .R(idx41_fu_1180));
  FDRE \idx41_load_reg_845_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(idx41_fu_118_reg[4]),
        .Q(idx41_load_reg_845[4]),
        .R(1'b0));
  FDRE \idx41_load_reg_845_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(idx41_fu_118_reg[5]),
        .Q(idx41_load_reg_845[5]),
        .R(1'b0));
  FDRE \idx41_load_reg_845_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(idx41_fu_118_reg[6]),
        .Q(idx41_load_reg_845[6]),
        .R(1'b0));
  FDRE \idx41_load_reg_845_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(idx41_fu_118_reg[7]),
        .Q(idx41_load_reg_845[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \r_assign_fu_122[3]_i_3__0 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\r_assign_fu_122[3]_i_3__0_n_0 ));
  FDRE \r_assign_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_0),
        .D(add_ln210_fu_783_p2[0]),
        .Q(r_assign_fu_122_reg[0]),
        .R(1'b0));
  FDRE \r_assign_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_0),
        .D(add_ln210_fu_783_p2[1]),
        .Q(r_assign_fu_122_reg[1]),
        .R(1'b0));
  FDRE \r_assign_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_0),
        .D(add_ln210_fu_783_p2[2]),
        .Q(r_assign_fu_122_reg[2]),
        .R(1'b0));
  FDRE \r_assign_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_1),
        .Q(r_assign_fu_122_reg[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h111FFF1F)) 
    ram_reg_i_104__0
       (.I0(ap_CS_fsm_pp0_stage40),
        .I1(ap_CS_fsm_pp0_stage38),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_104__0_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F0F04)) 
    ram_reg_i_106__0
       (.I0(ap_CS_fsm_pp0_stage40),
        .I1(ap_CS_fsm_pp0_stage39),
        .I2(ram_reg_i_26__2_n_0),
        .I3(ap_CS_fsm_pp0_stage41),
        .I4(ap_CS_fsm_pp0_stage42),
        .I5(ap_CS_fsm_pp0_stage43),
        .O(ram_reg_i_106__0_n_0));
  LUT6 #(
    .INIT(64'h0F000FFFDFDDDFFF)) 
    ram_reg_i_172
       (.I0(ap_CS_fsm_pp0_stage44),
        .I1(ap_CS_fsm_pp0_stage45),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage46),
        .O(ram_reg_i_172_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_20__3
       (.I0(ram_reg_i_22__3_n_0),
        .I1(ram_reg[2]),
        .I2(icmp_ln216_reg_841),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h0F880088)) 
    ram_reg_i_21__3
       (.I0(ram_reg[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln216_reg_841),
        .I3(ram_reg[2]),
        .I4(ram_reg_i_22__3_n_0),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_i_22__3
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ram_reg_i_29__3_n_0),
        .O(ram_reg_i_22__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_i_24__3
       (.I0(ap_CS_fsm_pp0_stage16),
        .I1(\ap_CS_fsm_reg_n_0_[34] ),
        .I2(ap_CS_fsm_pp0_stage28),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .O(ram_reg_i_24__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h47)) 
    ram_reg_i_26__2
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_26__2_n_0));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFFFFFFE)) 
    ram_reg_i_28__2
       (.I0(ap_CS_fsm_pp0_stage47),
        .I1(ap_CS_fsm_pp0_stage46),
        .I2(ram_reg_i_54__3_n_0),
        .I3(ram_reg_i_35__2_n_0),
        .I4(ap_CS_fsm_pp0_stage48),
        .I5(ram_reg_i_26__2_n_0),
        .O(ram_reg_i_28__2_n_0));
  LUT6 #(
    .INIT(64'h00FF00FF00FF00FE)) 
    ram_reg_i_29__2
       (.I0(ap_CS_fsm_pp0_stage42),
        .I1(ap_CS_fsm_pp0_stage43),
        .I2(ap_CS_fsm_pp0_stage41),
        .I3(ram_reg_i_26__2_n_0),
        .I4(ap_CS_fsm_pp0_stage40),
        .I5(ap_CS_fsm_pp0_stage39),
        .O(ram_reg_i_29__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_29__3
       (.I0(\ap_CS_fsm[1]_i_7__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_29__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    ram_reg_i_30__1
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage45),
        .I4(ram_reg_i_28__2_n_0),
        .O(ram_reg_i_30__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_30__2
       (.I0(ap_CS_fsm_pp0_stage37),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_30__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_31__2
       (.I0(ap_CS_fsm_pp0_stage44),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_31__2_n_0));
  LUT4 #(
    .INIT(16'hFF1D)) 
    ram_reg_i_32__3
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .O(ram_reg_i_32__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_34__2
       (.I0(ap_CS_fsm_pp0_stage52),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage51),
        .O(ram_reg_i_34__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_34__3
       (.I0(ap_CS_fsm_pp0_stage50),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_34__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    ram_reg_i_35__11
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage43),
        .O(ram_reg_i_35__11_n_0));
  LUT6 #(
    .INIT(64'hFFF0AAF0EEC0AAC0)) 
    ram_reg_i_35__2
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_CS_fsm_pp0_stage51),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage52),
        .O(ram_reg_i_35__2_n_0));
  LUT6 #(
    .INIT(64'h000FFF0F111FFF1F)) 
    ram_reg_i_36__2
       (.I0(ap_CS_fsm_pp0_stage44),
        .I1(ap_CS_fsm_pp0_stage42),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage43),
        .O(ram_reg_i_36__2_n_0));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFFFF)) 
    ram_reg_i_36__3
       (.I0(ap_CS_fsm_pp0_stage50),
        .I1(ap_CS_fsm_pp0_stage46),
        .I2(ap_CS_fsm_pp0_stage45),
        .I3(ram_reg_i_26__2_n_0),
        .I4(ram_reg_i_86__0_n_0),
        .I5(ap_CS_fsm_pp0_stage44),
        .O(ram_reg_i_36__3_n_0));
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    ram_reg_i_37__3
       (.I0(ram_reg_i_58__3_n_0),
        .I1(ram_reg_i_26__2_n_0),
        .I2(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .I3(ram_reg_i_59__2_n_0),
        .I4(ap_CS_fsm_pp0_stage38),
        .O(ram_reg_i_37__3_n_0));
  LUT5 #(
    .INIT(32'hFFFF0F0E)) 
    ram_reg_i_39__3
       (.I0(ap_CS_fsm_pp0_stage40),
        .I1(ap_CS_fsm_pp0_stage38),
        .I2(ram_reg_i_26__2_n_0),
        .I3(ap_CS_fsm_pp0_stage39),
        .I4(ram_reg_i_92__0_n_0),
        .O(ram_reg_i_39__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_40__1
       (.I0(ap_CS_fsm_pp0_stage43),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage42),
        .O(ram_reg_i_40__1_n_0));
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    ram_reg_i_40__2
       (.I0(ap_CS_fsm_pp0_stage47),
        .I1(ap_CS_fsm_pp0_stage48),
        .I2(ram_reg_i_26__2_n_0),
        .I3(ap_CS_fsm_pp0_stage49),
        .I4(ap_CS_fsm_pp0_stage50),
        .O(ram_reg_i_40__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    ram_reg_i_41__2
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage44),
        .I4(ram_reg_i_30__1_n_0),
        .O(ram_reg_i_41__2_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF0000FF01)) 
    ram_reg_i_41__3
       (.I0(ap_CS_fsm_pp0_stage37),
        .I1(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage38),
        .I3(ap_CS_fsm_pp0_stage40),
        .I4(ram_reg_i_26__2_n_0),
        .I5(ap_CS_fsm_pp0_stage39),
        .O(ram_reg_i_41__3_n_0));
  LUT6 #(
    .INIT(64'h000000A200A200A2)) 
    ram_reg_i_42__1
       (.I0(ram_reg_i_28__2_n_0),
        .I1(ram_reg_i_60__2_n_0),
        .I2(ram_reg_i_61__2_n_0),
        .I3(ap_ready_int),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1_0),
        .O(ram_reg_i_42__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1D1D1DFF)) 
    ram_reg_i_42__2
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage41),
        .I4(ap_CS_fsm_pp0_stage42),
        .I5(ap_CS_fsm_pp0_stage43),
        .O(ram_reg_i_42__2_n_0));
  LUT6 #(
    .INIT(64'h00110010FF11FF11)) 
    ram_reg_i_43__11
       (.I0(ap_CS_fsm_pp0_stage51),
        .I1(ap_CS_fsm_pp0_stage52),
        .I2(ap_CS_fsm_pp0_stage50),
        .I3(ram_reg_i_26__2_n_0),
        .I4(ap_CS_fsm_pp0_stage49),
        .I5(ram_reg_i_93__0_n_0),
        .O(ram_reg_i_43__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    ram_reg_i_43__2
       (.I0(ap_CS_fsm_pp0_stage43),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage44),
        .O(ram_reg_i_43__2_n_0));
  LUT6 #(
    .INIT(64'hCFCECFCECFCFCFCE)) 
    ram_reg_i_46__2
       (.I0(ram_reg_i_64__2_n_0),
        .I1(ram_reg_i_65__2_n_0),
        .I2(ap_ready_int),
        .I3(ram_reg_i_66__2_n_0),
        .I4(ram_reg_i_67__2_n_0),
        .I5(ram_reg_i_34__3_n_0),
        .O(ram_reg_i_46__2_n_0));
  LUT6 #(
    .INIT(64'h00000000F000F100)) 
    ram_reg_i_46__3
       (.I0(ap_CS_fsm_pp0_stage46),
        .I1(ap_CS_fsm_pp0_stage45),
        .I2(ram_reg_i_26__2_n_0),
        .I3(ram_reg_i_86__0_n_0),
        .I4(ap_CS_fsm_pp0_stage44),
        .I5(ram_reg_i_61__2_n_0),
        .O(ram_reg_i_46__3_n_0));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFFFFFFE)) 
    ram_reg_i_47__2
       (.I0(ram_reg_i_58__3_n_0),
        .I1(ap_CS_fsm_pp0_stage43),
        .I2(ap_CS_fsm_pp0_stage42),
        .I3(ram_reg_i_30__1_n_0),
        .I4(ap_CS_fsm_pp0_stage44),
        .I5(ram_reg_i_26__2_n_0),
        .O(ram_reg_i_47__2_n_0));
  LUT5 #(
    .INIT(32'hAFAFA0AE)) 
    ram_reg_i_47__3
       (.I0(ram_reg_i_96__0_n_0),
        .I1(ap_CS_fsm_pp0_stage50),
        .I2(ram_reg_i_26__2_n_0),
        .I3(ap_CS_fsm_pp0_stage51),
        .I4(ap_CS_fsm_pp0_stage52),
        .O(ram_reg_i_47__3_n_0));
  LUT6 #(
    .INIT(64'h4444454545444545)) 
    ram_reg_i_4__11
       (.I0(ram_reg_i_34__2_n_0),
        .I1(ram_reg_i_40__2_n_0),
        .I2(ram_reg_i_36__3_n_0),
        .I3(ram_reg_i_41__3_n_0),
        .I4(ram_reg_i_42__2_n_0),
        .I5(ram_reg_i_35__11_n_0),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFDFDFDFD00FDFDFD)) 
    ram_reg_i_4__2
       (.I0(ram_reg_i_28__2_n_0),
        .I1(ram_reg_i_34__3_n_0),
        .I2(ram_reg_i_35__2_n_0),
        .I3(ram_reg_i_36__2_n_0),
        .I4(ram_reg_i_37__3_n_0),
        .I5(ram_reg_i_30__1_n_0),
        .O(\ap_CS_fsm_reg[47]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h22200020)) 
    ram_reg_i_50__3
       (.I0(ap_CS_fsm_pp0_stage42),
        .I1(ap_CS_fsm_pp0_stage43),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_50__3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_52__3
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg_n_0_[7] ),
        .I3(ap_CS_fsm_pp0_stage25),
        .O(ram_reg_i_52__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_54__3
       (.I0(ap_CS_fsm_pp0_stage50),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage49),
        .O(ram_reg_i_54__3_n_0));
  LUT6 #(
    .INIT(64'hBABABAFFFFFFBAFF)) 
    ram_reg_i_56__2
       (.I0(ap_CS_fsm_pp0_stage38),
        .I1(ram_reg_i_59__2_n_0),
        .I2(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_56__2_n_0));
  LUT6 #(
    .INIT(64'h040404FFFFFF04FF)) 
    ram_reg_i_57__3
       (.I0(ram_reg_i_59__2_n_0),
        .I1(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage38),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_57__3_n_0));
  LUT6 #(
    .INIT(64'hFFF000F0EEE000E0)) 
    ram_reg_i_58__3
       (.I0(ap_CS_fsm_pp0_stage39),
        .I1(ap_CS_fsm_pp0_stage40),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage41),
        .O(ram_reg_i_58__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_59__2
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(\ap_CS_fsm_reg_n_0_[34] ),
        .I3(ap_CS_fsm_pp0_stage16),
        .O(ram_reg_i_59__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_60__2
       (.I0(ap_CS_fsm_pp0_stage48),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage49),
        .O(ram_reg_i_60__2_n_0));
  LUT6 #(
    .INIT(64'hFFF000F0EEE000E0)) 
    ram_reg_i_61__2
       (.I0(ap_CS_fsm_pp0_stage52),
        .I1(ap_CS_fsm_pp0_stage50),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage51),
        .O(ram_reg_i_61__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_62__2
       (.I0(ap_CS_fsm_pp0_stage52),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ap_ready_int));
  LUT6 #(
    .INIT(64'h0010001100100010)) 
    ram_reg_i_64__2
       (.I0(ram_reg_i_60__2_n_0),
        .I1(ap_CS_fsm_pp0_stage50),
        .I2(ap_CS_fsm_pp0_stage47),
        .I3(ram_reg_i_26__2_n_0),
        .I4(ap_CS_fsm_pp0_stage46),
        .I5(ap_CS_fsm_pp0_stage45),
        .O(ram_reg_i_64__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_65__2
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ram_reg_i_65__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_66__2
       (.I0(ap_CS_fsm_pp0_stage51),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_66__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_67__2
       (.I0(ap_CS_fsm_pp0_stage49),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_67__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_68__2
       (.I0(ap_CS_fsm_pp0_stage39),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_68__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_69__2
       (.I0(ap_CS_fsm_pp0_stage41),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage40),
        .O(ram_reg_i_69__2_n_0));
  LUT6 #(
    .INIT(64'hBBB000B0AAA000A0)) 
    ram_reg_i_70__2
       (.I0(ap_CS_fsm_pp0_stage41),
        .I1(ap_CS_fsm_pp0_stage40),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage39),
        .O(ram_reg_i_70__2_n_0));
  LUT6 #(
    .INIT(64'h000FFF0F111FFF1F)) 
    ram_reg_i_86__0
       (.I0(ap_CS_fsm_pp0_stage47),
        .I1(ap_CS_fsm_pp0_stage49),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage48),
        .O(ram_reg_i_86__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    ram_reg_i_89__0
       (.I0(ap_CS_fsm_pp0_stage37),
        .I1(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_89__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__2
       (.I0(\ap_CS_fsm_reg[47]_0 [2]),
        .I1(ram_reg[2]),
        .I2(ram_reg_1[2]),
        .O(\ap_CS_fsm_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'h303FBABF)) 
    ram_reg_i_91__0
       (.I0(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage37),
        .O(ram_reg_i_91__0_n_0));
  LUT6 #(
    .INIT(64'hFE00FEFEFE000000)) 
    ram_reg_i_92__0
       (.I0(ap_CS_fsm_pp0_stage43),
        .I1(ap_CS_fsm_pp0_stage42),
        .I2(ap_CS_fsm_pp0_stage41),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_92__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    ram_reg_i_93__0
       (.I0(ap_CS_fsm_pp0_stage45),
        .I1(ap_CS_fsm_pp0_stage46),
        .I2(ap_CS_fsm_pp0_stage48),
        .I3(ram_reg_i_26__2_n_0),
        .I4(ap_CS_fsm_pp0_stage49),
        .I5(ap_CS_fsm_pp0_stage47),
        .O(ram_reg_i_93__0_n_0));
  LUT5 #(
    .INIT(32'h550055F1)) 
    ram_reg_i_96__0
       (.I0(ram_reg_i_172_n_0),
        .I1(ap_CS_fsm_pp0_stage47),
        .I2(ap_CS_fsm_pp0_stage48),
        .I3(ram_reg_i_26__2_n_0),
        .I4(ap_CS_fsm_pp0_stage49),
        .O(ram_reg_i_96__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    ram_reg_i_97__0
       (.I0(ap_CS_fsm_pp0_stage39),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage40),
        .O(ram_reg_i_97__0_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    con192_address01,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[12] ,
    D,
    q0_reg_0,
    \idx41_load_reg_845_reg[7] ,
    q0_reg_1,
    q0_reg_2,
    ap_clk,
    con192_ce0,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    q0_reg_3,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
    ap_enable_reg_pp0_iter0_reg,
    \reg_308_reg[7] ,
    \xor_ln124_60_reg_1084_reg[7] ,
    \rk_offset_read_reg_972_reg[7] ,
    \rk_offset_read_reg_972_reg[7]_0 ,
    \reg_308_reg[7]_0 ,
    \xor_ln124_3_reg_1242_reg[7] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output con192_address01;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[12] ;
  output [7:0]D;
  output [7:0]q0_reg_0;
  output [3:0]\idx41_load_reg_845_reg[7] ;
  output [7:0]q0_reg_1;
  output [7:0]q0_reg_2;
  input ap_clk;
  input con192_ce0;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [20:0]Q;
  input q0_reg_3;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input [7:0]\reg_308_reg[7] ;
  input [7:0]\xor_ln124_60_reg_1084_reg[7] ;
  input [3:0]\rk_offset_read_reg_972_reg[7] ;
  input [3:0]\rk_offset_read_reg_972_reg[7]_0 ;
  input [7:0]\reg_308_reg[7]_0 ;
  input [7:0]\xor_ln124_3_reg_1242_reg[7] ;

  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [20:0]Q;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire con192_address01;
  wire con192_ce0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  wire [3:0]\idx41_load_reg_845_reg[7] ;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_i_29__0_n_0;
  wire [7:0]\reg_308_reg[7] ;
  wire [7:0]\reg_308_reg[7]_0 ;
  wire [3:0]\rk_offset_read_reg_972_reg[7] ;
  wire [3:0]\rk_offset_read_reg_972_reg[7]_0 ;
  wire [7:0]\xor_ln124_3_reg_1242_reg[7] ;
  wire [7:0]\xor_ln124_60_reg_1084_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_162/grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92/con192_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00EC00830043003700F800260062005B0071003700F700AA0091001D00D600C6),
    .INIT_01(256'h0085003400F4005E009600F500D5003200A2005900990079004C00BB00B80015),
    .INIT_02(256'h0021004D008D00FA006500BD00AC00960042009A005A009900CB007A007B00F5),
    .INIT_03(256'h0062005F009F00B90041003B00BE00D500C400BE007E001F00820076005F0073),
    .INIT_04(256'h00A600830043007D00F800B20062001100E5003700F7003E0090003500D60052),
    .INIT_05(256'h009700B40074004C009600D000550020008700590099005C004C00F100B80030),
    .INIT_06(256'h002500ED002D00FE002500B4000C0092004B00DA001A0090004B0068003B00FC),
    .INIT_07(256'h0063007700B700B800110039009600D400C600EE002E001D00220072000F0071),
    .INIT_08(256'h00A600C90009007D006C00B20028001100E500A30063003E00B8003400420052),
    .INIT_09(256'h004300BE007E009800830078005F00F40087007C00BC005C000600F1009D0030),
    .INIT_0A(256'h00C400F70037001F0010007600160073002100DF001F00FA004100BC003E0096),
    .INIT_0B(256'h008F002900E9005400AC00E100C8003800B6006300A3006D0038009300820001),
    .INIT_0C(256'h004900C6000600920073006C002700FE0093008C004C004800E600D8006D0024),
    .INIT_0D(256'h00C6006900A9001D002C007300880071002400E3002300FF003900B600020093),
    .INIT_0E(256'h005B00960056008000D30048007700EC00B7002C00EC006C00A6009100CD0000),
    .INIT_0F(256'h00C200FD003D00190004007A001C0075002D00CB000B00F6006900A4002A009A),
    .INIT_10(256'h005A00B3007300810099004A005200ED00B5006600A6006E0032009500870002),
    .INIT_11(256'h00A800B800780073008E00AE0059001F00F9004100810022007C000D00A0004E),
    .INIT_12(256'h002A002E00EE00F100A300AB00CF009D0054005C009C008F0047005700BD00E3),
    .INIT_13(256'h00DE00930053000500D80042007200690015001700D700CE00D100D500F600A2),
    .INIT_14(256'h008900B000700052009E00EC0051003E00BB005100910060005C008900B0000C),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR[6:2],con192_address01,ADDRARDADDR[1:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(con192_ce0),
        .ENBWREN(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF0100FFFF)) 
    q0_reg_i_17__4
       (.I0(Q[11]),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(q0_reg_i_29__0_n_0),
        .I5(q0_reg_3),
        .O(\ap_CS_fsm_reg[19] ));
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_29__0
       (.I0(\ap_CS_fsm_reg[14] ),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(Q[16]),
        .I3(Q[6]),
        .O(q0_reg_i_29__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_32__0
       (.I0(Q[5]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[4]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_33__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_34
       (.I0(Q[10]),
        .I1(Q[19]),
        .I2(Q[9]),
        .I3(Q[20]),
        .O(\ap_CS_fsm_reg[14] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_35
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[17]),
        .I3(Q[18]),
        .O(\ap_CS_fsm_reg[12] ));
  LUT4 #(
    .INIT(16'h00B8)) 
    q0_reg_i_7__4
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(q0_reg_i_29__0_n_0),
        .O(con192_address01));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[0]_i_1__1 
       (.I0(DOADO[0]),
        .I1(\reg_308_reg[7] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[0]_i_1__2 
       (.I0(DOADO[0]),
        .I1(\reg_308_reg[7]_0 [0]),
        .O(q0_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[1]_i_1__1 
       (.I0(DOADO[1]),
        .I1(\reg_308_reg[7] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[1]_i_1__2 
       (.I0(DOADO[1]),
        .I1(\reg_308_reg[7]_0 [1]),
        .O(q0_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[2]_i_1__1 
       (.I0(DOADO[2]),
        .I1(\reg_308_reg[7] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[2]_i_1__2 
       (.I0(DOADO[2]),
        .I1(\reg_308_reg[7]_0 [2]),
        .O(q0_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[3]_i_1__1 
       (.I0(DOADO[3]),
        .I1(\reg_308_reg[7] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[3]_i_1__2 
       (.I0(DOADO[3]),
        .I1(\reg_308_reg[7]_0 [3]),
        .O(q0_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[4]_i_1__1 
       (.I0(DOADO[4]),
        .I1(\reg_308_reg[7] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[4]_i_1__2 
       (.I0(DOADO[4]),
        .I1(\reg_308_reg[7]_0 [4]),
        .O(q0_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[5]_i_1__1 
       (.I0(DOADO[5]),
        .I1(\reg_308_reg[7] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[5]_i_1__2 
       (.I0(DOADO[5]),
        .I1(\reg_308_reg[7]_0 [5]),
        .O(q0_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[6]_i_1__1 
       (.I0(DOADO[6]),
        .I1(\reg_308_reg[7] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[6]_i_1__2 
       (.I0(DOADO[6]),
        .I1(\reg_308_reg[7]_0 [6]),
        .O(q0_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[7]_i_2__1 
       (.I0(DOADO[7]),
        .I1(\reg_308_reg[7] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[7]_i_2__2 
       (.I0(DOADO[7]),
        .I1(\reg_308_reg[7]_0 [7]),
        .O(q0_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rk_offset_read_reg_972[4]_i_1__0 
       (.I0(\rk_offset_read_reg_972_reg[7] [0]),
        .I1(Q[11]),
        .I2(\rk_offset_read_reg_972_reg[7]_0 [0]),
        .O(\idx41_load_reg_845_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rk_offset_read_reg_972[5]_i_1__0 
       (.I0(\rk_offset_read_reg_972_reg[7] [1]),
        .I1(Q[11]),
        .I2(\rk_offset_read_reg_972_reg[7]_0 [1]),
        .O(\idx41_load_reg_845_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rk_offset_read_reg_972[6]_i_1__0 
       (.I0(\rk_offset_read_reg_972_reg[7] [2]),
        .I1(Q[11]),
        .I2(\rk_offset_read_reg_972_reg[7]_0 [2]),
        .O(\idx41_load_reg_845_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rk_offset_read_reg_972[7]_i_1__0 
       (.I0(\rk_offset_read_reg_972_reg[7] [3]),
        .I1(Q[11]),
        .I2(\rk_offset_read_reg_972_reg[7]_0 [3]),
        .O(\idx41_load_reg_845_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[0]_i_1__0 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [0]),
        .O(q0_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[1]_i_1__0 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [1]),
        .O(q0_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[2]_i_1__0 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [2]),
        .O(q0_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[3]_i_1__0 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [3]),
        .O(q0_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[4]_i_1__0 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [4]),
        .O(q0_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[5]_i_1__0 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [5]),
        .O(q0_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[6]_i_1__0 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [6]),
        .O(q0_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[7]_i_1__0 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [7]),
        .O(q0_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_60_reg_1084[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_60_reg_1084_reg[7] [0]),
        .O(q0_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_60_reg_1084[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_60_reg_1084_reg[7] [1]),
        .O(q0_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_60_reg_1084[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_60_reg_1084_reg[7] [2]),
        .O(q0_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_60_reg_1084[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_60_reg_1084_reg[7] [3]),
        .O(q0_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_60_reg_1084[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_60_reg_1084_reg[7] [4]),
        .O(q0_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_60_reg_1084[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_60_reg_1084_reg[7] [5]),
        .O(q0_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_60_reg_1084[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_60_reg_1084_reg[7] [6]),
        .O(q0_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_60_reg_1084[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_60_reg_1084_reg[7] [7]),
        .O(q0_reg_0[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W
   (DOADO,
    DOBDO,
    D,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    fin_ce1,
    fin_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_2,
    DIBDI,
    WEA,
    WEBWE,
    \xor_ln124_reg_1177_reg[7] ,
    Q,
    \reg_297_reg[7] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]D;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input fin_ce1;
  input fin_ce0;
  input [3:0]ADDRARDADDR;
  input [4:0]ADDRBWRADDR;
  input [7:0]ram_reg_2;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [7:0]\xor_ln124_reg_1177_reg[7] ;
  input [0:0]Q;
  input [0:0]\reg_297_reg[7] ;

  wire [3:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire fin_ce0;
  wire fin_ce1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [0:0]\reg_297_reg[7] ;
  wire [7:0]\xor_ln124_reg_1177_reg[7] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_162/fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(fin_ce1),
        .ENBWREN(fin_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[0]_i_1__1 
       (.I0(DOADO[0]),
        .I1(Q),
        .I2(DOBDO[0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[0]_i_1__2 
       (.I0(DOADO[0]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[0]),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[1]_i_1__1 
       (.I0(DOADO[1]),
        .I1(Q),
        .I2(DOBDO[1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[1]_i_1__2 
       (.I0(DOADO[1]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[1]),
        .O(ram_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[2]_i_1__1 
       (.I0(DOADO[2]),
        .I1(Q),
        .I2(DOBDO[2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[2]_i_1__2 
       (.I0(DOADO[2]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[2]),
        .O(ram_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[3]_i_1__1 
       (.I0(DOADO[3]),
        .I1(Q),
        .I2(DOBDO[3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[3]_i_1__2 
       (.I0(DOADO[3]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[3]),
        .O(ram_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[4]_i_1__1 
       (.I0(DOADO[4]),
        .I1(Q),
        .I2(DOBDO[4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[4]_i_1__2 
       (.I0(DOADO[4]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[4]),
        .O(ram_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[5]_i_1__1 
       (.I0(DOADO[5]),
        .I1(Q),
        .I2(DOBDO[5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[5]_i_1__2 
       (.I0(DOADO[5]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[5]),
        .O(ram_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[6]_i_1__1 
       (.I0(DOADO[6]),
        .I1(Q),
        .I2(DOBDO[6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[6]_i_1__2 
       (.I0(DOADO[6]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[6]),
        .O(ram_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[7]_i_2__1 
       (.I0(DOADO[7]),
        .I1(Q),
        .I2(DOBDO[7]),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[7]_i_2__2 
       (.I0(DOADO[7]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[7]),
        .O(ram_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[0]_i_1__0 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_reg_1177_reg[7] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[1]_i_1__0 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_reg_1177_reg[7] [1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[2]_i_1__0 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_reg_1177_reg[7] [2]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[3]_i_1__0 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_reg_1177_reg[7] [3]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[4]_i_1__0 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_reg_1177_reg[7] [4]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[5]_i_1__0 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_reg_1177_reg[7] [5]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[6]_i_1__0 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_reg_1177_reg[7] [6]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[7]_i_1__0 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_reg_1177_reg[7] [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_13
   (ram_reg_0,
    DOBDO,
    ram_reg_1,
    ap_clk,
    fout_ce1,
    fout_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    Q,
    ram_reg_2);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output [7:0]ram_reg_1;
  input ap_clk;
  input fout_ce1;
  input fout_ce0;
  input [3:0]ADDRARDADDR;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [0:0]Q;
  input [7:0]ram_reg_2;

  wire [3:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire fout_ce0;
  wire fout_ce1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet192_fu_162/fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(fout_ce1),
        .ENBWREN(fout_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__4
       (.I0(DOBDO[7]),
        .I1(Q),
        .I2(ram_reg_2[7]),
        .O(ram_reg_1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__4
       (.I0(DOBDO[6]),
        .I1(Q),
        .I2(ram_reg_2[6]),
        .O(ram_reg_1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__4
       (.I0(DOBDO[5]),
        .I1(Q),
        .I2(ram_reg_2[5]),
        .O(ram_reg_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__4
       (.I0(DOBDO[4]),
        .I1(Q),
        .I2(ram_reg_2[4]),
        .O(ram_reg_1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__4
       (.I0(DOBDO[3]),
        .I1(Q),
        .I2(ram_reg_2[3]),
        .O(ram_reg_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__4
       (.I0(DOBDO[2]),
        .I1(Q),
        .I2(ram_reg_2[2]),
        .O(ram_reg_1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__4
       (.I0(DOBDO[1]),
        .I1(Q),
        .I2(ram_reg_2[1]),
        .O(ram_reg_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__4
       (.I0(DOBDO[0]),
        .I1(Q),
        .I2(ram_reg_2[0]),
        .O(ram_reg_1[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W
   (DIADI,
    Q,
    \q0_reg[7]_0 ,
    \q1_reg[0]_0 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    E,
    ap_clk,
    d0,
    p_0_in,
    lk_address0,
    \q1_reg[7]_0 ,
    \q1_reg[7]_1 ,
    \q1_reg[7]_2 ,
    \q1_reg[7]_3 ,
    add_ln114_fu_804_p2,
    \q0_reg[7]_1 );
  output [5:0]DIADI;
  output [7:0]Q;
  output [7:0]\q0_reg[7]_0 ;
  output \q1_reg[0]_0 ;
  input [1:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in;
  input [4:0]lk_address0;
  input \q1_reg[7]_0 ;
  input \q1_reg[7]_1 ;
  input \q1_reg[7]_2 ;
  input \q1_reg[7]_3 ;
  input [0:0]add_ln114_fu_804_p2;
  input [0:0]\q0_reg[7]_1 ;

  wire [5:0]DIADI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]add_ln114_fu_804_p2;
  wire ap_clk;
  wire [7:0]d0;
  wire [4:0]lk_address0;
  wire p_0_in;
  wire [7:0]q00;
  wire [7:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [7:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire \q1_reg[7]_2 ;
  wire \q1_reg[7]_3 ;
  wire [1:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_33__4_n_0;
  wire ram_reg_i_34__4_n_0;
  wire ram_reg_i_35__3_n_0;
  wire ram_reg_i_36__4_n_0;
  wire ram_reg_i_37__4_n_0;
  wire ram_reg_i_38__4_n_0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[0]),
        .DPO(q10[0]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[1]),
        .DPO(q10[1]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[2]),
        .DPO(q10[2]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D ram_reg_0_31_3_3
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[3]),
        .DPO(q10[3]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D ram_reg_0_31_4_4
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[4]),
        .DPO(q10[4]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D ram_reg_0_31_5_5
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[5]),
        .DPO(q10[5]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D ram_reg_0_31_6_6
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[6]),
        .DPO(q10[6]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D ram_reg_0_31_7_7
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[7]),
        .DPO(q10[7]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_11__3
       (.I0(Q[5]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0),
        .I3(\q0_reg[7]_0 [5]),
        .I4(ram_reg_i_33__4_n_0),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_12__3
       (.I0(Q[4]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0),
        .I3(\q0_reg[7]_0 [4]),
        .I4(ram_reg_i_34__4_n_0),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_13__3
       (.I0(Q[3]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0),
        .I3(\q0_reg[7]_0 [3]),
        .I4(ram_reg_i_35__3_n_0),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_14__3
       (.I0(Q[2]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0),
        .I3(\q0_reg[7]_0 [2]),
        .I4(ram_reg_i_36__4_n_0),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_15__3
       (.I0(Q[1]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0),
        .I3(\q0_reg[7]_0 [1]),
        .I4(ram_reg_i_37__4_n_0),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_16__3
       (.I0(Q[0]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0),
        .I3(\q0_reg[7]_0 [0]),
        .I4(ram_reg_i_38__4_n_0),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBBF3FFF333)) 
    ram_reg_i_33__4
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(\q0_reg[7]_0 [7]),
        .I3(ram_reg_1),
        .I4(Q[7]),
        .I5(ram_reg[0]),
        .O(ram_reg_i_33__4_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_i_34__4
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [6]),
        .I4(ram_reg_1),
        .I5(Q[6]),
        .O(ram_reg_i_34__4_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_i_35__3
       (.I0(Q[4]),
        .I1(ram_reg_0),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [5]),
        .I4(ram_reg_1),
        .I5(Q[5]),
        .O(ram_reg_i_35__3_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_i_36__4
       (.I0(Q[3]),
        .I1(ram_reg_0),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [4]),
        .I4(ram_reg_1),
        .I5(Q[4]),
        .O(ram_reg_i_36__4_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_i_37__4
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [3]),
        .I4(ram_reg_1),
        .I5(Q[3]),
        .O(ram_reg_i_37__4_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_i_38__4
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [2]),
        .I4(ram_reg_1),
        .I5(Q[2]),
        .O(ram_reg_i_38__4_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_i_39__4
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [1]),
        .I4(ram_reg_1),
        .I5(Q[1]),
        .O(\q1_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R
   (\ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    \ap_CS_fsm_reg[7]_3 ,
    \ap_CS_fsm_reg[7]_4 ,
    \ap_CS_fsm_reg[7]_5 ,
    \ap_CS_fsm_reg[7]_6 ,
    \q0_reg[7]_0 ,
    grp_ClefiaKeySet192_fu_162_rk_ce1,
    xor_ln124_fu_119_p2,
    ram_reg,
    grp_ClefiaKeySet256_fu_148_rk_d0,
    Q,
    \q0_reg[0]_0 ,
    xor_ln124_reg_147,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
    trunc_ln341_reg_287,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
    DOADO,
    DOBDO,
    ram_reg_i_314_0,
    ram_reg_i_314_1,
    D,
    ap_clk,
    \q1_reg[7]_0 );
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[7]_2 ;
  output \ap_CS_fsm_reg[7]_3 ;
  output \ap_CS_fsm_reg[7]_4 ;
  output \ap_CS_fsm_reg[7]_5 ;
  output \ap_CS_fsm_reg[7]_6 ;
  output [7:0]\q0_reg[7]_0 ;
  output grp_ClefiaKeySet192_fu_162_rk_ce1;
  output [7:0]xor_ln124_fu_119_p2;
  input ram_reg;
  input [7:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  input [6:0]Q;
  input \q0_reg[0]_0 ;
  input [7:0]xor_ln124_reg_147;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg;
  input trunc_ln341_reg_287;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  input [7:0]DOADO;
  input [7:0]DOBDO;
  input [7:0]ram_reg_i_314_0;
  input [7:0]ram_reg_i_314_1;
  input [7:0]D;
  input ap_clk;
  input [3:0]\q1_reg[7]_0 ;

  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [6:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[7]_3 ;
  wire \ap_CS_fsm_reg[7]_4 ;
  wire \ap_CS_fsm_reg[7]_5 ;
  wire \ap_CS_fsm_reg[7]_6 ;
  wire ap_clk;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  wire grp_ClefiaKeySet192_fu_162_rk_ce1;
  wire [7:0]grp_ClefiaKeySet192_fu_162_rk_d0;
  wire [7:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  wire q00__0;
  wire \q0[7]_i_4_n_0 ;
  wire \q0_reg[0]_0 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [3:0]\q1_reg[7]_0 ;
  wire ram_reg;
  wire [7:0]ram_reg_i_314_0;
  wire [7:0]ram_reg_i_314_1;
  wire ram_reg_i_488_n_0;
  wire ram_reg_i_495_n_0;
  wire ram_reg_i_501_n_0;
  wire ram_reg_i_507_n_0;
  wire ram_reg_i_513_n_0;
  wire ram_reg_i_521_n_0;
  wire ram_reg_i_528_n_0;
  wire ram_reg_i_535_n_0;
  wire ram_reg_i_579_n_0;
  wire ram_reg_i_581_n_0;
  wire ram_reg_i_582_n_0;
  wire ram_reg_i_584_n_0;
  wire ram_reg_i_585_n_0;
  wire ram_reg_i_586_n_0;
  wire ram_reg_i_587_n_0;
  wire ram_reg_i_588_n_0;
  wire skey256_ce1;
  wire [7:4]skey256_q1;
  wire trunc_ln341_reg_287;
  wire [7:0]xor_ln124_fu_119_p2;
  wire [7:0]xor_ln124_reg_147;

  LUT6 #(
    .INIT(64'hFAFAFAFAAAAABAAA)) 
    \q0[7]_i_1 
       (.I0(grp_ClefiaKeySet192_fu_162_rk_ce1),
        .I1(Q[6]),
        .I2(\q0_reg[0]_0 ),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I4(\q0[7]_i_4_n_0 ),
        .I5(skey256_ce1),
        .O(q00__0));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \q0[7]_i_2__0 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .I1(trunc_ln341_reg_287),
        .I2(Q[5]),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .I4(Q[3]),
        .O(grp_ClefiaKeySet192_fu_162_rk_ce1));
  LUT2 #(
    .INIT(4'hB)) 
    \q0[7]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q0[7]_i_4_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(q00__0),
        .D(D[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(q00__0),
        .D(D[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(q00__0),
        .D(D[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(q00__0),
        .D(D[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(q00__0),
        .D(D[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(q00__0),
        .D(D[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(q00__0),
        .D(D[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(q00__0),
        .D(D[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB888)) 
    \q1[7]_i_1__1 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .I1(Q[6]),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I3(Q[1]),
        .O(skey256_ce1));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(skey256_ce1),
        .D(\q1_reg[7]_0 [0]),
        .Q(skey256_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(skey256_ce1),
        .D(\q1_reg[7]_0 [1]),
        .Q(skey256_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(skey256_ce1),
        .D(\q1_reg[7]_0 [2]),
        .Q(skey256_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(skey256_ce1),
        .D(\q1_reg[7]_0 [3]),
        .Q(skey256_q1[7]),
        .R(1'b0));
  MUXF7 ram_reg_i_129__4
       (.I0(grp_ClefiaKeySet192_fu_162_rk_d0[7]),
        .I1(grp_ClefiaKeySet256_fu_148_rk_d0[7]),
        .O(\ap_CS_fsm_reg[7]_6 ),
        .S(ram_reg));
  MUXF7 ram_reg_i_132__4
       (.I0(grp_ClefiaKeySet192_fu_162_rk_d0[6]),
        .I1(grp_ClefiaKeySet256_fu_148_rk_d0[6]),
        .O(\ap_CS_fsm_reg[7]_5 ),
        .S(ram_reg));
  MUXF7 ram_reg_i_135__4
       (.I0(grp_ClefiaKeySet192_fu_162_rk_d0[5]),
        .I1(grp_ClefiaKeySet256_fu_148_rk_d0[5]),
        .O(\ap_CS_fsm_reg[7]_4 ),
        .S(ram_reg));
  MUXF7 ram_reg_i_138__4
       (.I0(grp_ClefiaKeySet192_fu_162_rk_d0[4]),
        .I1(grp_ClefiaKeySet256_fu_148_rk_d0[4]),
        .O(\ap_CS_fsm_reg[7]_3 ),
        .S(ram_reg));
  MUXF7 ram_reg_i_140__4
       (.I0(grp_ClefiaKeySet192_fu_162_rk_d0[3]),
        .I1(grp_ClefiaKeySet256_fu_148_rk_d0[3]),
        .O(\ap_CS_fsm_reg[7]_2 ),
        .S(ram_reg));
  MUXF7 ram_reg_i_142__4
       (.I0(grp_ClefiaKeySet192_fu_162_rk_d0[2]),
        .I1(grp_ClefiaKeySet256_fu_148_rk_d0[2]),
        .O(\ap_CS_fsm_reg[7]_1 ),
        .S(ram_reg));
  MUXF7 ram_reg_i_144__3
       (.I0(grp_ClefiaKeySet192_fu_162_rk_d0[1]),
        .I1(grp_ClefiaKeySet256_fu_148_rk_d0[1]),
        .O(\ap_CS_fsm_reg[7]_0 ),
        .S(ram_reg));
  MUXF7 ram_reg_i_146__2
       (.I0(grp_ClefiaKeySet192_fu_162_rk_d0[0]),
        .I1(grp_ClefiaKeySet256_fu_148_rk_d0[0]),
        .O(\ap_CS_fsm_reg[7] ),
        .S(ram_reg));
  LUT6 #(
    .INIT(64'h1FDFDF1F10D0D010)) 
    ram_reg_i_314
       (.I0(ram_reg_i_488_n_0),
        .I1(Q[6]),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[7]_0 [7]),
        .I4(skey256_q1[7]),
        .I5(xor_ln124_reg_147[7]),
        .O(grp_ClefiaKeySet192_fu_162_rk_d0[7]));
  LUT6 #(
    .INIT(64'h1FDFDF1F10D0D010)) 
    ram_reg_i_319
       (.I0(ram_reg_i_495_n_0),
        .I1(Q[6]),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[7]_0 [6]),
        .I4(skey256_q1[6]),
        .I5(xor_ln124_reg_147[6]),
        .O(grp_ClefiaKeySet192_fu_162_rk_d0[6]));
  LUT6 #(
    .INIT(64'h1FDFDF1F10D0D010)) 
    ram_reg_i_324
       (.I0(ram_reg_i_501_n_0),
        .I1(Q[6]),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[7]_0 [5]),
        .I4(skey256_q1[5]),
        .I5(xor_ln124_reg_147[5]),
        .O(grp_ClefiaKeySet192_fu_162_rk_d0[5]));
  LUT6 #(
    .INIT(64'h1FDFDF1F10D0D010)) 
    ram_reg_i_329
       (.I0(ram_reg_i_507_n_0),
        .I1(Q[6]),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[7]_0 [4]),
        .I4(skey256_q1[4]),
        .I5(xor_ln124_reg_147[4]),
        .O(grp_ClefiaKeySet192_fu_162_rk_d0[4]));
  LUT6 #(
    .INIT(64'h1FDFDF1F10D0D010)) 
    ram_reg_i_334
       (.I0(ram_reg_i_513_n_0),
        .I1(Q[6]),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[7]_0 [3]),
        .I4(skey256_q1[7]),
        .I5(xor_ln124_reg_147[3]),
        .O(grp_ClefiaKeySet192_fu_162_rk_d0[3]));
  LUT6 #(
    .INIT(64'h1FDFDF1F10D0D010)) 
    ram_reg_i_339
       (.I0(ram_reg_i_521_n_0),
        .I1(Q[6]),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[7]_0 [2]),
        .I4(skey256_q1[6]),
        .I5(xor_ln124_reg_147[2]),
        .O(grp_ClefiaKeySet192_fu_162_rk_d0[2]));
  LUT6 #(
    .INIT(64'h1FDFDF1F10D0D010)) 
    ram_reg_i_345
       (.I0(ram_reg_i_528_n_0),
        .I1(Q[6]),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[7]_0 [1]),
        .I4(skey256_q1[5]),
        .I5(xor_ln124_reg_147[1]),
        .O(grp_ClefiaKeySet192_fu_162_rk_d0[1]));
  LUT6 #(
    .INIT(64'h1FDFDF1F10D0D010)) 
    ram_reg_i_350
       (.I0(ram_reg_i_535_n_0),
        .I1(Q[6]),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[7]_0 [0]),
        .I4(skey256_q1[4]),
        .I5(xor_ln124_reg_147[0]),
        .O(grp_ClefiaKeySet192_fu_162_rk_d0[0]));
  LUT6 #(
    .INIT(64'hFFD1001D00D1FF1D)) 
    ram_reg_i_488
       (.I0(ram_reg_i_579_n_0),
        .I1(Q[2]),
        .I2(DOBDO[7]),
        .I3(Q[4]),
        .I4(ram_reg_i_314_0[7]),
        .I5(ram_reg_i_314_1[7]),
        .O(ram_reg_i_488_n_0));
  LUT6 #(
    .INIT(64'hFFD1001D00D1FF1D)) 
    ram_reg_i_495
       (.I0(ram_reg_i_581_n_0),
        .I1(Q[2]),
        .I2(DOBDO[6]),
        .I3(Q[4]),
        .I4(ram_reg_i_314_0[6]),
        .I5(ram_reg_i_314_1[6]),
        .O(ram_reg_i_495_n_0));
  LUT6 #(
    .INIT(64'hFFD1001D00D1FF1D)) 
    ram_reg_i_501
       (.I0(ram_reg_i_582_n_0),
        .I1(Q[2]),
        .I2(DOBDO[5]),
        .I3(Q[4]),
        .I4(ram_reg_i_314_0[5]),
        .I5(ram_reg_i_314_1[5]),
        .O(ram_reg_i_501_n_0));
  LUT6 #(
    .INIT(64'hFFD1001D00D1FF1D)) 
    ram_reg_i_507
       (.I0(ram_reg_i_584_n_0),
        .I1(Q[2]),
        .I2(DOBDO[4]),
        .I3(Q[4]),
        .I4(ram_reg_i_314_0[4]),
        .I5(ram_reg_i_314_1[4]),
        .O(ram_reg_i_507_n_0));
  LUT6 #(
    .INIT(64'hFFD1001D00D1FF1D)) 
    ram_reg_i_513
       (.I0(ram_reg_i_585_n_0),
        .I1(Q[2]),
        .I2(DOBDO[3]),
        .I3(Q[4]),
        .I4(ram_reg_i_314_0[3]),
        .I5(ram_reg_i_314_1[3]),
        .O(ram_reg_i_513_n_0));
  LUT6 #(
    .INIT(64'hFFD1001D00D1FF1D)) 
    ram_reg_i_521
       (.I0(ram_reg_i_586_n_0),
        .I1(Q[2]),
        .I2(DOBDO[2]),
        .I3(Q[4]),
        .I4(ram_reg_i_314_0[2]),
        .I5(ram_reg_i_314_1[2]),
        .O(ram_reg_i_521_n_0));
  LUT6 #(
    .INIT(64'hFFD1001D00D1FF1D)) 
    ram_reg_i_528
       (.I0(ram_reg_i_587_n_0),
        .I1(Q[2]),
        .I2(DOBDO[1]),
        .I3(Q[4]),
        .I4(ram_reg_i_314_0[1]),
        .I5(ram_reg_i_314_1[1]),
        .O(ram_reg_i_528_n_0));
  LUT6 #(
    .INIT(64'hFFD1001D00D1FF1D)) 
    ram_reg_i_535
       (.I0(ram_reg_i_588_n_0),
        .I1(Q[2]),
        .I2(DOBDO[0]),
        .I3(Q[4]),
        .I4(ram_reg_i_314_0[0]),
        .I5(ram_reg_i_314_1[0]),
        .O(ram_reg_i_535_n_0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_579
       (.I0(skey256_q1[7]),
        .I1(\q0_reg[7]_0 [7]),
        .O(ram_reg_i_579_n_0));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_581
       (.I0(skey256_q1[6]),
        .I1(\q0_reg[7]_0 [6]),
        .O(ram_reg_i_581_n_0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_582
       (.I0(skey256_q1[5]),
        .I1(\q0_reg[7]_0 [5]),
        .O(ram_reg_i_582_n_0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_584
       (.I0(skey256_q1[4]),
        .I1(\q0_reg[7]_0 [4]),
        .O(ram_reg_i_584_n_0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_585
       (.I0(skey256_q1[7]),
        .I1(\q0_reg[7]_0 [3]),
        .O(ram_reg_i_585_n_0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_586
       (.I0(skey256_q1[6]),
        .I1(\q0_reg[7]_0 [2]),
        .O(ram_reg_i_586_n_0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_587
       (.I0(skey256_q1[5]),
        .I1(\q0_reg[7]_0 [1]),
        .O(ram_reg_i_587_n_0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_588
       (.I0(skey256_q1[4]),
        .I1(\q0_reg[7]_0 [0]),
        .O(ram_reg_i_588_n_0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_147[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(DOADO[0]),
        .O(xor_ln124_fu_119_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_147[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(DOADO[1]),
        .O(xor_ln124_fu_119_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_147[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(DOADO[2]),
        .O(xor_ln124_fu_119_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_147[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(DOADO[3]),
        .O(xor_ln124_fu_119_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_147[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(DOADO[4]),
        .O(xor_ln124_fu_119_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_147[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(DOADO[5]),
        .O(xor_ln124_fu_119_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_147[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(DOADO[6]),
        .O(xor_ln124_fu_119_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_147[7]_i_1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(DOADO[7]),
        .O(xor_ln124_fu_119_p2[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256
   (ap_rst_n_inv,
    \r_reg_104_reg[2] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    D,
    \icmp_ln401_reg_258_reg[0] ,
    grp_ClefiaKeySet256_fu_148_ap_done,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    WEBWE,
    grp_ClefiaKeySet256_fu_148_rk_ce0,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[14]_1 ,
    \ap_CS_fsm_reg[14]_2 ,
    \idx_i58_load_reg_151_reg[3] ,
    \ap_CS_fsm_reg[8]_2 ,
    \ap_CS_fsm_reg[8]_3 ,
    \ap_CS_fsm_reg[13]_2 ,
    \ap_CS_fsm_reg[13]_3 ,
    ADDRARDADDR,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    grp_ClefiaKeySet256_fu_148_ap_ready,
    grp_ClefiaKeySet256_fu_148_rk_address1,
    grp_ClefiaKeySet256_fu_148_rk_d0,
    ap_clk,
    grp_ClefiaKeySet256_fu_148_ap_start_reg,
    \r_reg_104_reg[2]_0 ,
    \r_reg_104_reg[2]_1 ,
    \r_reg_104_reg[2]_2 ,
    Q,
    icmp_ln395_reg_250,
    icmp_ln398_reg_254,
    icmp_ln401_reg_258,
    grp_ClefiaKeySet192_fu_162_ap_done,
    grp_ClefiaKeySet128_fu_176_ap_done,
    \ap_CS_fsm_reg[6]_1 ,
    grp_fu_232_p2,
    ram_reg,
    grp_ClefiaKeySet192_fu_162_rk_address1,
    ram_reg_0,
    ram_reg_i_39__11,
    grp_ClefiaKeySet192_fu_162_rk_address0,
    grp_ClefiaKeySet128_fu_176_rk_we0,
    ram_reg_1,
    grp_ClefiaKeySet192_fu_162_rk_ce0,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    grp_ClefiaKeySet128_fu_176_rk_address1,
    ram_reg_10,
    ap_rst_n,
    xor_ln124_fu_119_p2,
    xor_ln124_fu_125_p2);
  output ap_rst_n_inv;
  output \r_reg_104_reg[2] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output [1:0]D;
  output \icmp_ln401_reg_258_reg[0] ;
  output grp_ClefiaKeySet256_fu_148_ap_done;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[8]_1 ;
  output [0:0]WEBWE;
  output grp_ClefiaKeySet256_fu_148_rk_ce0;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[14]_1 ;
  output \ap_CS_fsm_reg[14]_2 ;
  output \idx_i58_load_reg_151_reg[3] ;
  output \ap_CS_fsm_reg[8]_2 ;
  output \ap_CS_fsm_reg[8]_3 ;
  output \ap_CS_fsm_reg[13]_2 ;
  output \ap_CS_fsm_reg[13]_3 ;
  output [0:0]ADDRARDADDR;
  output [7:0]\q0_reg[7] ;
  output [7:0]\q0_reg[7]_0 ;
  output grp_ClefiaKeySet256_fu_148_ap_ready;
  output [2:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  output [7:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  input ap_clk;
  input grp_ClefiaKeySet256_fu_148_ap_start_reg;
  input \r_reg_104_reg[2]_0 ;
  input \r_reg_104_reg[2]_1 ;
  input \r_reg_104_reg[2]_2 ;
  input [4:0]Q;
  input icmp_ln395_reg_250;
  input icmp_ln398_reg_254;
  input icmp_ln401_reg_258;
  input grp_ClefiaKeySet192_fu_162_ap_done;
  input grp_ClefiaKeySet128_fu_176_ap_done;
  input \ap_CS_fsm_reg[6]_1 ;
  input grp_fu_232_p2;
  input ram_reg;
  input [3:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  input ram_reg_0;
  input ram_reg_i_39__11;
  input [3:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  input grp_ClefiaKeySet128_fu_176_rk_we0;
  input ram_reg_1;
  input grp_ClefiaKeySet192_fu_162_rk_ce0;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input [0:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  input ram_reg_10;
  input ap_rst_n;
  input [7:0]xor_ln124_fu_119_p2;
  input [7:0]xor_ln124_fu_125_p2;

  wire [0:0]ADDRARDADDR;
  wire [1:0]D;
  wire [4:0]Q;
  wire [0:0]WEBWE;
  wire [4:4]add_ln114_fu_804_p2;
  wire [3:0]add_ln373_fu_196_p2;
  wire [3:0]add_ln373_reg_274;
  wire [8:5]add_ln381;
  wire [8:5]add_ln381_fu_234_p2;
  wire [7:4]add_ln387_fu_242_p2;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[13]_3 ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[14]_1 ;
  wire \ap_CS_fsm_reg[14]_2 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[8]_2 ;
  wire \ap_CS_fsm_reg[8]_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state10_1;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state6_0;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [14:1]ap_NS_fsm;
  wire ap_NS_fsm117_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_2;
  wire ap_enable_reg_pp0_iter1_3;
  wire ap_enable_reg_pp0_iter1_4;
  wire ap_enable_reg_pp0_iter1_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [2:2]ap_sig_allocacmp_idx_i19_load;
  wire [3:0]ap_sig_allocacmp_idx_i29_load;
  wire [3:0]ap_sig_allocacmp_idx_i44_load;
  wire [2:0]con256_load_reg_190;
  wire [7:0]con256_load_reg_196;
  wire [7:0]con256_q0;
  wire [7:0]d0;
  wire [7:1]data0;
  wire data00;
  wire [7:4]data3;
  wire [7:4]data4;
  wire fin_U_n_24;
  wire fin_U_n_25;
  wire fin_U_n_26;
  wire fin_U_n_27;
  wire fin_U_n_28;
  wire fin_U_n_29;
  wire fin_U_n_30;
  wire fin_U_n_31;
  wire fin_U_n_32;
  wire fin_U_n_33;
  wire fin_U_n_34;
  wire fin_U_n_35;
  wire fin_U_n_36;
  wire fin_U_n_37;
  wire fin_U_n_38;
  wire fin_U_n_39;
  wire [4:0]fin_address0;
  wire fin_ce0;
  wire [7:0]fin_d0;
  wire [7:0]fin_q0;
  wire [7:0]fin_q1;
  wire fin_we0;
  wire fin_we1;
  wire [4:0]fout_address0;
  wire fout_ce0;
  wire fout_ce1;
  wire [7:0]fout_q0;
  wire [7:0]fout_q1;
  wire fout_we1;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  wire grp_ClefiaDoubleSwap_1_fu_157_lk_we0;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_10;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_11;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_12;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_14;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_15;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_17;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_3;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_4;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_6;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_7;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_8;
  wire grp_ClefiaDoubleSwap_1_fu_157_n_9;
  wire \grp_ClefiaF0Xor_2_fu_722/ap_CS_fsm_pp0_stage2 ;
  wire [7:0]\grp_ClefiaF0Xor_2_fu_722/xor_ln124_fu_341_p2 ;
  wire \grp_ClefiaF1Xor_2_fu_743/ap_CS_fsm_pp0_stage2 ;
  wire grp_ClefiaKeySet128_fu_176_ap_done;
  wire [0:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  wire grp_ClefiaKeySet128_fu_176_rk_we0;
  wire grp_ClefiaKeySet192_fu_162_ap_done;
  wire [3:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  wire [3:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  wire grp_ClefiaKeySet192_fu_162_rk_ce0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg;
  wire [4:1]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0;
  wire [4:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_n_1;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  wire [4:1]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_1;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_10;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_11;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_12;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_13;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_14;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_15;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_16;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_9;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_16;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_27;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_1;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_19;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_24;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_25;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_26;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_27;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg;
  wire [4:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_21;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_22;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_8;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_18;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_27;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_8;
  wire [7:4]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_1;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_21;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_10;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_11;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_2;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_5;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_7;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_8;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_9;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  wire [4:1]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fin_address1;
  wire [3:1]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1;
  wire [7:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d0;
  wire [7:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d1;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_14;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_15;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_19;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_50;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_55;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_56;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_57;
  wire grp_ClefiaKeySet256_fu_148_ap_done;
  wire grp_ClefiaKeySet256_fu_148_ap_ready;
  wire grp_ClefiaKeySet256_fu_148_ap_start_reg;
  wire [2:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  wire grp_ClefiaKeySet256_fu_148_rk_ce0;
  wire [7:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  wire grp_fu_232_p2;
  wire icmp_ln395_reg_250;
  wire icmp_ln398_reg_254;
  wire icmp_ln401_reg_258;
  wire \icmp_ln401_reg_258_reg[0] ;
  wire [7:4]idx35_fu_64_reg;
  wire [2:0]idx_i29_load_reg_170_pp0_iter1_reg;
  wire \idx_i58_load_reg_151_reg[3] ;
  wire [3:0]idx_i6_load_reg_176_pp0_iter1_reg;
  wire lk_U_n_0;
  wire lk_U_n_1;
  wire lk_U_n_2;
  wire lk_U_n_22;
  wire lk_U_n_3;
  wire lk_U_n_4;
  wire lk_U_n_5;
  wire [4:0]lk_address0;
  wire lk_ce0;
  wire lk_ce1;
  wire [7:0]lk_q0;
  wire [7:4]or_ln364_reg_279;
  wire or_ln364_reg_2791;
  wire p_0_in;
  wire [7:0]\q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \r_reg_104_reg[2] ;
  wire \r_reg_104_reg[2]_0 ;
  wire \r_reg_104_reg[2]_1 ;
  wire \r_reg_104_reg[2]_2 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_366_n_0;
  wire ram_reg_i_367_n_0;
  wire ram_reg_i_39__11;
  wire ram_reg_i_406_n_0;
  wire ram_reg_i_515_n_0;
  wire [6:0]rk_addr_reg_141_pp0_iter1_reg;
  wire [7:0]rk_addr_reg_147_pp0_iter1_reg;
  wire [8:4]sel;
  wire [7:7]skey_q0;
  wire tmp_fu_214_p3;
  wire trunc_ln374_reg_287;
  wire [7:0]xor_ln124_fu_119_p2;
  wire [7:0]xor_ln124_fu_125_p2;
  wire [7:4]xor_ln124_reg_147;
  wire [6:0]xor_ln124_reg_153;
  wire [3:3]zext_ln121_reg_136_reg;
  wire [7:4]zext_ln381_fu_230_p1;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln373_reg_274[0]_i_1 
       (.I0(zext_ln381_fu_230_p1[4]),
        .O(add_ln373_fu_196_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln373_reg_274[1]_i_1 
       (.I0(tmp_fu_214_p3),
        .I1(zext_ln381_fu_230_p1[4]),
        .O(add_ln373_fu_196_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln373_reg_274[2]_i_1 
       (.I0(zext_ln381_fu_230_p1[6]),
        .I1(zext_ln381_fu_230_p1[4]),
        .I2(tmp_fu_214_p3),
        .O(add_ln373_fu_196_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln373_reg_274[3]_i_1 
       (.I0(zext_ln381_fu_230_p1[7]),
        .I1(zext_ln381_fu_230_p1[4]),
        .I2(tmp_fu_214_p3),
        .I3(zext_ln381_fu_230_p1[6]),
        .O(add_ln373_fu_196_p2[3]));
  FDRE \add_ln373_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln373_fu_196_p2[0]),
        .Q(add_ln373_reg_274[0]),
        .R(1'b0));
  FDRE \add_ln373_reg_274_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln373_fu_196_p2[1]),
        .Q(add_ln373_reg_274[1]),
        .R(1'b0));
  FDRE \add_ln373_reg_274_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln373_fu_196_p2[2]),
        .Q(add_ln373_reg_274[2]),
        .R(1'b0));
  FDRE \add_ln373_reg_274_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(add_ln373_fu_196_p2[3]),
        .Q(add_ln373_reg_274[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln381_reg_295[5]_i_1 
       (.I0(tmp_fu_214_p3),
        .O(add_ln381_fu_234_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln381_reg_295[6]_i_1 
       (.I0(tmp_fu_214_p3),
        .I1(zext_ln381_fu_230_p1[6]),
        .O(add_ln381_fu_234_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \add_ln381_reg_295[7]_i_1 
       (.I0(tmp_fu_214_p3),
        .I1(zext_ln381_fu_230_p1[6]),
        .I2(zext_ln381_fu_230_p1[7]),
        .O(add_ln381_fu_234_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \add_ln381_reg_295[8]_i_1 
       (.I0(zext_ln381_fu_230_p1[7]),
        .I1(zext_ln381_fu_230_p1[6]),
        .I2(tmp_fu_214_p3),
        .O(add_ln381_fu_234_p2[8]));
  FDRE \add_ln381_reg_295_reg[5] 
       (.C(ap_clk),
        .CE(or_ln364_reg_2791),
        .D(add_ln381_fu_234_p2[5]),
        .Q(add_ln381[5]),
        .R(1'b0));
  FDRE \add_ln381_reg_295_reg[6] 
       (.C(ap_clk),
        .CE(or_ln364_reg_2791),
        .D(add_ln381_fu_234_p2[6]),
        .Q(add_ln381[6]),
        .R(1'b0));
  FDRE \add_ln381_reg_295_reg[7] 
       (.C(ap_clk),
        .CE(or_ln364_reg_2791),
        .D(add_ln381_fu_234_p2[7]),
        .Q(add_ln381[7]),
        .R(1'b0));
  FDRE \add_ln381_reg_295_reg[8] 
       (.C(ap_clk),
        .CE(or_ln364_reg_2791),
        .D(add_ln381_fu_234_p2[8]),
        .Q(add_ln381[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \ap_CS_fsm[14]_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(zext_ln381_fu_230_p1[4]),
        .I2(zext_ln381_fu_230_p1[7]),
        .I3(zext_ln381_fu_230_p1[6]),
        .I4(tmp_fu_214_p3),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_fu_148_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W fin_U
       (.ADDRARDADDR(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fin_address1),
        .ADDRBWRADDR(fin_address0),
        .D(\grp_ClefiaF0Xor_2_fu_722/xor_ln124_fu_341_p2 ),
        .DIBDI(fin_d0),
        .DOADO(fin_q1),
        .DOBDO(fin_q0),
        .Q(\grp_ClefiaF0Xor_2_fu_722/ap_CS_fsm_pp0_stage2 ),
        .WEA(fin_we1),
        .WEBWE(fin_we0),
        .ap_clk(ap_clk),
        .fin_ce0(fin_ce0),
        .ram_reg_0({fin_U_n_24,fin_U_n_25,fin_U_n_26,fin_U_n_27,fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31}),
        .ram_reg_1({fin_U_n_32,fin_U_n_33,fin_U_n_34,fin_U_n_35,fin_U_n_36,fin_U_n_37,fin_U_n_38,fin_U_n_39}),
        .ram_reg_2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_19),
        .ram_reg_3(fout_q1),
        .\reg_297_reg[7] (\grp_ClefiaF1Xor_2_fu_743/ap_CS_fsm_pp0_stage2 ),
        .\xor_ln124_reg_1177_reg[7] (con256_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_0 fout_U
       (.ADDRARDADDR({grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_15,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1}),
        .ADDRBWRADDR(fout_address0),
        .DIADI(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d1),
        .DIBDI(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d0),
        .DOBDO(fout_q0),
        .Q(ap_CS_fsm_state4),
        .WEA(fout_we1),
        .ap_clk(ap_clk),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .ram_reg_0(fout_q1),
        .ram_reg_1(fin_d0),
        .ram_reg_2({grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_9,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_10,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_11,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_12,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_13,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_14,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_15,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_16}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1 grp_ClefiaDoubleSwap_1_fu_157
       (.D(ap_NS_fsm[10]),
        .DIADI({lk_U_n_0,lk_U_n_1,lk_U_n_2,lk_U_n_3,lk_U_n_4,lk_U_n_5}),
        .DOBDO(fout_q0),
        .E(grp_ClefiaDoubleSwap_1_fu_157_n_4),
        .Q({grp_ClefiaDoubleSwap_1_fu_157_lk_we0,ap_CS_fsm_state10_1,ap_CS_fsm_state6_0}),
        .\ap_CS_fsm_reg[10]_0 (lk_ce1),
        .\ap_CS_fsm_reg[11]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_6),
        .\ap_CS_fsm_reg[1]_0 (ap_rst_n_inv),
        .\ap_CS_fsm_reg[4]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_8),
        .\ap_CS_fsm_reg[5]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_9),
        .\ap_CS_fsm_reg[6]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_7),
        .\ap_CS_fsm_reg[6]_1 (grp_ClefiaDoubleSwap_1_fu_157_n_14),
        .\ap_CS_fsm_reg[8]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_12),
        .\ap_CS_fsm_reg[8]_1 (grp_ClefiaDoubleSwap_1_fu_157_n_15),
        .ap_clk(ap_clk),
        .d0(d0),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(grp_ClefiaDoubleSwap_1_fu_157_n_3),
        .\i_fu_68_reg[3] (ap_CS_fsm_state11),
        .\idx_fu_94_reg[0]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_10),
        .\idx_fu_94_reg[1]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_17),
        .\idx_fu_94_reg[3]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_11),
        .lk_address0(lk_address0[2]),
        .q0(lk_q0),
        .q1({data00,data0}),
        .\q1_reg[7] (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_27),
        .ram_reg(lk_U_n_22));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDoubleSwap_1_fu_157_n_3),
        .Q(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112
       (.ADDRARDADDR(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1[3:2]),
        .ADDRBWRADDR({fout_address0[3:2],fout_address0[0]}),
        .D(ap_NS_fsm[6:5]),
        .E(grp_ClefiaDoubleSwap_1_fu_157_n_4),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[4] (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_n_1),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst_n_inv),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0),
        .\idx31_fu_30_reg[4]_0 ({grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0[4],grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0[1]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_n_1),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84
       (.ADDRBWRADDR(fin_address0[0]),
        .D(ap_NS_fsm[2:1]),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst_n_inv),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_2),
        .ap_rst_n(ap_rst_n),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .grp_ClefiaKeySet256_fu_148_ap_start_reg(grp_ClefiaKeySet256_fu_148_ap_start_reg),
        .\idx_fu_30_reg[4]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_1),
        .\q0_reg[7] ({grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_9,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_10,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_11,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_12,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_13,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_14,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_15,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_16}),
        .\zext_ln114_reg_98_reg[4]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_1),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129
       (.D(ap_NS_fsm[13:11]),
        .DOADO(con256_load_reg_196),
        .E(lk_ce0),
        .O({data3[7],data3[5:4]}),
        .Q(or_ln364_reg_279),
        .add_ln114_fu_804_p2(add_ln114_fu_804_p2),
        .\ap_CS_fsm_reg[11] (tmp_fu_214_p3),
        .\ap_CS_fsm_reg[13] ({ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .\ap_CS_fsm_reg[13]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_27),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8]_3 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst_n_inv),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_3),
        .ap_rst_n(ap_rst_n),
        .grp_ClefiaKeySet192_fu_162_rk_address0(grp_ClefiaKeySet192_fu_162_rk_address0[2]),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_16),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0),
        .icmp_ln395_reg_250(icmp_ln395_reg_250),
        .\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 (idx_i6_load_reg_176_pp0_iter1_reg),
        .\idx_i6_load_reg_176_reg[2]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_27),
        .lk_address0({lk_address0[4:3],lk_address0[1:0]}),
        .p_0_in(p_0_in),
        .q0_reg(add_ln381),
        .\q0_reg[7] (grp_ClefiaDoubleSwap_1_fu_157_n_6),
        .\q1_reg[7] (grp_ClefiaDoubleSwap_1_fu_157_lk_we0),
        .\q1_reg[7]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_10),
        .\q1_reg[7]_1 (grp_ClefiaDoubleSwap_1_fu_157_n_11),
        .\q1_reg[7]_2 (grp_ClefiaDoubleSwap_1_fu_157_n_17),
        .ram_reg(ram_reg),
        .ram_reg_0({Q[3],Q[0]}),
        .ram_reg_i_79__5_0(ram_reg_i_406_n_0),
        .ram_reg_i_79__5_1(data4[6]),
        .ram_reg_i_79__5_2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_18),
        .trunc_ln374_reg_287(trunc_ln374_reg_287));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_16),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165
       (.ADDRARDADDR(ADDRARDADDR),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1),
        .O({data3[7],data3[4]}),
        .Q(or_ln364_reg_279),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[12] (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_1),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_2 ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_3 ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_1 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_27),
        .ap_done_cache_reg_0(ap_rst_n_inv),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_idx_i44_load({ap_sig_allocacmp_idx_i44_load[3],ap_sig_allocacmp_idx_i44_load[1:0]}),
        .grp_ClefiaKeySet128_fu_176_rk_address1(grp_ClefiaKeySet128_fu_176_rk_address1),
        .grp_ClefiaKeySet128_fu_176_rk_we0(grp_ClefiaKeySet128_fu_176_rk_we0),
        .grp_ClefiaKeySet192_fu_162_rk_address0({grp_ClefiaKeySet192_fu_162_rk_address0[3],grp_ClefiaKeySet192_fu_162_rk_address0[0]}),
        .grp_ClefiaKeySet192_fu_162_rk_address1(grp_ClefiaKeySet192_fu_162_rk_address1[3:1]),
        .grp_ClefiaKeySet192_fu_162_rk_ce0(grp_ClefiaKeySet192_fu_162_rk_ce0),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0),
        .grp_ClefiaKeySet256_fu_148_rk_address1(grp_ClefiaKeySet256_fu_148_rk_address1),
        .grp_ClefiaKeySet256_fu_148_rk_ce0(grp_ClefiaKeySet256_fu_148_rk_ce0),
        .icmp_ln395_reg_250(icmp_ln395_reg_250),
        .\idx_i19_fu_34_reg[2]_0 (ap_sig_allocacmp_idx_i19_load),
        .\q0_reg[7] (\q0_reg[7]_0 ),
        .ram_reg(ram_reg),
        .ram_reg_0({Q[4:3],Q[1:0]}),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_10),
        .ram_reg_i_234_0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_21),
        .ram_reg_i_43__10({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state8}),
        .ram_reg_i_43__10_0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_22),
        .ram_reg_i_43__10_1(ram_reg_i_366_n_0),
        .ram_reg_i_43__10_2(ram_reg_i_367_n_0),
        .ram_reg_i_75__4_0({data4[7],data4[4]}),
        .ram_reg_i_86__5_0(ram_reg_i_406_n_0),
        .\rk_addr_reg_141_pp0_iter1_reg_reg[6]_0 ({rk_addr_reg_141_pp0_iter1_reg[6:5],rk_addr_reg_141_pp0_iter1_reg[3:0]}),
        .rk_addr_reg_147_pp0_iter1_reg({rk_addr_reg_147_pp0_iter1_reg[7],rk_addr_reg_147_pp0_iter1_reg[4]}),
        .trunc_ln374_reg_287(trunc_ln374_reg_287),
        .xor_ln124_fu_119_p2(xor_ln124_fu_119_p2),
        .\xor_ln124_reg_147_reg[0]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_19),
        .\xor_ln124_reg_147_reg[1]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_24),
        .\xor_ln124_reg_147_reg[2]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_25),
        .\xor_ln124_reg_147_reg[3]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_26),
        .\xor_ln124_reg_147_reg[7]_0 (xor_ln124_reg_147),
        .xor_ln124_reg_153(xor_ln124_reg_153[3:0]));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_1),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118
       (.ADDRBWRADDR({sel,ap_sig_allocacmp_idx_i29_load}),
        .D(ap_NS_fsm[9:7]),
        .O(data4),
        .Q(or_ln364_reg_279),
        .\ap_CS_fsm_reg[7] (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_21),
        .\ap_CS_fsm_reg[7]_0 (tmp_fu_214_p3),
        .\ap_CS_fsm_reg[9] (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_27),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst_n_inv),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_3),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_5),
        .ap_enable_reg_pp0_iter2_reg_0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_22),
        .ap_rst_n(ap_rst_n),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_8),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0),
        .\idx_i29_load_reg_170_pp0_iter1_reg_reg[2]_0 (idx_i29_load_reg_170_pp0_iter1_reg),
        .or_ln364_reg_2791(or_ln364_reg_2791),
        .q0_reg(add_ln381),
        .ram_reg_i_163({ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state4}),
        .ram_reg_i_89__5(ram_reg_i_406_n_0),
        .ram_reg_i_89__5_0(zext_ln121_reg_136_reg),
        .ram_reg_i_89__5_1(idx_i6_load_reg_176_pp0_iter1_reg[3]),
        .trunc_ln374_reg_287(trunc_ln374_reg_287));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_8),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148
       (.D({grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1,ap_sig_allocacmp_idx_i44_load[1:0]}),
        .Q(or_ln364_reg_279),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13]_1 ),
        .\ap_CS_fsm_reg[8] (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_8),
        .\ap_CS_fsm_reg[9] (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_18),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_27),
        .ap_done_cache_reg_0(ap_rst_n_inv),
        .ap_rst_n(ap_rst_n),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg({ap_CS_fsm_state14,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_27),
        .grp_ClefiaKeySet192_fu_162_rk_address1(grp_ClefiaKeySet192_fu_162_rk_address1[0]),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0),
        .grp_ClefiaKeySet256_fu_148_rk_d0({grp_ClefiaKeySet256_fu_148_rk_d0[7],grp_ClefiaKeySet256_fu_148_rk_d0[4]}),
        .\idx_i44_fu_34_reg[3]_0 (ap_sig_allocacmp_idx_i44_load[3]),
        .\q0_reg[7] (\q0_reg[7] ),
        .ram_reg(ap_sig_allocacmp_idx_i19_load),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_i_129__4({xor_ln124_reg_147[7],xor_ln124_reg_147[4]}),
        .ram_reg_i_129__4_0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_56),
        .ram_reg_i_138__4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_55),
        .ram_reg_i_219(rk_addr_reg_141_pp0_iter1_reg[6]),
        .\rk_addr_reg_147_pp0_iter1_reg_reg[7]_0 ({rk_addr_reg_147_pp0_iter1_reg[7],rk_addr_reg_147_pp0_iter1_reg[5:0]}),
        .trunc_ln374_reg_287(trunc_ln374_reg_287),
        .xor_ln124_fu_125_p2(xor_ln124_fu_125_p2),
        .\xor_ln124_reg_153_reg[6]_0 ({xor_ln124_reg_153[6:5],xor_ln124_reg_153[3:0]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_8),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140
       (.D(D),
        .O(data4[5]),
        .Q({Q[3:2],Q[0]}),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14]_0 ),
        .\ap_CS_fsm_reg[14]_0 (\ap_CS_fsm_reg[14]_1 ),
        .\ap_CS_fsm_reg[14]_1 (\ap_CS_fsm_reg[14]_2 ),
        .\ap_CS_fsm_reg[14]_2 ({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state8,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6]_0 ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_1 ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8]_2 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst_n_inv),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_4),
        .ap_rst_n(ap_rst_n),
        .grp_ClefiaKeySet128_fu_176_ap_done(grp_ClefiaKeySet128_fu_176_ap_done),
        .grp_ClefiaKeySet192_fu_162_ap_done(grp_ClefiaKeySet192_fu_162_ap_done),
        .grp_ClefiaKeySet192_fu_162_rk_address0(grp_ClefiaKeySet192_fu_162_rk_address0[1]),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_1),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0({ap_NS_fsm[14],grp_ClefiaKeySet256_fu_148_ap_done}),
        .grp_ClefiaKeySet256_fu_148_ap_ready(grp_ClefiaKeySet256_fu_148_ap_ready),
        .grp_ClefiaKeySet256_fu_148_ap_start_reg(grp_ClefiaKeySet256_fu_148_ap_start_reg),
        .grp_ClefiaKeySet256_fu_148_rk_d0(grp_ClefiaKeySet256_fu_148_rk_d0[3:0]),
        .grp_fu_232_p2(grp_fu_232_p2),
        .icmp_ln395_reg_250(icmp_ln395_reg_250),
        .icmp_ln398_reg_254(icmp_ln398_reg_254),
        .icmp_ln401_reg_258(icmp_ln401_reg_258),
        .\icmp_ln401_reg_258_reg[0] (\icmp_ln401_reg_258_reg[0] ),
        .\idx_i58_load_reg_151_reg[3]_0 (\idx_i58_load_reg_151_reg[3] ),
        .\r_reg_104_reg[2] (\r_reg_104_reg[2] ),
        .\r_reg_104_reg[2]_0 (\r_reg_104_reg[2]_0 ),
        .\r_reg_104_reg[2]_1 (\r_reg_104_reg[2]_1 ),
        .\r_reg_104_reg[2]_2 (\r_reg_104_reg[2]_2 ),
        .ram_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_5),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(ram_reg_3),
        .ram_reg_10(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_21),
        .ram_reg_11(ram_reg_8),
        .ram_reg_12(ram_reg_9),
        .ram_reg_2(ram_reg),
        .ram_reg_3(ram_reg_0),
        .ram_reg_4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_7),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_8),
        .ram_reg_8(ram_reg_6),
        .ram_reg_9(ram_reg_7),
        .ram_reg_i_140__4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_26),
        .ram_reg_i_140__4_0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_57),
        .ram_reg_i_142__4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_25),
        .ram_reg_i_142__4_0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_9),
        .ram_reg_i_144__3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_24),
        .ram_reg_i_144__3_0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_10),
        .ram_reg_i_146__2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_19),
        .ram_reg_i_146__2_0(ram_reg_i_515_n_0),
        .ram_reg_i_146__2_1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_11),
        .ram_reg_i_227_0(ram_reg_i_366_n_0),
        .ram_reg_i_227_1({rk_addr_reg_147_pp0_iter1_reg[5],rk_addr_reg_147_pp0_iter1_reg[3:0]}),
        .ram_reg_i_227_2(ram_reg_i_367_n_0),
        .ram_reg_i_227_3({rk_addr_reg_141_pp0_iter1_reg[5],rk_addr_reg_141_pp0_iter1_reg[3:0]}),
        .ram_reg_i_83__5_0(ram_reg_i_406_n_0),
        .ram_reg_i_83__5_1(data3[5]),
        .trunc_ln374_reg_287(trunc_ln374_reg_287),
        .\trunc_ln374_reg_287_reg[0] (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_21));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_1),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104
       (.D(ap_NS_fsm[4:3]),
        .DOADO(con256_load_reg_196[2:0]),
        .DOBDO(con256_load_reg_190),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state8,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[2] (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_2),
        .\ap_CS_fsm_reg[3] (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_50),
        .\ap_CS_fsm_reg[7] (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_9),
        .\ap_CS_fsm_reg[7]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_10),
        .\ap_CS_fsm_reg[7]_1 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_11),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst_n_inv),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_5),
        .ap_rst_n(ap_rst_n),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .q0(lk_q0[2:0]),
        .\q0_reg[7] (skey_q0),
        .ram_reg_i_92__5(ram_reg_i_406_n_0),
        .ram_reg_i_92__5_0(idx_i29_load_reg_170_pp0_iter1_reg),
        .ram_reg_i_92__5_1(idx_i6_load_reg_176_pp0_iter1_reg[2:0]),
        .\zext_ln121_reg_136_reg[0]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_5),
        .\zext_ln121_reg_136_reg[1]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_7),
        .\zext_ln121_reg_136_reg[2]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_8),
        .\zext_ln121_reg_136_reg[3]_0 (zext_ln121_reg_136_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_2),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92
       (.ADDRARDADDR({grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_15,grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1}),
        .ADDRBWRADDR({sel,ap_sig_allocacmp_idx_i29_load}),
        .D(\grp_ClefiaF0Xor_2_fu_722/xor_ln124_fu_341_p2 ),
        .DIADI(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d1),
        .DIBDI(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d0),
        .DOADO(fin_q1),
        .DOBDO(con256_load_reg_190),
        .Q(\grp_ClefiaF0Xor_2_fu_722/ap_CS_fsm_pp0_stage2 ),
        .WEA(fout_we1),
        .WEBWE(fin_we0),
        .\ap_CS_fsm_reg[2]_0 (\grp_ClefiaF1Xor_2_fu_743/ap_CS_fsm_pp0_stage2 ),
        .\ap_CS_fsm_reg[2]_1 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_14),
        .\ap_CS_fsm_reg[3]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_19),
        .\ap_CS_fsm_reg[3]_1 (fin_address0[4:1]),
        .\ap_CS_fsm_reg[3]_2 (fin_we1),
        .\ap_CS_fsm_reg[41]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fin_address1),
        .\ap_CS_fsm_reg[5]_0 ({fout_address0[4],fout_address0[1]}),
        .\ap_CS_fsm_reg[7]_0 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_55),
        .\ap_CS_fsm_reg[7]_1 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_56),
        .\ap_CS_fsm_reg[7]_2 (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_57),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_50),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .fin_ce0(fin_ce0),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .grp_ClefiaKeySet256_fu_148_rk_d0(grp_ClefiaKeySet256_fu_148_rk_d0[6:5]),
        .q0(lk_q0[7:3]),
        .q0_reg(con256_q0),
        .ram_reg({grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0[4],grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0[1]}),
        .ram_reg_0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0),
        .ram_reg_i_132__4(xor_ln124_reg_147[6:5]),
        .ram_reg_i_132__4_0(xor_ln124_reg_153[6:5]),
        .ram_reg_i_135__4({ap_CS_fsm_state15,ap_CS_fsm_state12,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ram_reg_i_135__4_0(ram_reg_i_366_n_0),
        .ram_reg_i_135__4_1(ram_reg_i_367_n_0),
        .ram_reg_i_315(con256_load_reg_196[7:3]),
        .ram_reg_i_330(ram_reg_i_406_n_0),
        .ram_reg_i_335(skey_q0),
        .\reg_297_reg[7] ({fin_U_n_24,fin_U_n_25,fin_U_n_26,fin_U_n_27,fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31}),
        .\reg_297_reg[7]_0 ({fin_U_n_32,fin_U_n_33,fin_U_n_34,fin_U_n_35,fin_U_n_36,fin_U_n_37,fin_U_n_38,fin_U_n_39}),
        .\src_load_10_reg_1202_reg[7] (fin_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_14),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_68[3]_i_1 
       (.I0(grp_ClefiaKeySet256_fu_148_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm117_out));
  FDRE \i_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_4),
        .D(add_ln373_reg_274[0]),
        .Q(zext_ln381_fu_230_p1[4]),
        .R(ap_NS_fsm117_out));
  FDRE \i_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_4),
        .D(add_ln373_reg_274[1]),
        .Q(tmp_fu_214_p3),
        .R(ap_NS_fsm117_out));
  FDRE \i_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_4),
        .D(add_ln373_reg_274[2]),
        .Q(zext_ln381_fu_230_p1[6]),
        .R(ap_NS_fsm117_out));
  FDRE \i_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_4),
        .D(add_ln373_reg_274[3]),
        .Q(zext_ln381_fu_230_p1[7]),
        .R(ap_NS_fsm117_out));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx35_fu_64[4]_i_1 
       (.I0(idx35_fu_64_reg[4]),
        .O(add_ln387_fu_242_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx35_fu_64[5]_i_1 
       (.I0(idx35_fu_64_reg[4]),
        .I1(idx35_fu_64_reg[5]),
        .O(add_ln387_fu_242_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx35_fu_64[6]_i_1 
       (.I0(idx35_fu_64_reg[6]),
        .I1(idx35_fu_64_reg[5]),
        .I2(idx35_fu_64_reg[4]),
        .O(add_ln387_fu_242_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx35_fu_64[7]_i_1 
       (.I0(idx35_fu_64_reg[7]),
        .I1(idx35_fu_64_reg[4]),
        .I2(idx35_fu_64_reg[5]),
        .I3(idx35_fu_64_reg[6]),
        .O(add_ln387_fu_242_p2[7]));
  FDRE \idx35_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_4),
        .D(add_ln387_fu_242_p2[4]),
        .Q(idx35_fu_64_reg[4]),
        .R(ap_NS_fsm117_out));
  FDRE \idx35_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_4),
        .D(add_ln387_fu_242_p2[5]),
        .Q(idx35_fu_64_reg[5]),
        .R(ap_NS_fsm117_out));
  FDRE \idx35_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_4),
        .D(add_ln387_fu_242_p2[6]),
        .Q(idx35_fu_64_reg[6]),
        .R(ap_NS_fsm117_out));
  FDRE \idx35_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaDoubleSwap_1_fu_157_n_4),
        .D(add_ln387_fu_242_p2[7]),
        .Q(idx35_fu_64_reg[7]),
        .R(ap_NS_fsm117_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W lk_U
       (.DIADI({lk_U_n_0,lk_U_n_1,lk_U_n_2,lk_U_n_3,lk_U_n_4,lk_U_n_5}),
        .E(lk_ce1),
        .Q({data00,data0}),
        .add_ln114_fu_804_p2(add_ln114_fu_804_p2),
        .ap_clk(ap_clk),
        .d0(d0),
        .lk_address0(lk_address0),
        .p_0_in(p_0_in),
        .\q0_reg[7]_0 (lk_q0),
        .\q0_reg[7]_1 (lk_ce0),
        .\q1_reg[0]_0 (lk_U_n_22),
        .\q1_reg[7]_0 (grp_ClefiaDoubleSwap_1_fu_157_n_9),
        .\q1_reg[7]_1 (grp_ClefiaDoubleSwap_1_fu_157_n_14),
        .\q1_reg[7]_2 (grp_ClefiaDoubleSwap_1_fu_157_n_15),
        .\q1_reg[7]_3 (grp_ClefiaDoubleSwap_1_fu_157_n_12),
        .ram_reg({ap_CS_fsm_state10_1,ap_CS_fsm_state6_0}),
        .ram_reg_0(grp_ClefiaDoubleSwap_1_fu_157_n_7),
        .ram_reg_1(grp_ClefiaDoubleSwap_1_fu_157_n_8));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \or_ln364_reg_279[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(zext_ln381_fu_230_p1[4]),
        .I2(zext_ln381_fu_230_p1[7]),
        .I3(zext_ln381_fu_230_p1[6]),
        .I4(tmp_fu_214_p3),
        .O(or_ln364_reg_2791));
  FDRE \or_ln364_reg_279_reg[4] 
       (.C(ap_clk),
        .CE(or_ln364_reg_2791),
        .D(idx35_fu_64_reg[4]),
        .Q(or_ln364_reg_279[4]),
        .R(1'b0));
  FDRE \or_ln364_reg_279_reg[5] 
       (.C(ap_clk),
        .CE(or_ln364_reg_2791),
        .D(idx35_fu_64_reg[5]),
        .Q(or_ln364_reg_279[5]),
        .R(1'b0));
  FDRE \or_ln364_reg_279_reg[6] 
       (.C(ap_clk),
        .CE(or_ln364_reg_2791),
        .D(idx35_fu_64_reg[6]),
        .Q(or_ln364_reg_279[6]),
        .R(1'b0));
  FDRE \or_ln364_reg_279_reg[7] 
       (.C(ap_clk),
        .CE(or_ln364_reg_2791),
        .D(idx35_fu_64_reg[7]),
        .Q(or_ln364_reg_279[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFAFBFFFFFFFBFFF)) 
    ram_reg_i_155__1
       (.I0(ram_reg_i_39__11),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .I2(trunc_ln374_reg_287),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state14),
        .I5(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_366
       (.I0(trunc_ln374_reg_287),
        .I1(ap_CS_fsm_state10),
        .O(ram_reg_i_366_n_0));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_367
       (.I0(trunc_ln374_reg_287),
        .I1(ap_CS_fsm_state14),
        .O(ram_reg_i_367_n_0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'h0057)) 
    ram_reg_i_406
       (.I0(trunc_ln374_reg_287),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state15),
        .O(ram_reg_i_406_n_0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT4 #(
    .INIT(16'h222A)) 
    ram_reg_i_515
       (.I0(ap_CS_fsm_state15),
        .I1(trunc_ln374_reg_287),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state14),
        .O(ram_reg_i_515_n_0));
  FDRE \tmp_reg_291_reg[0] 
       (.C(ap_clk),
        .CE(or_ln364_reg_2791),
        .D(tmp_fu_214_p3),
        .Q(add_ln114_fu_804_p2),
        .R(1'b0));
  FDRE \trunc_ln374_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(or_ln364_reg_2791),
        .D(zext_ln381_fu_230_p1[4]),
        .Q(trunc_ln374_reg_287),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1
   (ap_enable_reg_pp0_iter1,
    \idx_fu_30_reg[4]_0 ,
    D,
    ADDRBWRADDR,
    \zext_ln114_reg_98_reg[4]_0 ,
    \q0_reg[7] ,
    ap_done_cache_reg,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
    Q,
    grp_ClefiaKeySet256_fu_148_ap_start_reg,
    ap_rst_n);
  output ap_enable_reg_pp0_iter1;
  output \idx_fu_30_reg[4]_0 ;
  output [1:0]D;
  output [0:0]ADDRBWRADDR;
  output [3:0]\zext_ln114_reg_98_reg[4]_0 ;
  output [7:0]\q0_reg[7] ;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  input [2:0]Q;
  input grp_ClefiaKeySet256_fu_148_ap_start_reg;
  input ap_rst_n;

  wire [0:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [2:0]Q;
  wire [4:0]add_ln117_fu_74_p2;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire [4:0]ap_sig_allocacmp_idx_load;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  wire [0:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0;
  wire grp_ClefiaKeySet256_fu_148_ap_start_reg;
  wire idx_fu_300;
  wire \idx_fu_30_reg[4]_0 ;
  wire \idx_fu_30_reg_n_0_[0] ;
  wire \idx_fu_30_reg_n_0_[1] ;
  wire \idx_fu_30_reg_n_0_[2] ;
  wire \idx_fu_30_reg_n_0_[3] ;
  wire \idx_fu_30_reg_n_0_[4] ;
  wire [7:0]p_0_out;
  wire [7:0]\q0_reg[7] ;
  wire [3:0]\zext_ln114_reg_98_reg[4]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_10 flow_control_loop_pipe_sequential_init_U
       (.D({p_0_out[7:5],add_ln117_fu_74_p2[0],p_0_out[3:0]}),
        .Q(Q[1:0]),
        .add_ln117_fu_74_p2(add_ln117_fu_74_p2[4:1]),
        .\ap_CS_fsm_reg[1] (D),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_idx_load(ap_sig_allocacmp_idx_load),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_18),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0(\idx_fu_30_reg_n_0_[4] ),
        .grp_ClefiaKeySet256_fu_148_ap_start_reg(grp_ClefiaKeySet256_fu_148_ap_start_reg),
        .idx_fu_300(idx_fu_300),
        .\idx_fu_30_reg[4] (\idx_fu_30_reg[4]_0 ),
        .\idx_fu_30_reg[4]_0 (\idx_fu_30_reg_n_0_[3] ),
        .\idx_fu_30_reg[4]_1 (\idx_fu_30_reg_n_0_[1] ),
        .\zext_ln114_reg_98_reg[0] (\idx_fu_30_reg_n_0_[0] ),
        .\zext_ln114_reg_98_reg[2] (\idx_fu_30_reg_n_0_[2] ));
  FDRE \idx_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[0]),
        .Q(\idx_fu_30_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[1]),
        .Q(\idx_fu_30_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[2]),
        .Q(\idx_fu_30_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[3]),
        .Q(\idx_fu_30_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx_fu_30_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_74_p2[4]),
        .Q(\idx_fu_30_reg_n_0_[4] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_11__1
       (.I0(Q[2]),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0),
        .O(ADDRBWRADDR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_11 skey_U
       (.D({p_0_out[7:5],add_ln117_fu_74_p2[0],p_0_out[3:0]}),
        .ap_clk(ap_clk),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .\q0_reg[7]_0 (\q0_reg[7] ));
  FDRE \zext_ln114_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_load[0]),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_load[1]),
        .Q(\zext_ln114_reg_98_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_load[2]),
        .Q(\zext_ln114_reg_98_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_load[3]),
        .Q(\zext_ln114_reg_98_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_load[4]),
        .Q(\zext_ln114_reg_98_reg[4]_0 [3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13
   (ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[4] ,
    ADDRBWRADDR,
    \idx31_fu_30_reg[4]_0 ,
    D,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0,
    ap_done_cache_reg,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
    Q,
    ADDRARDADDR,
    E,
    ap_rst_n);
  output ap_enable_reg_pp0_iter1;
  output \ap_CS_fsm_reg[4] ;
  output [2:0]ADDRBWRADDR;
  output [1:0]\idx31_fu_30_reg[4]_0 ;
  output [1:0]D;
  output [4:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg;
  input [1:0]Q;
  input [1:0]ADDRARDADDR;
  input [0:0]E;
  input ap_rst_n;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg;
  wire [3:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0;
  wire [4:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0;
  wire idx31_fu_300;
  wire [1:0]\idx31_fu_30_reg[4]_0 ;
  wire \idx31_fu_30_reg_n_0_[0] ;
  wire \idx31_fu_30_reg_n_0_[1] ;
  wire \idx31_fu_30_reg_n_0_[2] ;
  wire \idx31_fu_30_reg_n_0_[3] ;
  wire \idx31_fu_30_reg_n_0_[4] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_12 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_17),
        .ap_rst_n(ap_rst_n),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_10),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0(\idx31_fu_30_reg_n_0_[4] ),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0({grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0[3:2],grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0[0]}),
        .idx31_fu_300(idx31_fu_300),
        .\idx31_fu_30_reg[1] (flow_control_loop_pipe_sequential_init_U_n_15),
        .\idx31_fu_30_reg[1]_0 (flow_control_loop_pipe_sequential_init_U_n_16),
        .\idx31_fu_30_reg[2] (flow_control_loop_pipe_sequential_init_U_n_4),
        .\idx31_fu_30_reg[3] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\idx31_fu_30_reg[4] (\idx31_fu_30_reg[4]_0 ),
        .\idx31_fu_30_reg[4]_0 (\idx31_fu_30_reg_n_0_[1] ),
        .\idx31_fu_30_reg[4]_1 (\idx31_fu_30_reg_n_0_[0] ),
        .ram_reg(\idx31_fu_30_reg_n_0_[2] ),
        .ram_reg_0(\idx31_fu_30_reg_n_0_[3] ));
  FDRE \idx31_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx31_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\idx31_fu_30_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx31_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx31_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\idx31_fu_30_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx31_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx31_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\idx31_fu_30_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx31_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx31_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\idx31_fu_30_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx31_fu_30_reg[4] 
       (.C(ap_clk),
        .CE(idx31_fu_300),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(\idx31_fu_30_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0[0]),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0[0]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx31_fu_30_reg[4]_0 [0]),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0[1]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0[2]),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0[2]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0[3]),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0[3]),
        .R(1'b0));
  FDRE \zext_ln114_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx31_fu_30_reg[4]_0 [1]),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
    D,
    ap_clk);
  output [7:0]\q0_reg[7]_0 ;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire ap_clk;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg;
  wire [7:0]\q0_reg[7]_0 ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .D(D[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .D(D[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .D(D[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .D(D[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .D(D[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .D(D[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .D(D[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .D(D[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_11
   (\q0_reg[7]_0 ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
    D,
    ap_clk);
  output [7:0]\q0_reg[7]_0 ;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire ap_clk;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  wire [7:0]\q0_reg[7]_0 ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .D(D[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .D(D[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .D(D[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .D(D[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .D(D[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .D(D[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .D(D[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .D(D[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_34
   (\q0_reg[7]_0 ,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
    D,
    ap_clk);
  output [3:0]\q0_reg[7]_0 ;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg;
  input [3:0]D;
  input ap_clk;

  wire [3:0]D;
  wire ap_clk;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg;
  wire [3:0]\q0_reg[7]_0 ;

  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .D(D[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .D(D[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .D(D[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .D(D[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_36
   (\q0_reg[7]_0 ,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
    D,
    ap_clk);
  output [3:0]\q0_reg[7]_0 ;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg;
  input [3:0]D;
  input ap_clk;

  wire [3:0]D;
  wire ap_clk;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg;
  wire [3:0]\q0_reg[7]_0 ;

  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .D(D[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .D(D[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .D(D[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .D(D[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_38
   (\q0_reg[4]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    Q,
    ram_reg,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
    D,
    ap_clk);
  output \q0_reg[4]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[7]_0 ;
  input [1:0]Q;
  input [3:0]ram_reg;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg;
  input [3:0]D;
  input ap_clk;

  wire [3:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg_n_0_[4] ;
  wire \q0_reg_n_0_[5] ;
  wire \q0_reg_n_0_[6] ;
  wire \q0_reg_n_0_[7] ;
  wire [3:0]ram_reg;

  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .D(D[0]),
        .Q(\q0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .D(D[1]),
        .Q(\q0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .D(D[2]),
        .Q(\q0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .D(D[3]),
        .Q(\q0_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF202)) 
    ram_reg_i_128__1
       (.I0(\q0_reg_n_0_[7] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_reg[3]),
        .O(\q0_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hF202)) 
    ram_reg_i_131__1
       (.I0(\q0_reg_n_0_[6] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_reg[2]),
        .O(\q0_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hF202)) 
    ram_reg_i_134__1
       (.I0(\q0_reg_n_0_[5] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_reg[1]),
        .O(\q0_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hF202)) 
    ram_reg_i_137__2
       (.I0(\q0_reg_n_0_[4] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_reg[0]),
        .O(\q0_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_8
   (\q0_reg[7]_0 ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
    D,
    ap_clk);
  output [7:0]\q0_reg[7]_0 ;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire ap_clk;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg;
  wire [7:0]\q0_reg[7]_0 ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .D(D[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .D(D[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .D(D[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .D(D[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .D(D[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .D(D[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .D(D[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .D(D[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1
   (\q0_reg[7] ,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[2] ,
    D,
    \zext_ln121_reg_136_reg[0]_0 ,
    \zext_ln121_reg_136_reg[3]_0 ,
    \zext_ln121_reg_136_reg[1]_0 ,
    \zext_ln121_reg_136_reg[2]_0 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
    ap_clk,
    ap_done_cache_reg,
    Q,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n,
    ram_reg_i_92__5,
    ram_reg_i_92__5_0,
    ram_reg_i_92__5_1,
    DOBDO,
    q0,
    DOADO);
  output [0:0]\q0_reg[7] ;
  output ap_enable_reg_pp0_iter1;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output \zext_ln121_reg_136_reg[0]_0 ;
  output [0:0]\zext_ln121_reg_136_reg[3]_0 ;
  output \zext_ln121_reg_136_reg[1]_0 ;
  output \zext_ln121_reg_136_reg[2]_0 ;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_1 ;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  input ap_clk;
  input ap_done_cache_reg;
  input [3:0]Q;
  input \ap_CS_fsm_reg[3] ;
  input ap_rst_n;
  input ram_reg_i_92__5;
  input [2:0]ram_reg_i_92__5_0;
  input [2:0]ram_reg_i_92__5_1;
  input [2:0]DOBDO;
  input [2:0]q0;
  input [2:0]DOADO;

  wire [1:0]D;
  wire [2:0]DOADO;
  wire [2:0]DOBDO;
  wire [3:0]Q;
  wire [3:0]add_ln124_fu_90_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [3:0]ap_sig_allocacmp_idx_i_load;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  wire idx_i_fu_340;
  wire idx_i_fu_341;
  wire \idx_i_fu_34_reg_n_0_[0] ;
  wire \idx_i_fu_34_reg_n_0_[1] ;
  wire \idx_i_fu_34_reg_n_0_[2] ;
  wire \idx_i_fu_34_reg_n_0_[3] ;
  wire [2:0]q0;
  wire [0:0]\q0_reg[7] ;
  wire ram_reg_i_92__5;
  wire [2:0]ram_reg_i_92__5_0;
  wire [2:0]ram_reg_i_92__5_1;
  wire [2:0]zext_ln121_reg_136_reg;
  wire \zext_ln121_reg_136_reg[0]_0 ;
  wire \zext_ln121_reg_136_reg[1]_0 ;
  wire \zext_ln121_reg_136_reg[2]_0 ;
  wire [0:0]\zext_ln121_reg_136_reg[3]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i_fu_340),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_2 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(idx_i_fu_341),
        .Q(Q[1:0]),
        .add_ln124_fu_90_p2(add_ln124_fu_90_p2),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .idx_i_fu_340(idx_i_fu_340),
        .\idx_i_fu_34_reg[1] (flow_control_loop_pipe_sequential_init_U_n_9),
        .\idx_i_fu_34_reg[2] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\idx_i_fu_34_reg[3] (flow_control_loop_pipe_sequential_init_U_n_10),
        .\idx_i_fu_34_reg[3]_0 (ap_sig_allocacmp_idx_i_load),
        .\zext_ln121_reg_136_reg[0] (\idx_i_fu_34_reg_n_0_[0] ),
        .\zext_ln121_reg_136_reg[3] (\idx_i_fu_34_reg_n_0_[2] ),
        .\zext_ln121_reg_136_reg[3]_0 (\idx_i_fu_34_reg_n_0_[1] ),
        .\zext_ln121_reg_136_reg[3]_1 (\idx_i_fu_34_reg_n_0_[3] ));
  FDRE \idx_i_fu_34_reg[0] 
       (.C(ap_clk),
        .CE(idx_i_fu_340),
        .D(add_ln124_fu_90_p2[0]),
        .Q(\idx_i_fu_34_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_i_fu_34_reg[1] 
       (.C(ap_clk),
        .CE(idx_i_fu_340),
        .D(add_ln124_fu_90_p2[1]),
        .Q(\idx_i_fu_34_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_i_fu_34_reg[2] 
       (.C(ap_clk),
        .CE(idx_i_fu_340),
        .D(add_ln124_fu_90_p2[2]),
        .Q(\idx_i_fu_34_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_i_fu_34_reg[3] 
       (.C(ap_clk),
        .CE(idx_i_fu_340),
        .D(add_ln124_fu_90_p2[3]),
        .Q(\idx_i_fu_34_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    ram_reg_i_248
       (.I0(ram_reg_i_92__5),
        .I1(zext_ln121_reg_136_reg[2]),
        .I2(Q[2]),
        .I3(ram_reg_i_92__5_0[2]),
        .I4(Q[3]),
        .I5(ram_reg_i_92__5_1[2]),
        .O(\zext_ln121_reg_136_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    ram_reg_i_259
       (.I0(ram_reg_i_92__5),
        .I1(zext_ln121_reg_136_reg[1]),
        .I2(Q[2]),
        .I3(ram_reg_i_92__5_0[1]),
        .I4(Q[3]),
        .I5(ram_reg_i_92__5_1[1]),
        .O(\zext_ln121_reg_136_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    ram_reg_i_267
       (.I0(ram_reg_i_92__5),
        .I1(zext_ln121_reg_136_reg[0]),
        .I2(Q[2]),
        .I3(ram_reg_i_92__5_0[0]),
        .I4(Q[3]),
        .I5(ram_reg_i_92__5_1[0]),
        .O(\zext_ln121_reg_136_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R skey_U
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q[3:2]),
        .add_ln124_fu_90_p2(add_ln124_fu_90_p2[0]),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[7]_1 (\ap_CS_fsm_reg[7]_1 ),
        .ap_clk(ap_clk),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .q0(q0),
        .\q0_reg[5]_0 (flow_control_loop_pipe_sequential_init_U_n_9),
        .\q0_reg[6]_0 (flow_control_loop_pipe_sequential_init_U_n_8),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \zext_ln121_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(idx_i_fu_341),
        .D(ap_sig_allocacmp_idx_i_load[0]),
        .Q(zext_ln121_reg_136_reg[0]),
        .R(1'b0));
  FDRE \zext_ln121_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(idx_i_fu_341),
        .D(ap_sig_allocacmp_idx_i_load[1]),
        .Q(zext_ln121_reg_136_reg[1]),
        .R(1'b0));
  FDRE \zext_ln121_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(idx_i_fu_341),
        .D(ap_sig_allocacmp_idx_i_load[2]),
        .Q(zext_ln121_reg_136_reg[2]),
        .R(1'b0));
  FDRE \zext_ln121_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(idx_i_fu_341),
        .D(ap_sig_allocacmp_idx_i_load[3]),
        .Q(\zext_ln121_reg_136_reg[3]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14
   (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0,
    DOADO,
    O,
    \idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg,
    \ap_CS_fsm_reg[8] ,
    p_0_in,
    E,
    lk_address0,
    D,
    \idx_i6_load_reg_176_reg[2]_0 ,
    ap_done_cache_reg,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[13] ,
    grp_ClefiaKeySet192_fu_162_rk_address0,
    ram_reg,
    ram_reg_0,
    icmp_ln395_reg_250,
    ap_enable_reg_pp0_iter1,
    \q1_reg[7] ,
    \q0_reg[7] ,
    \q1_reg[7]_0 ,
    \q1_reg[7]_1 ,
    ram_reg_i_79__5_0,
    ram_reg_i_79__5_1,
    ram_reg_i_79__5_2,
    trunc_ln374_reg_287,
    \ap_CS_fsm_reg[13]_0 ,
    \q1_reg[7]_2 ,
    ap_enable_reg_pp0_iter1_0,
    ap_rst_n,
    add_ln114_fu_804_p2,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0,
    q0_reg);
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0;
  output [7:0]DOADO;
  output [2:0]O;
  output [3:0]\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 ;
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg;
  output \ap_CS_fsm_reg[8] ;
  output p_0_in;
  output [0:0]E;
  output [3:0]lk_address0;
  output [2:0]D;
  output \idx_i6_load_reg_176_reg[2]_0 ;
  input ap_done_cache_reg;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg;
  input [3:0]Q;
  input [0:0]\ap_CS_fsm_reg[11] ;
  input [6:0]\ap_CS_fsm_reg[13] ;
  input [0:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  input ram_reg;
  input [1:0]ram_reg_0;
  input icmp_ln395_reg_250;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\q1_reg[7] ;
  input \q0_reg[7] ;
  input \q1_reg[7]_0 ;
  input \q1_reg[7]_1 ;
  input ram_reg_i_79__5_0;
  input [0:0]ram_reg_i_79__5_1;
  input ram_reg_i_79__5_2;
  input trunc_ln374_reg_287;
  input \ap_CS_fsm_reg[13]_0 ;
  input \q1_reg[7]_2 ;
  input ap_enable_reg_pp0_iter1_0;
  input ap_rst_n;
  input [0:0]add_ln114_fu_804_p2;
  input [4:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0;
  input [4:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0;
  input [3:0]q0_reg;

  wire [2:0]D;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [2:0]O;
  wire [3:0]Q;
  wire [0:0]add_ln114_fu_804_p2;
  wire add_ln121_2_fu_148_p2_carry_i_1_n_0;
  wire add_ln121_2_fu_148_p2_carry_n_1;
  wire add_ln121_2_fu_148_p2_carry_n_2;
  wire add_ln121_2_fu_148_p2_carry_n_3;
  wire [0:0]\ap_CS_fsm_reg[11] ;
  wire [6:0]\ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire [4:0]ap_sig_allocacmp_idx_i6_load;
  wire [6:6]data3;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire [0:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  wire [4:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0;
  wire [4:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0;
  wire [6:6]grp_ClefiaKeySet256_fu_148_rk_address0;
  wire icmp_ln395_reg_250;
  wire idx_i6_fu_400;
  wire \idx_i6_fu_40_reg_n_0_[0] ;
  wire \idx_i6_fu_40_reg_n_0_[1] ;
  wire \idx_i6_fu_40_reg_n_0_[2] ;
  wire \idx_i6_fu_40_reg_n_0_[3] ;
  wire \idx_i6_fu_40_reg_n_0_[4] ;
  wire [4:0]idx_i6_load_reg_176;
  wire [4:4]idx_i6_load_reg_176_pp0_iter1_reg;
  wire [3:0]\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 ;
  wire \idx_i6_load_reg_176_reg[2]_0 ;
  wire [3:0]lk_address0;
  wire p_0_in;
  wire \q0[7]_i_2_n_0 ;
  wire [3:0]q0_reg;
  wire \q0_reg[7] ;
  wire [0:0]\q1_reg[7] ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire \q1_reg[7]_2 ;
  wire ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_0_31_0_0_i_12_n_0;
  wire ram_reg_0_31_0_0_i_14_n_0;
  wire ram_reg_0_31_0_0_i_18_n_0;
  wire ram_reg_0_31_0_0_i_20_n_0;
  wire ram_reg_i_79__5_0;
  wire [0:0]ram_reg_i_79__5_1;
  wire ram_reg_i_79__5_2;
  wire trunc_ln374_reg_287;
  wire [3:3]NLW_add_ln121_2_fu_148_p2_carry_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln121_2_fu_148_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln121_2_fu_148_p2_carry_CO_UNCONNECTED[3],add_ln121_2_fu_148_p2_carry_n_1,add_ln121_2_fu_148_p2_carry_n_2,add_ln121_2_fu_148_p2_carry_n_3}),
        .CYINIT(\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 [3]),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O({O[2],data3,O[1:0]}),
        .S({Q[3:1],add_ln121_2_fu_148_p2_carry_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln121_2_fu_148_p2_carry_i_1
       (.I0(Q[0]),
        .I1(idx_i6_load_reg_176_pp0_iter1_reg),
        .O(add_ln121_2_fu_148_p2_carry_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i6_fu_400),
        .Q(ap_enable_reg_pp0_iter1_1),
        .R(ap_done_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_1),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0),
        .R(ap_done_cache_reg));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R con256_U
       (.ADDRARDADDR({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,ap_sig_allocacmp_idx_i6_load[3:0]}),
        .DOADO(DOADO),
        .ap_clk(ap_clk),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_9 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .D(D),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[13] ({\ap_CS_fsm_reg[13] [6:4],\ap_CS_fsm_reg[13] [1]}),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\idx_i6_fu_40_reg_n_0_[1] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\idx_i6_fu_40_reg_n_0_[0] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_1(\idx_i6_fu_40_reg_n_0_[3] ),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_idx_i6_load(ap_sig_allocacmp_idx_i6_load),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg),
        .idx_i6_fu_400(idx_i6_fu_400),
        .\idx_i6_fu_40_reg[0] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\idx_i6_fu_40_reg[2] (flow_control_loop_pipe_sequential_init_U_n_13),
        .\idx_i6_fu_40_reg[3] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\idx_i6_fu_40_reg[4] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\idx_i6_fu_40_reg[4]_0 (\idx_i6_fu_40_reg_n_0_[2] ),
        .\idx_i6_fu_40_reg[4]_1 (\idx_i6_fu_40_reg_n_0_[4] ),
        .q0_reg(q0_reg),
        .trunc_ln374_reg_287(trunc_ln374_reg_287));
  FDRE \idx_i6_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(idx_i6_fu_400),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\idx_i6_fu_40_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_i6_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(idx_i6_fu_400),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\idx_i6_fu_40_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_i6_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(idx_i6_fu_400),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\idx_i6_fu_40_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_i6_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(idx_i6_fu_400),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\idx_i6_fu_40_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx_i6_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(idx_i6_fu_400),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(\idx_i6_fu_40_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i6_load_reg_176[0]),
        .Q(\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i6_load_reg_176[1]),
        .Q(\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i6_load_reg_176[2]),
        .Q(\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i6_load_reg_176[3]),
        .Q(\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i6_load_reg_176[4]),
        .Q(idx_i6_load_reg_176_pp0_iter1_reg),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i6_load[0]),
        .Q(idx_i6_load_reg_176[0]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i6_load[1]),
        .Q(idx_i6_load_reg_176[1]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i6_load[2]),
        .Q(idx_i6_load_reg_176[2]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i6_load[3]),
        .Q(idx_i6_load_reg_176[3]),
        .R(1'b0));
  FDRE \idx_i6_load_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i6_load[4]),
        .Q(idx_i6_load_reg_176[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \q0[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_1),
        .I1(\ap_CS_fsm_reg[13] [4]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(\ap_CS_fsm_reg[13] [2]),
        .I4(\ap_CS_fsm_reg[13] [0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\q0[7]_i_2_n_0 ));
  MUXF7 \q0_reg[7]_i_1 
       (.I0(\q0[7]_i_2_n_0 ),
        .I1(\q0_reg[7] ),
        .O(E),
        .S(\ap_CS_fsm_reg[13] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_12
       (.I0(idx_i6_load_reg_176[0]),
        .I1(\ap_CS_fsm_reg[13] [4]),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[0]),
        .I3(\ap_CS_fsm_reg[13] [2]),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0[0]),
        .O(ram_reg_0_31_0_0_i_12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_14
       (.I0(idx_i6_load_reg_176[1]),
        .I1(\ap_CS_fsm_reg[13] [4]),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[1]),
        .I3(\ap_CS_fsm_reg[13] [2]),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0[1]),
        .O(ram_reg_0_31_0_0_i_14_n_0));
  LUT6 #(
    .INIT(64'h2222222230333000)) 
    ram_reg_0_31_0_0_i_16
       (.I0(idx_i6_load_reg_176[2]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[2]),
        .I3(\ap_CS_fsm_reg[13] [2]),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0[2]),
        .I5(\ap_CS_fsm_reg[13] [4]),
        .O(\idx_i6_load_reg_176_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_18
       (.I0(idx_i6_load_reg_176[3]),
        .I1(\ap_CS_fsm_reg[13] [4]),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[3]),
        .I3(\ap_CS_fsm_reg[13] [2]),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0[3]),
        .O(ram_reg_0_31_0_0_i_18_n_0));
  LUT5 #(
    .INIT(32'hAA800080)) 
    ram_reg_0_31_0_0_i_2
       (.I0(E),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg[13] [0]),
        .I3(\ap_CS_fsm_reg[13] [3]),
        .I4(\q1_reg[7] ),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'h5555CFC0)) 
    ram_reg_0_31_0_0_i_20
       (.I0(idx_i6_load_reg_176[4]),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[4]),
        .I2(\ap_CS_fsm_reg[13] [2]),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0[4]),
        .I4(\ap_CS_fsm_reg[13] [4]),
        .O(ram_reg_0_31_0_0_i_20_n_0));
  MUXF7 ram_reg_0_31_0_0_i_3
       (.I0(ram_reg_0_31_0_0_i_12_n_0),
        .I1(\q1_reg[7]_0 ),
        .O(lk_address0[0]),
        .S(\ap_CS_fsm_reg[13] [3]));
  MUXF7 ram_reg_0_31_0_0_i_4
       (.I0(ram_reg_0_31_0_0_i_14_n_0),
        .I1(\q1_reg[7]_2 ),
        .O(lk_address0[1]),
        .S(\ap_CS_fsm_reg[13] [3]));
  MUXF7 ram_reg_0_31_0_0_i_6
       (.I0(ram_reg_0_31_0_0_i_18_n_0),
        .I1(\q1_reg[7]_1 ),
        .O(lk_address0[2]),
        .S(\ap_CS_fsm_reg[13] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_7
       (.I0(add_ln114_fu_804_p2),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(ram_reg_0_31_0_0_i_20_n_0),
        .O(lk_address0[3]));
  LUT6 #(
    .INIT(64'h00000000DFD5D5D5)) 
    ram_reg_i_219
       (.I0(ram_reg_i_79__5_0),
        .I1(data3),
        .I2(\ap_CS_fsm_reg[13] [4]),
        .I3(\ap_CS_fsm_reg[13] [2]),
        .I4(ram_reg_i_79__5_1),
        .I5(ram_reg_i_79__5_2),
        .O(grp_ClefiaKeySet256_fu_148_rk_address0));
  LUT6 #(
    .INIT(64'hFFFFFF53FF53FF53)) 
    ram_reg_i_79__5
       (.I0(grp_ClefiaKeySet256_fu_148_rk_address0),
        .I1(grp_ClefiaKeySet192_fu_162_rk_address0),
        .I2(ram_reg),
        .I3(ram_reg_0[1]),
        .I4(ram_reg_0[0]),
        .I5(icmp_ln395_reg_250),
        .O(\ap_CS_fsm_reg[8] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15
   (\idx_i19_fu_34_reg[2]_0 ,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    WEBWE,
    grp_ClefiaKeySet256_fu_148_rk_ce0,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    ADDRARDADDR,
    grp_ClefiaKeySet256_fu_148_rk_address1,
    \rk_addr_reg_141_pp0_iter1_reg_reg[6]_0 ,
    \xor_ln124_reg_147_reg[0]_0 ,
    \xor_ln124_reg_147_reg[7]_0 ,
    \xor_ln124_reg_147_reg[1]_0 ,
    \xor_ln124_reg_147_reg[2]_0 ,
    \xor_ln124_reg_147_reg[3]_0 ,
    ap_done_cache_reg,
    \q0_reg[7] ,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
    ram_reg_i_43__10,
    ap_sig_allocacmp_idx_i44_load,
    ram_reg,
    grp_ClefiaKeySet192_fu_162_rk_address0,
    ram_reg_0,
    icmp_ln395_reg_250,
    ram_reg_1,
    grp_ClefiaKeySet128_fu_176_rk_we0,
    ram_reg_2,
    grp_ClefiaKeySet192_fu_162_rk_ce0,
    D,
    grp_ClefiaKeySet192_fu_162_rk_address1,
    grp_ClefiaKeySet128_fu_176_rk_address1,
    ram_reg_3,
    O,
    ram_reg_i_75__4_0,
    ram_reg_i_86__5_0,
    trunc_ln374_reg_287,
    rk_addr_reg_147_pp0_iter1_reg,
    ram_reg_i_234_0,
    xor_ln124_reg_153,
    ap_enable_reg_pp0_iter1,
    ram_reg_i_43__10_0,
    ram_reg_i_43__10_1,
    ram_reg_i_43__10_2,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0,
    ap_rst_n,
    xor_ln124_fu_119_p2);
  output [0:0]\idx_i19_fu_34_reg[2]_0 ;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[8]_0 ;
  output [0:0]WEBWE;
  output grp_ClefiaKeySet256_fu_148_rk_ce0;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output [0:0]ADDRARDADDR;
  output [2:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  output [5:0]\rk_addr_reg_141_pp0_iter1_reg_reg[6]_0 ;
  output \xor_ln124_reg_147_reg[0]_0 ;
  output [3:0]\xor_ln124_reg_147_reg[7]_0 ;
  output \xor_ln124_reg_147_reg[1]_0 ;
  output \xor_ln124_reg_147_reg[2]_0 ;
  output \xor_ln124_reg_147_reg[3]_0 ;
  output ap_done_cache_reg;
  output [7:0]\q0_reg[7] ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [3:0]Q;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg;
  input [5:0]ram_reg_i_43__10;
  input [2:0]ap_sig_allocacmp_idx_i44_load;
  input ram_reg;
  input [1:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  input [3:0]ram_reg_0;
  input icmp_ln395_reg_250;
  input ram_reg_1;
  input grp_ClefiaKeySet128_fu_176_rk_we0;
  input ram_reg_2;
  input grp_ClefiaKeySet192_fu_162_rk_ce0;
  input [3:0]D;
  input [2:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  input [0:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  input ram_reg_3;
  input [1:0]O;
  input [1:0]ram_reg_i_75__4_0;
  input ram_reg_i_86__5_0;
  input trunc_ln374_reg_287;
  input [1:0]rk_addr_reg_147_pp0_iter1_reg;
  input ram_reg_i_234_0;
  input [3:0]xor_ln124_reg_153;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_i_43__10_0;
  input ram_reg_i_43__10_1;
  input ram_reg_i_43__10_2;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0;
  input ap_rst_n;
  input [7:0]xor_ln124_fu_119_p2;

  wire [0:0]ADDRARDADDR;
  wire [3:0]D;
  wire [1:0]O;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire add_ln121_fu_103_p2_carry_n_1;
  wire add_ln121_fu_103_p2_carry_n_2;
  wire add_ln121_fu_103_p2_carry_n_3;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire [3:0]ap_sig_allocacmp_idx_i19_load;
  wire [2:0]ap_sig_allocacmp_idx_i44_load;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire [0:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  wire grp_ClefiaKeySet128_fu_176_rk_we0;
  wire [1:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  wire [2:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  wire grp_ClefiaKeySet192_fu_162_rk_ce0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg;
  wire [7:3]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_we0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0;
  wire [7:4]grp_ClefiaKeySet256_fu_148_rk_address0;
  wire [2:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  wire grp_ClefiaKeySet256_fu_148_rk_ce0;
  wire icmp_ln395_reg_250;
  wire idx_i19_fu_340;
  wire idx_i19_fu_341;
  wire [0:0]\idx_i19_fu_34_reg[2]_0 ;
  wire \idx_i19_fu_34_reg_n_0_[0] ;
  wire \idx_i19_fu_34_reg_n_0_[1] ;
  wire \idx_i19_fu_34_reg_n_0_[2] ;
  wire \idx_i19_fu_34_reg_n_0_[3] ;
  wire \idx_i19_fu_34_reg_n_0_[4] ;
  wire [7:0]\q0_reg[7] ;
  wire ram_reg;
  wire [3:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_i_150__2_n_0;
  wire ram_reg_i_234_0;
  wire ram_reg_i_364_n_0;
  wire ram_reg_i_405_n_0;
  wire [5:0]ram_reg_i_43__10;
  wire ram_reg_i_43__10_0;
  wire ram_reg_i_43__10_1;
  wire ram_reg_i_43__10_2;
  wire ram_reg_i_441_n_0;
  wire [1:0]ram_reg_i_75__4_0;
  wire ram_reg_i_86__5_0;
  wire [7:0]rk_addr_reg_141;
  wire [7:4]rk_addr_reg_141_pp0_iter1_reg;
  wire [5:0]\rk_addr_reg_141_pp0_iter1_reg_reg[6]_0 ;
  wire [1:0]rk_addr_reg_147_pp0_iter1_reg;
  wire trunc_ln374_reg_287;
  wire [7:0]xor_ln124_fu_119_p2;
  wire [3:0]xor_ln124_reg_147;
  wire \xor_ln124_reg_147_reg[0]_0 ;
  wire \xor_ln124_reg_147_reg[1]_0 ;
  wire \xor_ln124_reg_147_reg[2]_0 ;
  wire \xor_ln124_reg_147_reg[3]_0 ;
  wire [3:0]\xor_ln124_reg_147_reg[7]_0 ;
  wire [3:0]xor_ln124_reg_153;
  wire [3:3]NLW_add_ln121_fu_103_p2_carry_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln121_fu_103_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln121_fu_103_p2_carry_CO_UNCONNECTED[3],add_ln121_fu_103_p2_carry_n_1,add_ln121_fu_103_p2_carry_n_2,add_ln121_fu_103_p2_carry_n_3}),
        .CYINIT(ap_sig_allocacmp_idx_i19_load[3]),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1[7:4]),
        .S({Q[3:1],flow_control_loop_pipe_sequential_init_U_n_24}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i19_fu_340),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_0),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_we0),
        .R(ap_done_cache_reg_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_7 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D({grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1[3],flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .E(idx_i19_fu_341),
        .Q(Q[0]),
        .S(flow_control_loop_pipe_sequential_init_U_n_24),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_done_cache_reg_0),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\idx_i19_fu_34_reg_n_0_[1] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\idx_i19_fu_34_reg_n_0_[0] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_1(\idx_i19_fu_34_reg_n_0_[3] ),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_idx_i44_load(ap_sig_allocacmp_idx_i44_load),
        .grp_ClefiaKeySet128_fu_176_rk_address1(grp_ClefiaKeySet128_fu_176_rk_address1),
        .grp_ClefiaKeySet192_fu_162_rk_address1(grp_ClefiaKeySet192_fu_162_rk_address1[0]),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .grp_ClefiaKeySet256_fu_148_rk_address1(grp_ClefiaKeySet256_fu_148_rk_address1[0]),
        .idx_i19_fu_340(idx_i19_fu_340),
        .\idx_i19_fu_34_reg[0] (flow_control_loop_pipe_sequential_init_U_n_23),
        .\idx_i19_fu_34_reg[2] (\idx_i19_fu_34_reg[2]_0 ),
        .\idx_i19_fu_34_reg[2]_0 (flow_control_loop_pipe_sequential_init_U_n_22),
        .\idx_i19_fu_34_reg[3] ({ap_sig_allocacmp_idx_i19_load[3],ap_sig_allocacmp_idx_i19_load[1:0]}),
        .\idx_i19_fu_34_reg[3]_0 (flow_control_loop_pipe_sequential_init_U_n_21),
        .\idx_i19_fu_34_reg[4] (flow_control_loop_pipe_sequential_init_U_n_19),
        .ram_reg(ram_reg_i_43__10[4:3]),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2({ram_reg_0[3],ram_reg_0[1]}),
        .ram_reg_3(ram_reg_3),
        .\rk_addr_reg_141_reg[7] (\idx_i19_fu_34_reg_n_0_[4] ),
        .\rk_addr_reg_141_reg[7]_0 (\idx_i19_fu_34_reg_n_0_[2] ),
        .trunc_ln374_reg_287(trunc_ln374_reg_287));
  FDRE \idx_i19_fu_34_reg[0] 
       (.C(ap_clk),
        .CE(idx_i19_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\idx_i19_fu_34_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_i19_fu_34_reg[1] 
       (.C(ap_clk),
        .CE(idx_i19_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\idx_i19_fu_34_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_i19_fu_34_reg[2] 
       (.C(ap_clk),
        .CE(idx_i19_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\idx_i19_fu_34_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_i19_fu_34_reg[3] 
       (.C(ap_clk),
        .CE(idx_i19_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\idx_i19_fu_34_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx_i19_fu_34_reg[4] 
       (.C(ap_clk),
        .CE(idx_i19_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\idx_i19_fu_34_reg_n_0_[4] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_i_150__2
       (.I0(grp_ClefiaKeySet256_fu_148_rk_ce0),
        .I1(ram_reg_2),
        .I2(ram_reg),
        .I3(grp_ClefiaKeySet192_fu_162_rk_ce0),
        .O(ram_reg_i_150__2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAEEAAAAAAAF)) 
    ram_reg_i_163
       (.I0(ram_reg_i_364_n_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_i_43__10_0),
        .I3(ram_reg_i_43__10_1),
        .I4(ram_reg_i_43__10_2),
        .I5(ram_reg_i_43__10[5]),
        .O(grp_ClefiaKeySet256_fu_148_rk_ce0));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_178
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1[6]),
        .I1(ram_reg_i_43__10[4]),
        .I2(D[2]),
        .O(grp_ClefiaKeySet256_fu_148_rk_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_188
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1[4]),
        .I1(ram_reg_i_43__10[4]),
        .I2(D[0]),
        .O(grp_ClefiaKeySet256_fu_148_rk_address1[1]));
  LUT6 #(
    .INIT(64'hEFEAEAEAAAAAAAAA)) 
    ram_reg_i_211
       (.I0(ram_reg_i_405_n_0),
        .I1(O[1]),
        .I2(ram_reg_i_43__10[2]),
        .I3(ram_reg_i_43__10[0]),
        .I4(ram_reg_i_75__4_0[1]),
        .I5(ram_reg_i_86__5_0),
        .O(grp_ClefiaKeySet256_fu_148_rk_address0[7]));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_i_234
       (.I0(ram_reg_i_441_n_0),
        .I1(ram_reg_i_43__10[0]),
        .I2(ram_reg_i_75__4_0[0]),
        .I3(O[0]),
        .I4(ram_reg_i_43__10[2]),
        .I5(ram_reg_i_86__5_0),
        .O(grp_ClefiaKeySet256_fu_148_rk_address0[4]));
  LUT5 #(
    .INIT(32'h8C808080)) 
    ram_reg_i_364
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_we0),
        .I1(trunc_ln374_reg_287),
        .I2(ram_reg_i_43__10[4]),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0),
        .I4(ram_reg_i_43__10[1]),
        .O(ram_reg_i_364_n_0));
  MUXF7 ram_reg_i_36__11
       (.I0(ram_reg_i_150__2_n_0),
        .I1(grp_ClefiaKeySet128_fu_176_rk_we0),
        .O(WEBWE),
        .S(ram_reg_1));
  LUT6 #(
    .INIT(64'hACACFCCCACAC0CCC)) 
    ram_reg_i_405
       (.I0(rk_addr_reg_141_pp0_iter1_reg[7]),
        .I1(ram_reg_i_43__10[5]),
        .I2(trunc_ln374_reg_287),
        .I3(ram_reg_i_43__10[1]),
        .I4(ram_reg_i_43__10[4]),
        .I5(rk_addr_reg_147_pp0_iter1_reg[1]),
        .O(ram_reg_i_405_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0A0C000)) 
    ram_reg_i_441
       (.I0(rk_addr_reg_141_pp0_iter1_reg[4]),
        .I1(rk_addr_reg_147_pp0_iter1_reg[0]),
        .I2(trunc_ln374_reg_287),
        .I3(ram_reg_i_43__10[1]),
        .I4(ram_reg_i_43__10[4]),
        .I5(ram_reg_i_234_0),
        .O(ram_reg_i_441_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    ram_reg_i_46__8
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1[7]),
        .I1(ram_reg_i_43__10[4]),
        .I2(D[3]),
        .I3(grp_ClefiaKeySet192_fu_162_rk_address1[2]),
        .I4(ram_reg),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    ram_reg_i_514
       (.I0(xor_ln124_reg_147[3]),
        .I1(trunc_ln374_reg_287),
        .I2(ram_reg_i_43__10[4]),
        .I3(xor_ln124_reg_153[3]),
        .I4(ram_reg_i_43__10[1]),
        .O(\xor_ln124_reg_147_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    ram_reg_i_522
       (.I0(xor_ln124_reg_147[2]),
        .I1(trunc_ln374_reg_287),
        .I2(ram_reg_i_43__10[4]),
        .I3(xor_ln124_reg_153[2]),
        .I4(ram_reg_i_43__10[1]),
        .O(\xor_ln124_reg_147_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    ram_reg_i_529
       (.I0(xor_ln124_reg_147[1]),
        .I1(trunc_ln374_reg_287),
        .I2(ram_reg_i_43__10[4]),
        .I3(xor_ln124_reg_153[1]),
        .I4(ram_reg_i_43__10[1]),
        .O(\xor_ln124_reg_147_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    ram_reg_i_536
       (.I0(xor_ln124_reg_147[0]),
        .I1(trunc_ln374_reg_287),
        .I2(ram_reg_i_43__10[4]),
        .I3(xor_ln124_reg_153[0]),
        .I4(ram_reg_i_43__10[1]),
        .O(\xor_ln124_reg_147_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    ram_reg_i_54__9
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1[5]),
        .I1(ram_reg_i_43__10[4]),
        .I2(D[1]),
        .I3(grp_ClefiaKeySet192_fu_162_rk_address1[1]),
        .I4(ram_reg),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[13]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFF53FF53FF53)) 
    ram_reg_i_75__4
       (.I0(grp_ClefiaKeySet256_fu_148_rk_address0[7]),
        .I1(grp_ClefiaKeySet192_fu_162_rk_address0[1]),
        .I2(ram_reg),
        .I3(ram_reg_0[2]),
        .I4(ram_reg_0[0]),
        .I5(icmp_ln395_reg_250),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFF53FF53FF53)) 
    ram_reg_i_86__5
       (.I0(grp_ClefiaKeySet256_fu_148_rk_address0[4]),
        .I1(grp_ClefiaKeySet192_fu_162_rk_address0[0]),
        .I2(ram_reg),
        .I3(ram_reg_0[2]),
        .I4(ram_reg_0[0]),
        .I5(icmp_ln395_reg_250),
        .O(\ap_CS_fsm_reg[8]_0 ));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[0]),
        .Q(\rk_addr_reg_141_pp0_iter1_reg_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[1]),
        .Q(\rk_addr_reg_141_pp0_iter1_reg_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[2]),
        .Q(\rk_addr_reg_141_pp0_iter1_reg_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[3]),
        .Q(\rk_addr_reg_141_pp0_iter1_reg_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[4]),
        .Q(rk_addr_reg_141_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[5]),
        .Q(\rk_addr_reg_141_pp0_iter1_reg_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[6]),
        .Q(\rk_addr_reg_141_pp0_iter1_reg_reg[6]_0 [5]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_141[7]),
        .Q(rk_addr_reg_141_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(ap_sig_allocacmp_idx_i19_load[0]),
        .Q(rk_addr_reg_141[0]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[1] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(ap_sig_allocacmp_idx_i19_load[1]),
        .Q(rk_addr_reg_141[1]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[2] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(\idx_i19_fu_34_reg[2]_0 ),
        .Q(rk_addr_reg_141[2]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[3] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1[3]),
        .Q(rk_addr_reg_141[3]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[4] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1[4]),
        .Q(rk_addr_reg_141[4]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[5] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1[5]),
        .Q(rk_addr_reg_141[5]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[6] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1[6]),
        .Q(rk_addr_reg_141[6]),
        .R(1'b0));
  FDRE \rk_addr_reg_141_reg[7] 
       (.C(ap_clk),
        .CE(idx_i19_fu_341),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1[7]),
        .Q(rk_addr_reg_141[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_8 skey_U
       (.D({grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1[3],flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .ap_clk(ap_clk),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .\q0_reg[7]_0 (\q0_reg[7] ));
  FDRE \xor_ln124_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[0]),
        .Q(xor_ln124_reg_147[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[1]),
        .Q(xor_ln124_reg_147[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[2]),
        .Q(xor_ln124_reg_147[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[3]),
        .Q(xor_ln124_reg_147[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[4]),
        .Q(\xor_ln124_reg_147_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[5]),
        .Q(\xor_ln124_reg_147_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[6]),
        .Q(\xor_ln124_reg_147_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_147_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_119_p2[7]),
        .Q(\xor_ln124_reg_147_reg[7]_0 [3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16
   (ap_enable_reg_pp0_iter1,
    O,
    \idx_i29_load_reg_170_pp0_iter1_reg_reg[2]_0 ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg,
    ADDRBWRADDR,
    D,
    \ap_CS_fsm_reg[7] ,
    ap_enable_reg_pp0_iter2_reg_0,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0,
    ap_done_cache_reg,
    ap_clk,
    Q,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
    \ap_CS_fsm_reg[7]_0 ,
    or_ln364_reg_2791,
    ram_reg_i_163,
    ram_reg_i_89__5,
    ram_reg_i_89__5_0,
    ram_reg_i_89__5_1,
    trunc_ln374_reg_287,
    \ap_CS_fsm_reg[9] ,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_0,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0,
    q0_reg);
  output ap_enable_reg_pp0_iter1;
  output [3:0]O;
  output [2:0]\idx_i29_load_reg_170_pp0_iter1_reg_reg[2]_0 ;
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg;
  output [8:0]ADDRBWRADDR;
  output [2:0]D;
  output \ap_CS_fsm_reg[7] ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [4:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0;
  input ap_done_cache_reg;
  input ap_clk;
  input [3:0]Q;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg;
  input [0:0]\ap_CS_fsm_reg[7]_0 ;
  input or_ln364_reg_2791;
  input [4:0]ram_reg_i_163;
  input ram_reg_i_89__5;
  input [0:0]ram_reg_i_89__5_0;
  input [0:0]ram_reg_i_89__5_1;
  input trunc_ln374_reg_287;
  input \ap_CS_fsm_reg[9] ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_0;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0;
  input [3:0]q0_reg;

  wire [8:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire add_ln121_1_fu_142_p2_carry_i_1_n_0;
  wire add_ln121_1_fu_142_p2_carry_n_1;
  wire add_ln121_1_fu_142_p2_carry_n_2;
  wire add_ln121_1_fu_142_p2_carry_n_3;
  wire [4:0]add_ln124_fu_109_p2;
  wire \ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire [4:4]ap_sig_allocacmp_idx_i29_load;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg;
  wire [4:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_rk_we0;
  wire idx_i29_fu_400;
  wire \idx_i29_fu_40_reg_n_0_[0] ;
  wire \idx_i29_fu_40_reg_n_0_[1] ;
  wire \idx_i29_fu_40_reg_n_0_[2] ;
  wire \idx_i29_fu_40_reg_n_0_[3] ;
  wire \idx_i29_fu_40_reg_n_0_[4] ;
  wire [4:3]idx_i29_load_reg_170_pp0_iter1_reg;
  wire [2:0]\idx_i29_load_reg_170_pp0_iter1_reg_reg[2]_0 ;
  wire or_ln364_reg_2791;
  wire [3:0]q0_reg;
  wire [4:0]ram_reg_i_163;
  wire ram_reg_i_89__5;
  wire [0:0]ram_reg_i_89__5_0;
  wire [0:0]ram_reg_i_89__5_1;
  wire trunc_ln374_reg_287;
  wire [3:3]NLW_add_ln121_1_fu_142_p2_carry_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln121_1_fu_142_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln121_1_fu_142_p2_carry_CO_UNCONNECTED[3],add_ln121_1_fu_142_p2_carry_n_1,add_ln121_1_fu_142_p2_carry_n_2,add_ln121_1_fu_142_p2_carry_n_3}),
        .CYINIT(idx_i29_load_reg_170_pp0_iter1_reg[3]),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O(O),
        .S({Q[3:1],add_ln121_1_fu_142_p2_carry_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln121_1_fu_142_p2_carry_i_1
       (.I0(Q[0]),
        .I1(idx_i29_load_reg_170_pp0_iter1_reg[4]),
        .O(add_ln121_1_fu_142_p2_carry_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i29_fu_400),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_rk_we0),
        .R(ap_done_cache_reg));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_6 flow_control_loop_pipe_sequential_init_U
       (.ADDRBWRADDR({ADDRBWRADDR[8:3],ADDRBWRADDR[1:0]}),
        .D(D),
        .add_ln124_fu_109_p2(add_ln124_fu_109_p2),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[9] (ram_reg_i_163[3:1]),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\idx_i29_fu_40_reg_n_0_[1] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\idx_i29_fu_40_reg_n_0_[0] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_1(\idx_i29_fu_40_reg_n_0_[3] ),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_idx_i29_load(ap_sig_allocacmp_idx_i29_load),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg),
        .idx_i29_fu_400(idx_i29_fu_400),
        .\idx_i29_fu_40_reg[2] (ADDRBWRADDR[2]),
        .\idx_i29_fu_40_reg[4] (\idx_i29_fu_40_reg_n_0_[2] ),
        .\idx_i29_fu_40_reg[4]_0 (\idx_i29_fu_40_reg_n_0_[4] ),
        .or_ln364_reg_2791(or_ln364_reg_2791),
        .q0_reg(q0_reg),
        .trunc_ln374_reg_287(trunc_ln374_reg_287));
  FDRE \idx_i29_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(idx_i29_fu_400),
        .D(add_ln124_fu_109_p2[0]),
        .Q(\idx_i29_fu_40_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_i29_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(idx_i29_fu_400),
        .D(add_ln124_fu_109_p2[1]),
        .Q(\idx_i29_fu_40_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_i29_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(idx_i29_fu_400),
        .D(add_ln124_fu_109_p2[2]),
        .Q(\idx_i29_fu_40_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_i29_fu_40_reg[3] 
       (.C(ap_clk),
        .CE(idx_i29_fu_400),
        .D(add_ln124_fu_109_p2[3]),
        .Q(\idx_i29_fu_40_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx_i29_fu_40_reg[4] 
       (.C(ap_clk),
        .CE(idx_i29_fu_400),
        .D(add_ln124_fu_109_p2[4]),
        .Q(\idx_i29_fu_40_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[0]),
        .Q(\idx_i29_load_reg_170_pp0_iter1_reg_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[1]),
        .Q(\idx_i29_load_reg_170_pp0_iter1_reg_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[2]),
        .Q(\idx_i29_load_reg_170_pp0_iter1_reg_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[3]),
        .Q(idx_i29_load_reg_170_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[4]),
        .Q(idx_i29_load_reg_170_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[0]),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[0]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[1]),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[1]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[2]),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[2]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ADDRBWRADDR[3]),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[3]),
        .R(1'b0));
  FDRE \idx_i29_load_reg_170_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i29_load),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00002A08AAAA2A08)) 
    ram_reg_i_241
       (.I0(ram_reg_i_89__5),
        .I1(ram_reg_i_163[1]),
        .I2(idx_i29_load_reg_170_pp0_iter1_reg[3]),
        .I3(ram_reg_i_89__5_0),
        .I4(ram_reg_i_163[4]),
        .I5(ram_reg_i_89__5_1),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    ram_reg_i_365
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_rk_we0),
        .I1(ram_reg_i_163[1]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(ram_reg_i_163[0]),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0),
        .I5(ram_reg_i_163[4]),
        .O(ap_enable_reg_pp0_iter2_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R
   (DOADO,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
    ADDRARDADDR);
  output [7:0]DOADO;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg;
  input [8:0]ADDRARDADDR;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire ap_clk;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_148/grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129/con256_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h005A00E000200081003F004A000100ED00B500C00000006E007E009400210002),
    .INIT_01(256'h001600B8007800CD008F00D2005900A1002D007000B000F6001F00A50091009A),
    .INIT_02(256'h000500AE006E00DE00A300F4004F00B2000B005C009C00D0004700E900BD00BC),
    .INIT_03(256'h00D5007300B3000E0018005500920062000200D7001700D9005100FA003600B5),
    .INIT_04(256'h008B004800880050006E00E900A9003C00BE00A10061006500BC008200400009),
    .INIT_05(256'h002200D2001200F9005B00BA00330095004500A40064009E00B70074004500F2),
    .INIT_06(256'h00DC00AC006C000700A60046004D006B0011006900A900CA002D00DD008800A6),
    .INIT_07(256'h0037002B00EB00EC00A9009100CA0080006E0056009600B50053002300B700D9),
    .INIT_08(256'h00B300DE001E006800420098003F000400CF008D004D001400E40060006C0078),
    .INIT_09(256'h00F800EF002F00230020000E000E004F005900EF002F00820021004C000E00EE),
    .INIT_0A(256'h0080002F00EF005B00A000FF00CE003700A8006F00AF0073002000AF008E001F),
    .INIT_0B(256'h009E001F00DF004500C000C300FE00290094000F00CF004F00E000D700EE0023),
    .INIT_0C(256'h009900930053004200D800CC0072002E009B001700D7004000D000C900F6002C),
    .INIT_0D(256'h0098007000B00043001E00CF0091002F009800D100110043005C00CE0030002F),
    .INIT_0E(256'h0026001C00DC00FD00C700B300FD0091004C003800F80097008F006700D900FB),
    .INIT_0F(256'h00090087004700D200F100EC006600BE0013000E00CE00C800E300D900EF00A4),
    .INIT_10(256'h00BC007500B50067001400870094000B00D000DB001B000B0048005E003A0067),
    .INIT_11(256'h0045001100D1009E00DD007500F000F2008A002200E2005100BA00EB00C3003D),
    .INIT_12(256'h007B0048008800A0006F000900A900CC00F600900050002D00DE001200710041),
    .INIT_13(256'h001E00D2001200C5005B00C2003300A9003D00A4006400E600B700840045008A),
    .INIT_14(256'h00D300AC006C000800A60058004D0064000F006900A900D4002D00E1008800B8),
    .INIT_15(256'h003400EB002B00EF00290096000A0083006900D6001600B20053002C003700DE),
    .INIT_16(256'h00B3002E00EE006800A2009900CF000400CE006D00AD001500240063008C0079),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17
   (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0,
    D,
    \idx_i44_fu_34_reg[3]_0 ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[13] ,
    grp_ClefiaKeySet256_fu_148_rk_d0,
    \xor_ln124_reg_153_reg[6]_0 ,
    \ap_CS_fsm_reg[9] ,
    \rk_addr_reg_147_pp0_iter1_reg_reg[7]_0 ,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
    ap_done_cache_reg,
    \q0_reg[7] ,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg,
    grp_ClefiaKeySet192_fu_162_rk_address1,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    trunc_ln374_reg_287,
    ram_reg_i_129__4,
    ram_reg_i_138__4,
    ram_reg_i_129__4_0,
    ram_reg_i_219,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0,
    ap_rst_n,
    xor_ln124_fu_125_p2);
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0;
  output [5:0]D;
  output [0:0]\idx_i44_fu_34_reg[3]_0 ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[13] ;
  output [1:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  output [5:0]\xor_ln124_reg_153_reg[6]_0 ;
  output \ap_CS_fsm_reg[9] ;
  output [6:0]\rk_addr_reg_147_pp0_iter1_reg_reg[7]_0 ;
  output grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  output ap_done_cache_reg;
  output [7:0]\q0_reg[7] ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [3:0]Q;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg;
  input [2:0]grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg;
  input [0:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  input [0:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input trunc_ln374_reg_287;
  input [1:0]ram_reg_i_129__4;
  input ram_reg_i_138__4;
  input ram_reg_i_129__4_0;
  input [0:0]ram_reg_i_219;
  input grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0;
  input ap_rst_n;
  input [7:0]xor_ln124_fu_125_p2;

  wire [5:0]D;
  wire [3:0]Q;
  wire add_ln121_fu_109_p2_carry_n_1;
  wire add_ln121_fu_109_p2_carry_n_2;
  wire add_ln121_fu_109_p2_carry_n_3;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire [2:2]ap_sig_allocacmp_idx_i44_load;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  wire [2:0]grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0;
  wire [0:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg;
  wire [3:3]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0;
  wire [1:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  wire idx_i44_fu_340;
  wire idx_i44_fu_341;
  wire [0:0]\idx_i44_fu_34_reg[3]_0 ;
  wire \idx_i44_fu_34_reg_n_0_[0] ;
  wire \idx_i44_fu_34_reg_n_0_[1] ;
  wire \idx_i44_fu_34_reg_n_0_[2] ;
  wire \idx_i44_fu_34_reg_n_0_[3] ;
  wire \idx_i44_fu_34_reg_n_0_[4] ;
  wire [7:0]\q0_reg[7] ;
  wire [0:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_i_129__4;
  wire ram_reg_i_129__4_0;
  wire ram_reg_i_138__4;
  wire [0:0]ram_reg_i_219;
  wire [7:0]rk_addr_reg_147;
  wire [6:6]rk_addr_reg_147_pp0_iter1_reg;
  wire [6:0]\rk_addr_reg_147_pp0_iter1_reg_reg[7]_0 ;
  wire trunc_ln374_reg_287;
  wire [7:0]xor_ln124_fu_125_p2;
  wire [7:4]xor_ln124_reg_153;
  wire [5:0]\xor_ln124_reg_153_reg[6]_0 ;
  wire [3:3]NLW_add_ln121_fu_109_p2_carry_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln121_fu_109_p2_carry
       (.CI(1'b0),
        .CO({NLW_add_ln121_fu_109_p2_carry_CO_UNCONNECTED[3],add_ln121_fu_109_p2_carry_n_1,add_ln121_fu_109_p2_carry_n_2,add_ln121_fu_109_p2_carry_n_3}),
        .CYINIT(\idx_i44_fu_34_reg[3]_0 ),
        .DI({1'b0,1'b0,1'b0,Q[0]}),
        .O(D[5:2]),
        .S({Q[3:1],flow_control_loop_pipe_sequential_init_U_n_23}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i44_fu_340),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0),
        .R(ap_done_cache_reg_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_5 flow_control_loop_pipe_sequential_init_U
       (.D({grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}),
        .E(idx_i44_fu_341),
        .Q(Q[0]),
        .S(flow_control_loop_pipe_sequential_init_U_n_23),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_done_cache_reg_0),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_idx_i44_load(ap_sig_allocacmp_idx_i44_load),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg),
        .grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0),
        .grp_ClefiaKeySet192_fu_162_rk_address1(grp_ClefiaKeySet192_fu_162_rk_address1),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .idx_i44_fu_340(idx_i44_fu_340),
        .\idx_i44_fu_34_reg[0] (flow_control_loop_pipe_sequential_init_U_n_22),
        .\idx_i44_fu_34_reg[1] (D[1:0]),
        .\idx_i44_fu_34_reg[2] (flow_control_loop_pipe_sequential_init_U_n_21),
        .\idx_i44_fu_34_reg[3] (\idx_i44_fu_34_reg[3]_0 ),
        .\idx_i44_fu_34_reg[3]_0 (flow_control_loop_pipe_sequential_init_U_n_20),
        .\idx_i44_fu_34_reg[4] (flow_control_loop_pipe_sequential_init_U_n_17),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .\rk_addr_reg_147_reg[7] (\idx_i44_fu_34_reg_n_0_[4] ),
        .\rk_addr_reg_147_reg[7]_0 (\idx_i44_fu_34_reg_n_0_[3] ),
        .\rk_addr_reg_147_reg[7]_1 (\idx_i44_fu_34_reg_n_0_[1] ),
        .\rk_addr_reg_147_reg[7]_2 (\idx_i44_fu_34_reg_n_0_[0] ),
        .\rk_addr_reg_147_reg[7]_3 (\idx_i44_fu_34_reg_n_0_[2] ),
        .trunc_ln374_reg_287(trunc_ln374_reg_287));
  FDRE \idx_i44_fu_34_reg[0] 
       (.C(ap_clk),
        .CE(idx_i44_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(\idx_i44_fu_34_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_i44_fu_34_reg[1] 
       (.C(ap_clk),
        .CE(idx_i44_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\idx_i44_fu_34_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_i44_fu_34_reg[2] 
       (.C(ap_clk),
        .CE(idx_i44_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\idx_i44_fu_34_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_i44_fu_34_reg[3] 
       (.C(ap_clk),
        .CE(idx_i44_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\idx_i44_fu_34_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx_i44_fu_34_reg[4] 
       (.C(ap_clk),
        .CE(idx_i44_fu_340),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\idx_i44_fu_34_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_i_315
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[1]),
        .I1(xor_ln124_reg_153[7]),
        .I2(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[2]),
        .I3(trunc_ln374_reg_287),
        .I4(ram_reg_i_129__4[1]),
        .I5(ram_reg_i_129__4_0),
        .O(grp_ClefiaKeySet256_fu_148_rk_d0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8000800)) 
    ram_reg_i_330
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[1]),
        .I1(xor_ln124_reg_153[4]),
        .I2(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[2]),
        .I3(trunc_ln374_reg_287),
        .I4(ram_reg_i_129__4[0]),
        .I5(ram_reg_i_138__4),
        .O(grp_ClefiaKeySet256_fu_148_rk_d0[0]));
  LUT5 #(
    .INIT(32'h0200F200)) 
    ram_reg_i_418
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[1]),
        .I1(rk_addr_reg_147_pp0_iter1_reg),
        .I2(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[2]),
        .I3(trunc_ln374_reg_287),
        .I4(ram_reg_i_219),
        .O(\ap_CS_fsm_reg[9] ));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[0]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[1]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[2]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[3]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[4]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[5]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[6]),
        .Q(rk_addr_reg_147_pp0_iter1_reg),
        .R(1'b0));
  FDRE \rk_addr_reg_147_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rk_addr_reg_147[7]),
        .Q(\rk_addr_reg_147_pp0_iter1_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[0]),
        .Q(rk_addr_reg_147[0]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[1]),
        .Q(rk_addr_reg_147[1]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(ap_sig_allocacmp_idx_i44_load),
        .Q(rk_addr_reg_147[2]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1),
        .Q(rk_addr_reg_147[3]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[2]),
        .Q(rk_addr_reg_147[4]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[5] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[3]),
        .Q(rk_addr_reg_147[5]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[6] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[4]),
        .Q(rk_addr_reg_147[6]),
        .R(1'b0));
  FDRE \rk_addr_reg_147_reg[7] 
       (.C(ap_clk),
        .CE(idx_i44_fu_341),
        .D(D[5]),
        .Q(rk_addr_reg_147[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R skey_U
       (.D({grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}),
        .ap_clk(ap_clk),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .\q0_reg[7]_0 (\q0_reg[7] ));
  FDRE \xor_ln124_reg_153_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_125_p2[0]),
        .Q(\xor_ln124_reg_153_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_153_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_125_p2[1]),
        .Q(\xor_ln124_reg_153_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_153_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_125_p2[2]),
        .Q(\xor_ln124_reg_153_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_153_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_125_p2[3]),
        .Q(\xor_ln124_reg_153_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_153_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_125_p2[4]),
        .Q(xor_ln124_reg_153[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_153_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_125_p2[5]),
        .Q(\xor_ln124_reg_153_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_153_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_125_p2[6]),
        .Q(\xor_ln124_reg_153_reg[6]_0 [5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_153_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(xor_ln124_fu_125_p2[7]),
        .Q(xor_ln124_reg_153[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18
   (ap_enable_reg_pp0_iter1,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg,
    \r_reg_104_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    \icmp_ln401_reg_258_reg[0] ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[14]_1 ,
    \idx_i58_load_reg_151_reg[3]_0 ,
    \ap_CS_fsm_reg[8] ,
    grp_ClefiaKeySet256_fu_148_ap_ready,
    grp_ClefiaKeySet256_fu_148_rk_d0,
    \trunc_ln374_reg_287_reg[0] ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
    ap_clk,
    ap_done_cache_reg,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0,
    \r_reg_104_reg[2]_0 ,
    \r_reg_104_reg[2]_1 ,
    \r_reg_104_reg[2]_2 ,
    Q,
    icmp_ln395_reg_250,
    icmp_ln398_reg_254,
    icmp_ln401_reg_258,
    grp_ClefiaKeySet192_fu_162_ap_done,
    grp_ClefiaKeySet128_fu_176_ap_done,
    \ap_CS_fsm_reg[6]_0 ,
    grp_fu_232_p2,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    grp_ClefiaKeySet192_fu_162_rk_address0,
    \ap_CS_fsm_reg[14]_2 ,
    grp_ClefiaKeySet256_fu_148_ap_start_reg,
    ap_rst_n,
    ram_reg_i_146__2,
    ram_reg_i_146__2_0,
    ram_reg_i_146__2_1,
    ram_reg_i_83__5_0,
    ram_reg_i_144__3,
    ram_reg_i_144__3_0,
    ram_reg_i_142__4,
    ram_reg_i_142__4_0,
    ram_reg_i_140__4,
    ram_reg_i_140__4_0,
    ram_reg_i_227_0,
    ram_reg_i_227_1,
    ram_reg_i_227_2,
    ram_reg_i_227_3,
    O,
    ram_reg_i_83__5_1,
    trunc_ln374_reg_287);
  output ap_enable_reg_pp0_iter1;
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg;
  output \r_reg_104_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]D;
  output \icmp_ln401_reg_258_reg[0] ;
  output [1:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[14]_1 ;
  output \idx_i58_load_reg_151_reg[3]_0 ;
  output \ap_CS_fsm_reg[8] ;
  output grp_ClefiaKeySet256_fu_148_ap_ready;
  output [3:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  output \trunc_ln374_reg_287_reg[0] ;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg;
  input ap_clk;
  input ap_done_cache_reg;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0;
  input \r_reg_104_reg[2]_0 ;
  input \r_reg_104_reg[2]_1 ;
  input \r_reg_104_reg[2]_2 ;
  input [2:0]Q;
  input icmp_ln395_reg_250;
  input icmp_ln398_reg_254;
  input icmp_ln401_reg_258;
  input grp_ClefiaKeySet192_fu_162_ap_done;
  input grp_ClefiaKeySet128_fu_176_ap_done;
  input \ap_CS_fsm_reg[6]_0 ;
  input grp_fu_232_p2;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input [0:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  input [5:0]\ap_CS_fsm_reg[14]_2 ;
  input grp_ClefiaKeySet256_fu_148_ap_start_reg;
  input ap_rst_n;
  input ram_reg_i_146__2;
  input ram_reg_i_146__2_0;
  input ram_reg_i_146__2_1;
  input ram_reg_i_83__5_0;
  input ram_reg_i_144__3;
  input ram_reg_i_144__3_0;
  input ram_reg_i_142__4;
  input ram_reg_i_142__4_0;
  input ram_reg_i_140__4;
  input ram_reg_i_140__4_0;
  input ram_reg_i_227_0;
  input [4:0]ram_reg_i_227_1;
  input ram_reg_i_227_2;
  input [4:0]ram_reg_i_227_3;
  input [0:0]O;
  input [0:0]ram_reg_i_83__5_1;
  input trunc_ln374_reg_287;

  wire [1:0]D;
  wire [0:0]O;
  wire [2:0]Q;
  wire [3:0]add_ln124_fu_88_p2;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[14]_1 ;
  wire [5:0]\ap_CS_fsm_reg[14]_2 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [3:0]ap_sig_allocacmp_idx_i58_load;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire grp_ClefiaKeySet128_fu_176_ap_done;
  wire grp_ClefiaKeySet192_fu_162_ap_done;
  wire [0:0]grp_ClefiaKeySet192_fu_162_rk_address0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg;
  wire [1:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0;
  wire grp_ClefiaKeySet256_fu_148_ap_ready;
  wire grp_ClefiaKeySet256_fu_148_ap_start_reg;
  wire [5:5]grp_ClefiaKeySet256_fu_148_rk_address0;
  wire [3:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  wire grp_fu_232_p2;
  wire icmp_ln395_reg_250;
  wire icmp_ln398_reg_254;
  wire icmp_ln401_reg_258;
  wire \icmp_ln401_reg_258_reg[0] ;
  wire idx_i58_fu_320;
  wire \idx_i58_fu_32_reg_n_0_[0] ;
  wire \idx_i58_fu_32_reg_n_0_[1] ;
  wire \idx_i58_fu_32_reg_n_0_[2] ;
  wire \idx_i58_fu_32_reg_n_0_[3] ;
  wire [3:0]idx_i58_load_reg_151;
  wire \idx_i58_load_reg_151_reg[3]_0 ;
  wire \r_reg_104_reg[2] ;
  wire \r_reg_104_reg[2]_0 ;
  wire \r_reg_104_reg[2]_1 ;
  wire \r_reg_104_reg[2]_2 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_140__4;
  wire ram_reg_i_140__4_0;
  wire ram_reg_i_142__4;
  wire ram_reg_i_142__4_0;
  wire ram_reg_i_144__3;
  wire ram_reg_i_144__3_0;
  wire ram_reg_i_146__2;
  wire ram_reg_i_146__2_0;
  wire ram_reg_i_146__2_1;
  wire ram_reg_i_227_0;
  wire [4:0]ram_reg_i_227_1;
  wire ram_reg_i_227_2;
  wire [4:0]ram_reg_i_227_3;
  wire ram_reg_i_240_n_0;
  wire ram_reg_i_247_n_0;
  wire ram_reg_i_258_n_0;
  wire ram_reg_i_266_n_0;
  wire ram_reg_i_429_n_0;
  wire ram_reg_i_83__5_0;
  wire [0:0]ram_reg_i_83__5_1;
  wire trunc_ln374_reg_287;
  wire \trunc_ln374_reg_287_reg[0] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(idx_i58_fu_320),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_3 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .add_ln124_fu_88_p2(add_ln124_fu_88_p2),
        .\ap_CS_fsm_reg[14] (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0[0]),
        .\ap_CS_fsm_reg[14]_0 ({\ap_CS_fsm_reg[14]_2 [5],\ap_CS_fsm_reg[14]_2 [0]}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg(\idx_i58_fu_32_reg_n_0_[2] ),
        .ap_enable_reg_pp0_iter1_reg_0(\idx_i58_fu_32_reg_n_0_[1] ),
        .ap_enable_reg_pp0_iter1_reg_1(\idx_i58_fu_32_reg_n_0_[3] ),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_idx_i58_load(ap_sig_allocacmp_idx_i58_load),
        .grp_ClefiaKeySet128_fu_176_ap_done(grp_ClefiaKeySet128_fu_176_ap_done),
        .grp_ClefiaKeySet192_fu_162_ap_done(grp_ClefiaKeySet192_fu_162_ap_done),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0[1]),
        .grp_ClefiaKeySet256_fu_148_ap_ready(grp_ClefiaKeySet256_fu_148_ap_ready),
        .grp_ClefiaKeySet256_fu_148_ap_start_reg(grp_ClefiaKeySet256_fu_148_ap_start_reg),
        .grp_fu_232_p2(grp_fu_232_p2),
        .icmp_ln395_reg_250(icmp_ln395_reg_250),
        .icmp_ln398_reg_254(icmp_ln398_reg_254),
        .icmp_ln401_reg_258(icmp_ln401_reg_258),
        .\icmp_ln401_reg_258_reg[0] (\icmp_ln401_reg_258_reg[0] ),
        .idx_i58_fu_320(idx_i58_fu_320),
        .\idx_i58_fu_32_reg[1] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\idx_i58_fu_32_reg[2] (flow_control_loop_pipe_sequential_init_U_n_13),
        .\idx_i58_load_reg_151_reg[0] (\idx_i58_fu_32_reg_n_0_[0] ),
        .\r_reg_104_reg[2] (\r_reg_104_reg[2] ),
        .\r_reg_104_reg[2]_0 (\r_reg_104_reg[2]_0 ),
        .\r_reg_104_reg[2]_1 (\r_reg_104_reg[2]_1 ),
        .\r_reg_104_reg[2]_2 (\r_reg_104_reg[2]_2 ));
  FDRE \idx_i58_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(idx_i58_fu_320),
        .D(add_ln124_fu_88_p2[0]),
        .Q(\idx_i58_fu_32_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \idx_i58_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(idx_i58_fu_320),
        .D(add_ln124_fu_88_p2[1]),
        .Q(\idx_i58_fu_32_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \idx_i58_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(idx_i58_fu_320),
        .D(add_ln124_fu_88_p2[2]),
        .Q(\idx_i58_fu_32_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \idx_i58_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(idx_i58_fu_320),
        .D(add_ln124_fu_88_p2[3]),
        .Q(\idx_i58_fu_32_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \idx_i58_load_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i58_load[0]),
        .Q(idx_i58_load_reg_151[0]),
        .R(1'b0));
  FDRE \idx_i58_load_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i58_load[1]),
        .Q(idx_i58_load_reg_151[1]),
        .R(1'b0));
  FDRE \idx_i58_load_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i58_load[2]),
        .Q(idx_i58_load_reg_151[2]),
        .R(1'b0));
  FDRE \idx_i58_load_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_idx_i58_load[3]),
        .Q(idx_i58_load_reg_151[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFAAEAEAAAAAAAAA)) 
    ram_reg_i_227
       (.I0(ram_reg_i_429_n_0),
        .I1(\ap_CS_fsm_reg[14]_2 [1]),
        .I2(O),
        .I3(ram_reg_i_83__5_1),
        .I4(\ap_CS_fsm_reg[14]_2 [3]),
        .I5(ram_reg_i_83__5_0),
        .O(grp_ClefiaKeySet256_fu_148_rk_address0));
  LUT6 #(
    .INIT(64'hFFFFF4040000F404)) 
    ram_reg_i_240
       (.I0(idx_i58_load_reg_151[3]),
        .I1(\ap_CS_fsm_reg[14]_2 [5]),
        .I2(ram_reg_i_227_0),
        .I3(ram_reg_i_227_1[3]),
        .I4(ram_reg_i_227_2),
        .I5(ram_reg_i_227_3[3]),
        .O(ram_reg_i_240_n_0));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    ram_reg_i_247
       (.I0(\ap_CS_fsm_reg[14]_2 [5]),
        .I1(idx_i58_load_reg_151[2]),
        .I2(ram_reg_i_227_0),
        .I3(ram_reg_i_227_1[2]),
        .I4(ram_reg_i_227_2),
        .I5(ram_reg_i_227_3[2]),
        .O(ram_reg_i_247_n_0));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    ram_reg_i_258
       (.I0(\ap_CS_fsm_reg[14]_2 [5]),
        .I1(idx_i58_load_reg_151[1]),
        .I2(ram_reg_i_227_0),
        .I3(ram_reg_i_227_1[1]),
        .I4(ram_reg_i_227_2),
        .I5(ram_reg_i_227_3[1]),
        .O(ram_reg_i_258_n_0));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    ram_reg_i_266
       (.I0(\ap_CS_fsm_reg[14]_2 [5]),
        .I1(idx_i58_load_reg_151[0]),
        .I2(ram_reg_i_227_0),
        .I3(ram_reg_i_227_1[0]),
        .I4(ram_reg_i_227_2),
        .I5(ram_reg_i_227_3[0]),
        .O(ram_reg_i_266_n_0));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    ram_reg_i_429
       (.I0(\ap_CS_fsm_reg[14]_2 [5]),
        .I1(idx_i58_load_reg_151[3]),
        .I2(ram_reg_i_227_0),
        .I3(ram_reg_i_227_1[4]),
        .I4(ram_reg_i_227_2),
        .I5(ram_reg_i_227_3[4]),
        .O(ram_reg_i_429_n_0));
  LUT5 #(
    .INIT(32'h00005700)) 
    ram_reg_i_569
       (.I0(trunc_ln374_reg_287),
        .I1(\ap_CS_fsm_reg[14]_2 [2]),
        .I2(\ap_CS_fsm_reg[14]_2 [4]),
        .I3(\ap_CS_fsm_reg[14]_2 [5]),
        .I4(idx_i58_load_reg_151[3]),
        .O(\trunc_ln374_reg_287_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFF53FF53FF53)) 
    ram_reg_i_83__5
       (.I0(grp_ClefiaKeySet256_fu_148_rk_address0),
        .I1(grp_ClefiaKeySet192_fu_162_rk_address0),
        .I2(ram_reg_2),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(icmp_ln395_reg_250),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111000F)) 
    ram_reg_i_89__5
       (.I0(ram_reg_i_240_n_0),
        .I1(ram_reg_10),
        .I2(ram_reg_11),
        .I3(ram_reg_12),
        .I4(ram_reg_2),
        .I5(ram_reg_3),
        .O(\idx_i58_load_reg_151_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111000F)) 
    ram_reg_i_92__5
       (.I0(ram_reg_i_247_n_0),
        .I1(ram_reg_7),
        .I2(ram_reg_8),
        .I3(ram_reg_9),
        .I4(ram_reg_2),
        .I5(ram_reg_3),
        .O(\ap_CS_fsm_reg[14]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111000F)) 
    ram_reg_i_96__5
       (.I0(ram_reg_i_258_n_0),
        .I1(ram_reg_4),
        .I2(ram_reg_5),
        .I3(ram_reg_6),
        .I4(ram_reg_2),
        .I5(ram_reg_3),
        .O(\ap_CS_fsm_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1111000F)) 
    ram_reg_i_99__4
       (.I0(ram_reg_i_266_n_0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(ram_reg_3),
        .O(\ap_CS_fsm_reg[14] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R_4 skey_U
       (.D({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .add_ln124_fu_88_p2(add_ln124_fu_88_p2[0]),
        .ap_clk(ap_clk),
        .ap_sig_allocacmp_idx_i58_load(ap_sig_allocacmp_idx_i58_load[3]),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .grp_ClefiaKeySet256_fu_148_rk_d0(grp_ClefiaKeySet256_fu_148_rk_d0),
        .\q0_reg[5]_0 (flow_control_loop_pipe_sequential_init_U_n_14),
        .\q0_reg[6]_0 (flow_control_loop_pipe_sequential_init_U_n_13),
        .ram_reg_i_140__4(ram_reg_i_140__4),
        .ram_reg_i_140__4_0(ram_reg_i_140__4_0),
        .ram_reg_i_142__4(ram_reg_i_142__4),
        .ram_reg_i_142__4_0(ram_reg_i_142__4_0),
        .ram_reg_i_144__3(ram_reg_i_144__3),
        .ram_reg_i_144__3_0(ram_reg_i_144__3_0),
        .ram_reg_i_146__2(ram_reg_i_146__2),
        .ram_reg_i_146__2_0(ram_reg_i_146__2_0),
        .ram_reg_i_146__2_1(ram_reg_i_146__2_1),
        .ram_reg_i_146__2_2(ram_reg_i_83__5_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
    add_ln124_fu_90_p2,
    ap_clk,
    \q0_reg[5]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_1 ,
    Q,
    DOBDO,
    q0,
    DOADO);
  output [0:0]\q0_reg[7]_0 ;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_1 ;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  input [0:0]add_ln124_fu_90_p2;
  input ap_clk;
  input \q0_reg[5]_0 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[7]_1 ;
  input [1:0]Q;
  input [2:0]DOBDO;
  input [2:0]q0;
  input [2:0]DOADO;

  wire [2:0]DOADO;
  wire [2:0]DOBDO;
  wire [1:0]Q;
  wire [0:0]add_ln124_fu_90_p2;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire ap_clk;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  wire [2:0]q0;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire [0:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [6:4]skey_q0;

  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .D(add_ln124_fu_90_p2),
        .Q(skey_q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .D(\q0_reg[5]_0 ),
        .Q(skey_q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .D(\q0_reg[6]_0 ),
        .Q(skey_q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF0000FFB11BB11B)) 
    ram_reg_i_523
       (.I0(Q[0]),
        .I1(skey_q0[6]),
        .I2(DOBDO[2]),
        .I3(q0[2]),
        .I4(DOADO[2]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hFF0000FFB11BB11B)) 
    ram_reg_i_530
       (.I0(Q[0]),
        .I1(skey_q0[5]),
        .I2(DOBDO[1]),
        .I3(q0[1]),
        .I4(DOADO[1]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFF0000FFB11BB11B)) 
    ram_reg_i_537
       (.I0(Q[0]),
        .I1(skey_q0[4]),
        .I2(DOBDO[0]),
        .I3(q0[0]),
        .I4(DOADO[0]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[7]_1 ));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R_4
   (grp_ClefiaKeySet256_fu_148_rk_d0,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
    add_ln124_fu_88_p2,
    ap_clk,
    \q0_reg[5]_0 ,
    \q0_reg[6]_0 ,
    ap_sig_allocacmp_idx_i58_load,
    ram_reg_i_146__2,
    ram_reg_i_146__2_0,
    ram_reg_i_146__2_1,
    ram_reg_i_146__2_2,
    ram_reg_i_144__3,
    ram_reg_i_144__3_0,
    ram_reg_i_142__4,
    ram_reg_i_142__4_0,
    ram_reg_i_140__4,
    ram_reg_i_140__4_0,
    D);
  output [3:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg;
  input [0:0]add_ln124_fu_88_p2;
  input ap_clk;
  input \q0_reg[5]_0 ;
  input \q0_reg[6]_0 ;
  input [0:0]ap_sig_allocacmp_idx_i58_load;
  input ram_reg_i_146__2;
  input ram_reg_i_146__2_0;
  input ram_reg_i_146__2_1;
  input ram_reg_i_146__2_2;
  input ram_reg_i_144__3;
  input ram_reg_i_144__3_0;
  input ram_reg_i_142__4;
  input ram_reg_i_142__4_0;
  input ram_reg_i_140__4;
  input ram_reg_i_140__4_0;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]add_ln124_fu_88_p2;
  wire ap_clk;
  wire [0:0]ap_sig_allocacmp_idx_i58_load;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg;
  wire [3:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire ram_reg_i_140__4;
  wire ram_reg_i_140__4_0;
  wire ram_reg_i_142__4;
  wire ram_reg_i_142__4_0;
  wire ram_reg_i_144__3;
  wire ram_reg_i_144__3_0;
  wire ram_reg_i_146__2;
  wire ram_reg_i_146__2_0;
  wire ram_reg_i_146__2_1;
  wire ram_reg_i_146__2_2;
  wire [7:0]skey_q0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .D(D[0]),
        .Q(skey_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .D(D[1]),
        .Q(skey_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .D(D[2]),
        .Q(skey_q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .D(D[3]),
        .Q(skey_q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .D(add_ln124_fu_88_p2),
        .Q(skey_q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .D(\q0_reg[5]_0 ),
        .Q(skey_q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .D(\q0_reg[6]_0 ),
        .Q(skey_q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .D(ap_sig_allocacmp_idx_i58_load),
        .Q(skey_q0[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAEEAFFFFAEEAAEEA)) 
    ram_reg_i_335
       (.I0(ram_reg_i_140__4),
        .I1(ram_reg_i_146__2_0),
        .I2(skey_q0[3]),
        .I3(skey_q0[7]),
        .I4(ram_reg_i_140__4_0),
        .I5(ram_reg_i_146__2_2),
        .O(grp_ClefiaKeySet256_fu_148_rk_d0[3]));
  LUT6 #(
    .INIT(64'hAEEAFFFFAEEAAEEA)) 
    ram_reg_i_340
       (.I0(ram_reg_i_142__4),
        .I1(ram_reg_i_146__2_0),
        .I2(skey_q0[2]),
        .I3(skey_q0[6]),
        .I4(ram_reg_i_142__4_0),
        .I5(ram_reg_i_146__2_2),
        .O(grp_ClefiaKeySet256_fu_148_rk_d0[2]));
  LUT6 #(
    .INIT(64'hAEEAFFFFAEEAAEEA)) 
    ram_reg_i_346
       (.I0(ram_reg_i_144__3),
        .I1(ram_reg_i_146__2_0),
        .I2(skey_q0[1]),
        .I3(skey_q0[5]),
        .I4(ram_reg_i_144__3_0),
        .I5(ram_reg_i_146__2_2),
        .O(grp_ClefiaKeySet256_fu_148_rk_d0[1]));
  LUT6 #(
    .INIT(64'hAEEAFFFFAEEAAEEA)) 
    ram_reg_i_351
       (.I0(ram_reg_i_146__2),
        .I1(ram_reg_i_146__2_0),
        .I2(skey_q0[0]),
        .I3(skey_q0[4]),
        .I4(ram_reg_i_146__2_1),
        .I5(ram_reg_i_146__2_2),
        .O(grp_ClefiaKeySet256_fu_148_rk_d0[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1
   (ap_rst_n_0,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    q0_reg,
    DOBDO,
    \ap_CS_fsm_reg[2]_1 ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[3]_0 ,
    WEA,
    fout_ce0,
    fout_ce1,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[41]_0 ,
    fin_ce0,
    DIBDI,
    DIADI,
    ap_done_cache_reg,
    WEBWE,
    \ap_CS_fsm_reg[3]_2 ,
    grp_ClefiaKeySet256_fu_148_rk_d0,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
    ADDRBWRADDR,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
    ram_reg_i_135__4,
    ap_rst_n,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
    ram_reg,
    ram_reg_0,
    ap_enable_reg_pp0_iter1,
    \src_load_10_reg_1202_reg[7] ,
    DOADO,
    ram_reg_i_135__4_0,
    ram_reg_i_135__4_1,
    ram_reg_i_132__4,
    ram_reg_i_132__4_0,
    ram_reg_i_315,
    q0,
    ram_reg_i_330,
    ram_reg_i_335,
    D,
    \reg_297_reg[7] ,
    \reg_297_reg[7]_0 );
  output ap_rst_n_0;
  output [0:0]Q;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [7:0]q0_reg;
  output [2:0]DOBDO;
  output \ap_CS_fsm_reg[2]_1 ;
  output [3:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[3]_0 ;
  output [0:0]WEA;
  output fout_ce0;
  output fout_ce1;
  output [1:0]\ap_CS_fsm_reg[5]_0 ;
  output [3:0]\ap_CS_fsm_reg[3]_1 ;
  output [3:0]\ap_CS_fsm_reg[41]_0 ;
  output fin_ce0;
  output [7:0]DIBDI;
  output [7:0]DIADI;
  output ap_done_cache_reg;
  output [0:0]WEBWE;
  output [0:0]\ap_CS_fsm_reg[3]_2 ;
  output [1:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[7]_2 ;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg;
  input [8:0]ADDRBWRADDR;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  input [6:0]ram_reg_i_135__4;
  input ap_rst_n;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg;
  input [1:0]ram_reg;
  input [3:0]ram_reg_0;
  input ap_enable_reg_pp0_iter1;
  input [7:0]\src_load_10_reg_1202_reg[7] ;
  input [7:0]DOADO;
  input ram_reg_i_135__4_0;
  input ram_reg_i_135__4_1;
  input [1:0]ram_reg_i_132__4;
  input [1:0]ram_reg_i_132__4_0;
  input [4:0]ram_reg_i_315;
  input [4:0]q0;
  input ram_reg_i_330;
  input [0:0]ram_reg_i_335;
  input [7:0]D;
  input [7:0]\reg_297_reg[7] ;
  input [7:0]\reg_297_reg[7]_0 ;

  wire [3:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [2:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [2:0]add_ln210_fu_783_p2;
  wire [7:4]add_ln215_fu_798_p2;
  wire \ap_CS_fsm[1]_i_10_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm[1]_i_8_n_0 ;
  wire \ap_CS_fsm[1]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage27;
  wire ap_CS_fsm_pp0_stage28;
  wire ap_CS_fsm_pp0_stage29;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage31;
  wire ap_CS_fsm_pp0_stage32;
  wire ap_CS_fsm_pp0_stage35;
  wire ap_CS_fsm_pp0_stage36;
  wire ap_CS_fsm_pp0_stage37;
  wire ap_CS_fsm_pp0_stage38;
  wire ap_CS_fsm_pp0_stage39;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage40;
  wire ap_CS_fsm_pp0_stage41;
  wire ap_CS_fsm_pp0_stage42;
  wire ap_CS_fsm_pp0_stage43;
  wire ap_CS_fsm_pp0_stage44;
  wire ap_CS_fsm_pp0_stage45;
  wire ap_CS_fsm_pp0_stage46;
  wire ap_CS_fsm_pp0_stage47;
  wire ap_CS_fsm_pp0_stage48;
  wire ap_CS_fsm_pp0_stage49;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage50;
  wire ap_CS_fsm_pp0_stage51;
  wire ap_CS_fsm_pp0_stage52;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [3:0]\ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire [3:0]\ap_CS_fsm_reg[41]_0 ;
  wire [1:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_i_1__13_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [7:0]\clefia_s0_U/q0_reg ;
  wire clefia_s0_ce0;
  wire [7:0]\clefia_s1_U/q0_reg ;
  wire clefia_s1_ce0;
  wire con256_U_n_12;
  wire con256_U_n_13;
  wire con256_U_n_34;
  wire con256_U_n_35;
  wire con256_U_n_36;
  wire con256_U_n_37;
  wire con256_address01;
  wire con256_ce0;
  wire fin_ce0;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire fout_ce0;
  wire fout_ce1;
  wire grp_ClefiaF0Xor_2_fu_722_ap_start_reg;
  wire grp_ClefiaF0Xor_2_fu_722_n_17;
  wire grp_ClefiaF0Xor_2_fu_722_n_18;
  wire grp_ClefiaF0Xor_2_fu_722_n_19;
  wire grp_ClefiaF0Xor_2_fu_722_n_22;
  wire grp_ClefiaF0Xor_2_fu_722_n_23;
  wire grp_ClefiaF0Xor_2_fu_722_n_24;
  wire grp_ClefiaF0Xor_2_fu_722_n_27;
  wire grp_ClefiaF0Xor_2_fu_722_n_31;
  wire grp_ClefiaF0Xor_2_fu_722_n_32;
  wire grp_ClefiaF0Xor_2_fu_722_n_39;
  wire grp_ClefiaF0Xor_2_fu_722_n_40;
  wire grp_ClefiaF0Xor_2_fu_722_n_41;
  wire grp_ClefiaF0Xor_2_fu_722_n_42;
  wire grp_ClefiaF0Xor_2_fu_722_n_43;
  wire grp_ClefiaF0Xor_2_fu_722_n_44;
  wire grp_ClefiaF0Xor_2_fu_722_n_45;
  wire grp_ClefiaF0Xor_2_fu_722_n_46;
  wire grp_ClefiaF0Xor_2_fu_722_n_47;
  wire grp_ClefiaF0Xor_2_fu_722_n_48;
  wire grp_ClefiaF0Xor_2_fu_722_n_49;
  wire grp_ClefiaF0Xor_2_fu_722_n_50;
  wire grp_ClefiaF0Xor_2_fu_722_n_51;
  wire grp_ClefiaF0Xor_2_fu_722_n_52;
  wire grp_ClefiaF0Xor_2_fu_722_n_53;
  wire grp_ClefiaF0Xor_2_fu_722_n_54;
  wire grp_ClefiaF0Xor_2_fu_722_n_55;
  wire grp_ClefiaF0Xor_2_fu_722_n_56;
  wire grp_ClefiaF0Xor_2_fu_722_n_62;
  wire grp_ClefiaF0Xor_2_fu_722_n_64;
  wire grp_ClefiaF0Xor_2_fu_722_n_65;
  wire grp_ClefiaF0Xor_2_fu_722_n_66;
  wire grp_ClefiaF0Xor_2_fu_722_n_67;
  wire grp_ClefiaF0Xor_2_fu_722_n_68;
  wire grp_ClefiaF0Xor_2_fu_722_n_69;
  wire grp_ClefiaF0Xor_2_fu_722_n_70;
  wire grp_ClefiaF0Xor_2_fu_722_n_71;
  wire grp_ClefiaF0Xor_2_fu_722_n_72;
  wire grp_ClefiaF0Xor_2_fu_722_n_73;
  wire grp_ClefiaF0Xor_2_fu_722_n_74;
  wire grp_ClefiaF0Xor_2_fu_722_n_75;
  wire grp_ClefiaF0Xor_2_fu_722_n_76;
  wire grp_ClefiaF0Xor_2_fu_722_n_77;
  wire grp_ClefiaF1Xor_2_fu_743_ap_start_reg;
  wire grp_ClefiaF1Xor_2_fu_743_n_11;
  wire grp_ClefiaF1Xor_2_fu_743_n_13;
  wire grp_ClefiaF1Xor_2_fu_743_n_36;
  wire grp_ClefiaF1Xor_2_fu_743_n_37;
  wire grp_ClefiaF1Xor_2_fu_743_n_38;
  wire grp_ClefiaF1Xor_2_fu_743_n_39;
  wire grp_ClefiaF1Xor_2_fu_743_n_4;
  wire grp_ClefiaF1Xor_2_fu_743_n_40;
  wire grp_ClefiaF1Xor_2_fu_743_n_41;
  wire grp_ClefiaF1Xor_2_fu_743_n_42;
  wire grp_ClefiaF1Xor_2_fu_743_n_43;
  wire grp_ClefiaF1Xor_2_fu_743_n_44;
  wire grp_ClefiaF1Xor_2_fu_743_n_45;
  wire grp_ClefiaF1Xor_2_fu_743_n_55;
  wire grp_ClefiaF1Xor_2_fu_743_n_56;
  wire grp_ClefiaF1Xor_2_fu_743_n_57;
  wire grp_ClefiaF1Xor_2_fu_743_n_58;
  wire grp_ClefiaF1Xor_2_fu_743_n_59;
  wire grp_ClefiaF1Xor_2_fu_743_n_64;
  wire grp_ClefiaF1Xor_2_fu_743_n_65;
  wire grp_ClefiaF1Xor_2_fu_743_n_66;
  wire grp_ClefiaF1Xor_2_fu_743_n_67;
  wire grp_ClefiaF1Xor_2_fu_743_n_68;
  wire grp_ClefiaF1Xor_2_fu_743_n_69;
  wire grp_ClefiaF1Xor_2_fu_743_n_70;
  wire grp_ClefiaF1Xor_2_fu_743_n_71;
  wire grp_ClefiaF1Xor_2_fu_743_n_9;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  wire [1:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  wire [7:0]grp_fu_302_p2;
  wire [7:0]grp_fu_302_p2_0;
  wire icmp_ln216_reg_841;
  wire idx21_fu_1180;
  wire idx21_fu_11801_out;
  wire [7:4]idx21_fu_118_reg;
  wire [7:4]idx21_load_reg_845;
  wire [6:6]or_ln134_7_fu_961_p3;
  wire [4:0]q0;
  wire [7:0]q0_reg;
  wire q0_reg_i_28_n_0;
  wire q0_reg_i_29_n_0;
  wire \r_assign_fu_122[3]_i_3_n_0 ;
  wire [3:0]r_assign_fu_122_reg;
  wire [1:0]ram_reg;
  wire [3:0]ram_reg_0;
  wire ram_reg_i_103__3_n_0;
  wire [1:0]ram_reg_i_132__4;
  wire [1:0]ram_reg_i_132__4_0;
  wire [6:0]ram_reg_i_135__4;
  wire ram_reg_i_135__4_0;
  wire ram_reg_i_135__4_1;
  wire ram_reg_i_168_n_0;
  wire ram_reg_i_25__0_n_0;
  wire ram_reg_i_26__0_n_0;
  wire ram_reg_i_28__12_n_0;
  wire ram_reg_i_29__0_n_0;
  wire ram_reg_i_29_n_0;
  wire ram_reg_i_30__0_n_0;
  wire ram_reg_i_30_n_0;
  wire [4:0]ram_reg_i_315;
  wire ram_reg_i_31__12_n_0;
  wire ram_reg_i_32__0_n_0;
  wire ram_reg_i_330;
  wire [0:0]ram_reg_i_335;
  wire ram_reg_i_34__0_n_0;
  wire ram_reg_i_34_n_0;
  wire ram_reg_i_35__0_n_0;
  wire ram_reg_i_35_n_0;
  wire ram_reg_i_36__0_n_0;
  wire ram_reg_i_37__0_n_0;
  wire ram_reg_i_38__0_n_0;
  wire ram_reg_i_38_n_0;
  wire ram_reg_i_39__0_n_0;
  wire ram_reg_i_40__0_n_0;
  wire ram_reg_i_40_n_0;
  wire ram_reg_i_41__0_n_0;
  wire ram_reg_i_41_n_0;
  wire ram_reg_i_42__11_n_0;
  wire ram_reg_i_42_n_0;
  wire ram_reg_i_44__0_n_0;
  wire ram_reg_i_45__0_n_0;
  wire ram_reg_i_45_n_0;
  wire ram_reg_i_46__0_n_0;
  wire ram_reg_i_46_n_0;
  wire ram_reg_i_47__0_n_0;
  wire ram_reg_i_47_n_0;
  wire ram_reg_i_49__0_n_0;
  wire ram_reg_i_49_n_0;
  wire ram_reg_i_50__0_n_0;
  wire ram_reg_i_51__0_n_0;
  wire ram_reg_i_51_n_0;
  wire ram_reg_i_52__0_n_0;
  wire ram_reg_i_54__0_n_0;
  wire ram_reg_i_57__0_n_0;
  wire ram_reg_i_59__0_n_0;
  wire ram_reg_i_61__0_n_0;
  wire ram_reg_i_62__0_n_0;
  wire ram_reg_i_63__0_n_0;
  wire ram_reg_i_64__0_n_0;
  wire ram_reg_i_68__0_n_0;
  wire ram_reg_i_69__0_n_0;
  wire ram_reg_i_70__0_n_0;
  wire ram_reg_i_71__0_n_0;
  wire ram_reg_i_72__0_n_0;
  wire ram_reg_i_73__0_n_0;
  wire ram_reg_i_88_n_0;
  wire ram_reg_i_91_n_0;
  wire ram_reg_i_93_n_0;
  wire ram_reg_i_94_n_0;
  wire ram_reg_i_96_n_0;
  wire ram_reg_i_99_n_0;
  wire [7:0]\reg_297_reg[7] ;
  wire [7:0]\reg_297_reg[7]_0 ;
  wire [7:0]sel;
  wire [7:0]sel_1;
  wire [7:0]src_load_10_reg_1202;
  wire [7:0]\src_load_10_reg_1202_reg[7] ;
  wire [7:0]src_load_31_reg_1043;
  wire [4:4]x_assign_2_fu_887_p3;
  wire [3:0]x_assign_3_reg_1227;
  wire [7:0]xor_ln124_3_fu_556_p2;
  wire [7:0]xor_ln124_51_fu_514_p2;
  wire [4:0]xor_ln180_fu_684_p2;

  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT5 #(
    .INIT(32'hAAAAEAEE)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage52),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(icmp_ln216_reg_841),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(\ap_CS_fsm[1]_i_3_n_0 ),
        .I2(\ap_CS_fsm[1]_i_4_n_0 ),
        .I3(\ap_CS_fsm[1]_i_5_n_0 ),
        .I4(\ap_CS_fsm[1]_i_6_n_0 ),
        .I5(\ap_CS_fsm[1]_i_7_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(ap_CS_fsm_pp0_stage51),
        .I1(ap_CS_fsm_pp0_stage47),
        .I2(ap_CS_fsm_pp0_stage44),
        .I3(ap_CS_fsm_pp0_stage39),
        .O(\ap_CS_fsm[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\ap_CS_fsm_reg_n_0_[3] ),
        .I2(ap_CS_fsm_pp0_stage20),
        .I3(ap_CS_fsm_pp0_stage21),
        .I4(ram_reg_i_51__0_n_0),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[7] ),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(ap_CS_fsm_pp0_stage37),
        .I3(\ap_CS_fsm_reg_n_0_[6] ),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_pp0_stage19),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(q0_reg_i_29_n_0),
        .I1(ap_CS_fsm_pp0_stage35),
        .I2(\ap_CS_fsm_reg_n_0_[17] ),
        .I3(ap_CS_fsm_pp0_stage18),
        .I4(ap_CS_fsm_pp0_stage36),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_8_n_0 ),
        .I1(\ap_CS_fsm[1]_i_9_n_0 ),
        .I2(\ap_CS_fsm[1]_i_10_n_0 ),
        .I3(ap_CS_fsm_pp0_stage38),
        .I4(ap_CS_fsm_pp0_stage43),
        .I5(ap_CS_fsm_pp0_stage40),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_0_[15] ),
        .I1(\ap_CS_fsm_reg_n_0_[33] ),
        .I2(\ap_CS_fsm_reg_n_0_[24] ),
        .I3(con256_U_n_13),
        .I4(ram_reg_i_63__0_n_0),
        .I5(con256_U_n_12),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(icmp_ln216_reg_841),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(ap_CS_fsm_pp0_stage46),
        .I1(ap_CS_fsm_pp0_stage45),
        .I2(ap_CS_fsm_pp0_stage42),
        .I3(ap_CS_fsm_pp0_stage41),
        .O(\ap_CS_fsm[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(ap_CS_fsm_pp0_stage50),
        .I1(ap_CS_fsm_pp0_stage49),
        .I2(ap_CS_fsm_pp0_stage52),
        .I3(ap_CS_fsm_pp0_stage48),
        .O(\ap_CS_fsm[1]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage16),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(ap_CS_fsm_pp0_stage18),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage18),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage20),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage21),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage22),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(ap_CS_fsm_pp0_stage27),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage27),
        .Q(ap_CS_fsm_pp0_stage28),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage28),
        .Q(ap_CS_fsm_pp0_stage29),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage29),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(ap_CS_fsm_pp0_stage31),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage31),
        .Q(ap_CS_fsm_pp0_stage32),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage32),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[34] ),
        .Q(ap_CS_fsm_pp0_stage35),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage35),
        .Q(ap_CS_fsm_pp0_stage36),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage36),
        .Q(ap_CS_fsm_pp0_stage37),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage37),
        .Q(ap_CS_fsm_pp0_stage38),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage38),
        .Q(ap_CS_fsm_pp0_stage39),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage39),
        .Q(ap_CS_fsm_pp0_stage40),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage40),
        .Q(ap_CS_fsm_pp0_stage41),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage41),
        .Q(ap_CS_fsm_pp0_stage42),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage42),
        .Q(ap_CS_fsm_pp0_stage43),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage43),
        .Q(ap_CS_fsm_pp0_stage44),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage44),
        .Q(ap_CS_fsm_pp0_stage45),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage45),
        .Q(ap_CS_fsm_pp0_stage46),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage46),
        .Q(ap_CS_fsm_pp0_stage47),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage47),
        .Q(ap_CS_fsm_pp0_stage48),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage48),
        .Q(ap_CS_fsm_pp0_stage49),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage49),
        .Q(ap_CS_fsm_pp0_stage50),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage50),
        .Q(ap_CS_fsm_pp0_stage51),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage51),
        .Q(ap_CS_fsm_pp0_stage52),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter0_reg_i_1__13
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ap_enable_reg_pp0_iter0_reg_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_reg_i_1__13_n_0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h000088AAA0008800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage52),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1_0),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0CCC00000AA00AA)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(icmp_ln216_reg_841),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage52),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R con256_U
       (.ADDRARDADDR({sel[7:3],sel[1:0]}),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(grp_fu_302_p2_0),
        .DOADO(q0_reg),
        .DOBDO(DOBDO),
        .Q({ap_CS_fsm_pp0_stage32,ap_CS_fsm_pp0_stage31,ap_CS_fsm_pp0_stage28,\ap_CS_fsm_reg_n_0_[23] ,ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage19,\ap_CS_fsm_reg_n_0_[14] ,ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4}),
        .\ap_CS_fsm_reg[14] (con256_U_n_12),
        .\ap_CS_fsm_reg[5] (con256_U_n_13),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_1 ),
        .\ap_CS_fsm_reg[7]_1 (\ap_CS_fsm_reg[7]_2 ),
        .ap_clk(ap_clk),
        .con256_address01(con256_address01),
        .con256_ce0(con256_ce0),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .grp_ClefiaKeySet256_fu_148_rk_d0(grp_ClefiaKeySet256_fu_148_rk_d0),
        .\idx21_load_reg_845_reg[7] ({con256_U_n_34,con256_U_n_35,con256_U_n_36,con256_U_n_37}),
        .q0(q0),
        .q0_reg_0(xor_ln124_51_fu_514_p2),
        .q0_reg_1(grp_fu_302_p2),
        .q0_reg_2(xor_ln124_3_fu_556_p2),
        .q0_reg_3(q0_reg_i_28_n_0),
        .q0_reg_4(q0_reg_i_29_n_0),
        .ram_reg_i_132__4(ram_reg_i_132__4),
        .ram_reg_i_132__4_0(ram_reg_i_132__4_0),
        .ram_reg_i_135__4(ram_reg_i_135__4_0),
        .ram_reg_i_135__4_0(ram_reg_i_135__4_1),
        .ram_reg_i_135__4_1(ram_reg_i_135__4[6:4]),
        .ram_reg_i_315(ram_reg_i_315),
        .ram_reg_i_330(ram_reg_i_330),
        .ram_reg_i_335(ram_reg_i_335),
        .\reg_308_reg[7] ({grp_ClefiaF0Xor_2_fu_722_n_70,grp_ClefiaF0Xor_2_fu_722_n_71,grp_ClefiaF0Xor_2_fu_722_n_72,grp_ClefiaF0Xor_2_fu_722_n_73,grp_ClefiaF0Xor_2_fu_722_n_74,grp_ClefiaF0Xor_2_fu_722_n_75,grp_ClefiaF0Xor_2_fu_722_n_76,grp_ClefiaF0Xor_2_fu_722_n_77}),
        .\reg_308_reg[7]_0 ({grp_ClefiaF1Xor_2_fu_743_n_64,grp_ClefiaF1Xor_2_fu_743_n_65,grp_ClefiaF1Xor_2_fu_743_n_66,grp_ClefiaF1Xor_2_fu_743_n_67,grp_ClefiaF1Xor_2_fu_743_n_68,grp_ClefiaF1Xor_2_fu_743_n_69,grp_ClefiaF1Xor_2_fu_743_n_70,grp_ClefiaF1Xor_2_fu_743_n_71}),
        .\rk_offset_read_reg_972_reg[7] (idx21_load_reg_845),
        .\rk_offset_read_reg_972_reg[7]_0 (idx21_fu_118_reg),
        .\xor_ln124_3_reg_1242_reg[7] (src_load_10_reg_1202),
        .\xor_ln124_51_reg_1084_reg[7] (src_load_31_reg_1043));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_1 flow_control_loop_pipe_sequential_init_U
       (.Q({ap_CS_fsm_pp0_stage52,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(ap_rst_n_0),
        .add_ln210_fu_783_p2(add_ln210_fu_783_p2),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_0),
        .ap_loop_init_int_reg_1(idx21_fu_1180),
        .ap_loop_init_int_reg_2(q0_reg_i_28_n_0),
        .ap_rst_n(ap_rst_n),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .icmp_ln216_reg_841(icmp_ln216_reg_841),
        .r_assign_fu_122_reg(r_assign_fu_122_reg),
        .\r_assign_fu_122_reg[3]_0 (flow_control_loop_pipe_sequential_init_U_n_2),
        .\r_assign_fu_122_reg[3]_1 (\r_assign_fu_122[3]_i_3_n_0 ),
        .r_assign_fu_122_reg_3_sp_1(flow_control_loop_pipe_sequential_init_U_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2 grp_ClefiaF0Xor_2_fu_722
       (.ADDRARDADDR({sel[7:3],sel[1]}),
        .ADDRBWRADDR(sel_1),
        .D({con256_U_n_34,con256_U_n_35,con256_U_n_36,con256_U_n_37}),
        .DOADO(DOADO),
        .DOBDO(\clefia_s0_U/q0_reg ),
        .Q(Q),
        .SR(ap_rst_n_0),
        .\ap_CS_fsm_reg[18] (grp_ClefiaF0Xor_2_fu_722_n_17),
        .\ap_CS_fsm_reg[19] (grp_ClefiaF0Xor_2_fu_722_n_31),
        .\ap_CS_fsm_reg[25] (grp_ClefiaF0Xor_2_fu_722_n_32),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF0Xor_2_fu_722_n_19),
        .\ap_CS_fsm_reg[37] (grp_ClefiaF0Xor_2_fu_722_n_55),
        .\ap_CS_fsm_reg[37]_0 (grp_ClefiaF0Xor_2_fu_722_n_56),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_1 [0]),
        .\ap_CS_fsm_reg[3]_1 (grp_ClefiaF0Xor_2_fu_722_n_39),
        .\ap_CS_fsm_reg[3]_10 (grp_ClefiaF0Xor_2_fu_722_n_48),
        .\ap_CS_fsm_reg[3]_11 (grp_ClefiaF0Xor_2_fu_722_n_49),
        .\ap_CS_fsm_reg[3]_12 (grp_ClefiaF0Xor_2_fu_722_n_50),
        .\ap_CS_fsm_reg[3]_13 (grp_ClefiaF0Xor_2_fu_722_n_51),
        .\ap_CS_fsm_reg[3]_14 (grp_ClefiaF0Xor_2_fu_722_n_52),
        .\ap_CS_fsm_reg[3]_15 (grp_ClefiaF0Xor_2_fu_722_n_53),
        .\ap_CS_fsm_reg[3]_16 (grp_ClefiaF0Xor_2_fu_722_n_54),
        .\ap_CS_fsm_reg[3]_17 (grp_ClefiaF0Xor_2_fu_722_n_69),
        .\ap_CS_fsm_reg[3]_2 (grp_ClefiaF0Xor_2_fu_722_n_40),
        .\ap_CS_fsm_reg[3]_3 (grp_ClefiaF0Xor_2_fu_722_n_41),
        .\ap_CS_fsm_reg[3]_4 (grp_ClefiaF0Xor_2_fu_722_n_42),
        .\ap_CS_fsm_reg[3]_5 (grp_ClefiaF0Xor_2_fu_722_n_43),
        .\ap_CS_fsm_reg[3]_6 (grp_ClefiaF0Xor_2_fu_722_n_44),
        .\ap_CS_fsm_reg[3]_7 (grp_ClefiaF0Xor_2_fu_722_n_45),
        .\ap_CS_fsm_reg[3]_8 (grp_ClefiaF0Xor_2_fu_722_n_46),
        .\ap_CS_fsm_reg[3]_9 (grp_ClefiaF0Xor_2_fu_722_n_47),
        .\ap_CS_fsm_reg[43] (\ap_CS_fsm_reg[41]_0 [1:0]),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 [0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter2_reg_0(grp_ClefiaF0Xor_2_fu_722_n_18),
        .ap_enable_reg_pp0_iter2_reg_1(grp_ClefiaF0Xor_2_fu_722_n_22),
        .\ap_port_reg_dst_offset_reg[4]_0 (grp_ClefiaF0Xor_2_fu_722_n_23),
        .ap_rst_n(ap_rst_n),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .con256_address01(con256_address01),
        .con256_ce0(con256_ce0),
        .\dst_offset_read_reg_1002_reg[4]_0 (grp_ClefiaF0Xor_2_fu_722_n_24),
        .fout_ce0(fout_ce0),
        .fout_ce1(fout_ce1),
        .grp_ClefiaF0Xor_2_fu_722_ap_start_reg(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .grp_ClefiaF0Xor_2_fu_722_ap_start_reg_reg(grp_ClefiaF0Xor_2_fu_722_n_27),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .q0_reg_1(\clefia_s1_U/q0_reg ),
        .q0_reg_10(grp_ClefiaF1Xor_2_fu_743_n_56),
        .q0_reg_11(grp_ClefiaF1Xor_2_fu_743_n_57),
        .q0_reg_12(grp_ClefiaF1Xor_2_fu_743_n_58),
        .q0_reg_13(grp_ClefiaF1Xor_2_fu_743_n_59),
        .q0_reg_2({grp_ClefiaF0Xor_2_fu_722_n_62,x_assign_2_fu_887_p3,grp_ClefiaF0Xor_2_fu_722_n_64,grp_ClefiaF0Xor_2_fu_722_n_65,grp_ClefiaF0Xor_2_fu_722_n_66}),
        .q0_reg_3({grp_ClefiaF0Xor_2_fu_722_n_67,grp_ClefiaF0Xor_2_fu_722_n_68}),
        .q0_reg_4({grp_ClefiaF1Xor_2_fu_743_n_38,grp_ClefiaF1Xor_2_fu_743_n_39,grp_ClefiaF1Xor_2_fu_743_n_40,grp_ClefiaF1Xor_2_fu_743_n_41,grp_ClefiaF1Xor_2_fu_743_n_42,grp_ClefiaF1Xor_2_fu_743_n_43,grp_ClefiaF1Xor_2_fu_743_n_44,grp_ClefiaF1Xor_2_fu_743_n_45}),
        .q0_reg_5(grp_ClefiaF1Xor_2_fu_743_n_36),
        .q0_reg_6(con256_U_n_13),
        .q0_reg_7(ram_reg_i_52__0_n_0),
        .q0_reg_8({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg[2]_0 }),
        .q0_reg_9(grp_ClefiaF1Xor_2_fu_743_n_55),
        .ram_reg({ap_CS_fsm_pp0_stage41,ap_CS_fsm_pp0_stage40,ap_CS_fsm_pp0_stage39,ap_CS_fsm_pp0_stage38,ap_CS_fsm_pp0_stage37,ap_CS_fsm_pp0_stage25,ap_CS_fsm_pp0_stage19,ap_CS_fsm_pp0_stage18,\ap_CS_fsm_reg_n_0_[7] ,\ap_CS_fsm_reg_n_0_[0] }),
        .ram_reg_0(ram_reg_i_135__4[3:2]),
        .ram_reg_1(ram_reg_i_29__0_n_0),
        .ram_reg_10(ram_reg_i_35_n_0),
        .ram_reg_11(ram_reg_i_51_n_0),
        .ram_reg_12(ram_reg_i_99_n_0),
        .ram_reg_13(grp_ClefiaF1Xor_2_fu_743_n_13),
        .ram_reg_14(ram_reg_i_103__3_n_0),
        .ram_reg_15(ram_reg_i_49__0_n_0),
        .ram_reg_16(ram_reg_i_50__0_n_0),
        .ram_reg_17(ram_reg_i_46_n_0),
        .ram_reg_18(ram_reg_0[0]),
        .ram_reg_19(ram_reg_i_31__12_n_0),
        .ram_reg_2(ram_reg_i_30__0_n_0),
        .ram_reg_20(ram_reg_i_42_n_0),
        .ram_reg_21(ram_reg_i_44__0_n_0),
        .ram_reg_22(ram_reg_i_45__0_n_0),
        .ram_reg_23(ram_reg_i_36__0_n_0),
        .ram_reg_24(ram_reg_i_46__0_n_0),
        .ram_reg_25(ram_reg_i_61__0_n_0),
        .ram_reg_26(ram_reg_i_37__0_n_0),
        .ram_reg_27(grp_ClefiaF1Xor_2_fu_743_n_37),
        .ram_reg_28(ram_reg_i_51__0_n_0),
        .ram_reg_29(ram_reg_i_38__0_n_0),
        .ram_reg_3(ram_reg_i_32__0_n_0),
        .ram_reg_30(grp_ClefiaF1Xor_2_fu_743_n_9),
        .ram_reg_31(ram_reg_i_40_n_0),
        .ram_reg_32(ram_reg_i_41_n_0),
        .ram_reg_33(\ap_CS_fsm[1]_i_4_n_0 ),
        .ram_reg_4(grp_ClefiaF1Xor_2_fu_743_n_11),
        .ram_reg_5(\ap_CS_fsm[1]_i_2_n_0 ),
        .ram_reg_6(q0_reg_i_28_n_0),
        .ram_reg_7(ram_reg_i_93_n_0),
        .ram_reg_8(ram_reg[0]),
        .ram_reg_9(ram_reg_i_45_n_0),
        .ram_reg_i_43_0(ram_reg_i_62__0_n_0),
        .\reg_297_reg[7]_0 ({grp_ClefiaF0Xor_2_fu_722_n_70,grp_ClefiaF0Xor_2_fu_722_n_71,grp_ClefiaF0Xor_2_fu_722_n_72,grp_ClefiaF0Xor_2_fu_722_n_73,grp_ClefiaF0Xor_2_fu_722_n_74,grp_ClefiaF0Xor_2_fu_722_n_75,grp_ClefiaF0Xor_2_fu_722_n_76,grp_ClefiaF0Xor_2_fu_722_n_77}),
        .\reg_297_reg[7]_1 (\reg_297_reg[7] ),
        .\reg_308_reg[7]_0 (grp_fu_302_p2_0),
        .\src_load_31_reg_1043_reg[7]_0 (src_load_31_reg_1043),
        .\src_load_31_reg_1043_reg[7]_1 (\src_load_10_reg_1202_reg[7] ),
        .\trunc_ln134_20_reg_1232_reg[5] (xor_ln180_fu_684_p2),
        .\xor_ln124_51_reg_1084_reg[7]_0 (xor_ln124_51_fu_514_p2),
        .\xor_ln124_reg_1018_reg[7]_0 (D),
        .\xor_ln180_reg_1267_reg[3] (x_assign_3_reg_1227),
        .\xor_ln180_reg_1267_reg[4] (or_ln134_7_fu_961_p3));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_2_fu_722_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_2_fu_722_n_17),
        .Q(grp_ClefiaF0Xor_2_fu_722_ap_start_reg),
        .R(ap_rst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_2 grp_ClefiaF1Xor_2_fu_743
       (.ADDRARDADDR({ADDRARDADDR[3],ADDRARDADDR[1:0]}),
        .ADDRBWRADDR(sel_1),
        .D(or_ln134_7_fu_961_p3),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .DOBDO(\clefia_s0_U/q0_reg ),
        .Q({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg[2]_0 }),
        .SR(ap_rst_n_0),
        .WEA(WEA),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaF1Xor_2_fu_743_n_11),
        .\ap_CS_fsm_reg[27] (grp_ClefiaF1Xor_2_fu_743_n_4),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_1 ({\ap_CS_fsm_reg[3]_1 [3],\ap_CS_fsm_reg[3]_1 [1]}),
        .\ap_CS_fsm_reg[3]_2 (grp_ClefiaF1Xor_2_fu_743_n_36),
        .\ap_CS_fsm_reg[3]_3 (grp_ClefiaF1Xor_2_fu_743_n_37),
        .\ap_CS_fsm_reg[3]_4 (sel[0]),
        .\ap_CS_fsm_reg[3]_5 (grp_ClefiaF1Xor_2_fu_743_n_55),
        .\ap_CS_fsm_reg[3]_6 (grp_ClefiaF1Xor_2_fu_743_n_56),
        .\ap_CS_fsm_reg[3]_7 (grp_ClefiaF1Xor_2_fu_743_n_57),
        .\ap_CS_fsm_reg[3]_8 (grp_ClefiaF1Xor_2_fu_743_n_58),
        .\ap_CS_fsm_reg[3]_9 (grp_ClefiaF1Xor_2_fu_743_n_59),
        .\ap_CS_fsm_reg[41] (\ap_CS_fsm_reg[41]_0 [3]),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 [1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(grp_ClefiaF1Xor_2_fu_743_n_9),
        .ap_enable_reg_pp0_iter1_reg_1(grp_ClefiaF1Xor_2_fu_743_n_13),
        .ap_rst_n(ap_rst_n),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .con256_address01(con256_address01),
        .fin_ce0(fin_ce0),
        .grp_ClefiaF1Xor_2_fu_743_ap_start_reg(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg(q0_reg_i_28_n_0),
        .q0_reg(grp_ClefiaF0Xor_2_fu_722_n_69),
        .ram_reg({ap_CS_fsm_pp0_stage37,ap_CS_fsm_pp0_stage28,ap_CS_fsm_pp0_stage27,ap_CS_fsm_pp0_stage9}),
        .ram_reg_0(ram_reg_i_34_n_0),
        .ram_reg_1(ram_reg_i_42_n_0),
        .ram_reg_10(grp_ClefiaF0Xor_2_fu_722_n_22),
        .ram_reg_11(ram_reg[1]),
        .ram_reg_12(ram_reg_i_49_n_0),
        .ram_reg_13(grp_ClefiaF0Xor_2_fu_722_n_56),
        .ram_reg_14(grp_ClefiaF0Xor_2_fu_722_n_24),
        .ram_reg_15(ram_reg_i_91_n_0),
        .ram_reg_16(ram_reg_i_45_n_0),
        .ram_reg_17(ram_reg_i_46__0_n_0),
        .ram_reg_18(ram_reg_i_47__0_n_0),
        .ram_reg_19(grp_ClefiaF0Xor_2_fu_722_n_18),
        .ram_reg_2(ram_reg_i_35_n_0),
        .ram_reg_20(ram_reg_i_99_n_0),
        .ram_reg_21(ram_reg_i_30_n_0),
        .ram_reg_22(ram_reg_i_47_n_0),
        .ram_reg_23(grp_ClefiaF0Xor_2_fu_722_n_31),
        .ram_reg_24({ram_reg_0[3],ram_reg_0[1]}),
        .ram_reg_25(ram_reg_i_28__12_n_0),
        .ram_reg_26(ram_reg_i_29_n_0),
        .ram_reg_27(ram_reg_i_31__12_n_0),
        .ram_reg_28(ram_reg_i_54__0_n_0),
        .ram_reg_29(grp_ClefiaF0Xor_2_fu_722_n_19),
        .ram_reg_3(grp_ClefiaF0Xor_2_fu_722_n_23),
        .ram_reg_30(grp_ClefiaF0Xor_2_fu_722_n_27),
        .ram_reg_31(ram_reg_i_38__0_n_0),
        .ram_reg_32(ram_reg_i_40_n_0),
        .ram_reg_33(ram_reg_i_41_n_0),
        .ram_reg_34(ram_reg_i_37__0_n_0),
        .ram_reg_35(ram_reg_i_61__0_n_0),
        .ram_reg_36(ram_reg_i_70__0_n_0),
        .ram_reg_37(ram_reg_i_71__0_n_0),
        .ram_reg_38(grp_ClefiaF0Xor_2_fu_722_n_39),
        .ram_reg_39(grp_ClefiaF0Xor_2_fu_722_n_40),
        .ram_reg_4(ram_reg_i_38_n_0),
        .ram_reg_40(grp_ClefiaF0Xor_2_fu_722_n_41),
        .ram_reg_41(grp_ClefiaF0Xor_2_fu_722_n_42),
        .ram_reg_42(grp_ClefiaF0Xor_2_fu_722_n_43),
        .ram_reg_43(grp_ClefiaF0Xor_2_fu_722_n_44),
        .ram_reg_44(grp_ClefiaF0Xor_2_fu_722_n_45),
        .ram_reg_45(grp_ClefiaF0Xor_2_fu_722_n_46),
        .ram_reg_46(grp_ClefiaF0Xor_2_fu_722_n_47),
        .ram_reg_47(grp_ClefiaF0Xor_2_fu_722_n_48),
        .ram_reg_48(grp_ClefiaF0Xor_2_fu_722_n_49),
        .ram_reg_49(grp_ClefiaF0Xor_2_fu_722_n_50),
        .ram_reg_5(grp_ClefiaF0Xor_2_fu_722_n_32),
        .ram_reg_50(grp_ClefiaF0Xor_2_fu_722_n_51),
        .ram_reg_51(grp_ClefiaF0Xor_2_fu_722_n_52),
        .ram_reg_52(grp_ClefiaF0Xor_2_fu_722_n_53),
        .ram_reg_53(grp_ClefiaF0Xor_2_fu_722_n_54),
        .ram_reg_54(ram_reg_i_42__11_n_0),
        .ram_reg_55(ram_reg_i_41__0_n_0),
        .ram_reg_56(grp_ClefiaF0Xor_2_fu_722_n_55),
        .ram_reg_57(ram_reg_i_59__0_n_0),
        .ram_reg_58(\ap_CS_fsm[1]_i_4_n_0 ),
        .ram_reg_6(ram_reg_i_25__0_n_0),
        .ram_reg_7(ram_reg_i_26__0_n_0),
        .ram_reg_8({ram_reg_i_135__4[3:2],ram_reg_i_135__4[0]}),
        .ram_reg_9(ram_reg_i_32__0_n_0),
        .\reg_297_reg[7]_0 ({grp_ClefiaF1Xor_2_fu_743_n_64,grp_ClefiaF1Xor_2_fu_743_n_65,grp_ClefiaF1Xor_2_fu_743_n_66,grp_ClefiaF1Xor_2_fu_743_n_67,grp_ClefiaF1Xor_2_fu_743_n_68,grp_ClefiaF1Xor_2_fu_743_n_69,grp_ClefiaF1Xor_2_fu_743_n_70,grp_ClefiaF1Xor_2_fu_743_n_71}),
        .\reg_297_reg[7]_1 (\reg_297_reg[7]_0 ),
        .\reg_308_reg[7]_0 ({grp_ClefiaF1Xor_2_fu_743_n_38,grp_ClefiaF1Xor_2_fu_743_n_39,grp_ClefiaF1Xor_2_fu_743_n_40,grp_ClefiaF1Xor_2_fu_743_n_41,grp_ClefiaF1Xor_2_fu_743_n_42,grp_ClefiaF1Xor_2_fu_743_n_43,grp_ClefiaF1Xor_2_fu_743_n_44,grp_ClefiaF1Xor_2_fu_743_n_45}),
        .\reg_308_reg[7]_1 (grp_fu_302_p2),
        .\rk_offset_read_reg_1131_reg[7]_0 (idx21_load_reg_845),
        .\src_load_10_reg_1202_reg[7]_0 (src_load_10_reg_1202),
        .\src_load_10_reg_1202_reg[7]_1 (\src_load_10_reg_1202_reg[7] ),
        .\trunc_ln134_13_reg_1257_reg[5]_0 ({grp_ClefiaF0Xor_2_fu_722_n_62,x_assign_2_fu_887_p3,grp_ClefiaF0Xor_2_fu_722_n_64,grp_ClefiaF0Xor_2_fu_722_n_65,grp_ClefiaF0Xor_2_fu_722_n_66}),
        .\x_assign_1_reg_1304_reg[3]_0 ({grp_ClefiaF0Xor_2_fu_722_n_67,grp_ClefiaF0Xor_2_fu_722_n_68}),
        .\x_assign_3_reg_1227_reg[3]_0 (x_assign_3_reg_1227),
        .\xor_ln124_3_reg_1242_reg[7]_0 (xor_ln124_3_fu_556_p2),
        .\xor_ln124_reg_1177_reg[7]_0 (D),
        .\xor_ln180_reg_1267_reg[4]_0 (xor_ln180_fu_684_p2),
        .\z_reg_1217_reg[7]_0 (\clefia_s1_U/q0_reg ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_2_fu_743_n_4),
        .Q(grp_ClefiaF1Xor_2_fu_743_ap_start_reg),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hBBBFAAAAFFFFAAAA)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg_i_1
       (.I0(ram_reg_i_135__4[1]),
        .I1(ap_CS_fsm_pp0_stage52),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(icmp_ln216_reg_841),
        .O(\ap_CS_fsm_reg[2]_1 ));
  FDRE \icmp_ln216_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_0),
        .Q(icmp_ln216_reg_841),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx21_fu_118[4]_i_1 
       (.I0(idx21_fu_118_reg[4]),
        .O(add_ln215_fu_798_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx21_fu_118[5]_i_1 
       (.I0(idx21_fu_118_reg[4]),
        .I1(idx21_fu_118_reg[5]),
        .O(add_ln215_fu_798_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx21_fu_118[6]_i_1 
       (.I0(idx21_fu_118_reg[6]),
        .I1(idx21_fu_118_reg[5]),
        .I2(idx21_fu_118_reg[4]),
        .O(add_ln215_fu_798_p2[6]));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \idx21_fu_118[7]_i_2 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(icmp_ln216_reg_841),
        .O(idx21_fu_11801_out));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx21_fu_118[7]_i_3 
       (.I0(idx21_fu_118_reg[7]),
        .I1(idx21_fu_118_reg[4]),
        .I2(idx21_fu_118_reg[5]),
        .I3(idx21_fu_118_reg[6]),
        .O(add_ln215_fu_798_p2[7]));
  FDRE \idx21_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(idx21_fu_11801_out),
        .D(add_ln215_fu_798_p2[4]),
        .Q(idx21_fu_118_reg[4]),
        .R(idx21_fu_1180));
  FDRE \idx21_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(idx21_fu_11801_out),
        .D(add_ln215_fu_798_p2[5]),
        .Q(idx21_fu_118_reg[5]),
        .R(idx21_fu_1180));
  FDRE \idx21_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(idx21_fu_11801_out),
        .D(add_ln215_fu_798_p2[6]),
        .Q(idx21_fu_118_reg[6]),
        .R(idx21_fu_1180));
  FDRE \idx21_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(idx21_fu_11801_out),
        .D(add_ln215_fu_798_p2[7]),
        .Q(idx21_fu_118_reg[7]),
        .R(idx21_fu_1180));
  FDRE \idx21_load_reg_845_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(idx21_fu_118_reg[4]),
        .Q(idx21_load_reg_845[4]),
        .R(1'b0));
  FDRE \idx21_load_reg_845_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(idx21_fu_118_reg[5]),
        .Q(idx21_load_reg_845[5]),
        .R(1'b0));
  FDRE \idx21_load_reg_845_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(idx21_fu_118_reg[6]),
        .Q(idx21_load_reg_845[6]),
        .R(1'b0));
  FDRE \idx21_load_reg_845_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(idx21_fu_118_reg[7]),
        .Q(idx21_load_reg_845[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'h47)) 
    q0_reg_i_28
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(q0_reg_i_28_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_29
       (.I0(\ap_CS_fsm_reg_n_0_[12] ),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage29),
        .I3(\ap_CS_fsm_reg_n_0_[30] ),
        .O(q0_reg_i_29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \r_assign_fu_122[3]_i_3 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\r_assign_fu_122[3]_i_3_n_0 ));
  FDRE \r_assign_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_1),
        .D(add_ln210_fu_783_p2[0]),
        .Q(r_assign_fu_122_reg[0]),
        .R(1'b0));
  FDRE \r_assign_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_1),
        .D(add_ln210_fu_783_p2[1]),
        .Q(r_assign_fu_122_reg[1]),
        .R(1'b0));
  FDRE \r_assign_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_1),
        .D(add_ln210_fu_783_p2[2]),
        .Q(r_assign_fu_122_reg[2]),
        .R(1'b0));
  FDRE \r_assign_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_1),
        .D(flow_control_loop_pipe_sequential_init_U_n_2),
        .Q(r_assign_fu_122_reg[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFF2)) 
    ram_reg_i_103__3
       (.I0(ap_CS_fsm_pp0_stage39),
        .I1(ap_CS_fsm_pp0_stage40),
        .I2(ap_CS_fsm_pp0_stage41),
        .I3(ap_CS_fsm_pp0_stage42),
        .I4(q0_reg_i_28_n_0),
        .I5(ap_CS_fsm_pp0_stage43),
        .O(ram_reg_i_103__3_n_0));
  LUT6 #(
    .INIT(64'hBBB000B0AAA000A0)) 
    ram_reg_i_168
       (.I0(ap_CS_fsm_pp0_stage46),
        .I1(ap_CS_fsm_pp0_stage45),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage44),
        .O(ram_reg_i_168_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_20__0
       (.I0(ram_reg_i_26__0_n_0),
        .I1(ram_reg_i_135__4[2]),
        .I2(icmp_ln216_reg_841),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT5 #(
    .INIT(32'h0F880088)) 
    ram_reg_i_21__0
       (.I0(ram_reg_i_135__4[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln216_reg_841),
        .I3(ram_reg_i_135__4[2]),
        .I4(ram_reg_i_26__0_n_0),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    ram_reg_i_25__0
       (.I0(q0_reg_i_28_n_0),
        .I1(\ap_CS_fsm[1]_i_4_n_0 ),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_CS_fsm_pp0_stage28),
        .I4(\ap_CS_fsm_reg_n_0_[34] ),
        .I5(ap_CS_fsm_pp0_stage16),
        .O(ram_reg_i_25__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_i_26__0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ram_reg_i_29__0_n_0),
        .O(ram_reg_i_26__0_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF0000FFFE)) 
    ram_reg_i_28__12
       (.I0(ap_CS_fsm_pp0_stage41),
        .I1(ap_CS_fsm_pp0_stage40),
        .I2(ap_CS_fsm_pp0_stage39),
        .I3(ap_CS_fsm_pp0_stage42),
        .I4(q0_reg_i_28_n_0),
        .I5(ap_CS_fsm_pp0_stage43),
        .O(ram_reg_i_28__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_29
       (.I0(ap_CS_fsm_pp0_stage45),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_29__0
       (.I0(\ap_CS_fsm[1]_i_5_n_0 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_29__0_n_0));
  LUT6 #(
    .INIT(64'hFFCCFFCCFFFFFFFE)) 
    ram_reg_i_30
       (.I0(ap_CS_fsm_pp0_stage50),
        .I1(ram_reg_i_57__0_n_0),
        .I2(ap_CS_fsm_pp0_stage47),
        .I3(ram_reg_i_35__0_n_0),
        .I4(ap_CS_fsm_pp0_stage46),
        .I5(q0_reg_i_28_n_0),
        .O(ram_reg_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_30__0
       (.I0(ap_CS_fsm_pp0_stage37),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_30__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    ram_reg_i_31__12
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage44),
        .O(ram_reg_i_31__12_n_0));
  LUT4 #(
    .INIT(16'hFF1D)) 
    ram_reg_i_32__0
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(\ap_CS_fsm[1]_i_4_n_0 ),
        .O(ram_reg_i_32__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_34
       (.I0(ap_CS_fsm_pp0_stage52),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage51),
        .O(ram_reg_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_34__0
       (.I0(ap_CS_fsm_pp0_stage50),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_34__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAFAFAFAE)) 
    ram_reg_i_35
       (.I0(ram_reg_i_64__0_n_0),
        .I1(ap_CS_fsm_pp0_stage46),
        .I2(q0_reg_i_28_n_0),
        .I3(ap_CS_fsm_pp0_stage44),
        .I4(ap_CS_fsm_pp0_stage45),
        .I5(ram_reg_i_88_n_0),
        .O(ram_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'hFFF0AAF0EEC0AAC0)) 
    ram_reg_i_35__0
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_CS_fsm_pp0_stage51),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage52),
        .O(ram_reg_i_35__0_n_0));
  LUT6 #(
    .INIT(64'h010101FFFFFF01FF)) 
    ram_reg_i_36__0
       (.I0(ap_CS_fsm_pp0_stage42),
        .I1(ap_CS_fsm_pp0_stage43),
        .I2(ap_CS_fsm_pp0_stage44),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_36__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    ram_reg_i_37__0
       (.I0(ram_reg_i_62__0_n_0),
        .I1(q0_reg_i_28_n_0),
        .I2(\ap_CS_fsm[1]_i_4_n_0 ),
        .I3(ram_reg_i_63__0_n_0),
        .I4(ap_CS_fsm_pp0_stage38),
        .O(ram_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'hFF00FF00FFFFFFFE)) 
    ram_reg_i_38
       (.I0(ap_CS_fsm_pp0_stage40),
        .I1(ap_CS_fsm_pp0_stage38),
        .I2(ap_CS_fsm_pp0_stage39),
        .I3(ram_reg_i_41__0_n_0),
        .I4(ap_CS_fsm_pp0_stage43),
        .I5(q0_reg_i_28_n_0),
        .O(ram_reg_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT5 #(
    .INIT(32'h303F757F)) 
    ram_reg_i_38__0
       (.I0(ap_CS_fsm_pp0_stage43),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage42),
        .O(ram_reg_i_38__0_n_0));
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    ram_reg_i_39__0
       (.I0(ap_CS_fsm_pp0_stage47),
        .I1(ap_CS_fsm_pp0_stage49),
        .I2(q0_reg_i_28_n_0),
        .I3(ap_CS_fsm_pp0_stage48),
        .I4(ap_CS_fsm_pp0_stage50),
        .O(ram_reg_i_39__0_n_0));
  LUT6 #(
    .INIT(64'h4F4F4F4F4444444F)) 
    ram_reg_i_4
       (.I0(ram_reg_i_34_n_0),
        .I1(ram_reg_i_39__0_n_0),
        .I2(ram_reg_i_35_n_0),
        .I3(ram_reg_i_40__0_n_0),
        .I4(ram_reg_i_42_n_0),
        .I5(ram_reg_i_41__0_n_0),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT5 #(
    .INIT(32'hFFFFA808)) 
    ram_reg_i_40
       (.I0(ap_CS_fsm_pp0_stage44),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I4(ram_reg_i_46_n_0),
        .O(ram_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFF1111FFFF1110)) 
    ram_reg_i_40__0
       (.I0(ap_CS_fsm_pp0_stage40),
        .I1(ap_CS_fsm_pp0_stage39),
        .I2(ap_CS_fsm_pp0_stage37),
        .I3(\ap_CS_fsm[1]_i_4_n_0 ),
        .I4(q0_reg_i_28_n_0),
        .I5(ap_CS_fsm_pp0_stage38),
        .O(ram_reg_i_40__0_n_0));
  LUT6 #(
    .INIT(64'h000000A200A200A2)) 
    ram_reg_i_41
       (.I0(ram_reg_i_30_n_0),
        .I1(ram_reg_i_57__0_n_0),
        .I2(ram_reg_i_64__0_n_0),
        .I3(ap_ready_int),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1_0),
        .O(ram_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    ram_reg_i_41__0
       (.I0(ap_CS_fsm_pp0_stage43),
        .I1(ap_CS_fsm_pp0_stage41),
        .I2(ap_CS_fsm_pp0_stage42),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_41__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_42
       (.I0(ap_CS_fsm_pp0_stage43),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h1111111111110010)) 
    ram_reg_i_42__11
       (.I0(ram_reg_i_34_n_0),
        .I1(q0_reg_i_28_n_0),
        .I2(ram_reg_i_94_n_0),
        .I3(ram_reg_i_88_n_0),
        .I4(ap_CS_fsm_pp0_stage50),
        .I5(ap_CS_fsm_pp0_stage49),
        .O(ram_reg_i_42__11_n_0));
  LUT6 #(
    .INIT(64'h0000000000000F02)) 
    ram_reg_i_44__0
       (.I0(ap_CS_fsm_pp0_stage45),
        .I1(ap_CS_fsm_pp0_stage46),
        .I2(q0_reg_i_28_n_0),
        .I3(ap_CS_fsm_pp0_stage47),
        .I4(ram_reg_i_68__0_n_0),
        .I5(ram_reg_i_35__0_n_0),
        .O(ram_reg_i_44__0_n_0));
  LUT5 #(
    .INIT(32'hAFAFA0AE)) 
    ram_reg_i_45
       (.I0(ram_reg_i_96_n_0),
        .I1(ap_CS_fsm_pp0_stage50),
        .I2(q0_reg_i_28_n_0),
        .I3(ap_CS_fsm_pp0_stage51),
        .I4(ap_CS_fsm_pp0_stage52),
        .O(ram_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000F4)) 
    ram_reg_i_45__0
       (.I0(ap_CS_fsm_pp0_stage50),
        .I1(ap_CS_fsm_pp0_stage49),
        .I2(ap_CS_fsm_pp0_stage51),
        .I3(q0_reg_i_28_n_0),
        .I4(ap_CS_fsm_pp0_stage52),
        .I5(ram_reg_i_69__0_n_0),
        .O(ram_reg_i_45__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    ram_reg_i_46
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage45),
        .I4(ram_reg_i_30_n_0),
        .O(ram_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hBBB000B0AAA000A0)) 
    ram_reg_i_46__0
       (.I0(ap_CS_fsm_pp0_stage41),
        .I1(ap_CS_fsm_pp0_stage40),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage39),
        .O(ram_reg_i_46__0_n_0));
  LUT6 #(
    .INIT(64'hFFF0FFFFFFF0FFFE)) 
    ram_reg_i_47
       (.I0(ap_CS_fsm_pp0_stage43),
        .I1(ap_CS_fsm_pp0_stage42),
        .I2(ram_reg_i_62__0_n_0),
        .I3(ram_reg_i_46_n_0),
        .I4(q0_reg_i_28_n_0),
        .I5(ap_CS_fsm_pp0_stage44),
        .O(ram_reg_i_47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_47__0
       (.I0(ap_CS_fsm_pp0_stage42),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_47__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    ram_reg_i_49
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(ram_reg_i_35_n_0),
        .O(ram_reg_i_49_n_0));
  LUT5 #(
    .INIT(32'h22200020)) 
    ram_reg_i_49__0
       (.I0(ap_CS_fsm_pp0_stage43),
        .I1(ap_CS_fsm_pp0_stage44),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hEEF0EEFFEEFFEEFF)) 
    ram_reg_i_4__0
       (.I0(ram_reg_i_34__0_n_0),
        .I1(ram_reg_i_35__0_n_0),
        .I2(ram_reg_i_29_n_0),
        .I3(ram_reg_i_30_n_0),
        .I4(ram_reg_i_36__0_n_0),
        .I5(ram_reg_i_37__0_n_0),
        .O(\ap_CS_fsm_reg[41]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111010)) 
    ram_reg_i_50__0
       (.I0(ram_reg_i_35__0_n_0),
        .I1(ram_reg_i_68__0_n_0),
        .I2(ram_reg_i_72__0_n_0),
        .I3(ap_CS_fsm_pp0_stage46),
        .I4(ram_reg_i_29_n_0),
        .I5(ram_reg_i_45__0_n_0),
        .O(ram_reg_i_50__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    ram_reg_i_51
       (.I0(ap_CS_fsm_pp0_stage42),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage43),
        .O(ram_reg_i_51_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_51__0
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage27),
        .I2(\ap_CS_fsm_reg_n_0_[26] ),
        .I3(ap_CS_fsm_pp0_stage8),
        .O(ram_reg_i_51__0_n_0));
  LUT6 #(
    .INIT(64'h1D1D1D1D1D1D1DFF)) 
    ram_reg_i_52__0
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(ram_reg_i_73__0_n_0),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_pp0_stage19),
        .O(ram_reg_i_52__0_n_0));
  LUT5 #(
    .INIT(32'h8888888A)) 
    ram_reg_i_54__0
       (.I0(ram_reg_i_52__0_n_0),
        .I1(q0_reg_i_28_n_0),
        .I2(\ap_CS_fsm_reg_n_0_[7] ),
        .I3(ap_CS_fsm_pp0_stage25),
        .I4(ram_reg_i_51__0_n_0),
        .O(ram_reg_i_54__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT5 #(
    .INIT(32'hFC0CA808)) 
    ram_reg_i_57__0
       (.I0(ap_CS_fsm_pp0_stage49),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage48),
        .O(ram_reg_i_57__0_n_0));
  LUT6 #(
    .INIT(64'hBABABAFFFFFFBAFF)) 
    ram_reg_i_59__0
       (.I0(ap_CS_fsm_pp0_stage38),
        .I1(ram_reg_i_63__0_n_0),
        .I2(\ap_CS_fsm[1]_i_4_n_0 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_59__0_n_0));
  LUT6 #(
    .INIT(64'h040404FFFFFF04FF)) 
    ram_reg_i_61__0
       (.I0(ram_reg_i_63__0_n_0),
        .I1(\ap_CS_fsm[1]_i_4_n_0 ),
        .I2(ap_CS_fsm_pp0_stage38),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_61__0_n_0));
  LUT6 #(
    .INIT(64'hFFF000F0EEE000E0)) 
    ram_reg_i_62__0
       (.I0(ap_CS_fsm_pp0_stage39),
        .I1(ap_CS_fsm_pp0_stage40),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage41),
        .O(ram_reg_i_62__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_63__0
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage28),
        .I2(\ap_CS_fsm_reg_n_0_[34] ),
        .I3(ap_CS_fsm_pp0_stage16),
        .O(ram_reg_i_63__0_n_0));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    ram_reg_i_64__0
       (.I0(ap_CS_fsm_pp0_stage51),
        .I1(ap_CS_fsm_pp0_stage52),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage50),
        .O(ram_reg_i_64__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_65__0
       (.I0(ap_CS_fsm_pp0_stage52),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ap_ready_int));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    ram_reg_i_68__0
       (.I0(ap_CS_fsm_pp0_stage50),
        .I1(ap_CS_fsm_pp0_stage48),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage49),
        .O(ram_reg_i_68__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_69__0
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ram_reg_i_69__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_70__0
       (.I0(ap_CS_fsm_pp0_stage39),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_70__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    ram_reg_i_71__0
       (.I0(ap_CS_fsm_pp0_stage41),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage40),
        .O(ram_reg_i_71__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_reg_i_72__0
       (.I0(ap_CS_fsm_pp0_stage47),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_72__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_73__0
       (.I0(ap_CS_fsm_pp0_stage21),
        .I1(ap_CS_fsm_pp0_stage20),
        .I2(\ap_CS_fsm_reg_n_0_[3] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_i_73__0_n_0));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    ram_reg_i_88
       (.I0(ap_CS_fsm_pp0_stage47),
        .I1(ap_CS_fsm_pp0_stage48),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage49),
        .O(ram_reg_i_88_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__0
       (.I0(\ap_CS_fsm_reg[41]_0 [2]),
        .I1(ram_reg_i_135__4[2]),
        .I2(ram_reg_0[2]),
        .O(\ap_CS_fsm_reg[3]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    ram_reg_i_91
       (.I0(ap_CS_fsm_pp0_stage37),
        .I1(\ap_CS_fsm[1]_i_4_n_0 ),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(ram_reg_i_91_n_0));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT5 #(
    .INIT(32'h303FBABF)) 
    ram_reg_i_93
       (.I0(\ap_CS_fsm[1]_i_4_n_0 ),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage37),
        .O(ram_reg_i_93_n_0));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_94
       (.I0(ap_CS_fsm_pp0_stage45),
        .I1(ap_CS_fsm_pp0_stage46),
        .O(ram_reg_i_94_n_0));
  LUT5 #(
    .INIT(32'hCC00CCF4)) 
    ram_reg_i_96
       (.I0(ap_CS_fsm_pp0_stage47),
        .I1(ram_reg_i_168_n_0),
        .I2(ap_CS_fsm_pp0_stage48),
        .I3(q0_reg_i_28_n_0),
        .I4(ap_CS_fsm_pp0_stage49),
        .O(ram_reg_i_96_n_0));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'hEEE000E0)) 
    ram_reg_i_99
       (.I0(ap_CS_fsm_pp0_stage40),
        .I1(ap_CS_fsm_pp0_stage38),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ram_reg_i_99_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R
   (DOADO,
    DOBDO,
    con256_address01,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[5] ,
    grp_ClefiaKeySet256_fu_148_rk_d0,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    D,
    q0_reg_0,
    \idx21_load_reg_845_reg[7] ,
    q0_reg_1,
    q0_reg_2,
    \ap_CS_fsm_reg[7]_1 ,
    ap_clk,
    con256_ce0,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    q0_reg_3,
    Q,
    q0_reg_4,
    ram_reg_i_135__4,
    ram_reg_i_135__4_0,
    ram_reg_i_135__4_1,
    ram_reg_i_132__4,
    ram_reg_i_132__4_0,
    ram_reg_i_315,
    q0,
    ram_reg_i_330,
    \reg_308_reg[7] ,
    \xor_ln124_51_reg_1084_reg[7] ,
    \rk_offset_read_reg_972_reg[7] ,
    \rk_offset_read_reg_972_reg[7]_0 ,
    \reg_308_reg[7]_0 ,
    \xor_ln124_3_reg_1242_reg[7] ,
    ram_reg_i_335);
  output [7:0]DOADO;
  output [2:0]DOBDO;
  output con256_address01;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[5] ;
  output [1:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[7]_0 ;
  output [7:0]D;
  output [7:0]q0_reg_0;
  output [3:0]\idx21_load_reg_845_reg[7] ;
  output [7:0]q0_reg_1;
  output [7:0]q0_reg_2;
  output \ap_CS_fsm_reg[7]_1 ;
  input ap_clk;
  input con256_ce0;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input q0_reg_3;
  input [10:0]Q;
  input q0_reg_4;
  input ram_reg_i_135__4;
  input ram_reg_i_135__4_0;
  input [2:0]ram_reg_i_135__4_1;
  input [1:0]ram_reg_i_132__4;
  input [1:0]ram_reg_i_132__4_0;
  input [4:0]ram_reg_i_315;
  input [4:0]q0;
  input ram_reg_i_330;
  input [7:0]\reg_308_reg[7] ;
  input [7:0]\xor_ln124_51_reg_1084_reg[7] ;
  input [3:0]\rk_offset_read_reg_972_reg[7] ;
  input [3:0]\rk_offset_read_reg_972_reg[7]_0 ;
  input [7:0]\reg_308_reg[7]_0 ;
  input [7:0]\xor_ln124_3_reg_1242_reg[7] ;
  input [0:0]ram_reg_i_335;

  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [2:0]DOBDO;
  wire [10:0]Q;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire ap_clk;
  wire con256_address01;
  wire con256_ce0;
  wire [7:3]\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190 ;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg;
  wire [1:0]grp_ClefiaKeySet256_fu_148_rk_d0;
  wire [3:0]\idx21_load_reg_845_reg[7] ;
  wire [4:0]q0;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [7:0]q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire [1:0]ram_reg_i_132__4;
  wire [1:0]ram_reg_i_132__4_0;
  wire ram_reg_i_135__4;
  wire ram_reg_i_135__4_0;
  wire [2:0]ram_reg_i_135__4_1;
  wire [4:0]ram_reg_i_315;
  wire ram_reg_i_330;
  wire [0:0]ram_reg_i_335;
  wire ram_reg_i_496_n_0;
  wire ram_reg_i_502_n_0;
  wire [7:0]\reg_308_reg[7] ;
  wire [7:0]\reg_308_reg[7]_0 ;
  wire [3:0]\rk_offset_read_reg_972_reg[7] ;
  wire [3:0]\rk_offset_read_reg_972_reg[7]_0 ;
  wire [7:0]\xor_ln124_3_reg_1242_reg[7] ;
  wire [7:0]\xor_ln124_51_reg_1084_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_148/grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92/con256_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h005A00E000200081003F004A000100ED00B500C00000006E007E009400210002),
    .INIT_01(256'h001600B8007800CD008F00D2005900A1002D007000B000F6001F00A50091009A),
    .INIT_02(256'h000500AE006E00DE00A300F4004F00B2000B005C009C00D0004700E900BD00BC),
    .INIT_03(256'h00D5007300B3000E0018005500920062000200D7001700D9005100FA003600B5),
    .INIT_04(256'h008B004800880050006E00E900A9003C00BE00A10061006500BC008200400009),
    .INIT_05(256'h002200D2001200F9005B00BA00330095004500A40064009E00B70074004500F2),
    .INIT_06(256'h00DC00AC006C000700A60046004D006B0011006900A900CA002D00DD008800A6),
    .INIT_07(256'h0037002B00EB00EC00A9009100CA0080006E0056009600B50053002300B700D9),
    .INIT_08(256'h00B300DE001E006800420098003F000400CF008D004D001400E40060006C0078),
    .INIT_09(256'h00F800EF002F00230020000E000E004F005900EF002F00820021004C000E00EE),
    .INIT_0A(256'h0080002F00EF005B00A000FF00CE003700A8006F00AF0073002000AF008E001F),
    .INIT_0B(256'h009E001F00DF004500C000C300FE00290094000F00CF004F00E000D700EE0023),
    .INIT_0C(256'h009900930053004200D800CC0072002E009B001700D7004000D000C900F6002C),
    .INIT_0D(256'h0098007000B00043001E00CF0091002F009800D100110043005C00CE0030002F),
    .INIT_0E(256'h0026001C00DC00FD00C700B300FD0091004C003800F80097008F006700D900FB),
    .INIT_0F(256'h00090087004700D200F100EC006600BE0013000E00CE00C800E300D900EF00A4),
    .INIT_10(256'h00BC007500B50067001400870094000B00D000DB001B000B0048005E003A0067),
    .INIT_11(256'h0045001100D1009E00DD007500F000F2008A002200E2005100BA00EB00C3003D),
    .INIT_12(256'h007B0048008800A0006F000900A900CC00F600900050002D00DE001200710041),
    .INIT_13(256'h001E00D2001200C5005B00C2003300A9003D00A4006400E600B700840045008A),
    .INIT_14(256'h00D300AC006C000800A60058004D0064000F006900A900D4002D00E1008800B8),
    .INIT_15(256'h003400EB002B00EF00290096000A0083006900D6001600B20053002C003700DE),
    .INIT_16(256'h00B3002E00EE006800A2009900CF000400CE006D00AD001500240063008C0079),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR[6:2],con256_address01,ADDRARDADDR[1:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190 ,DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(con256_ce0),
        .ENBWREN(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_30
       (.I0(Q[4]),
        .I1(Q[9]),
        .I2(Q[3]),
        .I3(Q[10]),
        .O(\ap_CS_fsm_reg[14] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_33
       (.I0(Q[1]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[0]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT5 #(
    .INIT(32'h55555554)) 
    q0_reg_i_7__1
       (.I0(q0_reg_3),
        .I1(Q[2]),
        .I2(Q[8]),
        .I3(q0_reg_4),
        .I4(\ap_CS_fsm_reg[14] ),
        .O(con256_address01));
  LUT6 #(
    .INIT(64'hFCFE0C0EF0F20002)) 
    ram_reg_i_320
       (.I0(ram_reg_i_496_n_0),
        .I1(ram_reg_i_135__4),
        .I2(ram_reg_i_135__4_0),
        .I3(ram_reg_i_135__4_1[2]),
        .I4(ram_reg_i_132__4[1]),
        .I5(ram_reg_i_132__4_0[1]),
        .O(grp_ClefiaKeySet256_fu_148_rk_d0[1]));
  LUT6 #(
    .INIT(64'hFCFE0C0EF0F20002)) 
    ram_reg_i_325
       (.I0(ram_reg_i_502_n_0),
        .I1(ram_reg_i_135__4),
        .I2(ram_reg_i_135__4_0),
        .I3(ram_reg_i_135__4_1[2]),
        .I4(ram_reg_i_132__4[0]),
        .I5(ram_reg_i_132__4_0[0]),
        .O(grp_ClefiaKeySet256_fu_148_rk_d0[0]));
  LUT6 #(
    .INIT(64'h0FF0228800000000)) 
    ram_reg_i_489
       (.I0(ram_reg_i_135__4_1[0]),
        .I1(\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190 [7]),
        .I2(ram_reg_i_315[4]),
        .I3(q0[4]),
        .I4(ram_reg_i_135__4_1[1]),
        .I5(ram_reg_i_330),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h02F8F208)) 
    ram_reg_i_496
       (.I0(ram_reg_i_135__4_1[0]),
        .I1(\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190 [6]),
        .I2(ram_reg_i_135__4_1[1]),
        .I3(q0[3]),
        .I4(ram_reg_i_315[3]),
        .O(ram_reg_i_496_n_0));
  LUT5 #(
    .INIT(32'h02F8F208)) 
    ram_reg_i_502
       (.I0(ram_reg_i_135__4_1[0]),
        .I1(\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190 [5]),
        .I2(ram_reg_i_135__4_1[1]),
        .I3(q0[2]),
        .I4(ram_reg_i_315[2]),
        .O(ram_reg_i_502_n_0));
  LUT6 #(
    .INIT(64'h0FF0228800000000)) 
    ram_reg_i_508
       (.I0(ram_reg_i_135__4_1[0]),
        .I1(\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190 [4]),
        .I2(ram_reg_i_315[1]),
        .I3(q0[1]),
        .I4(ram_reg_i_135__4_1[1]),
        .I5(ram_reg_i_330),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hFF8D0027008DFF27)) 
    ram_reg_i_516
       (.I0(ram_reg_i_135__4_1[0]),
        .I1(\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190 [3]),
        .I2(ram_reg_i_335),
        .I3(ram_reg_i_135__4_1[1]),
        .I4(q0[0]),
        .I5(ram_reg_i_315[0]),
        .O(\ap_CS_fsm_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\reg_308_reg[7] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[0]_i_1__0 
       (.I0(DOADO[0]),
        .I1(\reg_308_reg[7]_0 [0]),
        .O(q0_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\reg_308_reg[7] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[1]_i_1__0 
       (.I0(DOADO[1]),
        .I1(\reg_308_reg[7]_0 [1]),
        .O(q0_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\reg_308_reg[7] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[2]_i_1__0 
       (.I0(DOADO[2]),
        .I1(\reg_308_reg[7]_0 [2]),
        .O(q0_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\reg_308_reg[7] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[3]_i_1__0 
       (.I0(DOADO[3]),
        .I1(\reg_308_reg[7]_0 [3]),
        .O(q0_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\reg_308_reg[7] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[4]_i_1__0 
       (.I0(DOADO[4]),
        .I1(\reg_308_reg[7]_0 [4]),
        .O(q0_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\reg_308_reg[7] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[5]_i_1__0 
       (.I0(DOADO[5]),
        .I1(\reg_308_reg[7]_0 [5]),
        .O(q0_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\reg_308_reg[7] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[6]_i_1__0 
       (.I0(DOADO[6]),
        .I1(\reg_308_reg[7]_0 [6]),
        .O(q0_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[7]_i_2 
       (.I0(DOADO[7]),
        .I1(\reg_308_reg[7] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_308[7]_i_2__0 
       (.I0(DOADO[7]),
        .I1(\reg_308_reg[7]_0 [7]),
        .O(q0_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rk_offset_read_reg_972[4]_i_1 
       (.I0(\rk_offset_read_reg_972_reg[7] [0]),
        .I1(Q[5]),
        .I2(\rk_offset_read_reg_972_reg[7]_0 [0]),
        .O(\idx21_load_reg_845_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rk_offset_read_reg_972[5]_i_1 
       (.I0(\rk_offset_read_reg_972_reg[7] [1]),
        .I1(Q[5]),
        .I2(\rk_offset_read_reg_972_reg[7]_0 [1]),
        .O(\idx21_load_reg_845_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rk_offset_read_reg_972[6]_i_1 
       (.I0(\rk_offset_read_reg_972_reg[7] [2]),
        .I1(Q[5]),
        .I2(\rk_offset_read_reg_972_reg[7]_0 [2]),
        .O(\idx21_load_reg_845_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rk_offset_read_reg_972[7]_i_1 
       (.I0(\rk_offset_read_reg_972_reg[7] [3]),
        .I1(Q[5]),
        .I2(\rk_offset_read_reg_972_reg[7]_0 [3]),
        .O(\idx21_load_reg_845_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [0]),
        .O(q0_reg_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [1]),
        .O(q0_reg_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [2]),
        .O(q0_reg_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [3]),
        .O(q0_reg_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [4]),
        .O(q0_reg_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [5]),
        .O(q0_reg_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [6]),
        .O(q0_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_3_reg_1242[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_3_reg_1242_reg[7] [7]),
        .O(q0_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_51_reg_1084[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_51_reg_1084_reg[7] [0]),
        .O(q0_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_51_reg_1084[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_51_reg_1084_reg[7] [1]),
        .O(q0_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_51_reg_1084[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_51_reg_1084_reg[7] [2]),
        .O(q0_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_51_reg_1084[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_51_reg_1084_reg[7] [3]),
        .O(q0_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_51_reg_1084[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_51_reg_1084_reg[7] [4]),
        .O(q0_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_51_reg_1084[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_51_reg_1084_reg[7] [5]),
        .O(q0_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_51_reg_1084[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_51_reg_1084_reg[7] [6]),
        .O(q0_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_51_reg_1084[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_51_reg_1084_reg[7] [7]),
        .O(q0_reg_0[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W
   (DOADO,
    DOBDO,
    D,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    ram_reg_2,
    fin_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_3,
    DIBDI,
    WEA,
    WEBWE,
    \xor_ln124_reg_1177_reg[7] ,
    Q,
    \reg_297_reg[7] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [7:0]D;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input ram_reg_2;
  input fin_ce0;
  input [3:0]ADDRARDADDR;
  input [4:0]ADDRBWRADDR;
  input [7:0]ram_reg_3;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [7:0]\xor_ln124_reg_1177_reg[7] ;
  input [0:0]Q;
  input [0:0]\reg_297_reg[7] ;

  wire [3:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire fin_ce0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [0:0]\reg_297_reg[7] ;
  wire [7:0]\xor_ln124_reg_1177_reg[7] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_148/fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_2),
        .ENBWREN(fin_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[0]_i_1 
       (.I0(DOADO[0]),
        .I1(Q),
        .I2(DOBDO[0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[0]_i_1__0 
       (.I0(DOADO[0]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[0]),
        .O(ram_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[1]_i_1 
       (.I0(DOADO[1]),
        .I1(Q),
        .I2(DOBDO[1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[1]_i_1__0 
       (.I0(DOADO[1]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[1]),
        .O(ram_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[2]_i_1 
       (.I0(DOADO[2]),
        .I1(Q),
        .I2(DOBDO[2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[2]_i_1__0 
       (.I0(DOADO[2]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[2]),
        .O(ram_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[3]_i_1 
       (.I0(DOADO[3]),
        .I1(Q),
        .I2(DOBDO[3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[3]_i_1__0 
       (.I0(DOADO[3]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[3]),
        .O(ram_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[4]_i_1 
       (.I0(DOADO[4]),
        .I1(Q),
        .I2(DOBDO[4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[4]_i_1__0 
       (.I0(DOADO[4]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[4]),
        .O(ram_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[5]_i_1 
       (.I0(DOADO[5]),
        .I1(Q),
        .I2(DOBDO[5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[5]_i_1__0 
       (.I0(DOADO[5]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[5]),
        .O(ram_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[6]_i_1 
       (.I0(DOADO[6]),
        .I1(Q),
        .I2(DOBDO[6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[6]_i_1__0 
       (.I0(DOADO[6]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[6]),
        .O(ram_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[7]_i_2 
       (.I0(DOADO[7]),
        .I1(Q),
        .I2(DOBDO[7]),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_297[7]_i_2__0 
       (.I0(DOADO[7]),
        .I1(\reg_297_reg[7] ),
        .I2(DOBDO[7]),
        .O(ram_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_reg_1177_reg[7] [0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_reg_1177_reg[7] [1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_reg_1177_reg[7] [2]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_reg_1177_reg[7] [3]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_reg_1177_reg[7] [4]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_reg_1177_reg[7] [5]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_reg_1177_reg[7] [6]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_1018[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_reg_1177_reg[7] [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_0
   (ram_reg_0,
    DOBDO,
    ram_reg_1,
    ap_clk,
    fout_ce1,
    fout_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    Q,
    ram_reg_2);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output [7:0]ram_reg_1;
  input ap_clk;
  input fout_ce1;
  input fout_ce0;
  input [3:0]ADDRARDADDR;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [0:0]Q;
  input [7:0]ram_reg_2;

  wire [3:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire fout_ce0;
  wire fout_ce1;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet256_fu_148/fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(fout_ce1),
        .ENBWREN(fout_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__1
       (.I0(DOBDO[7]),
        .I1(Q),
        .I2(ram_reg_2[7]),
        .O(ram_reg_1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__1
       (.I0(DOBDO[6]),
        .I1(Q),
        .I2(ram_reg_2[6]),
        .O(ram_reg_1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__1
       (.I0(DOBDO[5]),
        .I1(Q),
        .I2(ram_reg_2[5]),
        .O(ram_reg_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__1
       (.I0(DOBDO[4]),
        .I1(Q),
        .I2(ram_reg_2[4]),
        .O(ram_reg_1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__1
       (.I0(DOBDO[3]),
        .I1(Q),
        .I2(ram_reg_2[3]),
        .O(ram_reg_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__1
       (.I0(DOBDO[2]),
        .I1(Q),
        .I2(ram_reg_2[2]),
        .O(ram_reg_1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__1
       (.I0(DOBDO[1]),
        .I1(Q),
        .I2(ram_reg_2[1]),
        .O(ram_reg_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__1
       (.I0(DOBDO[0]),
        .I1(Q),
        .I2(ram_reg_2[0]),
        .O(ram_reg_1[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W
   (DIADI,
    Q,
    \q0_reg[7]_0 ,
    \q1_reg[0]_0 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    E,
    ap_clk,
    d0,
    p_0_in,
    lk_address0,
    \q1_reg[7]_0 ,
    \q1_reg[7]_1 ,
    \q1_reg[7]_2 ,
    \q1_reg[7]_3 ,
    add_ln114_fu_804_p2,
    \q0_reg[7]_1 );
  output [5:0]DIADI;
  output [7:0]Q;
  output [7:0]\q0_reg[7]_0 ;
  output \q1_reg[0]_0 ;
  input [1:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in;
  input [4:0]lk_address0;
  input \q1_reg[7]_0 ;
  input \q1_reg[7]_1 ;
  input \q1_reg[7]_2 ;
  input \q1_reg[7]_3 ;
  input [0:0]add_ln114_fu_804_p2;
  input [0:0]\q0_reg[7]_1 ;

  wire [5:0]DIADI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]add_ln114_fu_804_p2;
  wire ap_clk;
  wire [7:0]d0;
  wire [4:0]lk_address0;
  wire p_0_in;
  wire [7:0]q00;
  wire [7:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [7:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire \q1_reg[7]_2 ;
  wire \q1_reg[7]_3 ;
  wire [1:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_33__1_n_0;
  wire ram_reg_i_34__1_n_0;
  wire ram_reg_i_35__1_n_0;
  wire ram_reg_i_36__1_n_0;
  wire ram_reg_i_37__1_n_0;
  wire ram_reg_i_38__1_n_0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[0]),
        .DPO(q10[0]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[1]),
        .DPO(q10[1]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[2]),
        .DPO(q10[2]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D ram_reg_0_31_3_3
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[3]),
        .DPO(q10[3]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D ram_reg_0_31_4_4
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[4]),
        .DPO(q10[4]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D ram_reg_0_31_5_5
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[5]),
        .DPO(q10[5]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D ram_reg_0_31_6_6
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[6]),
        .DPO(q10[6]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D ram_reg_0_31_7_7
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[7]),
        .DPO(q10[7]),
        .DPRA0(\q1_reg[7]_0 ),
        .DPRA1(\q1_reg[7]_1 ),
        .DPRA2(\q1_reg[7]_2 ),
        .DPRA3(\q1_reg[7]_3 ),
        .DPRA4(add_ln114_fu_804_p2),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_11__0
       (.I0(Q[5]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0),
        .I3(\q0_reg[7]_0 [5]),
        .I4(ram_reg_i_33__1_n_0),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_12__0
       (.I0(Q[4]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0),
        .I3(\q0_reg[7]_0 [4]),
        .I4(ram_reg_i_34__1_n_0),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_13__0
       (.I0(Q[3]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0),
        .I3(\q0_reg[7]_0 [3]),
        .I4(ram_reg_i_35__1_n_0),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_14__0
       (.I0(Q[2]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0),
        .I3(\q0_reg[7]_0 [2]),
        .I4(ram_reg_i_36__1_n_0),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_15__0
       (.I0(Q[1]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0),
        .I3(\q0_reg[7]_0 [1]),
        .I4(ram_reg_i_37__1_n_0),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'hBBB88888)) 
    ram_reg_i_16__0
       (.I0(Q[0]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0),
        .I3(\q0_reg[7]_0 [0]),
        .I4(ram_reg_i_38__1_n_0),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBBF3FFF333)) 
    ram_reg_i_33__1
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(\q0_reg[7]_0 [7]),
        .I3(ram_reg_1),
        .I4(Q[7]),
        .I5(ram_reg[0]),
        .O(ram_reg_i_33__1_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_i_34__1
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [6]),
        .I4(ram_reg_1),
        .I5(Q[6]),
        .O(ram_reg_i_34__1_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_i_35__1
       (.I0(Q[4]),
        .I1(ram_reg_0),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [5]),
        .I4(ram_reg_1),
        .I5(Q[5]),
        .O(ram_reg_i_35__1_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_i_36__1
       (.I0(Q[3]),
        .I1(ram_reg_0),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [4]),
        .I4(ram_reg_1),
        .I5(Q[4]),
        .O(ram_reg_i_36__1_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_i_37__1
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [3]),
        .I4(ram_reg_1),
        .I5(Q[3]),
        .O(ram_reg_i_37__1_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_i_38__1
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [2]),
        .I4(ram_reg_1),
        .I5(Q[2]),
        .O(ram_reg_i_38__1_n_0));
  LUT6 #(
    .INIT(64'hBFB3BFBFBFB3B3B3)) 
    ram_reg_i_39__1
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [1]),
        .I4(ram_reg_1),
        .I5(Q[1]),
        .O(\q1_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_clefia_Pipeline_VITIS_LOOP_116_1
   (Clefia_enc_address0,
    \icmp_ln395_reg_250_reg[0] ,
    \icmp_ln395_reg_250_reg[0]_0 ,
    D,
    p_0_in,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0,
    \src_assign_fu_44_reg[2]_0 ,
    \src_assign_fu_44_reg[2]_1 ,
    WEBWE,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0,
    ap_loop_init,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
    Q,
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0,
    icmp_ln395_reg_250,
    grp_ClefiaDecrypt_1_fu_212_ct_ce0,
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
    ap_clk,
    ap_rst_n,
    ap_rst_n_inv);
  output [1:0]Clefia_enc_address0;
  output \icmp_ln395_reg_250_reg[0] ;
  output \icmp_ln395_reg_250_reg[0]_0 ;
  output [0:0]D;
  output p_0_in;
  output grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0;
  output \src_assign_fu_44_reg[2]_0 ;
  output \src_assign_fu_44_reg[2]_1 ;
  output [3:0]WEBWE;
  output [3:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0;
  output ap_loop_init;
  output [0:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0;
  input grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg;
  input [3:0]Q;
  input [1:0]grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0;
  input icmp_ln395_reg_250;
  input grp_ClefiaDecrypt_1_fu_212_ct_ce0;
  input grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0;
  input ap_clk;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [1:0]Clefia_enc_address0;
  wire [0:0]D;
  wire [3:0]Q;
  wire [3:0]WEBWE;
  wire [3:0]add_ln117_fu_88_p2;
  wire ap_clk;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_ClefiaDecrypt_1_fu_212_ct_ce0;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0;
  wire grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0;
  wire [0:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg;
  wire [3:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0;
  wire icmp_ln395_reg_250;
  wire \icmp_ln395_reg_250_reg[0] ;
  wire \icmp_ln395_reg_250_reg[0]_0 ;
  wire p_0_in;
  wire src_assign_fu_440;
  wire \src_assign_fu_44_reg[2]_0 ;
  wire \src_assign_fu_44_reg[2]_1 ;
  wire \src_assign_fu_44_reg_n_0_[0] ;
  wire \src_assign_fu_44_reg_n_0_[1] ;
  wire \src_assign_fu_44_reg_n_0_[3] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .Q(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[2:0]),
        .WEBWE(WEBWE),
        .add_ln117_fu_88_p2({add_ln117_fu_88_p2[3],add_ln117_fu_88_p2[1:0]}),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(\src_assign_fu_44_reg_n_0_[1] ),
        .ap_loop_exit_ready_pp0_iter1_reg_reg_0(\src_assign_fu_44_reg_n_0_[0] ),
        .ap_loop_init_int_reg_0(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0),
        .grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg(\src_assign_fu_44_reg_n_0_[3] ),
        .icmp_ln395_reg_250(icmp_ln395_reg_250),
        .\icmp_ln395_reg_250_reg[0] (\icmp_ln395_reg_250_reg[0] ),
        .\icmp_ln395_reg_250_reg[0]_0 (\icmp_ln395_reg_250_reg[0]_0 ),
        .src_assign_fu_440(src_assign_fu_440),
        .\src_assign_fu_44_reg[0] (Clefia_enc_address0[0]),
        .\src_assign_fu_44_reg[1] (Clefia_enc_address0[1]),
        .\src_assign_fu_44_reg[1]_0 (flow_control_loop_pipe_sequential_init_U_n_6),
        .\src_assign_fu_44_reg[2] (\src_assign_fu_44_reg[2]_0 ),
        .\src_assign_fu_44_reg[2]_0 (\src_assign_fu_44_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h8088)) 
    ram_reg_0_15_0_0_i_2__3
       (.I0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0),
        .I1(Q[2]),
        .I2(grp_ClefiaDecrypt_1_fu_212_ct_ce0),
        .I3(Q[3]),
        .O(p_0_in));
  FDRE \src_assign_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(src_assign_fu_440),
        .D(add_ln117_fu_88_p2[0]),
        .Q(\src_assign_fu_44_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \src_assign_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(src_assign_fu_440),
        .D(add_ln117_fu_88_p2[1]),
        .Q(\src_assign_fu_44_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \src_assign_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(src_assign_fu_440),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(\src_assign_fu_44_reg[2]_1 ),
        .R(1'b0));
  FDRE \src_assign_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(src_assign_fu_440),
        .D(add_ln117_fu_88_p2[3]),
        .Q(\src_assign_fu_44_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \zext_ln114_reg_112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_assign_fu_44_reg_n_0_[0] ),
        .Q(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0[0]),
        .R(ap_loop_init));
  FDRE \zext_ln114_reg_112_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_assign_fu_44_reg_n_0_[1] ),
        .Q(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0[1]),
        .R(ap_loop_init));
  FDRE \zext_ln114_reg_112_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_assign_fu_44_reg[2]_1 ),
        .Q(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0[2]),
        .R(ap_loop_init));
  FDRE \zext_ln114_reg_112_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\src_assign_fu_44_reg_n_0_[3] ),
        .Q(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0[3]),
        .R(ap_loop_init));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi
   (\int_pt_shift0_reg[1]_0 ,
    \int_pt_shift0_reg[0]_0 ,
    \int_Clefia_dec_shift0_reg[1]_0 ,
    \int_Clefia_dec_shift0_reg[0]_0 ,
    interrupt,
    ap_start,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    int_ap_start_reg_0,
    \key_bitlen_read_reg_244_reg[30] ,
    int_ap_start_reg_1,
    D,
    grp_fu_232_p2,
    grp_fu_226_p2,
    \int_key_bitlen_reg[31]_0 ,
    int_ap_start_reg_2,
    icmp_ln395_fu_238_p2,
    int_ap_start_reg_3,
    int_ap_start_reg_4,
    \ap_CS_fsm_reg[0] ,
    \icmp_ln398_reg_254_reg[0] ,
    \icmp_ln401_reg_258_reg[0] ,
    s_axi_control_RDATA,
    pt_q0,
    \int_Clefia_enc_shift0_reg[1]_0 ,
    \int_Clefia_enc_shift0_reg[0]_0 ,
    ct_d0,
    Clefia_dec_q0,
    s_axi_control_RVALID,
    s_axi_control_ARREADY,
    s_axi_control_WREADY,
    s_axi_control_AWREADY,
    s_axi_control_BVALID,
    ap_clk,
    Clefia_enc_ce0,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    DIBDI,
    WEBWE,
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    ap_rst_n_inv,
    \int_pt_shift0_reg[1]_1 ,
    \int_pt_shift0_reg[0]_1 ,
    \int_Clefia_dec_shift0_reg[1]_1 ,
    \int_Clefia_dec_shift0_reg[0]_1 ,
    s_axi_control_ARADDR,
    ap_done,
    Q,
    s_axi_control_WSTRB,
    s_axi_control_AWADDR,
    \r_1_reg_126_reg[3] ,
    grp_ClefiaKeySet128_fu_176_ap_done,
    \r_1_reg_126_reg[3]_0 ,
    r_1_reg_126,
    \r_reg_104_reg[1] ,
    \r_reg_104_reg[1]_0 ,
    \r_reg_104_reg[1]_1 ,
    \r_reg_104_reg[3] ,
    \ap_CS_fsm_reg[1] ,
    grp_ClefiaKeySet256_fu_148_ap_done,
    \ap_CS_fsm[9]_i_2__4_0 ,
    \ap_CS_fsm[9]_i_2__4_1 ,
    \ap_CS_fsm[9]_i_2__4_2 ,
    \ap_CS_fsm[9]_i_5_0 ,
    grp_ClefiaKeySet256_fu_148_ap_ready,
    grp_ClefiaKeySet256_fu_148_ap_start_reg_reg,
    grp_ClefiaKeySet256_fu_148_ap_start_reg,
    grp_ClefiaKeySet192_fu_162_ap_ready,
    grp_ClefiaKeySet192_fu_162_ap_start_reg,
    grp_ClefiaKeySet128_fu_176_ap_ready,
    grp_ClefiaKeySet128_fu_176_ap_start_reg_reg,
    grp_ClefiaKeySet128_fu_176_ap_start_reg,
    icmp_ln398_reg_254,
    icmp_ln401_reg_258,
    \int_Clefia_enc_shift0_reg[1]_1 ,
    \int_Clefia_enc_shift0_reg[0]_1 ,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    grp_ClefiaEncrypt_1_fu_190_pt_address0,
    grp_ClefiaEncrypt_1_fu_190_pt_ce0);
  output \int_pt_shift0_reg[1]_0 ;
  output \int_pt_shift0_reg[0]_0 ;
  output \int_Clefia_dec_shift0_reg[1]_0 ;
  output \int_Clefia_dec_shift0_reg[0]_0 ;
  output interrupt;
  output ap_start;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[8]_1 ;
  output int_ap_start_reg_0;
  output \key_bitlen_read_reg_244_reg[30] ;
  output int_ap_start_reg_1;
  output [1:0]D;
  output grp_fu_232_p2;
  output grp_fu_226_p2;
  output [31:0]\int_key_bitlen_reg[31]_0 ;
  output int_ap_start_reg_2;
  output icmp_ln395_fu_238_p2;
  output int_ap_start_reg_3;
  output int_ap_start_reg_4;
  output \ap_CS_fsm_reg[0] ;
  output \icmp_ln398_reg_254_reg[0] ;
  output \icmp_ln401_reg_258_reg[0] ;
  output [31:0]s_axi_control_RDATA;
  output [7:0]pt_q0;
  output \int_Clefia_enc_shift0_reg[1]_0 ;
  output \int_Clefia_enc_shift0_reg[0]_0 ;
  output [7:0]ct_d0;
  output [7:0]Clefia_dec_q0;
  output s_axi_control_RVALID;
  output s_axi_control_ARREADY;
  output s_axi_control_WREADY;
  output s_axi_control_AWREADY;
  output s_axi_control_BVALID;
  input ap_clk;
  input Clefia_enc_ce0;
  input [1:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]DIBDI;
  input [3:0]WEBWE;
  input grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  input [1:0]mem_reg;
  input [7:0]mem_reg_0;
  input [3:0]mem_reg_1;
  input ap_rst_n_inv;
  input \int_pt_shift0_reg[1]_1 ;
  input \int_pt_shift0_reg[0]_1 ;
  input \int_Clefia_dec_shift0_reg[1]_1 ;
  input \int_Clefia_dec_shift0_reg[0]_1 ;
  input [6:0]s_axi_control_ARADDR;
  input ap_done;
  input [4:0]Q;
  input [3:0]s_axi_control_WSTRB;
  input [6:0]s_axi_control_AWADDR;
  input \r_1_reg_126_reg[3] ;
  input grp_ClefiaKeySet128_fu_176_ap_done;
  input \r_1_reg_126_reg[3]_0 ;
  input [2:0]r_1_reg_126;
  input \r_reg_104_reg[1] ;
  input \r_reg_104_reg[1]_0 ;
  input \r_reg_104_reg[1]_1 ;
  input \r_reg_104_reg[3] ;
  input \ap_CS_fsm_reg[1] ;
  input grp_ClefiaKeySet256_fu_148_ap_done;
  input \ap_CS_fsm[9]_i_2__4_0 ;
  input [15:0]\ap_CS_fsm[9]_i_2__4_1 ;
  input \ap_CS_fsm[9]_i_2__4_2 ;
  input \ap_CS_fsm[9]_i_5_0 ;
  input grp_ClefiaKeySet256_fu_148_ap_ready;
  input grp_ClefiaKeySet256_fu_148_ap_start_reg_reg;
  input grp_ClefiaKeySet256_fu_148_ap_start_reg;
  input grp_ClefiaKeySet192_fu_162_ap_ready;
  input grp_ClefiaKeySet192_fu_162_ap_start_reg;
  input grp_ClefiaKeySet128_fu_176_ap_ready;
  input grp_ClefiaKeySet128_fu_176_ap_start_reg_reg;
  input grp_ClefiaKeySet128_fu_176_ap_start_reg;
  input icmp_ln398_reg_254;
  input icmp_ln401_reg_258;
  input \int_Clefia_enc_shift0_reg[1]_1 ;
  input \int_Clefia_enc_shift0_reg[0]_1 ;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input [1:0]grp_ClefiaEncrypt_1_fu_190_pt_address0;
  input grp_ClefiaEncrypt_1_fu_190_pt_ce0;

  wire [1:0]ADDRBWRADDR;
  wire [7:0]Clefia_dec_q0;
  wire Clefia_enc_ce0;
  wire [1:0]D;
  wire [7:0]DIBDI;
  wire [4:0]Q;
  wire [3:0]WEBWE;
  wire \ap_CS_fsm[9]_i_10_n_0 ;
  wire \ap_CS_fsm[9]_i_11_n_0 ;
  wire \ap_CS_fsm[9]_i_13_n_0 ;
  wire \ap_CS_fsm[9]_i_14_n_0 ;
  wire \ap_CS_fsm[9]_i_16_n_0 ;
  wire \ap_CS_fsm[9]_i_17_n_0 ;
  wire \ap_CS_fsm[9]_i_18_n_0 ;
  wire \ap_CS_fsm[9]_i_20_n_0 ;
  wire \ap_CS_fsm[9]_i_2__4_0 ;
  wire [15:0]\ap_CS_fsm[9]_i_2__4_1 ;
  wire \ap_CS_fsm[9]_i_2__4_2 ;
  wire \ap_CS_fsm[9]_i_2__4_n_0 ;
  wire \ap_CS_fsm[9]_i_5_0 ;
  wire \ap_CS_fsm[9]_i_5_n_0 ;
  wire \ap_CS_fsm[9]_i_6_n_0 ;
  wire \ap_CS_fsm[9]_i_7_n_0 ;
  wire \ap_CS_fsm[9]_i_8_n_0 ;
  wire \ap_CS_fsm[9]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire aw_hs;
  wire [7:0]ct_d0;
  wire [1:0]data3;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_pt_address0;
  wire grp_ClefiaEncrypt_1_fu_190_pt_ce0;
  wire grp_ClefiaKeySet128_fu_176_ap_done;
  wire grp_ClefiaKeySet128_fu_176_ap_ready;
  wire grp_ClefiaKeySet128_fu_176_ap_start_reg;
  wire grp_ClefiaKeySet128_fu_176_ap_start_reg_i_2_n_0;
  wire grp_ClefiaKeySet128_fu_176_ap_start_reg_reg;
  wire grp_ClefiaKeySet192_fu_162_ap_ready;
  wire grp_ClefiaKeySet192_fu_162_ap_start_reg;
  wire grp_ClefiaKeySet256_fu_148_ap_done;
  wire grp_ClefiaKeySet256_fu_148_ap_ready;
  wire grp_ClefiaKeySet256_fu_148_ap_start_reg;
  wire grp_ClefiaKeySet256_fu_148_ap_start_reg_reg;
  wire grp_fu_226_p2;
  wire grp_fu_232_p2;
  wire icmp_ln395_fu_238_p2;
  wire \icmp_ln395_reg_250[0]_i_10_n_0 ;
  wire \icmp_ln395_reg_250[0]_i_11_n_0 ;
  wire \icmp_ln395_reg_250[0]_i_2_n_0 ;
  wire \icmp_ln395_reg_250[0]_i_3_n_0 ;
  wire \icmp_ln395_reg_250[0]_i_4_n_0 ;
  wire \icmp_ln395_reg_250[0]_i_5_n_0 ;
  wire \icmp_ln395_reg_250[0]_i_6_n_0 ;
  wire \icmp_ln395_reg_250[0]_i_7_n_0 ;
  wire \icmp_ln395_reg_250[0]_i_8_n_0 ;
  wire \icmp_ln395_reg_250[0]_i_9_n_0 ;
  wire icmp_ln398_reg_254;
  wire icmp_ln398_reg_2540;
  wire \icmp_ln398_reg_254_reg[0] ;
  wire icmp_ln401_reg_258;
  wire \icmp_ln401_reg_258_reg[0] ;
  wire int_Clefia_dec_n_0;
  wire int_Clefia_dec_n_1;
  wire int_Clefia_dec_n_2;
  wire int_Clefia_dec_n_3;
  wire int_Clefia_dec_n_4;
  wire int_Clefia_dec_n_5;
  wire [31:0]int_Clefia_dec_q0;
  wire int_Clefia_dec_read;
  wire int_Clefia_dec_read0;
  wire \int_Clefia_dec_shift0_reg[0]_0 ;
  wire \int_Clefia_dec_shift0_reg[0]_1 ;
  wire \int_Clefia_dec_shift0_reg[1]_0 ;
  wire \int_Clefia_dec_shift0_reg[1]_1 ;
  wire int_Clefia_dec_write_i_1_n_0;
  wire int_Clefia_dec_write_reg_n_0;
  wire int_Clefia_enc_n_0;
  wire int_Clefia_enc_n_1;
  wire int_Clefia_enc_n_10;
  wire int_Clefia_enc_n_11;
  wire int_Clefia_enc_n_12;
  wire int_Clefia_enc_n_13;
  wire int_Clefia_enc_n_14;
  wire int_Clefia_enc_n_15;
  wire int_Clefia_enc_n_16;
  wire int_Clefia_enc_n_17;
  wire int_Clefia_enc_n_18;
  wire int_Clefia_enc_n_19;
  wire int_Clefia_enc_n_2;
  wire int_Clefia_enc_n_20;
  wire int_Clefia_enc_n_21;
  wire int_Clefia_enc_n_22;
  wire int_Clefia_enc_n_23;
  wire int_Clefia_enc_n_24;
  wire int_Clefia_enc_n_25;
  wire int_Clefia_enc_n_26;
  wire int_Clefia_enc_n_27;
  wire int_Clefia_enc_n_28;
  wire int_Clefia_enc_n_29;
  wire int_Clefia_enc_n_3;
  wire int_Clefia_enc_n_30;
  wire int_Clefia_enc_n_31;
  wire int_Clefia_enc_n_4;
  wire int_Clefia_enc_n_5;
  wire int_Clefia_enc_n_6;
  wire int_Clefia_enc_n_7;
  wire int_Clefia_enc_n_8;
  wire int_Clefia_enc_n_9;
  wire [31:0]int_Clefia_enc_q0;
  wire int_Clefia_enc_read;
  wire int_Clefia_enc_read0;
  wire \int_Clefia_enc_shift0_reg[0]_0 ;
  wire \int_Clefia_enc_shift0_reg[0]_1 ;
  wire \int_Clefia_enc_shift0_reg[1]_0 ;
  wire \int_Clefia_enc_shift0_reg[1]_1 ;
  wire int_Clefia_enc_write_i_1_n_0;
  wire int_Clefia_enc_write_reg_n_0;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start1;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire int_ap_start_reg_2;
  wire int_ap_start_reg_3;
  wire int_ap_start_reg_4;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_reg_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_2_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_key_bitlen[0]_i_1_n_0 ;
  wire \int_key_bitlen[10]_i_1_n_0 ;
  wire \int_key_bitlen[11]_i_1_n_0 ;
  wire \int_key_bitlen[12]_i_1_n_0 ;
  wire \int_key_bitlen[13]_i_1_n_0 ;
  wire \int_key_bitlen[14]_i_1_n_0 ;
  wire \int_key_bitlen[15]_i_1_n_0 ;
  wire \int_key_bitlen[16]_i_1_n_0 ;
  wire \int_key_bitlen[17]_i_1_n_0 ;
  wire \int_key_bitlen[18]_i_1_n_0 ;
  wire \int_key_bitlen[19]_i_1_n_0 ;
  wire \int_key_bitlen[1]_i_1_n_0 ;
  wire \int_key_bitlen[20]_i_1_n_0 ;
  wire \int_key_bitlen[21]_i_1_n_0 ;
  wire \int_key_bitlen[22]_i_1_n_0 ;
  wire \int_key_bitlen[23]_i_1_n_0 ;
  wire \int_key_bitlen[24]_i_1_n_0 ;
  wire \int_key_bitlen[25]_i_1_n_0 ;
  wire \int_key_bitlen[26]_i_1_n_0 ;
  wire \int_key_bitlen[27]_i_1_n_0 ;
  wire \int_key_bitlen[28]_i_1_n_0 ;
  wire \int_key_bitlen[29]_i_1_n_0 ;
  wire \int_key_bitlen[2]_i_1_n_0 ;
  wire \int_key_bitlen[30]_i_1_n_0 ;
  wire \int_key_bitlen[31]_i_1_n_0 ;
  wire \int_key_bitlen[31]_i_2_n_0 ;
  wire \int_key_bitlen[31]_i_3_n_0 ;
  wire \int_key_bitlen[3]_i_1_n_0 ;
  wire \int_key_bitlen[4]_i_1_n_0 ;
  wire \int_key_bitlen[5]_i_1_n_0 ;
  wire \int_key_bitlen[6]_i_1_n_0 ;
  wire \int_key_bitlen[7]_i_1_n_0 ;
  wire \int_key_bitlen[8]_i_1_n_0 ;
  wire \int_key_bitlen[9]_i_1_n_0 ;
  wire [31:0]\int_key_bitlen_reg[31]_0 ;
  wire [1:0]int_pt_address1;
  wire int_pt_n_10;
  wire int_pt_n_11;
  wire int_pt_n_12;
  wire int_pt_n_13;
  wire int_pt_n_14;
  wire int_pt_n_15;
  wire int_pt_n_16;
  wire int_pt_n_17;
  wire int_pt_n_18;
  wire int_pt_n_19;
  wire int_pt_n_20;
  wire int_pt_n_21;
  wire int_pt_n_22;
  wire int_pt_n_23;
  wire int_pt_n_24;
  wire int_pt_n_25;
  wire int_pt_n_26;
  wire int_pt_n_27;
  wire int_pt_n_28;
  wire int_pt_n_29;
  wire int_pt_n_30;
  wire int_pt_n_31;
  wire int_pt_n_32;
  wire int_pt_n_33;
  wire int_pt_n_34;
  wire int_pt_n_35;
  wire int_pt_n_36;
  wire int_pt_n_37;
  wire int_pt_n_38;
  wire int_pt_n_39;
  wire int_pt_n_40;
  wire int_pt_n_41;
  wire int_pt_n_42;
  wire int_pt_n_43;
  wire int_pt_n_44;
  wire int_pt_n_45;
  wire int_pt_n_46;
  wire int_pt_n_47;
  wire int_pt_n_48;
  wire int_pt_n_49;
  wire int_pt_n_50;
  wire int_pt_n_51;
  wire int_pt_n_52;
  wire int_pt_n_53;
  wire int_pt_n_54;
  wire int_pt_n_55;
  wire int_pt_n_56;
  wire int_pt_n_57;
  wire int_pt_n_58;
  wire int_pt_n_59;
  wire int_pt_n_60;
  wire int_pt_n_61;
  wire int_pt_n_62;
  wire int_pt_n_63;
  wire int_pt_n_64;
  wire int_pt_n_65;
  wire int_pt_n_8;
  wire int_pt_n_9;
  wire int_pt_read;
  wire int_pt_read0;
  wire \int_pt_shift0_reg[0]_0 ;
  wire \int_pt_shift0_reg[0]_1 ;
  wire \int_pt_shift0_reg[1]_0 ;
  wire \int_pt_shift0_reg[1]_1 ;
  wire int_pt_write_i_1_n_0;
  wire int_pt_write_reg_n_0;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire \key_bitlen_read_reg_244_reg[30] ;
  wire [1:0]mem_reg;
  wire [7:0]mem_reg_0;
  wire [3:0]mem_reg_1;
  wire [31:0]p_0_in;
  wire p_29_in;
  wire [7:0]pt_q0;
  wire [2:0]r_1_reg_126;
  wire \r_1_reg_126_reg[3] ;
  wire \r_1_reg_126_reg[3]_0 ;
  wire \r_reg_104[2]_i_4_n_0 ;
  wire \r_reg_104[2]_i_5_n_0 ;
  wire \r_reg_104[2]_i_6_n_0 ;
  wire \r_reg_104[2]_i_7_n_0 ;
  wire \r_reg_104[3]_i_10_n_0 ;
  wire \r_reg_104[3]_i_11_n_0 ;
  wire \r_reg_104[3]_i_12_n_0 ;
  wire \r_reg_104[3]_i_13_n_0 ;
  wire \r_reg_104[3]_i_6_n_0 ;
  wire \r_reg_104[3]_i_7_n_0 ;
  wire \r_reg_104[3]_i_8_n_0 ;
  wire \r_reg_104[3]_i_9_n_0 ;
  wire \r_reg_104_reg[1] ;
  wire \r_reg_104_reg[1]_0 ;
  wire \r_reg_104_reg[1]_1 ;
  wire \r_reg_104_reg[3] ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire \rstate[0]_i_2_n_0 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__26 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(\ap_CS_fsm[9]_i_5_n_0 ),
        .I1(\ap_CS_fsm[9]_i_6_n_0 ),
        .I2(\ap_CS_fsm[9]_i_7_n_0 ),
        .O(grp_fu_232_p2));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(\ap_CS_fsm[9]_i_5_n_0 ),
        .I1(\ap_CS_fsm[9]_i_8_n_0 ),
        .I2(\ap_CS_fsm[9]_i_7_n_0 ),
        .O(grp_fu_226_p2));
  LUT6 #(
    .INIT(64'hFEFEFFFFFEFEFF00)) 
    \ap_CS_fsm[9]_i_10 
       (.I0(\ap_CS_fsm[9]_i_2__4_1 [6]),
        .I1(\ap_CS_fsm[9]_i_2__4_1 [7]),
        .I2(\ap_CS_fsm[9]_i_2__4_1 [8]),
        .I3(\icmp_ln395_reg_250[0]_i_10_n_0 ),
        .I4(Q[2]),
        .I5(\int_key_bitlen_reg[31]_0 [9]),
        .O(\ap_CS_fsm[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[9]_i_11 
       (.I0(\int_key_bitlen_reg[31]_0 [25]),
        .I1(\int_key_bitlen_reg[31]_0 [24]),
        .I2(Q[2]),
        .I3(\int_key_bitlen_reg[31]_0 [0]),
        .I4(\int_key_bitlen_reg[31]_0 [15]),
        .I5(\int_key_bitlen_reg[31]_0 [26]),
        .O(\ap_CS_fsm[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEE0EEEE)) 
    \ap_CS_fsm[9]_i_13 
       (.I0(\ap_CS_fsm[9]_i_18_n_0 ),
        .I1(\icmp_ln395_reg_250[0]_i_9_n_0 ),
        .I2(\ap_CS_fsm[9]_i_5_0 ),
        .I3(\ap_CS_fsm[9]_i_2__4_1 [13]),
        .I4(Q[2]),
        .I5(\ap_CS_fsm[9]_i_2__4_1 [12]),
        .O(\ap_CS_fsm[9]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \ap_CS_fsm[9]_i_14 
       (.I0(\int_key_bitlen_reg[31]_0 [1]),
        .I1(\ap_CS_fsm[9]_i_2__4_1 [0]),
        .I2(\int_key_bitlen_reg[31]_0 [8]),
        .I3(Q[2]),
        .I4(\ap_CS_fsm[9]_i_2__4_1 [5]),
        .O(\ap_CS_fsm[9]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[9]_i_16 
       (.I0(\int_key_bitlen_reg[31]_0 [3]),
        .I1(\int_key_bitlen_reg[31]_0 [4]),
        .I2(\int_key_bitlen_reg[31]_0 [2]),
        .I3(\int_key_bitlen_reg[31]_0 [5]),
        .I4(\ap_CS_fsm[9]_i_20_n_0 ),
        .O(\ap_CS_fsm[9]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \ap_CS_fsm[9]_i_17 
       (.I0(\int_key_bitlen_reg[31]_0 [8]),
        .I1(\ap_CS_fsm[9]_i_2__4_1 [5]),
        .I2(\int_key_bitlen_reg[31]_0 [7]),
        .I3(Q[2]),
        .I4(\ap_CS_fsm[9]_i_2__4_1 [4]),
        .O(\ap_CS_fsm[9]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[9]_i_18 
       (.I0(\int_key_bitlen_reg[31]_0 [23]),
        .I1(\int_key_bitlen_reg[31]_0 [22]),
        .I2(\int_key_bitlen_reg[31]_0 [20]),
        .I3(\int_key_bitlen_reg[31]_0 [21]),
        .I4(Q[2]),
        .O(\ap_CS_fsm[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \ap_CS_fsm[9]_i_1__4 
       (.I0(\ap_CS_fsm[9]_i_2__4_n_0 ),
        .I1(grp_ClefiaKeySet256_fu_148_ap_done),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(grp_ClefiaKeySet128_fu_176_ap_done),
        .I5(\r_1_reg_126_reg[3]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[9]_i_20 
       (.I0(\int_key_bitlen_reg[31]_0 [31]),
        .I1(\int_key_bitlen_reg[31]_0 [29]),
        .I2(Q[2]),
        .I3(\int_key_bitlen_reg[31]_0 [27]),
        .I4(\int_key_bitlen_reg[31]_0 [28]),
        .I5(\int_key_bitlen_reg[31]_0 [30]),
        .O(\ap_CS_fsm[9]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hAAA2AA22)) 
    \ap_CS_fsm[9]_i_2__4 
       (.I0(grp_ClefiaKeySet256_fu_148_ap_start_reg_reg),
        .I1(\ap_CS_fsm[9]_i_5_n_0 ),
        .I2(\ap_CS_fsm[9]_i_6_n_0 ),
        .I3(\ap_CS_fsm[9]_i_7_n_0 ),
        .I4(\ap_CS_fsm[9]_i_8_n_0 ),
        .O(\ap_CS_fsm[9]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h00001101)) 
    \ap_CS_fsm[9]_i_5 
       (.I0(\ap_CS_fsm[9]_i_9_n_0 ),
        .I1(\ap_CS_fsm[9]_i_10_n_0 ),
        .I2(\ap_CS_fsm[9]_i_11_n_0 ),
        .I3(\ap_CS_fsm[9]_i_2__4_0 ),
        .I4(\ap_CS_fsm[9]_i_13_n_0 ),
        .O(\ap_CS_fsm[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \ap_CS_fsm[9]_i_6 
       (.I0(\ap_CS_fsm[9]_i_2__4_1 [4]),
        .I1(Q[2]),
        .I2(\int_key_bitlen_reg[31]_0 [7]),
        .I3(\ap_CS_fsm[9]_i_2__4_1 [3]),
        .I4(\int_key_bitlen_reg[31]_0 [6]),
        .I5(\ap_CS_fsm[9]_i_14_n_0 ),
        .O(\ap_CS_fsm[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \ap_CS_fsm[9]_i_7 
       (.I0(\ap_CS_fsm[9]_i_2__4_2 ),
        .I1(\ap_CS_fsm[9]_i_2__4_1 [15]),
        .I2(\ap_CS_fsm[9]_i_2__4_1 [14]),
        .I3(\ap_CS_fsm[9]_i_2__4_1 [2]),
        .I4(\ap_CS_fsm[9]_i_2__4_1 [1]),
        .I5(\ap_CS_fsm[9]_i_16_n_0 ),
        .O(\ap_CS_fsm[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF77CF47)) 
    \ap_CS_fsm[9]_i_8 
       (.I0(\ap_CS_fsm[9]_i_2__4_1 [3]),
        .I1(Q[2]),
        .I2(\int_key_bitlen_reg[31]_0 [6]),
        .I3(\ap_CS_fsm[9]_i_2__4_1 [0]),
        .I4(\int_key_bitlen_reg[31]_0 [1]),
        .I5(\ap_CS_fsm[9]_i_17_n_0 ),
        .O(\ap_CS_fsm[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFFFEFEFF00)) 
    \ap_CS_fsm[9]_i_9 
       (.I0(\ap_CS_fsm[9]_i_2__4_1 [10]),
        .I1(\ap_CS_fsm[9]_i_2__4_1 [11]),
        .I2(\ap_CS_fsm[9]_i_2__4_1 [9]),
        .I3(\r_reg_104[2]_i_7_n_0 ),
        .I4(Q[2]),
        .I5(\int_key_bitlen_reg[31]_0 [14]),
        .O(\ap_CS_fsm[9]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(int_auto_restart_reg_n_0),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD555FFFFC000)) 
    grp_ClefiaKeySet128_fu_176_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet128_fu_176_ap_ready),
        .I1(grp_ClefiaKeySet128_fu_176_ap_start_reg_i_2_n_0),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(grp_ClefiaKeySet128_fu_176_ap_start_reg_reg),
        .I5(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    grp_ClefiaKeySet128_fu_176_ap_start_reg_i_2
       (.I0(\r_reg_104[3]_i_8_n_0 ),
        .I1(\r_reg_104[3]_i_7_n_0 ),
        .I2(\icmp_ln395_reg_250[0]_i_9_n_0 ),
        .I3(\int_key_bitlen_reg[31]_0 [20]),
        .I4(\int_key_bitlen_reg[31]_0 [21]),
        .I5(\icmp_ln395_reg_250[0]_i_4_n_0 ),
        .O(grp_ClefiaKeySet128_fu_176_ap_start_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFDDD5555FCCC0000)) 
    grp_ClefiaKeySet192_fu_162_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet192_fu_162_ap_ready),
        .I1(grp_ClefiaKeySet256_fu_148_ap_start_reg_reg),
        .I2(icmp_ln398_reg_2540),
        .I3(ap_start),
        .I4(grp_fu_226_p2),
        .I5(grp_ClefiaKeySet192_fu_162_ap_start_reg),
        .O(int_ap_start_reg_4));
  LUT6 #(
    .INIT(64'hFDDD5555FCCC0000)) 
    grp_ClefiaKeySet256_fu_148_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet256_fu_148_ap_ready),
        .I1(grp_ClefiaKeySet256_fu_148_ap_start_reg_reg),
        .I2(icmp_ln398_reg_2540),
        .I3(ap_start),
        .I4(grp_fu_232_p2),
        .I5(grp_ClefiaKeySet256_fu_148_ap_start_reg),
        .O(int_ap_start_reg_3));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln395_reg_250[0]_i_1 
       (.I0(\icmp_ln395_reg_250[0]_i_2_n_0 ),
        .I1(\icmp_ln395_reg_250[0]_i_3_n_0 ),
        .I2(\icmp_ln395_reg_250[0]_i_4_n_0 ),
        .I3(\int_key_bitlen_reg[31]_0 [12]),
        .I4(\int_key_bitlen_reg[31]_0 [13]),
        .I5(\icmp_ln395_reg_250[0]_i_5_n_0 ),
        .O(icmp_ln395_fu_238_p2));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln395_reg_250[0]_i_10 
       (.I0(\int_key_bitlen_reg[31]_0 [10]),
        .I1(\int_key_bitlen_reg[31]_0 [11]),
        .O(\icmp_ln395_reg_250[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln395_reg_250[0]_i_11 
       (.I0(\int_key_bitlen_reg[31]_0 [24]),
        .I1(\int_key_bitlen_reg[31]_0 [25]),
        .O(\icmp_ln395_reg_250[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \icmp_ln395_reg_250[0]_i_2 
       (.I0(\icmp_ln395_reg_250[0]_i_6_n_0 ),
        .I1(\int_key_bitlen_reg[31]_0 [26]),
        .I2(\int_key_bitlen_reg[31]_0 [1]),
        .I3(\icmp_ln395_reg_250[0]_i_7_n_0 ),
        .I4(\icmp_ln395_reg_250[0]_i_8_n_0 ),
        .I5(\icmp_ln395_reg_250[0]_i_9_n_0 ),
        .O(\icmp_ln395_reg_250[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \icmp_ln395_reg_250[0]_i_3 
       (.I0(\int_key_bitlen_reg[31]_0 [21]),
        .I1(\int_key_bitlen_reg[31]_0 [7]),
        .I2(\int_key_bitlen_reg[31]_0 [8]),
        .I3(\int_key_bitlen_reg[31]_0 [20]),
        .I4(\icmp_ln395_reg_250[0]_i_10_n_0 ),
        .I5(\icmp_ln395_reg_250[0]_i_11_n_0 ),
        .O(\icmp_ln395_reg_250[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln395_reg_250[0]_i_4 
       (.I0(\int_key_bitlen_reg[31]_0 [22]),
        .I1(\int_key_bitlen_reg[31]_0 [23]),
        .O(\icmp_ln395_reg_250[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln395_reg_250[0]_i_5 
       (.I0(\int_key_bitlen_reg[31]_0 [31]),
        .I1(\int_key_bitlen_reg[31]_0 [29]),
        .I2(\int_key_bitlen_reg[31]_0 [30]),
        .I3(\int_key_bitlen_reg[31]_0 [28]),
        .O(\icmp_ln395_reg_250[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln395_reg_250[0]_i_6 
       (.I0(\int_key_bitlen_reg[31]_0 [6]),
        .I1(\int_key_bitlen_reg[31]_0 [0]),
        .O(\icmp_ln395_reg_250[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln395_reg_250[0]_i_7 
       (.I0(\int_key_bitlen_reg[31]_0 [27]),
        .I1(\int_key_bitlen_reg[31]_0 [15]),
        .I2(\int_key_bitlen_reg[31]_0 [14]),
        .I3(\int_key_bitlen_reg[31]_0 [9]),
        .O(\icmp_ln395_reg_250[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln395_reg_250[0]_i_8 
       (.I0(\int_key_bitlen_reg[31]_0 [5]),
        .I1(\int_key_bitlen_reg[31]_0 [2]),
        .I2(\int_key_bitlen_reg[31]_0 [4]),
        .I3(\int_key_bitlen_reg[31]_0 [3]),
        .O(\icmp_ln395_reg_250[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln395_reg_250[0]_i_9 
       (.I0(\int_key_bitlen_reg[31]_0 [19]),
        .I1(\int_key_bitlen_reg[31]_0 [16]),
        .I2(\int_key_bitlen_reg[31]_0 [18]),
        .I3(\int_key_bitlen_reg[31]_0 [17]),
        .O(\icmp_ln395_reg_250[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln398_reg_254[0]_i_1 
       (.I0(grp_fu_226_p2),
        .I1(icmp_ln398_reg_2540),
        .I2(icmp_ln398_reg_254),
        .O(\icmp_ln398_reg_254_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln401_reg_258[0]_i_1 
       (.I0(grp_fu_232_p2),
        .I1(icmp_ln398_reg_2540),
        .I2(grp_fu_226_p2),
        .I3(icmp_ln401_reg_258),
        .O(\icmp_ln401_reg_258_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0 int_Clefia_dec
       (.D({p_0_in[31:10],p_0_in[8],p_0_in[6:4]}),
        .DOADO({int_Clefia_dec_n_0,int_Clefia_dec_n_1,int_Clefia_dec_n_2,int_Clefia_dec_n_3,int_Clefia_dec_n_4,int_Clefia_dec_n_5}),
        .DOBDO(int_Clefia_dec_q0),
        .Q({\int_key_bitlen_reg[31]_0 [31:10],\int_key_bitlen_reg[31]_0 [8],\int_key_bitlen_reg[31]_0 [6:4]}),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0),
        .int_Clefia_enc_read(int_Clefia_enc_read),
        .int_pt_address1(int_pt_address1),
        .int_pt_read(int_pt_read),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .mem_reg_3(int_Clefia_dec_write_reg_n_0),
        .p_29_in(p_29_in),
        .q1({int_pt_n_8,int_pt_n_9,int_pt_n_10,int_pt_n_11,int_pt_n_12,int_pt_n_13,int_pt_n_14,int_pt_n_15,int_pt_n_16,int_pt_n_17,int_pt_n_18,int_pt_n_19,int_pt_n_20,int_pt_n_21,int_pt_n_22,int_pt_n_23,int_pt_n_24,int_pt_n_25,int_pt_n_26,int_pt_n_27,int_pt_n_28,int_pt_n_29,int_pt_n_30,int_pt_n_31,int_pt_n_32,int_pt_n_33}),
        .\rdata_reg[31] ({int_Clefia_enc_n_0,int_Clefia_enc_n_1,int_Clefia_enc_n_2,int_Clefia_enc_n_3,int_Clefia_enc_n_4,int_Clefia_enc_n_5,int_Clefia_enc_n_6,int_Clefia_enc_n_7,int_Clefia_enc_n_8,int_Clefia_enc_n_9,int_Clefia_enc_n_10,int_Clefia_enc_n_11,int_Clefia_enc_n_12,int_Clefia_enc_n_13,int_Clefia_enc_n_14,int_Clefia_enc_n_15,int_Clefia_enc_n_16,int_Clefia_enc_n_17,int_Clefia_enc_n_18,int_Clefia_enc_n_19,int_Clefia_enc_n_20,int_Clefia_enc_n_21,int_Clefia_enc_n_23,int_Clefia_enc_n_25,int_Clefia_enc_n_26,int_Clefia_enc_n_27}),
        .\rdata_reg[4] (\rdata[31]_i_3_n_0 ),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    int_Clefia_dec_read_i_1
       (.I0(rstate[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(int_Clefia_dec_read0));
  FDRE int_Clefia_dec_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_Clefia_dec_read0),
        .Q(int_Clefia_dec_read),
        .R(ap_rst_n_inv));
  FDRE \int_Clefia_dec_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_Clefia_dec_shift0_reg[0]_1 ),
        .Q(\int_Clefia_dec_shift0_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \int_Clefia_dec_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_Clefia_dec_shift0_reg[1]_1 ),
        .Q(\int_Clefia_dec_shift0_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    int_Clefia_dec_write_i_1
       (.I0(s_axi_control_AWADDR[5]),
        .I1(s_axi_control_AWADDR[4]),
        .I2(s_axi_control_AWADDR[6]),
        .I3(aw_hs),
        .I4(p_29_in),
        .I5(int_Clefia_dec_write_reg_n_0),
        .O(int_Clefia_dec_write_i_1_n_0));
  FDRE int_Clefia_dec_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_Clefia_dec_write_i_1_n_0),
        .Q(int_Clefia_dec_write_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0_62 int_Clefia_enc
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Clefia_enc_ce0(Clefia_enc_ce0),
        .DIBDI(DIBDI),
        .DOADO({int_Clefia_enc_n_0,int_Clefia_enc_n_1,int_Clefia_enc_n_2,int_Clefia_enc_n_3,int_Clefia_enc_n_4,int_Clefia_enc_n_5,int_Clefia_enc_n_6,int_Clefia_enc_n_7,int_Clefia_enc_n_8,int_Clefia_enc_n_9,int_Clefia_enc_n_10,int_Clefia_enc_n_11,int_Clefia_enc_n_12,int_Clefia_enc_n_13,int_Clefia_enc_n_14,int_Clefia_enc_n_15,int_Clefia_enc_n_16,int_Clefia_enc_n_17,int_Clefia_enc_n_18,int_Clefia_enc_n_19,int_Clefia_enc_n_20,int_Clefia_enc_n_21,int_Clefia_enc_n_22,int_Clefia_enc_n_23,int_Clefia_enc_n_24,int_Clefia_enc_n_25,int_Clefia_enc_n_26,int_Clefia_enc_n_27,int_Clefia_enc_n_28,int_Clefia_enc_n_29,int_Clefia_enc_n_30,int_Clefia_enc_n_31}),
        .DOBDO(int_Clefia_enc_q0),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .int_pt_address1(int_pt_address1),
        .mem_reg_0(int_Clefia_enc_write_reg_n_0),
        .p_29_in(p_29_in),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    int_Clefia_enc_read_i_1
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(rstate[1]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[0]),
        .O(int_Clefia_enc_read0));
  FDRE int_Clefia_enc_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_Clefia_enc_read0),
        .Q(int_Clefia_enc_read),
        .R(ap_rst_n_inv));
  FDRE \int_Clefia_enc_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_Clefia_enc_shift0_reg[0]_1 ),
        .Q(\int_Clefia_enc_shift0_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \int_Clefia_enc_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_Clefia_enc_shift0_reg[1]_1 ),
        .Q(\int_Clefia_enc_shift0_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    int_Clefia_enc_write_i_1
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[6]),
        .I2(s_axi_control_AWADDR[5]),
        .I3(s_axi_control_AWADDR[4]),
        .I4(p_29_in),
        .I5(int_Clefia_enc_write_reg_n_0),
        .O(int_Clefia_enc_write_i_1_n_0));
  FDRE int_Clefia_enc_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_Clefia_enc_write_i_1_n_0),
        .Q(int_Clefia_enc_write_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFF4F44444444)) 
    int_ap_ready_i_1
       (.I0(int_auto_restart_reg_n_0),
        .I1(ap_done),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart_reg_n_0),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_key_bitlen[31]_i_3_n_0 ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(int_auto_restart_reg_n_0),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(int_auto_restart_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_key_bitlen[31]_i_3_n_0 ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_key_bitlen[31]_i_3_n_0 ),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_2
       (.I0(data3[0]),
        .I1(data3[1]),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(ap_done),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(ar_hs),
        .O(\int_isr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[1]_i_1 
       (.I0(ap_done),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [0]),
        .O(\int_key_bitlen[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [10]),
        .O(\int_key_bitlen[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [11]),
        .O(\int_key_bitlen[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [12]),
        .O(\int_key_bitlen[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [13]),
        .O(\int_key_bitlen[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [14]),
        .O(\int_key_bitlen[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [15]),
        .O(\int_key_bitlen[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [16]),
        .O(\int_key_bitlen[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [17]),
        .O(\int_key_bitlen[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [18]),
        .O(\int_key_bitlen[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [19]),
        .O(\int_key_bitlen[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [1]),
        .O(\int_key_bitlen[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [20]),
        .O(\int_key_bitlen[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [21]),
        .O(\int_key_bitlen[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [22]),
        .O(\int_key_bitlen[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [23]),
        .O(\int_key_bitlen[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [24]),
        .O(\int_key_bitlen[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [25]),
        .O(\int_key_bitlen[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [26]),
        .O(\int_key_bitlen[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [27]),
        .O(\int_key_bitlen[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [28]),
        .O(\int_key_bitlen[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [29]),
        .O(\int_key_bitlen[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [2]),
        .O(\int_key_bitlen[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [30]),
        .O(\int_key_bitlen[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_key_bitlen[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_key_bitlen[31]_i_3_n_0 ),
        .O(\int_key_bitlen[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [31]),
        .O(\int_key_bitlen[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \int_key_bitlen[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(p_29_in),
        .O(\int_key_bitlen[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [3]),
        .O(\int_key_bitlen[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [4]),
        .O(\int_key_bitlen[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [5]),
        .O(\int_key_bitlen[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [6]),
        .O(\int_key_bitlen[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [7]),
        .O(\int_key_bitlen[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [8]),
        .O(\int_key_bitlen[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [9]),
        .O(\int_key_bitlen[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[0] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[0]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[10] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[10]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[11] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[11]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[12] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[12]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[13] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[13]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[14] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[14]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[15] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[15]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[16] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[16]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[17] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[17]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[18] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[18]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[19] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[19]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[1] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[1]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[20] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[20]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[21] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[21]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[22] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[22]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[23] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[23]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[24] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[24]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[25] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[25]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[26] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[26]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[27] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[27]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[28] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[28]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[29] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[29]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[2] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[2]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[30] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[30]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[31] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[31]_i_2_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[3] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[3]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[4] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[4]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[5] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[5]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[6] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[6]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[7] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[7]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[8] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[8]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[9] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[9]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram int_pt
       (.D({p_0_in[9],p_0_in[7],p_0_in[3:0]}),
        .DOADO({int_Clefia_enc_n_22,int_Clefia_enc_n_24,int_Clefia_enc_n_28,int_Clefia_enc_n_29,int_Clefia_enc_n_30,int_Clefia_enc_n_31}),
        .Q({\int_key_bitlen_reg[31]_0 [9],\int_key_bitlen_reg[31]_0 [7],\int_key_bitlen_reg[31]_0 [3:0]}),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .grp_ClefiaEncrypt_1_fu_190_pt_address0(grp_ClefiaEncrypt_1_fu_190_pt_address0),
        .grp_ClefiaEncrypt_1_fu_190_pt_ce0(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .int_Clefia_enc_read(int_Clefia_enc_read),
        .int_ap_idle(int_ap_idle),
        .int_ap_ready(int_ap_ready),
        .int_pt_address1(int_pt_address1),
        .int_pt_read(int_pt_read),
        .interrupt(interrupt),
        .mem_reg({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }),
        .p_29_in(p_29_in),
        .\q0_reg[31]_0 ({int_pt_n_34,int_pt_n_35,int_pt_n_36,int_pt_n_37,int_pt_n_38,int_pt_n_39,int_pt_n_40,int_pt_n_41,int_pt_n_42,int_pt_n_43,int_pt_n_44,int_pt_n_45,int_pt_n_46,int_pt_n_47,int_pt_n_48,int_pt_n_49,int_pt_n_50,int_pt_n_51,int_pt_n_52,int_pt_n_53,int_pt_n_54,int_pt_n_55,int_pt_n_56,int_pt_n_57,int_pt_n_58,int_pt_n_59,int_pt_n_60,int_pt_n_61,int_pt_n_62,int_pt_n_63,int_pt_n_64,int_pt_n_65}),
        .\q1_reg[0]_0 (int_pt_write_reg_n_0),
        .\q1_reg[31]_0 ({int_pt_n_8,int_pt_n_9,int_pt_n_10,int_pt_n_11,int_pt_n_12,int_pt_n_13,int_pt_n_14,int_pt_n_15,int_pt_n_16,int_pt_n_17,int_pt_n_18,int_pt_n_19,int_pt_n_20,int_pt_n_21,int_pt_n_22,int_pt_n_23,int_pt_n_24,int_pt_n_25,int_pt_n_26,int_pt_n_27,int_pt_n_28,int_pt_n_29,int_pt_n_30,int_pt_n_31,int_pt_n_32,int_pt_n_33}),
        .\rdata_reg[0] (\rdata[0]_i_3_n_0 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_0 ),
        .\rdata_reg[1]_0 (\rdata[1]_i_4_n_0 ),
        .\rdata_reg[2] (\rdata[31]_i_3_n_0 ),
        .\rdata_reg[2]_0 (\rdata[9]_i_3_n_0 ),
        .\rdata_reg[7] (int_auto_restart_reg_n_0),
        .\rdata_reg[9] ({int_Clefia_dec_n_0,int_Clefia_dec_n_1,int_Clefia_dec_n_2,int_Clefia_dec_n_3,int_Clefia_dec_n_4,int_Clefia_dec_n_5}),
        .rstate(rstate),
        .s_axi_control_ARADDR({s_axi_control_ARADDR[5],s_axi_control_ARADDR[3:2]}),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    int_pt_read_i_1
       (.I0(rstate[0]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(int_pt_read0));
  FDRE int_pt_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_read0),
        .Q(int_pt_read),
        .R(ap_rst_n_inv));
  FDRE \int_pt_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_pt_shift0_reg[0]_1 ),
        .Q(\int_pt_shift0_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \int_pt_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_pt_shift0_reg[1]_1 ),
        .Q(\int_pt_shift0_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    int_pt_write_i_1
       (.I0(s_axi_control_AWADDR[4]),
        .I1(s_axi_control_AWADDR[6]),
        .I2(s_axi_control_AWADDR[5]),
        .I3(aw_hs),
        .I4(p_29_in),
        .I5(int_pt_write_reg_n_0),
        .O(int_pt_write_i_1_n_0));
  FDRE int_pt_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_write_i_1_n_0),
        .Q(int_pt_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(\int_isr[0]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    int_task_ap_done_i_2
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(int_ap_idle),
        .I3(auto_restart_status_reg_n_0),
        .I4(ap_done),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_34
       (.I0(int_Clefia_dec_q0[31]),
        .I1(int_Clefia_dec_q0[15]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[23]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[7]),
        .O(Clefia_dec_q0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_35
       (.I0(int_Clefia_dec_q0[30]),
        .I1(int_Clefia_dec_q0[14]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[22]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[6]),
        .O(Clefia_dec_q0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_36
       (.I0(int_Clefia_dec_q0[29]),
        .I1(int_Clefia_dec_q0[13]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[21]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[5]),
        .O(Clefia_dec_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_37
       (.I0(int_Clefia_dec_q0[28]),
        .I1(int_Clefia_dec_q0[12]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[20]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[4]),
        .O(Clefia_dec_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_38
       (.I0(int_Clefia_dec_q0[27]),
        .I1(int_Clefia_dec_q0[11]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[19]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[3]),
        .O(Clefia_dec_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_39
       (.I0(int_Clefia_dec_q0[26]),
        .I1(int_Clefia_dec_q0[10]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[18]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[2]),
        .O(Clefia_dec_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_40
       (.I0(int_Clefia_dec_q0[25]),
        .I1(int_Clefia_dec_q0[9]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[17]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[1]),
        .O(Clefia_dec_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_41
       (.I0(int_Clefia_dec_q0[24]),
        .I1(int_Clefia_dec_q0[8]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[16]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[0]),
        .O(Clefia_dec_q0[0]));
  LUT6 #(
    .INIT(64'h5555555555555444)) 
    \r_1_reg_126[1]_i_1 
       (.I0(\ap_CS_fsm[9]_i_2__4_n_0 ),
        .I1(\r_1_reg_126_reg[3] ),
        .I2(Q[4]),
        .I3(grp_ClefiaKeySet128_fu_176_ap_done),
        .I4(\r_1_reg_126_reg[3]_0 ),
        .I5(r_1_reg_126[0]),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h1111011111110000)) 
    \r_1_reg_126[2]_i_1 
       (.I0(\ap_CS_fsm[9]_i_2__4_n_0 ),
        .I1(\r_1_reg_126_reg[3] ),
        .I2(Q[4]),
        .I3(grp_ClefiaKeySet128_fu_176_ap_done),
        .I4(\r_1_reg_126_reg[3]_0 ),
        .I5(r_1_reg_126[1]),
        .O(\ap_CS_fsm_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h4444455544444444)) 
    \r_1_reg_126[3]_i_1 
       (.I0(\ap_CS_fsm[9]_i_2__4_n_0 ),
        .I1(\r_1_reg_126_reg[3] ),
        .I2(Q[4]),
        .I3(grp_ClefiaKeySet128_fu_176_ap_done),
        .I4(\r_1_reg_126_reg[3]_0 ),
        .I5(r_1_reg_126[2]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFF0FFFEEEE0EEE)) 
    \r_reg_104[1]_i_1 
       (.I0(\r_reg_104_reg[1] ),
        .I1(\r_reg_104_reg[1]_0 ),
        .I2(icmp_ln398_reg_2540),
        .I3(ap_start),
        .I4(\key_bitlen_read_reg_244_reg[30] ),
        .I5(\r_reg_104_reg[1]_1 ),
        .O(int_ap_start_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAA8A00000000)) 
    \r_reg_104[2]_i_3 
       (.I0(ap_start),
        .I1(\r_reg_104[2]_i_4_n_0 ),
        .I2(\r_reg_104[2]_i_5_n_0 ),
        .I3(\r_reg_104[3]_i_7_n_0 ),
        .I4(\r_reg_104[2]_i_6_n_0 ),
        .I5(Q[0]),
        .O(int_ap_start_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \r_reg_104[2]_i_4 
       (.I0(\int_key_bitlen_reg[31]_0 [8]),
        .I1(\int_key_bitlen_reg[31]_0 [9]),
        .I2(\icmp_ln395_reg_250[0]_i_10_n_0 ),
        .I3(\int_key_bitlen_reg[31]_0 [14]),
        .I4(\int_key_bitlen_reg[31]_0 [15]),
        .I5(\r_reg_104[2]_i_7_n_0 ),
        .O(\r_reg_104[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \r_reg_104[2]_i_5 
       (.I0(\int_key_bitlen_reg[31]_0 [1]),
        .I1(\int_key_bitlen_reg[31]_0 [7]),
        .I2(\int_key_bitlen_reg[31]_0 [2]),
        .I3(\int_key_bitlen_reg[31]_0 [3]),
        .I4(\r_reg_104[3]_i_13_n_0 ),
        .O(\r_reg_104[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \r_reg_104[2]_i_6 
       (.I0(\icmp_ln395_reg_250[0]_i_9_n_0 ),
        .I1(\int_key_bitlen_reg[31]_0 [20]),
        .I2(\int_key_bitlen_reg[31]_0 [21]),
        .I3(\int_key_bitlen_reg[31]_0 [22]),
        .I4(\int_key_bitlen_reg[31]_0 [23]),
        .O(\r_reg_104[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_104[2]_i_7 
       (.I0(\int_key_bitlen_reg[31]_0 [12]),
        .I1(\int_key_bitlen_reg[31]_0 [13]),
        .O(\r_reg_104[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDDDD0DDDCCCC0CCC)) 
    \r_reg_104[3]_i_1 
       (.I0(\r_reg_104_reg[1] ),
        .I1(\r_reg_104_reg[1]_0 ),
        .I2(icmp_ln398_reg_2540),
        .I3(ap_start),
        .I4(\key_bitlen_read_reg_244_reg[30] ),
        .I5(\r_reg_104_reg[3] ),
        .O(int_ap_start_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg_104[3]_i_10 
       (.I0(\ap_CS_fsm[9]_i_2__4_1 [5]),
        .I1(Q[2]),
        .I2(\int_key_bitlen_reg[31]_0 [8]),
        .O(\r_reg_104[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg_104[3]_i_11 
       (.I0(\ap_CS_fsm[9]_i_2__4_1 [3]),
        .I1(Q[2]),
        .I2(\int_key_bitlen_reg[31]_0 [6]),
        .O(\r_reg_104[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg_104[3]_i_12 
       (.I0(\ap_CS_fsm[9]_i_2__4_1 [4]),
        .I1(Q[2]),
        .I2(\int_key_bitlen_reg[31]_0 [7]),
        .O(\r_reg_104[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \r_reg_104[3]_i_13 
       (.I0(\int_key_bitlen_reg[31]_0 [0]),
        .I1(\int_key_bitlen_reg[31]_0 [6]),
        .I2(\int_key_bitlen_reg[31]_0 [5]),
        .I3(\int_key_bitlen_reg[31]_0 [4]),
        .O(\r_reg_104[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \r_reg_104[3]_i_4 
       (.I0(Q[0]),
        .I1(\icmp_ln395_reg_250[0]_i_4_n_0 ),
        .I2(\r_reg_104[3]_i_6_n_0 ),
        .I3(\icmp_ln395_reg_250[0]_i_9_n_0 ),
        .I4(\r_reg_104[3]_i_7_n_0 ),
        .I5(\r_reg_104[3]_i_8_n_0 ),
        .O(icmp_ln398_reg_2540));
  LUT6 #(
    .INIT(64'h0100001000000000)) 
    \r_reg_104[3]_i_5 
       (.I0(\ap_CS_fsm[9]_i_7_n_0 ),
        .I1(\r_reg_104[3]_i_9_n_0 ),
        .I2(\r_reg_104[3]_i_10_n_0 ),
        .I3(\r_reg_104[3]_i_11_n_0 ),
        .I4(\r_reg_104[3]_i_12_n_0 ),
        .I5(\ap_CS_fsm[9]_i_5_n_0 ),
        .O(\key_bitlen_read_reg_244_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \r_reg_104[3]_i_6 
       (.I0(\int_key_bitlen_reg[31]_0 [20]),
        .I1(\int_key_bitlen_reg[31]_0 [21]),
        .O(\r_reg_104[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \r_reg_104[3]_i_7 
       (.I0(\icmp_ln395_reg_250[0]_i_5_n_0 ),
        .I1(\int_key_bitlen_reg[31]_0 [26]),
        .I2(\int_key_bitlen_reg[31]_0 [27]),
        .I3(\int_key_bitlen_reg[31]_0 [24]),
        .I4(\int_key_bitlen_reg[31]_0 [25]),
        .O(\r_reg_104[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \r_reg_104[3]_i_8 
       (.I0(\r_reg_104[3]_i_13_n_0 ),
        .I1(\int_key_bitlen_reg[31]_0 [3]),
        .I2(\int_key_bitlen_reg[31]_0 [2]),
        .I3(\int_key_bitlen_reg[31]_0 [7]),
        .I4(\int_key_bitlen_reg[31]_0 [1]),
        .I5(\r_reg_104[2]_i_4_n_0 ),
        .O(\r_reg_104[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r_reg_104[3]_i_9 
       (.I0(\ap_CS_fsm[9]_i_2__4_1 [0]),
        .I1(Q[2]),
        .I2(\int_key_bitlen_reg[31]_0 [1]),
        .O(\r_reg_104[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_0_0_i_1
       (.I0(int_Clefia_enc_q0[24]),
        .I1(int_Clefia_enc_q0[8]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[16]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[0]),
        .O(ct_d0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_0_0_i_9
       (.I0(int_pt_n_41),
        .I1(int_pt_n_57),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_49),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_65),
        .O(pt_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_1_1_i_1
       (.I0(int_Clefia_enc_q0[25]),
        .I1(int_Clefia_enc_q0[9]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[17]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[1]),
        .O(ct_d0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_1_1_i_2
       (.I0(int_pt_n_40),
        .I1(int_pt_n_56),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_48),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_64),
        .O(pt_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_2_2_i_1
       (.I0(int_Clefia_enc_q0[26]),
        .I1(int_Clefia_enc_q0[10]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[18]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[2]),
        .O(ct_d0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_2_2_i_2
       (.I0(int_pt_n_39),
        .I1(int_pt_n_55),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_47),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_63),
        .O(pt_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_3_3_i_1
       (.I0(int_Clefia_enc_q0[27]),
        .I1(int_Clefia_enc_q0[11]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[19]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[3]),
        .O(ct_d0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_3_3_i_2
       (.I0(int_pt_n_38),
        .I1(int_pt_n_54),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_46),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_62),
        .O(pt_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_4_4_i_1
       (.I0(int_Clefia_enc_q0[28]),
        .I1(int_Clefia_enc_q0[12]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[20]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[4]),
        .O(ct_d0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_4_4_i_2
       (.I0(int_pt_n_37),
        .I1(int_pt_n_53),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_45),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_61),
        .O(pt_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_5_5_i_1
       (.I0(int_Clefia_enc_q0[29]),
        .I1(int_Clefia_enc_q0[13]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[21]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[5]),
        .O(ct_d0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_5_5_i_2
       (.I0(int_pt_n_36),
        .I1(int_pt_n_52),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_44),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_60),
        .O(pt_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_6_6_i_1
       (.I0(int_Clefia_enc_q0[30]),
        .I1(int_Clefia_enc_q0[14]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[22]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[6]),
        .O(ct_d0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_6_6_i_2
       (.I0(int_pt_n_35),
        .I1(int_pt_n_51),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_43),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_59),
        .O(pt_q0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_7_7_i_1
       (.I0(int_Clefia_enc_q0[31]),
        .I1(int_Clefia_enc_q0[15]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[23]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[7]),
        .O(ct_d0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_7_7_i_2
       (.I0(int_pt_n_34),
        .I1(int_pt_n_50),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_42),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_58),
        .O(pt_q0[7]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_3 
       (.I0(int_gie_reg_n_0),
        .I1(data3[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(ap_start),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(ar_hs),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \rdata[1]_i_4 
       (.I0(int_task_ap_done),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(data3[1]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFFFEFE)) 
    \rdata[31]_i_1 
       (.I0(int_Clefia_dec_read),
        .I1(int_Clefia_enc_read),
        .I2(int_pt_read),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[1]_i_2_n_0 ),
        .O(\rdata[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(\rdata[1]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FBFFC8CC)) 
    \rstate[0]_i_1 
       (.I0(\rstate[0]_i_2_n_0 ),
        .I1(rstate[0]),
        .I2(int_Clefia_dec_read),
        .I3(s_axi_control_RREADY),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rstate[0]_i_2 
       (.I0(int_Clefia_enc_read),
        .I1(int_pt_read),
        .O(\rstate[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    s_axi_control_RVALID_INST_0
       (.I0(int_Clefia_dec_read),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(int_pt_read),
        .I4(int_Clefia_enc_read),
        .O(s_axi_control_RVALID));
  LUT5 #(
    .INIT(32'h44444044)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h04)) 
    \waddr[6]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_control_AWVALID),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000BFB0)) 
    \wstate[0]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_control_WVALID),
        .I2(wstate[0]),
        .I3(s_axi_control_AWVALID),
        .I4(wstate[1]),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h05300500)) 
    \wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram
   (D,
    int_pt_address1,
    \q1_reg[31]_0 ,
    \q0_reg[31]_0 ,
    s_axi_control_ARADDR,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    Q,
    \rdata_reg[1]_0 ,
    \rdata_reg[0] ,
    int_pt_read,
    DOADO,
    int_Clefia_enc_read,
    \rdata_reg[9] ,
    ar_hs,
    int_ap_idle,
    \rdata_reg[2]_0 ,
    int_ap_ready,
    \rdata_reg[7] ,
    interrupt,
    s_axi_control_WSTRB,
    wstate,
    \q1_reg[0]_0 ,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    mem_reg,
    p_29_in,
    s_axi_control_WDATA,
    ap_clk,
    grp_ClefiaEncrypt_1_fu_190_pt_address0,
    grp_ClefiaEncrypt_1_fu_190_pt_ce0);
  output [5:0]D;
  output [1:0]int_pt_address1;
  output [25:0]\q1_reg[31]_0 ;
  output [31:0]\q0_reg[31]_0 ;
  input [2:0]s_axi_control_ARADDR;
  input \rdata_reg[1] ;
  input \rdata_reg[2] ;
  input [5:0]Q;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[0] ;
  input int_pt_read;
  input [5:0]DOADO;
  input int_Clefia_enc_read;
  input [5:0]\rdata_reg[9] ;
  input ar_hs;
  input int_ap_idle;
  input \rdata_reg[2]_0 ;
  input int_ap_ready;
  input \rdata_reg[7] ;
  input interrupt;
  input [3:0]s_axi_control_WSTRB;
  input [1:0]wstate;
  input \q1_reg[0]_0 ;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input [1:0]mem_reg;
  input p_29_in;
  input [31:0]s_axi_control_WDATA;
  input ap_clk;
  input [1:0]grp_ClefiaEncrypt_1_fu_190_pt_address0;
  input grp_ClefiaEncrypt_1_fu_190_pt_ce0;

  wire [5:0]D;
  wire [5:0]DOADO;
  wire [5:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_pt_address0;
  wire grp_ClefiaEncrypt_1_fu_190_pt_ce0;
  wire int_Clefia_enc_read;
  wire int_ap_idle;
  wire int_ap_ready;
  wire [1:0]int_pt_address1;
  wire int_pt_ce1;
  wire int_pt_read;
  wire interrupt;
  wire [1:0]mem_reg;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire p_29_in;
  wire [31:0]q00;
  wire [31:0]\q0_reg[31]_0 ;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire [25:0]\q1_reg[31]_0 ;
  wire \q1_reg_n_0_[0] ;
  wire \q1_reg_n_0_[1] ;
  wire \q1_reg_n_0_[2] ;
  wire \q1_reg_n_0_[3] ;
  wire \q1_reg_n_0_[7] ;
  wire \q1_reg_n_0_[9] ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[7] ;
  wire [5:0]\rdata_reg[9] ;
  wire [1:0]rstate;
  wire [2:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;

  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00[0]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    mem_reg_0_3_0_0_i_1
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\q1_reg[0]_0 ),
        .I2(ar_hs),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00[10]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00[11]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00[12]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00[13]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00[14]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00[15]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00[16]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    mem_reg_0_3_16_16_i_1
       (.I0(s_axi_control_WSTRB[2]),
        .I1(\q1_reg[0]_0 ),
        .I2(ar_hs),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00[17]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00[18]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00[19]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00[1]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00[20]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00[21]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00[22]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00[23]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00[24]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_24_24_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_0_3_24_24_i_2
       (.I0(s_axi_control_WSTRB[3]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(ar_hs),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_WVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00[25]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_25_25_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00[26]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_26_26_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00[27]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_27_27_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00[28]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_28_28_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00[29]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_29_29_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00[2]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00[30]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_30_30_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00[31]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_31_31_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00[3]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00[4]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00[5]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00[6]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00[7]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00[8]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    mem_reg_0_3_8_8_i_1
       (.I0(s_axi_control_WSTRB[1]),
        .I1(\q1_reg[0]_0 ),
        .I2(ar_hs),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00[9]),
        .DPRA0(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]),
        .DPRA1(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_3__0
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(mem_reg[1]),
        .O(int_pt_address1[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_4__0
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(mem_reg[0]),
        .O(int_pt_address1[0]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[0]),
        .Q(\q0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[10]),
        .Q(\q0_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[11]),
        .Q(\q0_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[12]),
        .Q(\q0_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[13]),
        .Q(\q0_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[14]),
        .Q(\q0_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[15]),
        .Q(\q0_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[16]),
        .Q(\q0_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[17]),
        .Q(\q0_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[18]),
        .Q(\q0_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[19]),
        .Q(\q0_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[1]),
        .Q(\q0_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[20]),
        .Q(\q0_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[21]),
        .Q(\q0_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[22]),
        .Q(\q0_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[23]),
        .Q(\q0_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[24]),
        .Q(\q0_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[25]),
        .Q(\q0_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[26]),
        .Q(\q0_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[27]),
        .Q(\q0_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[28]),
        .Q(\q0_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[29]),
        .Q(\q0_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[2]),
        .Q(\q0_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[30]),
        .Q(\q0_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[31]),
        .Q(\q0_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[3]),
        .Q(\q0_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[4]),
        .Q(\q0_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[5]),
        .Q(\q0_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[6]),
        .Q(\q0_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[7]),
        .Q(\q0_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[8]),
        .Q(\q0_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(grp_ClefiaEncrypt_1_fu_190_pt_ce0),
        .D(q00[9]),
        .Q(\q0_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888F88)) 
    \q1[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_pt_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[0]),
        .Q(\q1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[10]),
        .Q(\q1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[11]),
        .Q(\q1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[12]),
        .Q(\q1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[13]),
        .Q(\q1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[14]),
        .Q(\q1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[15]),
        .Q(\q1_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[16]),
        .Q(\q1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[17]),
        .Q(\q1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[18]),
        .Q(\q1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[19]),
        .Q(\q1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[1]),
        .Q(\q1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[20]),
        .Q(\q1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[21]),
        .Q(\q1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[22]),
        .Q(\q1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[23]),
        .Q(\q1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[24]),
        .Q(\q1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[25]),
        .Q(\q1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[26]),
        .Q(\q1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[27]),
        .Q(\q1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[28]),
        .Q(\q1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[29]),
        .Q(\q1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[2]),
        .Q(\q1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[30]),
        .Q(\q1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[31]),
        .Q(\q1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[3]),
        .Q(\q1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[4]),
        .Q(\q1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[5]),
        .Q(\q1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[6]),
        .Q(\q1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[7]),
        .Q(\q1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[8]),
        .Q(\q1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[9]),
        .Q(\q1_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF0F0F0)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata_reg[1] ),
        .I2(\rdata[0]_i_2_n_0 ),
        .I3(\rdata_reg[2] ),
        .I4(Q[0]),
        .I5(\rdata_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \rdata[0]_i_2 
       (.I0(\q1_reg_n_0_[0] ),
        .I1(int_pt_read),
        .I2(DOADO[0]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[9] [0]),
        .I5(ar_hs),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF0F0F0)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata_reg[1] ),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(\rdata_reg[2] ),
        .I4(Q[1]),
        .I5(\rdata_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \rdata[1]_i_3 
       (.I0(\q1_reg_n_0_[1] ),
        .I1(int_pt_read),
        .I2(DOADO[1]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[9] [1]),
        .I5(ar_hs),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(Q[2]),
        .I3(int_ap_idle),
        .I4(\rdata_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \rdata[2]_i_2 
       (.I0(\q1_reg_n_0_[2] ),
        .I1(int_pt_read),
        .I2(DOADO[2]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[9] [2]),
        .I5(ar_hs),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(Q[3]),
        .I3(int_ap_ready),
        .I4(\rdata_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \rdata[3]_i_2 
       (.I0(\q1_reg_n_0_[3] ),
        .I1(int_pt_read),
        .I2(DOADO[3]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[9] [3]),
        .I5(ar_hs),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(Q[4]),
        .I3(\rdata_reg[7] ),
        .I4(\rdata_reg[2]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \rdata[7]_i_2 
       (.I0(\q1_reg_n_0_[7] ),
        .I1(int_pt_read),
        .I2(DOADO[4]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[9] [4]),
        .I5(ar_hs),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(Q[5]),
        .I3(interrupt),
        .I4(\rdata_reg[2]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \rdata[9]_i_2 
       (.I0(\q1_reg_n_0_[9] ),
        .I1(int_pt_read),
        .I2(DOADO[5]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[9] [5]),
        .I5(ar_hs),
        .O(\rdata[9]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0
   (DOADO,
    DOBDO,
    D,
    ar_hs,
    p_29_in,
    ap_clk,
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
    int_pt_address1,
    mem_reg_0,
    s_axi_control_WDATA,
    mem_reg_1,
    mem_reg_2,
    Q,
    \rdata_reg[4] ,
    rstate,
    s_axi_control_ARVALID,
    int_Clefia_enc_read,
    \rdata_reg[31] ,
    int_pt_read,
    q1,
    s_axi_control_WVALID,
    mem_reg_3,
    wstate,
    s_axi_control_WSTRB);
  output [5:0]DOADO;
  output [31:0]DOBDO;
  output [25:0]D;
  output ar_hs;
  output p_29_in;
  input ap_clk;
  input grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  input [1:0]int_pt_address1;
  input [1:0]mem_reg_0;
  input [31:0]s_axi_control_WDATA;
  input [7:0]mem_reg_1;
  input [3:0]mem_reg_2;
  input [25:0]Q;
  input \rdata_reg[4] ;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input int_Clefia_enc_read;
  input [25:0]\rdata_reg[31] ;
  input int_pt_read;
  input [25:0]q1;
  input s_axi_control_WVALID;
  input mem_reg_3;
  input [1:0]wstate;
  input [3:0]s_axi_control_WSTRB;

  wire [25:0]D;
  wire [5:0]DOADO;
  wire [31:0]DOBDO;
  wire [25:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  wire [3:0]int_Clefia_dec_be1;
  wire int_Clefia_dec_ce1;
  wire int_Clefia_enc_read;
  wire [1:0]int_pt_address1;
  wire int_pt_read;
  wire [1:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire [3:0]mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_14;
  wire mem_reg_n_15;
  wire mem_reg_n_16;
  wire mem_reg_n_17;
  wire mem_reg_n_18;
  wire mem_reg_n_19;
  wire mem_reg_n_20;
  wire mem_reg_n_21;
  wire mem_reg_n_22;
  wire mem_reg_n_23;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_27;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire mem_reg_n_4;
  wire mem_reg_n_5;
  wire mem_reg_n_6;
  wire mem_reg_n_7;
  wire mem_reg_n_8;
  wire mem_reg_n_9;
  wire p_29_in;
  wire [31:24]p_2_in;
  wire [25:0]q1;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire [25:0]\rdata_reg[31] ;
  wire \rdata_reg[4] ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "1020" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_pt_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({p_2_in,s_axi_control_WDATA[23:0]}),
        .DIBDI({mem_reg_1,mem_reg_1,mem_reg_1,mem_reg_1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({mem_reg_n_4,mem_reg_n_5,mem_reg_n_6,mem_reg_n_7,mem_reg_n_8,mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,mem_reg_n_14,mem_reg_n_15,mem_reg_n_16,mem_reg_n_17,mem_reg_n_18,mem_reg_n_19,mem_reg_n_20,mem_reg_n_21,mem_reg_n_22,mem_reg_n_23,mem_reg_n_24,mem_reg_n_25,DOADO[5],mem_reg_n_27,DOADO[4],mem_reg_n_29,mem_reg_n_30,mem_reg_n_31,DOADO[3:0]}),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_Clefia_dec_ce1),
        .ENBWREN(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_Clefia_dec_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,mem_reg_2}));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_10__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[26]),
        .O(p_2_in[26]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_11__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[25]),
        .O(p_2_in[25]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_12__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[24]),
        .O(p_2_in[24]));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__0
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_3),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_Clefia_dec_ce1));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_21__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_3),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_Clefia_dec_be1[3]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_22__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_3),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_Clefia_dec_be1[2]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_23__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_3),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_Clefia_dec_be1[1]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_24__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_3),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_Clefia_dec_be1[0]));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    mem_reg_i_35__0
       (.I0(rstate[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[0]),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_29_in));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_i_36__0
       (.I0(rstate[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[0]),
        .O(ar_hs));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_5
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[31]),
        .O(p_2_in[31]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_6
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[30]),
        .O(p_2_in[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_7__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[29]),
        .O(p_2_in[29]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_8__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[28]),
        .O(p_2_in[28]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_9__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[27]),
        .O(p_2_in[27]));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[10]_i_1 
       (.I0(Q[4]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[10]_i_2_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[10]_i_2 
       (.I0(mem_reg_n_25),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [4]),
        .I3(int_pt_read),
        .I4(q1[4]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[11]_i_1 
       (.I0(Q[5]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[11]_i_2_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[11]_i_2 
       (.I0(mem_reg_n_24),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [5]),
        .I3(int_pt_read),
        .I4(q1[5]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[12]_i_1 
       (.I0(Q[6]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[12]_i_2_n_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[12]_i_2 
       (.I0(mem_reg_n_23),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [6]),
        .I3(int_pt_read),
        .I4(q1[6]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[13]_i_1 
       (.I0(Q[7]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[13]_i_2_n_0 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[13]_i_2 
       (.I0(mem_reg_n_22),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [7]),
        .I3(int_pt_read),
        .I4(q1[7]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[14]_i_1 
       (.I0(Q[8]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[14]_i_2_n_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[14]_i_2 
       (.I0(mem_reg_n_21),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [8]),
        .I3(int_pt_read),
        .I4(q1[8]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[15]_i_1 
       (.I0(Q[9]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[15]_i_2_n_0 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[15]_i_2 
       (.I0(mem_reg_n_20),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [9]),
        .I3(int_pt_read),
        .I4(q1[9]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[16]_i_1 
       (.I0(Q[10]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[16]_i_2_n_0 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[16]_i_2 
       (.I0(mem_reg_n_19),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [10]),
        .I3(int_pt_read),
        .I4(q1[10]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[17]_i_1 
       (.I0(Q[11]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[17]_i_2_n_0 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[17]_i_2 
       (.I0(mem_reg_n_18),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [11]),
        .I3(int_pt_read),
        .I4(q1[11]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[18]_i_1 
       (.I0(Q[12]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[18]_i_2_n_0 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[18]_i_2 
       (.I0(mem_reg_n_17),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [12]),
        .I3(int_pt_read),
        .I4(q1[12]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[19]_i_1 
       (.I0(Q[13]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[19]_i_2_n_0 ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[19]_i_2 
       (.I0(mem_reg_n_16),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [13]),
        .I3(int_pt_read),
        .I4(q1[13]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[20]_i_1 
       (.I0(Q[14]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[20]_i_2_n_0 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[20]_i_2 
       (.I0(mem_reg_n_15),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [14]),
        .I3(int_pt_read),
        .I4(q1[14]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[21]_i_1 
       (.I0(Q[15]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[21]_i_2_n_0 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[21]_i_2 
       (.I0(mem_reg_n_14),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [15]),
        .I3(int_pt_read),
        .I4(q1[15]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[22]_i_1 
       (.I0(Q[16]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[22]_i_2_n_0 ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[22]_i_2 
       (.I0(mem_reg_n_13),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [16]),
        .I3(int_pt_read),
        .I4(q1[16]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[23]_i_1 
       (.I0(Q[17]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[23]_i_2_n_0 ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[23]_i_2 
       (.I0(mem_reg_n_12),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [17]),
        .I3(int_pt_read),
        .I4(q1[17]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[24]_i_1 
       (.I0(Q[18]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[24]_i_2_n_0 ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[24]_i_2 
       (.I0(mem_reg_n_11),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [18]),
        .I3(int_pt_read),
        .I4(q1[18]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[25]_i_1 
       (.I0(Q[19]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[25]_i_2_n_0 ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[25]_i_2 
       (.I0(mem_reg_n_10),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [19]),
        .I3(int_pt_read),
        .I4(q1[19]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[26]_i_1 
       (.I0(Q[20]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[26]_i_2_n_0 ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[26]_i_2 
       (.I0(mem_reg_n_9),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [20]),
        .I3(int_pt_read),
        .I4(q1[20]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[27]_i_1 
       (.I0(Q[21]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[27]_i_2_n_0 ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[27]_i_2 
       (.I0(mem_reg_n_8),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [21]),
        .I3(int_pt_read),
        .I4(q1[21]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[28]_i_1 
       (.I0(Q[22]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[28]_i_2_n_0 ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[28]_i_2 
       (.I0(mem_reg_n_7),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [22]),
        .I3(int_pt_read),
        .I4(q1[22]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[29]_i_1 
       (.I0(Q[23]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[29]_i_2_n_0 ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[29]_i_2 
       (.I0(mem_reg_n_6),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [23]),
        .I3(int_pt_read),
        .I4(q1[23]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[30]_i_1 
       (.I0(Q[24]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[30]_i_2_n_0 ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[30]_i_2 
       (.I0(mem_reg_n_5),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [24]),
        .I3(int_pt_read),
        .I4(q1[24]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[31]_i_2 
       (.I0(Q[25]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[31]_i_4 
       (.I0(mem_reg_n_4),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [25]),
        .I3(int_pt_read),
        .I4(q1[25]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[4]_i_1 
       (.I0(Q[0]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[4]_i_2_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[4]_i_2 
       (.I0(mem_reg_n_31),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [0]),
        .I3(int_pt_read),
        .I4(q1[0]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[5]_i_1 
       (.I0(Q[1]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[5]_i_2_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[5]_i_2 
       (.I0(mem_reg_n_30),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [1]),
        .I3(int_pt_read),
        .I4(q1[1]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[6]_i_1 
       (.I0(Q[2]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[6]_i_2_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[6]_i_2 
       (.I0(mem_reg_n_29),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [2]),
        .I3(int_pt_read),
        .I4(q1[2]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[8]_i_1 
       (.I0(Q[3]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[8]_i_2_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[8]_i_2 
       (.I0(mem_reg_n_27),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31] [3]),
        .I3(int_pt_read),
        .I4(q1[3]),
        .O(\rdata[8]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_control_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0_62
   (DOADO,
    DOBDO,
    ap_clk,
    Clefia_enc_ce0,
    int_pt_address1,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    DIBDI,
    WEBWE,
    mem_reg_0,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    ar_hs,
    wstate,
    s_axi_control_WSTRB,
    p_29_in);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  input ap_clk;
  input Clefia_enc_ce0;
  input [1:0]int_pt_address1;
  input [1:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]DIBDI;
  input [3:0]WEBWE;
  input mem_reg_0;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input ar_hs;
  input [1:0]wstate;
  input [3:0]s_axi_control_WSTRB;
  input p_29_in;

  wire [1:0]ADDRBWRADDR;
  wire Clefia_enc_ce0;
  wire [7:0]DIBDI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]WEBWE;
  wire ap_clk;
  wire ar_hs;
  wire [3:0]int_Clefia_enc_be1;
  wire int_Clefia_enc_ce1;
  wire [1:0]int_pt_address1;
  wire mem_reg_0;
  wire p_29_in;
  wire [31:24]p_2_in;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/control_s_axi_U/int_Clefia_enc/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "1020" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_pt_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({p_2_in,s_axi_control_WDATA[23:0]}),
        .DIBDI({DIBDI,DIBDI,DIBDI,DIBDI}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_Clefia_enc_ce1),
        .ENBWREN(Clefia_enc_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_Clefia_enc_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1
       (.I0(mem_reg_0),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_Clefia_enc_ce1));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_10
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_0),
        .I3(s_axi_control_WDATA[28]),
        .O(p_2_in[28]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_11
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_0),
        .I3(s_axi_control_WDATA[27]),
        .O(p_2_in[27]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_12
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_0),
        .I3(s_axi_control_WDATA[26]),
        .O(p_2_in[26]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_13__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_0),
        .I3(s_axi_control_WDATA[25]),
        .O(p_2_in[25]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_14__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_0),
        .I3(s_axi_control_WDATA[24]),
        .O(p_2_in[24]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_23
       (.I0(mem_reg_0),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_Clefia_enc_be1[3]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_24
       (.I0(mem_reg_0),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_Clefia_enc_be1[2]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_25
       (.I0(mem_reg_0),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_Clefia_enc_be1[1]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_26
       (.I0(mem_reg_0),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_Clefia_enc_be1[0]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_7
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_0),
        .I3(s_axi_control_WDATA[31]),
        .O(p_2_in[31]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_8
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_0),
        .I3(s_axi_control_WDATA[30]),
        .O(p_2_in[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_9
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_0),
        .I3(s_axi_control_WDATA[29]),
        .O(p_2_in[29]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ct_RAM_AUTO_1R1W
   (q0,
    E,
    ap_clk,
    ct_d0,
    p_0_in,
    ct_address0);
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]ct_d0;
  input p_0_in;
  input [3:0]ct_address0;

  wire [0:0]E;
  wire ap_clk;
  wire [3:0]ct_address0;
  wire [7:0]ct_d0;
  wire p_0_in;
  wire [7:0]q0;
  wire [7:0]q00;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(ct_d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(ct_d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(ct_d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(ct_d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(ct_d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(ct_d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(ct_d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(ct_d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init
   (\src_assign_fu_44_reg[1] ,
    \src_assign_fu_44_reg[0] ,
    \icmp_ln395_reg_250_reg[0] ,
    \icmp_ln395_reg_250_reg[0]_0 ,
    D,
    \src_assign_fu_44_reg[2] ,
    \src_assign_fu_44_reg[1]_0 ,
    WEBWE,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0,
    add_ln117_fu_88_p2,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready,
    src_assign_fu_440,
    ap_loop_init_int_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
    Q,
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    icmp_ln395_reg_250,
    ap_loop_exit_ready_pp0_iter1_reg,
    \src_assign_fu_44_reg[2]_0 ,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg,
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
    ap_rst_n);
  output \src_assign_fu_44_reg[1] ;
  output \src_assign_fu_44_reg[0] ;
  output \icmp_ln395_reg_250_reg[0] ;
  output \icmp_ln395_reg_250_reg[0]_0 ;
  output [0:0]D;
  output \src_assign_fu_44_reg[2] ;
  output \src_assign_fu_44_reg[1]_0 ;
  output [3:0]WEBWE;
  output [0:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0;
  output [2:0]add_ln117_fu_88_p2;
  output grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready;
  output src_assign_fu_440;
  output ap_loop_init_int_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg;
  input [2:0]Q;
  input [1:0]grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input icmp_ln395_reg_250;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input \src_assign_fu_44_reg[2]_0 ;
  input grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg;
  input grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0;
  input ap_rst_n;

  wire [0:0]D;
  wire [2:0]Q;
  wire [3:0]WEBWE;
  wire [2:0]add_ln117_fu_88_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__32_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__32_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0;
  wire grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0;
  wire [0:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_i_2_n_0;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg;
  wire icmp_ln395_reg_250;
  wire \icmp_ln395_reg_250_reg[0] ;
  wire \icmp_ln395_reg_250_reg[0]_0 ;
  wire src_assign_fu_440;
  wire \src_assign_fu_44_reg[0] ;
  wire \src_assign_fu_44_reg[1] ;
  wire \src_assign_fu_44_reg[1]_0 ;
  wire \src_assign_fu_44_reg[2] ;
  wire \src_assign_fu_44_reg[2]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[5]_i_1__4 
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[2]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT5 #(
    .INIT(32'h45440000)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(icmp_ln395_reg_250),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[2]),
        .O(\icmp_ln395_reg_250_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT5 #(
    .INIT(32'h8A880000)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(icmp_ln395_reg_250),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[2]),
        .O(\icmp_ln395_reg_250_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__32
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__32_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__32_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__20
       (.I0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I3(\src_assign_fu_44_reg[2]_0 ),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__32
       (.I0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__32_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__32_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0B0F0F0)) 
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_i_1
       (.I0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_i_2_n_0),
        .I1(\src_assign_fu_44_reg[2]_0 ),
        .I2(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg),
        .I5(Q[1]),
        .O(\src_assign_fu_44_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_i_2
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_27
       (.I0(\src_assign_fu_44_reg[0] ),
        .I1(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0),
        .I2(Q[0]),
        .I3(\src_assign_fu_44_reg[1] ),
        .O(WEBWE[3]));
  LUT4 #(
    .INIT(16'h0800)) 
    mem_reg_i_28
       (.I0(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0),
        .I1(Q[0]),
        .I2(\src_assign_fu_44_reg[0] ),
        .I3(\src_assign_fu_44_reg[1] ),
        .O(WEBWE[2]));
  LUT4 #(
    .INIT(16'h0080)) 
    mem_reg_i_29__0
       (.I0(\src_assign_fu_44_reg[0] ),
        .I1(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0),
        .I2(Q[0]),
        .I3(\src_assign_fu_44_reg[1] ),
        .O(WEBWE[1]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_i_30__0
       (.I0(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0),
        .I1(Q[0]),
        .I2(\src_assign_fu_44_reg[0] ),
        .I3(\src_assign_fu_44_reg[1] ),
        .O(WEBWE[0]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    mem_reg_i_32
       (.I0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg),
        .I1(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    mem_reg_i_37
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .I4(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0[0]),
        .O(\src_assign_fu_44_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    mem_reg_i_39
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .I4(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0[1]),
        .O(\src_assign_fu_44_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \src_assign_fu_44[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(add_ln117_fu_88_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \src_assign_fu_44[1]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(add_ln117_fu_88_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \src_assign_fu_44[2]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(\src_assign_fu_44_reg[2]_0 ),
        .O(\src_assign_fu_44_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hD0F0F0F0F0F0F0F0)) 
    \src_assign_fu_44[3]_i_1__0 
       (.I0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I3(\src_assign_fu_44_reg[2]_0 ),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(src_assign_fu_440));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \src_assign_fu_44[3]_i_2__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(\src_assign_fu_44_reg[2]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg),
        .O(add_ln117_fu_88_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \zext_ln114_reg_112[3]_i_1__1 
       (.I0(ap_loop_init_int),
        .I1(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_1
   (ap_loop_init_int_reg_0,
    r_assign_fu_122_reg_3_sp_1,
    \r_assign_fu_122_reg[3]_0 ,
    ap_loop_init_int_reg_1,
    ap_done_cache_reg_0,
    add_ln210_fu_783_p2,
    SR,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    Q,
    r_assign_fu_122_reg,
    icmp_ln216_reg_841,
    \r_assign_fu_122_reg[3]_1 ,
    ap_rst_n,
    ap_loop_init_int_reg_2);
  output ap_loop_init_int_reg_0;
  output r_assign_fu_122_reg_3_sp_1;
  output \r_assign_fu_122_reg[3]_0 ;
  output [0:0]ap_loop_init_int_reg_1;
  output ap_done_cache_reg_0;
  output [2:0]add_ln210_fu_783_p2;
  input [0:0]SR;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [1:0]Q;
  input [3:0]r_assign_fu_122_reg;
  input icmp_ln216_reg_841;
  input \r_assign_fu_122_reg[3]_1 ;
  input ap_rst_n;
  input ap_loop_init_int_reg_2;

  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]add_ln210_fu_783_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_cache_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_rst_n;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  wire icmp_ln216_reg_841;
  wire \icmp_ln216_reg_841[0]_i_2_n_0 ;
  wire [3:0]r_assign_fu_122_reg;
  wire \r_assign_fu_122_reg[3]_0 ;
  wire \r_assign_fu_122_reg[3]_1 ;
  wire r_assign_fu_122_reg_3_sn_1;

  assign r_assign_fu_122_reg_3_sp_1 = r_assign_fu_122_reg_3_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'h0DDD)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(Q[0]),
        .O(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(Q[0]),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF8F8F8FFF8FFF8F)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(Q[0]),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_2),
        .I5(Q[1]),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h002AFFFF002A0000)) 
    \icmp_ln216_reg_841[0]_i_1 
       (.I0(\icmp_ln216_reg_841[0]_i_2_n_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(r_assign_fu_122_reg[3]),
        .I4(Q[0]),
        .I5(icmp_ln216_reg_841),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h0000000001111111)) 
    \icmp_ln216_reg_841[0]_i_2 
       (.I0(r_assign_fu_122_reg[1]),
        .I1(r_assign_fu_122_reg[0]),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .I5(r_assign_fu_122_reg[2]),
        .O(\icmp_ln216_reg_841[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \idx21_fu_118[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \r_assign_fu_122[0]_i_1 
       (.I0(r_assign_fu_122_reg[0]),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(add_ln210_fu_783_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT5 #(
    .INIT(32'h2AAA1555)) 
    \r_assign_fu_122[1]_i_1 
       (.I0(r_assign_fu_122_reg[0]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I4(r_assign_fu_122_reg[1]),
        .O(add_ln210_fu_783_p2[1]));
  LUT6 #(
    .INIT(64'h0EEEEEEE01111111)) 
    \r_assign_fu_122[2]_i_1 
       (.I0(r_assign_fu_122_reg[1]),
        .I1(r_assign_fu_122_reg[0]),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(r_assign_fu_122_reg[2]),
        .O(add_ln210_fu_783_p2[2]));
  LUT6 #(
    .INIT(64'h3333333333333332)) 
    \r_assign_fu_122[3]_i_1 
       (.I0(r_assign_fu_122_reg[3]),
        .I1(\r_assign_fu_122_reg[3]_1 ),
        .I2(ap_loop_init_int),
        .I3(r_assign_fu_122_reg[1]),
        .I4(r_assign_fu_122_reg[0]),
        .I5(r_assign_fu_122_reg[2]),
        .O(r_assign_fu_122_reg_3_sn_1));
  LUT5 #(
    .INIT(32'hFAFAFAF9)) 
    \r_assign_fu_122[3]_i_2 
       (.I0(r_assign_fu_122_reg[3]),
        .I1(r_assign_fu_122_reg[2]),
        .I2(ap_loop_init_int_reg_1),
        .I3(r_assign_fu_122_reg[0]),
        .I4(r_assign_fu_122_reg[1]),
        .O(\r_assign_fu_122_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_10
   (\idx_fu_30_reg[4] ,
    D,
    ap_sig_allocacmp_idx_load,
    add_ln117_fu_74_p2,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg,
    idx_fu_300,
    \ap_CS_fsm_reg[1] ,
    ap_done_cache_reg_0,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
    Q,
    grp_ClefiaKeySet256_fu_148_ap_start_reg,
    \zext_ln114_reg_98_reg[0] ,
    \zext_ln114_reg_98_reg[2] ,
    \idx_fu_30_reg[4]_0 ,
    \idx_fu_30_reg[4]_1 ,
    ap_rst_n);
  output \idx_fu_30_reg[4] ;
  output [7:0]D;
  output [4:0]ap_sig_allocacmp_idx_load;
  output [3:0]add_ln117_fu_74_p2;
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg;
  output idx_fu_300;
  output [1:0]\ap_CS_fsm_reg[1] ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0;
  input [1:0]Q;
  input grp_ClefiaKeySet256_fu_148_ap_start_reg;
  input \zext_ln114_reg_98_reg[0] ;
  input \zext_ln114_reg_98_reg[2] ;
  input \idx_fu_30_reg[4]_0 ;
  input \idx_fu_30_reg[4]_1 ;
  input ap_rst_n;

  wire [7:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln117_fu_74_p2;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_done_cache_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_0;
  wire ap_rst_n;
  wire [4:0]ap_sig_allocacmp_idx_load;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_2_n_0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0;
  wire grp_ClefiaKeySet256_fu_148_ap_start_reg;
  wire idx_fu_300;
  wire \idx_fu_30[4]_i_3_n_0 ;
  wire \idx_fu_30_reg[4] ;
  wire \idx_fu_30_reg[4]_0 ;
  wire \idx_fu_30_reg[4]_1 ;
  wire \zext_ln114_reg_98_reg[0] ;
  wire \zext_ln114_reg_98_reg[2] ;

  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q[0]),
        .I1(grp_ClefiaKeySet256_fu_148_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__0
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .I2(ap_sig_allocacmp_idx_load[1]),
        .I3(\zext_ln114_reg_98_reg[2] ),
        .I4(ap_sig_allocacmp_idx_load[3]),
        .I5(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__2
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'hC0D5)) 
    g0_b0
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I3(\zext_ln114_reg_98_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'h00D5)) 
    g0_b1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I3(ap_sig_allocacmp_idx_load[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'hC0D5)) 
    g0_b2
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I3(\zext_ln114_reg_98_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'h00D5)) 
    g0_b3
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I3(ap_sig_allocacmp_idx_load[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b4
       (.I0(\zext_ln114_reg_98_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(D[4]));
  LUT1 #(
    .INIT(2'h1)) 
    g0_b5
       (.I0(ap_sig_allocacmp_idx_load[1]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b6
       (.I0(\zext_ln114_reg_98_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(D[6]));
  LUT1 #(
    .INIT(2'h1)) 
    g0_b7
       (.I0(ap_sig_allocacmp_idx_load[3]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFF707070)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_2_n_0),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I3(Q[0]),
        .I4(grp_ClefiaKeySet256_fu_148_ap_start_reg),
        .O(\idx_fu_30_reg[4] ));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_2
       (.I0(\zext_ln114_reg_98_reg[0] ),
        .I1(\idx_fu_30_reg[4]_1 ),
        .I2(\zext_ln114_reg_98_reg[2] ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\idx_fu_30_reg[4]_0 ),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_fu_30[1]_i_1 
       (.I0(\idx_fu_30_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(\zext_ln114_reg_98_reg[0] ),
        .O(add_ln117_fu_74_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx_fu_30[2]_i_1 
       (.I0(\idx_fu_30_reg[4]_1 ),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\zext_ln114_reg_98_reg[2] ),
        .O(add_ln117_fu_74_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \idx_fu_30[3]_i_1 
       (.I0(\zext_ln114_reg_98_reg[0] ),
        .I1(\idx_fu_30_reg[4]_1 ),
        .I2(\zext_ln114_reg_98_reg[2] ),
        .I3(ap_loop_init_int),
        .I4(\idx_fu_30_reg[4]_0 ),
        .O(add_ln117_fu_74_p2[2]));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \idx_fu_30[4]_i_1 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .I2(ap_sig_allocacmp_idx_load[1]),
        .I3(\zext_ln114_reg_98_reg[2] ),
        .I4(ap_sig_allocacmp_idx_load[3]),
        .I5(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .O(idx_fu_300));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \idx_fu_30[4]_i_2 
       (.I0(\idx_fu_30_reg[4]_0 ),
        .I1(\zext_ln114_reg_98_reg[2] ),
        .I2(\idx_fu_30_reg[4]_1 ),
        .I3(\zext_ln114_reg_98_reg[0] ),
        .I4(\idx_fu_30[4]_i_3_n_0 ),
        .I5(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .O(add_ln117_fu_74_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_30[4]_i_3 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\idx_fu_30[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[0]_i_1 
       (.I0(\zext_ln114_reg_98_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(ap_sig_allocacmp_idx_load[0]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[1]_i_1 
       (.I0(\idx_fu_30_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(ap_sig_allocacmp_idx_load[1]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[2]_i_1 
       (.I0(\zext_ln114_reg_98_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(ap_sig_allocacmp_idx_load[2]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[3]_i_1 
       (.I0(\idx_fu_30_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(ap_sig_allocacmp_idx_load[3]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[4]_i_1 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(ap_sig_allocacmp_idx_load[4]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_12
   (\ap_CS_fsm_reg[4] ,
    ADDRBWRADDR,
    \idx31_fu_30_reg[2] ,
    \idx31_fu_30_reg[4] ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg,
    idx31_fu_300,
    D,
    \idx31_fu_30_reg[3] ,
    \idx31_fu_30_reg[1] ,
    \idx31_fu_30_reg[1]_0 ,
    ap_loop_init_int_reg_0,
    ap_done_cache_reg_0,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    Q,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0,
    ram_reg,
    ADDRARDADDR,
    ram_reg_0,
    \idx31_fu_30_reg[4]_0 ,
    \idx31_fu_30_reg[4]_1 ,
    E,
    ap_rst_n);
  output \ap_CS_fsm_reg[4] ;
  output [2:0]ADDRBWRADDR;
  output \idx31_fu_30_reg[2] ;
  output [1:0]\idx31_fu_30_reg[4] ;
  output [2:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0;
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg;
  output idx31_fu_300;
  output [1:0]D;
  output \idx31_fu_30_reg[3] ;
  output \idx31_fu_30_reg[1] ;
  output \idx31_fu_30_reg[1]_0 ;
  output ap_loop_init_int_reg_0;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [1:0]Q;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0;
  input ram_reg;
  input [1:0]ADDRARDADDR;
  input ram_reg_0;
  input \idx31_fu_30_reg[4]_0 ;
  input \idx31_fu_30_reg[4]_1 ;
  input [0:0]E;
  input ap_rst_n;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_0;
  wire ap_done_cache_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0;
  wire [2:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0;
  wire idx31_fu_300;
  wire \idx31_fu_30[4]_i_3_n_0 ;
  wire \idx31_fu_30[4]_i_4_n_0 ;
  wire \idx31_fu_30_reg[1] ;
  wire \idx31_fu_30_reg[1]_0 ;
  wire \idx31_fu_30_reg[2] ;
  wire \idx31_fu_30_reg[3] ;
  wire [1:0]\idx31_fu_30_reg[4] ;
  wire \idx31_fu_30_reg[4]_0 ;
  wire \idx31_fu_30_reg[4]_1 ;
  wire ram_reg;
  wire ram_reg_0;

  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(E),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__2
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_0),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .I1(\idx31_fu_30[4]_i_3_n_0 ),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__3
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0),
        .I2(\idx31_fu_30[4]_i_3_n_0 ),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \idx31_fu_30[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\idx31_fu_30_reg[4]_1 ),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx31_fu_30[1]_i_1 
       (.I0(\idx31_fu_30_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(\idx31_fu_30_reg[4]_1 ),
        .O(\idx31_fu_30_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx31_fu_30[2]_i_1 
       (.I0(\idx31_fu_30_reg[4]_0 ),
        .I1(\idx31_fu_30_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .I3(ram_reg),
        .O(\idx31_fu_30_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx31_fu_30[3]_i_1 
       (.I0(ram_reg_0),
        .I1(\idx31_fu_30_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .I3(\idx31_fu_30_reg[4]_0 ),
        .I4(ram_reg),
        .O(\idx31_fu_30_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx31_fu_30[4]_i_1 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .I1(\idx31_fu_30[4]_i_3_n_0 ),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0),
        .O(idx31_fu_300));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \idx31_fu_30[4]_i_2 
       (.I0(ram_reg),
        .I1(\idx31_fu_30_reg[4]_0 ),
        .I2(\idx31_fu_30_reg[4]_1 ),
        .I3(ram_reg_0),
        .I4(\idx31_fu_30[4]_i_4_n_0 ),
        .I5(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0),
        .O(\idx31_fu_30_reg[2] ));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \idx31_fu_30[4]_i_3 
       (.I0(ram_reg_0),
        .I1(\idx31_fu_30_reg[4]_1 ),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\idx31_fu_30_reg[4]_0 ),
        .I5(ram_reg),
        .O(\idx31_fu_30[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx31_fu_30[4]_i_4 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\idx31_fu_30[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h70FF)) 
    ram_reg_i_11
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\idx31_fu_30_reg[4]_1 ),
        .I3(Q[1]),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_8
       (.I0(ram_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .I3(Q[1]),
        .I4(ADDRARDADDR[1]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_9__0
       (.I0(ram_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .I3(Q[1]),
        .I4(ADDRARDADDR[0]),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[0]_i_1__0 
       (.I0(\idx31_fu_30_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[1]_i_1__0 
       (.I0(\idx31_fu_30_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .O(\idx31_fu_30_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[2]_i_1__0 
       (.I0(ram_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[3]_i_1__0 
       (.I0(ram_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[4]_i_1__0 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg),
        .O(\idx31_fu_30_reg[4] [1]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_15
   (r_assign_fu_122_reg_3_sp_1,
    \r_assign_fu_122_reg[3]_0 ,
    SR,
    ap_done_cache_reg_0,
    add_ln210_fu_783_p2,
    ap_loop_init_int_reg_0,
    ap_rst_n_inv,
    ap_clk,
    r_assign_fu_122_reg,
    \r_assign_fu_122_reg[3]_1 ,
    ap_loop_exit_ready_pp0_iter1_reg,
    Q,
    ap_rst_n,
    ap_loop_init_int_reg_1,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
    icmp_ln216_reg_841);
  output r_assign_fu_122_reg_3_sp_1;
  output \r_assign_fu_122_reg[3]_0 ;
  output [0:0]SR;
  output ap_done_cache_reg_0;
  output [2:0]add_ln210_fu_783_p2;
  output ap_loop_init_int_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]r_assign_fu_122_reg;
  input \r_assign_fu_122_reg[3]_1 ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [1:0]Q;
  input ap_rst_n;
  input ap_loop_init_int_reg_1;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  input icmp_ln216_reg_841;

  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]add_ln210_fu_783_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__8_n_0;
  wire ap_done_cache_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__8_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg;
  wire icmp_ln216_reg_841;
  wire \icmp_ln216_reg_841[0]_i_2__0_n_0 ;
  wire [3:0]r_assign_fu_122_reg;
  wire \r_assign_fu_122_reg[3]_0 ;
  wire \r_assign_fu_122_reg[3]_1 ;
  wire r_assign_fu_122_reg_3_sn_1;

  assign r_assign_fu_122_reg_3_sp_1 = r_assign_fu_122_reg_3_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h0DDD)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(Q[0]),
        .O(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__8
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(Q[0]),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__8_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF8F8F8FFF8FFF8F)) 
    ap_loop_init_int_i_1__8
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(Q[0]),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_1),
        .I5(Q[1]),
        .O(ap_loop_init_int_i_1__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__8_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h002AFFFF002A0000)) 
    \icmp_ln216_reg_841[0]_i_1__0 
       (.I0(\icmp_ln216_reg_841[0]_i_2__0_n_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(r_assign_fu_122_reg[3]),
        .I4(Q[0]),
        .I5(icmp_ln216_reg_841),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h0000000001111111)) 
    \icmp_ln216_reg_841[0]_i_2__0 
       (.I0(r_assign_fu_122_reg[1]),
        .I1(r_assign_fu_122_reg[0]),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .I5(r_assign_fu_122_reg[2]),
        .O(\icmp_ln216_reg_841[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \idx41_fu_118[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \r_assign_fu_122[0]_i_1__0 
       (.I0(r_assign_fu_122_reg[0]),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(add_ln210_fu_783_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'h2AAA1555)) 
    \r_assign_fu_122[1]_i_1__0 
       (.I0(r_assign_fu_122_reg[0]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I4(r_assign_fu_122_reg[1]),
        .O(add_ln210_fu_783_p2[1]));
  LUT6 #(
    .INIT(64'h0EEEEEEE01111111)) 
    \r_assign_fu_122[2]_i_1__0 
       (.I0(r_assign_fu_122_reg[1]),
        .I1(r_assign_fu_122_reg[0]),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg),
        .I5(r_assign_fu_122_reg[2]),
        .O(add_ln210_fu_783_p2[2]));
  LUT6 #(
    .INIT(64'h3333333333333332)) 
    \r_assign_fu_122[3]_i_1__0 
       (.I0(r_assign_fu_122_reg[3]),
        .I1(\r_assign_fu_122_reg[3]_1 ),
        .I2(ap_loop_init_int),
        .I3(r_assign_fu_122_reg[1]),
        .I4(r_assign_fu_122_reg[0]),
        .I5(r_assign_fu_122_reg[2]),
        .O(r_assign_fu_122_reg_3_sn_1));
  LUT5 #(
    .INIT(32'hFAFAFAF9)) 
    \r_assign_fu_122[3]_i_2__0 
       (.I0(r_assign_fu_122_reg[3]),
        .I1(r_assign_fu_122_reg[2]),
        .I2(SR),
        .I3(r_assign_fu_122_reg[0]),
        .I4(r_assign_fu_122_reg[1]),
        .O(\r_assign_fu_122_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_18
   (D,
    idx_i_fu_340,
    \idx_i_fu_34_reg[3] ,
    E,
    add_ln124_fu_90_p2,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[3] ,
    \zext_ln121_reg_136_reg[0] ,
    \zext_ln121_reg_136_reg[3] ,
    \zext_ln121_reg_136_reg[3]_0 ,
    \zext_ln121_reg_136_reg[3]_1 ,
    ap_rst_n);
  output [1:0]D;
  output idx_i_fu_340;
  output [3:0]\idx_i_fu_34_reg[3] ;
  output [0:0]E;
  output [3:0]add_ln124_fu_90_p2;
  output \ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  input [1:0]Q;
  input \ap_CS_fsm_reg[3] ;
  input \zext_ln121_reg_136_reg[0] ;
  input \zext_ln121_reg_136_reg[3] ;
  input \zext_ln121_reg_136_reg[3]_0 ;
  input \zext_ln121_reg_136_reg[3]_1 ;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]add_ln124_fu_90_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__10_n_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__9_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  wire idx_i_fu_340;
  wire [3:0]\idx_i_fu_34_reg[3] ;
  wire \zext_ln121_reg_136_reg[0] ;
  wire \zext_ln121_reg_136_reg[3] ;
  wire \zext_ln121_reg_136_reg[3]_0 ;
  wire \zext_ln121_reg_136_reg[3]_1 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F010)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(idx_i_fu_340),
        .I5(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(idx_i_fu_340),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__10
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ap_done_cache_i_2__1
       (.I0(\zext_ln121_reg_136_reg[3] ),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zext_ln121_reg_136_reg[3]_0 ),
        .I4(\zext_ln121_reg_136_reg[0] ),
        .I5(\zext_ln121_reg_136_reg[3]_1 ),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__10_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    ap_loop_init_int_i_1__9
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(ap_loop_init_int_i_1__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__9_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT2 #(
    .INIT(4'hB)) 
    \idx_i_fu_34[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\zext_ln121_reg_136_reg[0] ),
        .O(add_ln124_fu_90_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_i_fu_34[1]_i_1__0 
       (.I0(\zext_ln121_reg_136_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\zext_ln121_reg_136_reg[3] ),
        .O(add_ln124_fu_90_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \idx_i_fu_34[2]_i_1__0 
       (.I0(\zext_ln121_reg_136_reg[3]_1 ),
        .I1(\zext_ln121_reg_136_reg[0] ),
        .I2(\zext_ln121_reg_136_reg[3] ),
        .I3(ap_loop_init_int),
        .O(add_ln124_fu_90_p2[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCC8CC)) 
    \idx_i_fu_34[3]_i_1__0 
       (.I0(\zext_ln121_reg_136_reg[3] ),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zext_ln121_reg_136_reg[3]_0 ),
        .I4(\zext_ln121_reg_136_reg[0] ),
        .I5(\zext_ln121_reg_136_reg[3]_1 ),
        .O(idx_i_fu_340));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \idx_i_fu_34[3]_i_2__0 
       (.I0(\zext_ln121_reg_136_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(\zext_ln121_reg_136_reg[3] ),
        .I3(\zext_ln121_reg_136_reg[0] ),
        .I4(\zext_ln121_reg_136_reg[3]_1 ),
        .O(add_ln124_fu_90_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln121_reg_136[0]_i_1__0 
       (.I0(\zext_ln121_reg_136_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\idx_i_fu_34_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln121_reg_136[1]_i_1__0 
       (.I0(\zext_ln121_reg_136_reg[3] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\idx_i_fu_34_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln121_reg_136[2]_i_1__0 
       (.I0(\zext_ln121_reg_136_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\idx_i_fu_34_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAFF)) 
    \zext_ln121_reg_136[3]_i_1__0 
       (.I0(\zext_ln121_reg_136_reg[3] ),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zext_ln121_reg_136_reg[3]_0 ),
        .I4(\zext_ln121_reg_136_reg[0] ),
        .I5(\zext_ln121_reg_136_reg[3]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln121_reg_136[3]_i_2__0 
       (.I0(\zext_ln121_reg_136_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\idx_i_fu_34_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_19
   (\ap_CS_fsm_reg[7] ,
    D,
    \ap_CS_fsm_reg[7]_0 ,
    \idx_i58_fu_32_reg[3] ,
    \ap_CS_fsm_reg[13] ,
    ap_sig_allocacmp_idx_i58_load,
    \ap_CS_fsm_reg[13]_0 ,
    idx_i58_fu_320,
    grp_ClefiaKeySet192_fu_162_ap_ready,
    \idx_i58_fu_32_reg[3]_0 ,
    add_ln124_fu_88_p2,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[7]_1 ,
    grp_fu_226_p2,
    \q1_reg[7] ,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
    \q1_reg[7]_0 ,
    \q1_reg[5] ,
    \idx_i58_load_reg_147_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \q0_reg[5] ,
    trunc_ln341_reg_287,
    \q0_reg[5]_0 ,
    g0_b4__4_i_1_0,
    g0_b5__4_i_1_0,
    grp_ClefiaKeySet192_fu_162_ap_start_reg,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0,
    ap_rst_n);
  output \ap_CS_fsm_reg[7] ;
  output [1:0]D;
  output [0:0]\ap_CS_fsm_reg[7]_0 ;
  output [3:0]\idx_i58_fu_32_reg[3] ;
  output \ap_CS_fsm_reg[13] ;
  output [1:0]ap_sig_allocacmp_idx_i58_load;
  output \ap_CS_fsm_reg[13]_0 ;
  output idx_i58_fu_320;
  output grp_ClefiaKeySet192_fu_162_ap_ready;
  output [1:0]\idx_i58_fu_32_reg[3]_0 ;
  output [3:0]add_ln124_fu_88_p2;
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input \ap_CS_fsm_reg[7]_1 ;
  input grp_fu_226_p2;
  input \q1_reg[7] ;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg;
  input [3:0]\q1_reg[7]_0 ;
  input [4:0]\q1_reg[5] ;
  input \idx_i58_load_reg_147_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input [1:0]\q0_reg[5] ;
  input trunc_ln341_reg_287;
  input [1:0]\q0_reg[5]_0 ;
  input g0_b4__4_i_1_0;
  input [1:0]g0_b5__4_i_1_0;
  input grp_ClefiaKeySet192_fu_162_ap_start_reg;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]Q;
  wire [3:0]add_ln124_fu_88_p2;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__14_n_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__10_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]ap_sig_allocacmp_idx_i58_load;
  wire g0_b4__4_i_1_0;
  wire g0_b4__4_i_2_n_0;
  wire [1:0]g0_b5__4_i_1_0;
  wire g0_b5__4_i_2_n_0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg;
  wire grp_ClefiaKeySet192_fu_162_ap_ready;
  wire grp_ClefiaKeySet192_fu_162_ap_start_reg;
  wire grp_fu_226_p2;
  wire idx_i58_fu_320;
  wire [3:0]\idx_i58_fu_32_reg[3] ;
  wire [1:0]\idx_i58_fu_32_reg[3]_0 ;
  wire \idx_i58_load_reg_147_reg[0] ;
  wire [1:0]\q0_reg[5] ;
  wire [1:0]\q0_reg[5]_0 ;
  wire [4:0]\q1_reg[5] ;
  wire \q1_reg[7] ;
  wire [3:0]\q1_reg[7]_0 ;
  wire trunc_ln341_reg_287;

  LUT6 #(
    .INIT(64'h4440FFFF44404440)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(idx_i58_fu_320),
        .I1(\q1_reg[5] [4]),
        .I2(ap_done_cache),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .I4(grp_ClefiaKeySet192_fu_162_ap_start_reg),
        .I5(\q1_reg[5] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hFFAAABAA)) 
    \ap_CS_fsm[14]_i_1__0 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\q1_reg[5] [4]),
        .I4(idx_i58_fu_320),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[7]_i_1__4 
       (.I0(D[0]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(grp_fu_226_p2),
        .O(\ap_CS_fsm_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[9]_i_4__1 
       (.I0(Q),
        .I1(D[0]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__14
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__14_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ap_done_cache_i_2__2
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\q1_reg[7] ),
        .I4(\idx_i58_load_reg_147_reg[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__14_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    ap_loop_init_int_i_1__10
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .O(ap_loop_init_int_i_1__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__10_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    g0_b4__4_i_1
       (.I0(g0_b4__4_i_2_n_0),
        .I1(\q0_reg[5] [0]),
        .I2(\q1_reg[5] [3]),
        .I3(trunc_ln341_reg_287),
        .I4(\q0_reg[5]_0 [0]),
        .I5(\q1_reg[5] [2]),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'hA0A0C0C0A0A0F000)) 
    g0_b4__4_i_2
       (.I0(ap_sig_allocacmp_idx_i58_load[0]),
        .I1(\q1_reg[7]_0 [0]),
        .I2(g0_b4__4_i_1_0),
        .I3(g0_b5__4_i_1_0[0]),
        .I4(\q1_reg[5] [4]),
        .I5(\q1_reg[5] [1]),
        .O(g0_b4__4_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hD500D5FF)) 
    g0_b4__5
       (.I0(\idx_i58_load_reg_147_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .I3(\q1_reg[5] [4]),
        .I4(\q1_reg[7]_0 [0]),
        .O(\idx_i58_fu_32_reg[3] [0]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    g0_b5__4_i_1
       (.I0(g0_b5__4_i_2_n_0),
        .I1(\q0_reg[5] [1]),
        .I2(\q1_reg[5] [3]),
        .I3(trunc_ln341_reg_287),
        .I4(\q0_reg[5]_0 [1]),
        .I5(\q1_reg[5] [2]),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hA0A0C0C0A0A0F000)) 
    g0_b5__4_i_2
       (.I0(ap_sig_allocacmp_idx_i58_load[1]),
        .I1(\q1_reg[7]_0 [1]),
        .I2(g0_b4__4_i_1_0),
        .I3(g0_b5__4_i_1_0[1]),
        .I4(\q1_reg[5] [4]),
        .I5(\q1_reg[5] [1]),
        .O(g0_b5__4_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hD500D5FF)) 
    g0_b5__5
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .I3(\q1_reg[5] [4]),
        .I4(\q1_reg[7]_0 [1]),
        .O(\idx_i58_fu_32_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hD500D5FF)) 
    g0_b6__5
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .I3(\q1_reg[5] [4]),
        .I4(\q1_reg[7]_0 [2]),
        .O(\idx_i58_fu_32_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    grp_ClefiaKeySet192_fu_162_ap_start_reg_i_2
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .I1(ap_done_cache),
        .I2(\q1_reg[5] [4]),
        .I3(idx_i58_fu_320),
        .O(grp_ClefiaKeySet192_fu_162_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \idx_i58_fu_32[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\idx_i58_load_reg_147_reg[0] ),
        .O(add_ln124_fu_88_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_i58_fu_32[1]_i_1__0 
       (.I0(\idx_i58_load_reg_147_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(add_ln124_fu_88_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \idx_i58_fu_32[2]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\idx_i58_load_reg_147_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_loop_init_int),
        .O(add_ln124_fu_88_p2[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCC8CC)) 
    \idx_i58_fu_32[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\q1_reg[7] ),
        .I4(\idx_i58_load_reg_147_reg[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(idx_i58_fu_320));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \idx_i58_fu_32[3]_i_2__0 
       (.I0(\q1_reg[7] ),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\idx_i58_load_reg_147_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(add_ln124_fu_88_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i58_load_reg_147[0]_i_1 
       (.I0(\idx_i58_load_reg_147_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i58_load[0]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i58_load_reg_147[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i58_load[1]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i58_load_reg_147[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .O(\idx_i58_fu_32_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i58_load_reg_147[3]_i_1 
       (.I0(\q1_reg[7] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .O(\idx_i58_fu_32_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h2A2A00FF)) 
    \q1[7]_i_2__1 
       (.I0(\q1_reg[7] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg),
        .I3(\q1_reg[7]_0 [3]),
        .I4(\q1_reg[5] [4]),
        .O(\idx_i58_fu_32_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_2
   (\ap_CS_fsm_reg[2] ,
    D,
    idx_i_fu_340,
    add_ln124_fu_90_p2,
    \idx_i_fu_34_reg[2] ,
    \idx_i_fu_34_reg[1] ,
    \idx_i_fu_34_reg[3] ,
    \idx_i_fu_34_reg[3]_0 ,
    E,
    ap_done_cache_reg_0,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[3] ,
    \zext_ln121_reg_136_reg[0] ,
    \zext_ln121_reg_136_reg[3] ,
    \zext_ln121_reg_136_reg[3]_0 ,
    \zext_ln121_reg_136_reg[3]_1 ,
    ap_rst_n);
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output idx_i_fu_340;
  output [3:0]add_ln124_fu_90_p2;
  output \idx_i_fu_34_reg[2] ;
  output \idx_i_fu_34_reg[1] ;
  output \idx_i_fu_34_reg[3] ;
  output [3:0]\idx_i_fu_34_reg[3]_0 ;
  output [0:0]E;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  input [1:0]Q;
  input \ap_CS_fsm_reg[3] ;
  input \zext_ln121_reg_136_reg[0] ;
  input \zext_ln121_reg_136_reg[3] ;
  input \zext_ln121_reg_136_reg[3]_0 ;
  input \zext_ln121_reg_136_reg[3]_1 ;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]add_ln124_fu_90_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_0;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_rst_n;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg;
  wire idx_i_fu_340;
  wire \idx_i_fu_34_reg[1] ;
  wire \idx_i_fu_34_reg[2] ;
  wire \idx_i_fu_34_reg[3] ;
  wire [3:0]\idx_i_fu_34_reg[3]_0 ;
  wire \zext_ln121_reg_136_reg[0] ;
  wire \zext_ln121_reg_136_reg[3] ;
  wire \zext_ln121_reg_136_reg[3]_0 ;
  wire \zext_ln121_reg_136_reg[3]_1 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F010)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(idx_i_fu_340),
        .I5(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h000000E0)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(idx_i_fu_340),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ap_done_cache_i_2
       (.I0(\zext_ln121_reg_136_reg[3]_0 ),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zext_ln121_reg_136_reg[3]_1 ),
        .I4(\zext_ln121_reg_136_reg[0] ),
        .I5(\zext_ln121_reg_136_reg[3] ),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_0),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    ap_loop_init_int_i_1__0
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b4__0
       (.I0(\zext_ln121_reg_136_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(add_ln124_fu_90_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b5__0
       (.I0(\zext_ln121_reg_136_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\idx_i_fu_34_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b6__0
       (.I0(\zext_ln121_reg_136_reg[3] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\idx_i_fu_34_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b7__0
       (.I0(\zext_ln121_reg_136_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\idx_i_fu_34_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_i_fu_34[1]_i_1 
       (.I0(\zext_ln121_reg_136_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(\zext_ln121_reg_136_reg[3]_0 ),
        .O(add_ln124_fu_90_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \idx_i_fu_34[2]_i_1 
       (.I0(\zext_ln121_reg_136_reg[3] ),
        .I1(\zext_ln121_reg_136_reg[0] ),
        .I2(\zext_ln121_reg_136_reg[3]_0 ),
        .I3(ap_loop_init_int),
        .O(add_ln124_fu_90_p2[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCC8CC)) 
    \idx_i_fu_34[3]_i_1 
       (.I0(\zext_ln121_reg_136_reg[3]_0 ),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zext_ln121_reg_136_reg[3]_1 ),
        .I4(\zext_ln121_reg_136_reg[0] ),
        .I5(\zext_ln121_reg_136_reg[3] ),
        .O(idx_i_fu_340));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \idx_i_fu_34[3]_i_2 
       (.I0(\zext_ln121_reg_136_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(\zext_ln121_reg_136_reg[3]_0 ),
        .I3(\zext_ln121_reg_136_reg[0] ),
        .I4(\zext_ln121_reg_136_reg[3] ),
        .O(add_ln124_fu_90_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln121_reg_136[0]_i_1 
       (.I0(\zext_ln121_reg_136_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\idx_i_fu_34_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln121_reg_136[1]_i_1 
       (.I0(\zext_ln121_reg_136_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\idx_i_fu_34_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln121_reg_136[2]_i_1 
       (.I0(\zext_ln121_reg_136_reg[3] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\idx_i_fu_34_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAFF)) 
    \zext_ln121_reg_136[3]_i_1 
       (.I0(\zext_ln121_reg_136_reg[3]_0 ),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\zext_ln121_reg_136_reg[3]_1 ),
        .I4(\zext_ln121_reg_136_reg[0] ),
        .I5(\zext_ln121_reg_136_reg[3] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln121_reg_136[3]_i_2 
       (.I0(\zext_ln121_reg_136_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg),
        .O(\idx_i_fu_34_reg[3]_0 [3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_20
   (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready,
    E,
    idx_i44_fu_340,
    D,
    \idx_i44_fu_34_reg[4] ,
    ap_sig_allocacmp_idx_i44_load__0,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
    ap_done_cache_reg_0,
    \idx_i44_fu_34_reg[3] ,
    \idx_i44_fu_34_reg[2] ,
    \idx_i44_fu_34_reg[0] ,
    ap_loop_init_int_reg_0,
    S,
    \ap_CS_fsm_reg[8] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
    \rk_addr_reg_147_reg[7] ,
    \rk_addr_reg_147_reg[7]_0 ,
    \rk_addr_reg_147_reg[7]_1 ,
    \rk_addr_reg_147_reg[7]_2 ,
    \rk_addr_reg_147_reg[7]_3 ,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0,
    trunc_ln341_reg_287,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_rst_n,
    Q);
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready;
  output [0:0]E;
  output idx_i44_fu_340;
  output [3:0]D;
  output \idx_i44_fu_34_reg[4] ;
  output [1:0]ap_sig_allocacmp_idx_i44_load__0;
  output grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  output ap_done_cache_reg_0;
  output \idx_i44_fu_34_reg[3] ;
  output \idx_i44_fu_34_reg[2] ;
  output \idx_i44_fu_34_reg[0] ;
  output ap_loop_init_int_reg_0;
  output [0:0]S;
  output \ap_CS_fsm_reg[8] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg;
  input \rk_addr_reg_147_reg[7] ;
  input \rk_addr_reg_147_reg[7]_0 ;
  input \rk_addr_reg_147_reg[7]_1 ;
  input \rk_addr_reg_147_reg[7]_2 ;
  input \rk_addr_reg_147_reg[7]_3 ;
  input [2:0]grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg;
  input grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0;
  input trunc_ln341_reg_287;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_rst_n;
  input [0:0]Q;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__15_n_0;
  wire ap_done_cache_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__15_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]ap_sig_allocacmp_idx_i44_load__0;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  wire [2:0]grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg;
  wire idx_i44_fu_340;
  wire \idx_i44_fu_34[4]_i_3__0_n_0 ;
  wire \idx_i44_fu_34[4]_i_4__0_n_0 ;
  wire \idx_i44_fu_34_reg[0] ;
  wire \idx_i44_fu_34_reg[2] ;
  wire \idx_i44_fu_34_reg[3] ;
  wire \idx_i44_fu_34_reg[4] ;
  wire \rk_addr_reg_147_reg[7] ;
  wire \rk_addr_reg_147_reg[7]_0 ;
  wire \rk_addr_reg_147_reg[7]_1 ;
  wire \rk_addr_reg_147_reg[7]_2 ;
  wire \rk_addr_reg_147_reg[7]_3 ;
  wire trunc_ln341_reg_287;

  LUT3 #(
    .INIT(8'h2A)) 
    add_ln121_fu_109_p2_carry_i_1__0
       (.I0(\rk_addr_reg_147_reg[7]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i44_load__0[0]));
  LUT4 #(
    .INIT(16'h95AA)) 
    add_ln121_fu_109_p2_carry_i_2
       (.I0(Q),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rk_addr_reg_147_reg[7] ),
        .O(S));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[10]_i_2__0 
       (.I0(ap_done_cache_reg_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[1]),
        .I2(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0),
        .I3(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[2]),
        .O(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \ap_CS_fsm[9]_i_3__0 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .I2(trunc_ln341_reg_287),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__15
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__15_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__10
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .I1(\idx_i44_fu_34[4]_i_3__0_n_0 ),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__15
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__15_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__15_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    g0_b6__4_i_6
       (.I0(\rk_addr_reg_147_reg[7] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i44_load__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[0]),
        .I1(\idx_i44_fu_34[4]_i_3__0_n_0 ),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .O(\ap_CS_fsm_reg[8] ));
  LUT2 #(
    .INIT(4'hB)) 
    \idx_i44_fu_34[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\rk_addr_reg_147_reg[7]_2 ),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_i44_fu_34[1]_i_1__0 
       (.I0(\rk_addr_reg_147_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\rk_addr_reg_147_reg[7]_1 ),
        .O(\idx_i44_fu_34_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \idx_i44_fu_34[2]_i_1__0 
       (.I0(\rk_addr_reg_147_reg[7]_3 ),
        .I1(\rk_addr_reg_147_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(\rk_addr_reg_147_reg[7]_2 ),
        .O(\idx_i44_fu_34_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx_i44_fu_34[3]_i_1__0 
       (.I0(\rk_addr_reg_147_reg[7]_0 ),
        .I1(\rk_addr_reg_147_reg[7]_2 ),
        .I2(ap_loop_init_int),
        .I3(\rk_addr_reg_147_reg[7]_1 ),
        .I4(\rk_addr_reg_147_reg[7]_3 ),
        .O(\idx_i44_fu_34_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx_i44_fu_34[4]_i_1__0 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .I1(\idx_i44_fu_34[4]_i_3__0_n_0 ),
        .O(idx_i44_fu_340));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \idx_i44_fu_34[4]_i_2__0 
       (.I0(\rk_addr_reg_147_reg[7] ),
        .I1(\rk_addr_reg_147_reg[7]_0 ),
        .I2(\idx_i44_fu_34[4]_i_4__0_n_0 ),
        .I3(\rk_addr_reg_147_reg[7]_3 ),
        .I4(\rk_addr_reg_147_reg[7]_1 ),
        .I5(\rk_addr_reg_147_reg[7]_2 ),
        .O(\idx_i44_fu_34_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \idx_i44_fu_34[4]_i_3__0 
       (.I0(\rk_addr_reg_147_reg[7]_3 ),
        .I1(\rk_addr_reg_147_reg[7]_2 ),
        .I2(\rk_addr_reg_147_reg[7]_1 ),
        .I3(\rk_addr_reg_147_reg[7]_0 ),
        .I4(\rk_addr_reg_147_reg[7] ),
        .I5(\idx_i44_fu_34[4]_i_4__0_n_0 ),
        .O(\idx_i44_fu_34[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx_i44_fu_34[4]_i_4__0 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\idx_i44_fu_34[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rk_addr_reg_147[0]_i_1__0 
       (.I0(\rk_addr_reg_147_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rk_addr_reg_147[1]_i_1__0 
       (.I0(\rk_addr_reg_147_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rk_addr_reg_147[2]_i_1__0 
       (.I0(\rk_addr_reg_147_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \rk_addr_reg_147[3]_i_1 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\rk_addr_reg_147_reg[7]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \rk_addr_reg_147[7]_i_1__0 
       (.I0(\idx_i44_fu_34[4]_i_4__0_n_0 ),
        .I1(\rk_addr_reg_147_reg[7] ),
        .I2(\rk_addr_reg_147_reg[7]_0 ),
        .I3(\rk_addr_reg_147_reg[7]_1 ),
        .I4(\rk_addr_reg_147_reg[7]_2 ),
        .I5(\rk_addr_reg_147_reg[7]_3 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_21
   (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready,
    ap_sig_allocacmp_idx_i29_load,
    \idx_i29_fu_40_reg[2] ,
    idx_i29_fu_400,
    ADDRBWRADDR,
    add_ln124_fu_109_p2,
    D,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
    \ap_CS_fsm_reg[9] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_loop_exit_ready_pp0_iter1_reg_reg_1,
    \idx_i29_fu_40_reg[4] ,
    \idx_i29_fu_40_reg[4]_0 ,
    \ap_CS_fsm_reg[7] ,
    trunc_ln341_reg_287,
    \ap_CS_fsm_reg[9]_0 ,
    ap_rst_n,
    q0_reg);
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready;
  output [0:0]ap_sig_allocacmp_idx_i29_load;
  output \idx_i29_fu_40_reg[2] ;
  output idx_i29_fu_400;
  output [7:0]ADDRBWRADDR;
  output [4:0]add_ln124_fu_109_p2;
  output [2:0]D;
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg;
  input [3:0]\ap_CS_fsm_reg[9] ;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_1;
  input \idx_i29_fu_40_reg[4] ;
  input \idx_i29_fu_40_reg[4]_0 ;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input trunc_ln341_reg_287;
  input \ap_CS_fsm_reg[9]_0 ;
  input ap_rst_n;
  input [3:0]q0_reg;

  wire [7:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [4:0]add_ln124_fu_109_p2;
  wire \ap_CS_fsm[9]_i_2__3_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire [3:0]\ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__12_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__13_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_idx_i29_load;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_2_n_0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg;
  wire idx_i29_fu_400;
  wire \idx_i29_fu_40[4]_i_3__0_n_0 ;
  wire \idx_i29_fu_40_reg[2] ;
  wire \idx_i29_fu_40_reg[4] ;
  wire \idx_i29_fu_40_reg[4]_0 ;
  wire [3:0]q0_reg;
  wire q0_reg_i_11__4_n_0;
  wire q0_reg_i_11__4_n_1;
  wire q0_reg_i_11__4_n_2;
  wire q0_reg_i_11__4_n_3;
  wire q0_reg_i_31__0_n_0;
  wire trunc_ln341_reg_287;
  wire [3:0]NLW_q0_reg_i_10__4_CO_UNCONNECTED;
  wire [3:1]NLW_q0_reg_i_10__4_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h44444444F4F444F4)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(\ap_CS_fsm_reg[9] [0]),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .I3(ap_done_cache),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h88880080)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(trunc_ln341_reg_287),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(ap_done_cache),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFF111)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(\ap_CS_fsm[9]_i_2__3_n_0 ),
        .I1(trunc_ln341_reg_287),
        .I2(\ap_CS_fsm_reg[9] [3]),
        .I3(\ap_CS_fsm_reg[9]_0 ),
        .I4(\ap_CS_fsm_reg[9] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h45FF)) 
    \ap_CS_fsm[9]_i_2__3 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[9] [1]),
        .O(\ap_CS_fsm[9]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__12
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__12_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__8
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .I1(ap_sig_allocacmp_idx_i29_load),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I5(\idx_i29_fu_40_reg[2] ),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__13
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__13_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__13_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_2_n_0),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .I2(\ap_CS_fsm_reg[7] ),
        .I3(\ap_CS_fsm_reg[9] [0]),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_2
       (.I0(\idx_i29_fu_40_reg[4] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\idx_i29_fu_40_reg[4]_0 ),
        .I5(\idx_i29_fu_40[4]_i_3__0_n_0 ),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \idx_i29_fu_40[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(add_ln124_fu_109_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_i29_fu_40[1]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(add_ln124_fu_109_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \idx_i29_fu_40[2]_i_1__0 
       (.I0(\idx_i29_fu_40_reg[4] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(add_ln124_fu_109_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx_i29_fu_40[3]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\idx_i29_fu_40_reg[4] ),
        .O(add_ln124_fu_109_p2[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \idx_i29_fu_40[4]_i_1__0 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .I1(ap_sig_allocacmp_idx_i29_load),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I5(\idx_i29_fu_40_reg[2] ),
        .O(idx_i29_fu_400));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \idx_i29_fu_40[4]_i_2__0 
       (.I0(\idx_i29_fu_40_reg[4]_0 ),
        .I1(\idx_i29_fu_40_reg[4] ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(\idx_i29_fu_40[4]_i_3__0_n_0 ),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .O(add_ln124_fu_109_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx_i29_fu_40[4]_i_3__0 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\idx_i29_fu_40[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i29_load_reg_170[4]_i_1__0 
       (.I0(\idx_i29_fu_40_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i29_load));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_10__4
       (.CI(q0_reg_i_11__4_n_0),
        .CO(NLW_q0_reg_i_10__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q0_reg_i_10__4_O_UNCONNECTED[3:1],ADDRBWRADDR[7]}),
        .S({1'b0,1'b0,1'b0,q0_reg[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_11__4
       (.CI(1'b0),
        .CO({q0_reg_i_11__4_n_0,q0_reg_i_11__4_n_1,q0_reg_i_11__4_n_2,q0_reg_i_11__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,trunc_ln341_reg_287}),
        .O(ADDRBWRADDR[6:3]),
        .S({q0_reg[2:0],q0_reg_i_31__0_n_0}));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_12__4
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_13__4
       (.I0(\idx_i29_fu_40_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .O(\idx_i29_fu_40_reg[2] ));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_14__4
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_15__4
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'h95AA)) 
    q0_reg_i_31__0
       (.I0(trunc_ln341_reg_287),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\idx_i29_fu_40_reg[4]_0 ),
        .O(q0_reg_i_31__0_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_22
   (\ap_CS_fsm_reg[13] ,
    D,
    ADDRARDADDR,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    grp_ClefiaKeySet192_fu_162_rk_address1,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready,
    E,
    idx_i19_fu_340,
    \idx_i19_fu_34_reg[4] ,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0,
    ap_done_cache_reg_0,
    \idx_i19_fu_34_reg[3] ,
    \idx_i19_fu_34_reg[2] ,
    \idx_i19_fu_34_reg[0] ,
    ap_loop_init_int_reg_0,
    S,
    \ap_CS_fsm_reg[12] ,
    ap_rst_n_inv,
    ap_clk,
    ram_reg,
    ram_reg_0,
    grp_ClefiaKeySet256_fu_148_rk_address1,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    grp_ClefiaKeySet128_fu_176_rk_address1,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
    \rk_addr_reg_141_reg[7] ,
    \rk_addr_reg_141_reg[7]_0 ,
    ap_sig_allocacmp_idx_i44_load__0,
    \rk_addr_reg_141_reg[7]_1 ,
    \rk_addr_reg_141_reg[7]_2 ,
    \rk_addr_reg_141_reg[7]_3 ,
    trunc_ln341_reg_287,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_rst_n,
    Q);
  output \ap_CS_fsm_reg[13] ;
  output [3:0]D;
  output [0:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output [1:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready;
  output [0:0]E;
  output idx_i19_fu_340;
  output \idx_i19_fu_34_reg[4] ;
  output [1:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0;
  output ap_done_cache_reg_0;
  output \idx_i19_fu_34_reg[3] ;
  output \idx_i19_fu_34_reg[2] ;
  output \idx_i19_fu_34_reg[0] ;
  output ap_loop_init_int_reg_0;
  output [0:0]S;
  output \ap_CS_fsm_reg[12] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]ram_reg;
  input [4:0]ram_reg_0;
  input [2:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [0:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  input ram_reg_4;
  input ram_reg_5;
  input [1:0]ram_reg_6;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg;
  input \rk_addr_reg_141_reg[7] ;
  input \rk_addr_reg_141_reg[7]_0 ;
  input [0:0]ap_sig_allocacmp_idx_i44_load__0;
  input \rk_addr_reg_141_reg[7]_1 ;
  input \rk_addr_reg_141_reg[7]_2 ;
  input \rk_addr_reg_141_reg[7]_3 ;
  input trunc_ln341_reg_287;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]ADDRARDADDR;
  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__16_n_0;
  wire ap_done_cache_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__16_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]ap_sig_allocacmp_idx_i44_load__0;
  wire [0:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg;
  wire [1:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0;
  wire [1:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  wire [2:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  wire idx_i19_fu_340;
  wire \idx_i19_fu_34[4]_i_3__0_n_0 ;
  wire \idx_i19_fu_34[4]_i_4_n_0 ;
  wire \idx_i19_fu_34_reg[0] ;
  wire \idx_i19_fu_34_reg[2] ;
  wire \idx_i19_fu_34_reg[3] ;
  wire \idx_i19_fu_34_reg[4] ;
  wire [1:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [1:0]ram_reg_6;
  wire ram_reg_i_64__7_n_0;
  wire \rk_addr_reg_141_reg[7] ;
  wire \rk_addr_reg_141_reg[7]_0 ;
  wire \rk_addr_reg_141_reg[7]_1 ;
  wire \rk_addr_reg_141_reg[7]_2 ;
  wire \rk_addr_reg_141_reg[7]_3 ;
  wire trunc_ln341_reg_287;

  LUT3 #(
    .INIT(8'h2A)) 
    add_ln121_fu_103_p2_carry_i_1__0
       (.I0(\rk_addr_reg_141_reg[7]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0[0]));
  LUT4 #(
    .INIT(16'h95AA)) 
    add_ln121_fu_103_p2_carry_i_2
       (.I0(Q),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rk_addr_reg_141_reg[7]_2 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \ap_CS_fsm[13]_i_3__0 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .I2(trunc_ln341_reg_287),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__16
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__16_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__11
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .I1(\idx_i19_fu_34[4]_i_3__0_n_0 ),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__16
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__16_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__16_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    g0_b6__4_i_5
       (.I0(\rk_addr_reg_141_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h8F008FFF)) 
    g0_b7__1__0_i_1
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\rk_addr_reg_141_reg[7]_0 ),
        .I3(ram_reg[1]),
        .I4(ap_sig_allocacmp_idx_i44_load__0),
        .O(grp_ClefiaKeySet192_fu_162_rk_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_i_1
       (.I0(ram_reg[0]),
        .I1(\idx_i19_fu_34[4]_i_3__0_n_0 ),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .O(\ap_CS_fsm_reg[12] ));
  LUT2 #(
    .INIT(4'hB)) 
    \idx_i19_fu_34[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\rk_addr_reg_141_reg[7]_3 ),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_i19_fu_34[1]_i_1__0 
       (.I0(\rk_addr_reg_141_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(\rk_addr_reg_141_reg[7] ),
        .O(\idx_i19_fu_34_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \idx_i19_fu_34[2]_i_1__0 
       (.I0(\rk_addr_reg_141_reg[7]_1 ),
        .I1(\rk_addr_reg_141_reg[7] ),
        .I2(ap_loop_init_int),
        .I3(\rk_addr_reg_141_reg[7]_3 ),
        .O(\idx_i19_fu_34_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx_i19_fu_34[3]_i_1__0 
       (.I0(\rk_addr_reg_141_reg[7]_0 ),
        .I1(\rk_addr_reg_141_reg[7]_3 ),
        .I2(ap_loop_init_int),
        .I3(\rk_addr_reg_141_reg[7] ),
        .I4(\rk_addr_reg_141_reg[7]_1 ),
        .O(\idx_i19_fu_34_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx_i19_fu_34[4]_i_1__0 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .I1(\idx_i19_fu_34[4]_i_3__0_n_0 ),
        .O(idx_i19_fu_340));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \idx_i19_fu_34[4]_i_2__0 
       (.I0(\rk_addr_reg_141_reg[7]_2 ),
        .I1(\rk_addr_reg_141_reg[7]_0 ),
        .I2(\idx_i19_fu_34[4]_i_4_n_0 ),
        .I3(\rk_addr_reg_141_reg[7]_1 ),
        .I4(\rk_addr_reg_141_reg[7] ),
        .I5(\rk_addr_reg_141_reg[7]_3 ),
        .O(\idx_i19_fu_34_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \idx_i19_fu_34[4]_i_3__0 
       (.I0(\rk_addr_reg_141_reg[7]_1 ),
        .I1(\rk_addr_reg_141_reg[7]_3 ),
        .I2(\rk_addr_reg_141_reg[7] ),
        .I3(\rk_addr_reg_141_reg[7]_0 ),
        .I4(\rk_addr_reg_141_reg[7]_2 ),
        .I5(\idx_i19_fu_34[4]_i_4_n_0 ),
        .O(\idx_i19_fu_34[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx_i19_fu_34[4]_i_4 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\idx_i19_fu_34[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_193
       (.I0(\rk_addr_reg_141_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .I3(ram_reg[1]),
        .I4(ram_reg_0[2]),
        .O(grp_ClefiaKeySet192_fu_162_rk_address1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    ram_reg_i_50__9
       (.I0(ram_reg_6[1]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0[4]),
        .I3(grp_ClefiaKeySet256_fu_148_rk_address1[2]),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    ram_reg_i_57__9
       (.I0(ram_reg_6[0]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0[3]),
        .I3(grp_ClefiaKeySet256_fu_148_rk_address1[1]),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(\ap_CS_fsm_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h00000000D111DDDD)) 
    ram_reg_i_64__7
       (.I0(ram_reg_0[1]),
        .I1(ram_reg[1]),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\rk_addr_reg_141_reg[7] ),
        .I5(ram_reg_1),
        .O(ram_reg_i_64__7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    ram_reg_i_69__7
       (.I0(D[0]),
        .I1(ram_reg[1]),
        .I2(ram_reg_0[0]),
        .I3(grp_ClefiaKeySet256_fu_148_rk_address1[0]),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'hF404FFFFF4040000)) 
    ram_reg_i_9__9
       (.I0(ram_reg_i_64__7_n_0),
        .I1(ram_reg_3),
        .I2(ram_reg_2),
        .I3(grp_ClefiaKeySet128_fu_176_rk_address1),
        .I4(ram_reg_4),
        .I5(ram_reg_5),
        .O(ADDRARDADDR));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rk_addr_reg_141[0]_i_1__0 
       (.I0(\rk_addr_reg_141_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rk_addr_reg_141[1]_i_1__0 
       (.I0(\rk_addr_reg_141_reg[7] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rk_addr_reg_141[2]_i_1__0 
       (.I0(\rk_addr_reg_141_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \rk_addr_reg_141[3]_i_1 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\rk_addr_reg_141_reg[7]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \rk_addr_reg_141[7]_i_1__0 
       (.I0(\idx_i19_fu_34[4]_i_4_n_0 ),
        .I1(\rk_addr_reg_141_reg[7]_2 ),
        .I2(\rk_addr_reg_141_reg[7]_0 ),
        .I3(\rk_addr_reg_141_reg[7] ),
        .I4(\rk_addr_reg_141_reg[7]_3 ),
        .I5(\rk_addr_reg_141_reg[7]_1 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_23
   (grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready,
    ap_sig_allocacmp_idx_i6_load,
    idx_i6_fu_400,
    \idx_i6_fu_40_reg[4] ,
    D,
    \idx_i6_fu_40_reg[3] ,
    \idx_i6_fu_40_reg[2] ,
    \idx_i6_fu_40_reg[0] ,
    ap_loop_init_int_reg_0,
    ADDRARDADDR,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
    \ap_CS_fsm_reg[13] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_loop_exit_ready_pp0_iter1_reg_reg_1,
    \idx_i6_fu_40_reg[4]_0 ,
    \idx_i6_fu_40_reg[4]_1 ,
    \ap_CS_fsm_reg[11] ,
    or_ln326_reg_2791,
    trunc_ln341_reg_287,
    \ap_CS_fsm_reg[13]_0 ,
    ap_rst_n,
    q0_reg);
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready;
  output [4:0]ap_sig_allocacmp_idx_i6_load;
  output idx_i6_fu_400;
  output \idx_i6_fu_40_reg[4] ;
  output [2:0]D;
  output \idx_i6_fu_40_reg[3] ;
  output \idx_i6_fu_40_reg[2] ;
  output \idx_i6_fu_40_reg[0] ;
  output ap_loop_init_int_reg_0;
  output [4:0]ADDRARDADDR;
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg;
  input [2:0]\ap_CS_fsm_reg[13] ;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_1;
  input \idx_i6_fu_40_reg[4]_0 ;
  input \idx_i6_fu_40_reg[4]_1 ;
  input [0:0]\ap_CS_fsm_reg[11] ;
  input or_ln326_reg_2791;
  input trunc_ln341_reg_287;
  input \ap_CS_fsm_reg[13]_0 ;
  input ap_rst_n;
  input [3:0]q0_reg;

  wire [4:0]ADDRARDADDR;
  wire [2:0]D;
  wire \ap_CS_fsm[13]_i_2__0_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[11] ;
  wire [2:0]\ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__13_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__14_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]ap_sig_allocacmp_idx_i6_load;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_2_n_0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg;
  wire idx_i6_fu_400;
  wire \idx_i6_fu_40[4]_i_3__0_n_0 ;
  wire \idx_i6_fu_40_reg[0] ;
  wire \idx_i6_fu_40_reg[2] ;
  wire \idx_i6_fu_40_reg[3] ;
  wire \idx_i6_fu_40_reg[4] ;
  wire \idx_i6_fu_40_reg[4]_0 ;
  wire \idx_i6_fu_40_reg[4]_1 ;
  wire or_ln326_reg_2791;
  wire [3:0]q0_reg;
  wire q0_reg_i_2__6_n_0;
  wire q0_reg_i_2__6_n_1;
  wire q0_reg_i_2__6_n_2;
  wire q0_reg_i_2__6_n_3;
  wire q0_reg_i_3__6_n_0;
  wire trunc_ln341_reg_287;
  wire [3:0]NLW_q0_reg_i_1__6_CO_UNCONNECTED;
  wire [3:1]NLW_q0_reg_i_1__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88888888F8F888F8)) 
    \ap_CS_fsm[11]_i_1__0 
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(or_ln326_reg_2791),
        .I2(\ap_CS_fsm_reg[13] [0]),
        .I3(ap_done_cache),
        .I4(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h88880080)) 
    \ap_CS_fsm[12]_i_1__0 
       (.I0(trunc_ln341_reg_287),
        .I1(\ap_CS_fsm_reg[13] [0]),
        .I2(ap_done_cache),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFF111)) 
    \ap_CS_fsm[13]_i_1__0 
       (.I0(\ap_CS_fsm[13]_i_2__0_n_0 ),
        .I1(trunc_ln341_reg_287),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .I3(\ap_CS_fsm_reg[13] [2]),
        .I4(\ap_CS_fsm_reg[13] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h45FF)) 
    \ap_CS_fsm[13]_i_2__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[13] [0]),
        .O(\ap_CS_fsm[13]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__13
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__13_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__9
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .I1(ap_sig_allocacmp_idx_i6_load[4]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I5(ap_sig_allocacmp_idx_i6_load[2]),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__14
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__14_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_2_n_0),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(or_ln326_reg_2791),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_2
       (.I0(\idx_i6_fu_40_reg[4]_0 ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\idx_i6_fu_40_reg[4]_1 ),
        .I5(\idx_i6_fu_40[4]_i_3__0_n_0 ),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \idx_i6_fu_40[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_i6_fu_40[1]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(\idx_i6_fu_40_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \idx_i6_fu_40[2]_i_1__0 
       (.I0(\idx_i6_fu_40_reg[4]_0 ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(\idx_i6_fu_40_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx_i6_fu_40[3]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\idx_i6_fu_40_reg[4]_0 ),
        .O(\idx_i6_fu_40_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \idx_i6_fu_40[4]_i_1__0 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .I1(ap_sig_allocacmp_idx_i6_load[4]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I5(ap_sig_allocacmp_idx_i6_load[2]),
        .O(idx_i6_fu_400));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \idx_i6_fu_40[4]_i_2__0 
       (.I0(\idx_i6_fu_40_reg[4]_1 ),
        .I1(\idx_i6_fu_40_reg[4]_0 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(\idx_i6_fu_40[4]_i_3__0_n_0 ),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .O(\idx_i6_fu_40_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx_i6_fu_40[4]_i_3__0 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\idx_i6_fu_40[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i6_load_reg_176[0]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i6_load[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i6_load_reg_176[1]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i6_load[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i6_load_reg_176[2]_i_1__0 
       (.I0(\idx_i6_fu_40_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i6_load[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i6_load_reg_176[3]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i6_load[3]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i6_load_reg_176[4]_i_1__0 
       (.I0(\idx_i6_fu_40_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i6_load[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_1__6
       (.CI(q0_reg_i_2__6_n_0),
        .CO(NLW_q0_reg_i_1__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q0_reg_i_1__6_O_UNCONNECTED[3:1],ADDRARDADDR[4]}),
        .S({1'b0,1'b0,1'b0,q0_reg[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_2__6
       (.CI(1'b0),
        .CO({q0_reg_i_2__6_n_0,q0_reg_i_2__6_n_1,q0_reg_i_2__6_n_2,q0_reg_i_2__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,trunc_ln341_reg_287}),
        .O(ADDRARDADDR[3:0]),
        .S({q0_reg[2:0],q0_reg_i_3__6_n_0}));
  LUT4 #(
    .INIT(16'h95AA)) 
    q0_reg_i_3__6
       (.I0(trunc_ln341_reg_287),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\idx_i6_fu_40_reg[4]_1 ),
        .O(q0_reg_i_3__6_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_24
   (\idx37_fu_30_reg[4] ,
    \idx37_fu_30_reg[1] ,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0,
    add_ln117_fu_74_p2,
    idx37_fu_300,
    \ap_CS_fsm_reg[1] ,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg,
    \ap_CS_fsm_reg[9] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
    \zext_ln114_reg_98_reg[0] ,
    D,
    Q,
    trunc_ln341_reg_287,
    \q0_reg[6] ,
    ap_sig_allocacmp_idx_i58_load,
    g0_b7__3_i_1_0,
    \zext_ln114_reg_98_reg[2] ,
    \idx37_fu_30_reg[4]_0 ,
    \idx37_fu_30_reg[4]_1 ,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0,
    ap_sig_allocacmp_idx_i44_load__0,
    g0_b6__4_i_2_0,
    grp_ClefiaKeySet192_fu_162_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_rst_n,
    \q0_reg[5] ,
    \q0_reg[4] );
  output \idx37_fu_30_reg[4] ;
  output [1:0]\idx37_fu_30_reg[1] ;
  output [2:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0;
  output [4:0]add_ln117_fu_74_p2;
  output idx37_fu_300;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg;
  output [7:0]\ap_CS_fsm_reg[9] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  input \zext_ln114_reg_98_reg[0] ;
  input [0:0]D;
  input [5:0]Q;
  input trunc_ln341_reg_287;
  input [0:0]\q0_reg[6] ;
  input [1:0]ap_sig_allocacmp_idx_i58_load;
  input [1:0]g0_b7__3_i_1_0;
  input \zext_ln114_reg_98_reg[2] ;
  input \idx37_fu_30_reg[4]_0 ;
  input \idx37_fu_30_reg[4]_1 ;
  input [1:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0;
  input [1:0]ap_sig_allocacmp_idx_i44_load__0;
  input g0_b6__4_i_2_0;
  input grp_ClefiaKeySet192_fu_162_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_rst_n;
  input \q0_reg[5] ;
  input \q0_reg[4] ;

  wire [0:0]D;
  wire [5:0]Q;
  wire [4:0]add_ln117_fu_74_p2;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [7:0]\ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__9_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__11_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]ap_sig_allocacmp_idx_i44_load__0;
  wire [1:0]ap_sig_allocacmp_idx_i58_load;
  wire g0_b6__4_i_1_n_0;
  wire g0_b6__4_i_2_0;
  wire g0_b6__4_i_2_n_0;
  wire g0_b6__4_i_3_n_0;
  wire g0_b6__4_i_4_n_0;
  wire [1:0]g0_b7__3_i_1_0;
  wire g0_b7__3_i_1_n_0;
  wire g0_b7__3_i_2_n_0;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0;
  wire [2:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0;
  wire [1:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0;
  wire grp_ClefiaKeySet192_fu_162_ap_start_reg;
  wire idx37_fu_300;
  wire \idx37_fu_30[4]_i_3_n_0 ;
  wire \idx37_fu_30[4]_i_4_n_0 ;
  wire [1:0]\idx37_fu_30_reg[1] ;
  wire \idx37_fu_30_reg[4] ;
  wire \idx37_fu_30_reg[4]_0 ;
  wire \idx37_fu_30_reg[4]_1 ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire [0:0]\q0_reg[6] ;
  wire trunc_ln341_reg_287;
  wire \zext_ln114_reg_98_reg[0] ;
  wire \zext_ln114_reg_98_reg[2] ;

  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(grp_ClefiaKeySet192_fu_162_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__9
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__9_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__26
       (.I0(\idx37_fu_30[4]_i_3_n_0 ),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(\idx37_fu_30_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__11
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__11_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h85)) 
    g0_b0__3
       (.I0(\q0_reg[4] ),
        .I1(g0_b7__3_i_1_n_0),
        .I2(g0_b6__4_i_2_n_0),
        .O(\ap_CS_fsm_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h85)) 
    g0_b1__3
       (.I0(\q0_reg[5] ),
        .I1(g0_b7__3_i_1_n_0),
        .I2(g0_b6__4_i_2_n_0),
        .O(\ap_CS_fsm_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h85)) 
    g0_b2__3
       (.I0(g0_b6__4_i_1_n_0),
        .I1(g0_b7__3_i_1_n_0),
        .I2(g0_b6__4_i_2_n_0),
        .O(\ap_CS_fsm_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h1)) 
    g0_b3__3
       (.I0(g0_b7__3_i_1_n_0),
        .I1(g0_b6__4_i_2_n_0),
        .O(\ap_CS_fsm_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h95)) 
    g0_b4__4
       (.I0(\q0_reg[4] ),
        .I1(g0_b7__3_i_1_n_0),
        .I2(g0_b6__4_i_2_n_0),
        .O(\ap_CS_fsm_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h95)) 
    g0_b5__4
       (.I0(\q0_reg[5] ),
        .I1(g0_b7__3_i_1_n_0),
        .I2(g0_b6__4_i_2_n_0),
        .O(\ap_CS_fsm_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h95)) 
    g0_b6__4
       (.I0(g0_b6__4_i_1_n_0),
        .I1(g0_b7__3_i_1_n_0),
        .I2(g0_b6__4_i_2_n_0),
        .O(\ap_CS_fsm_reg[9] [6]));
  LUT6 #(
    .INIT(64'hCF55C055C555C555)) 
    g0_b6__4_i_1
       (.I0(g0_b6__4_i_3_n_0),
        .I1(D),
        .I2(Q[4]),
        .I3(trunc_ln341_reg_287),
        .I4(\q0_reg[6] ),
        .I5(Q[3]),
        .O(g0_b6__4_i_1_n_0));
  LUT6 #(
    .INIT(64'hEAAAEFAAEAAAEAAA)) 
    g0_b6__4_i_2
       (.I0(g0_b6__4_i_4_n_0),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0[1]),
        .I2(Q[4]),
        .I3(trunc_ln341_reg_287),
        .I4(ap_sig_allocacmp_idx_i44_load__0[1]),
        .I5(Q[3]),
        .O(g0_b6__4_i_2_n_0));
  LUT6 #(
    .INIT(64'h553F5530553F553F)) 
    g0_b6__4_i_3
       (.I0(ap_sig_allocacmp_idx_i58_load[0]),
        .I1(g0_b7__3_i_1_0[0]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(\idx37_fu_30[4]_i_4_n_0 ),
        .I5(\zext_ln114_reg_98_reg[2] ),
        .O(g0_b6__4_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000FF00AE00AE00)) 
    g0_b6__4_i_4
       (.I0(Q[2]),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .I2(\idx37_fu_30[4]_i_4_n_0 ),
        .I3(g0_b6__4_i_2_0),
        .I4(ap_sig_allocacmp_idx_i58_load[1]),
        .I5(Q[5]),
        .O(g0_b6__4_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT1 #(
    .INIT(2'h1)) 
    g0_b7__3
       (.I0(g0_b7__3_i_1_n_0),
        .O(\ap_CS_fsm_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFD1555500D15555)) 
    g0_b7__3_i_1
       (.I0(g0_b7__3_i_2_n_0),
        .I1(Q[3]),
        .I2(ap_sig_allocacmp_idx_i44_load__0[0]),
        .I3(Q[4]),
        .I4(trunc_ln341_reg_287),
        .I5(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0[0]),
        .O(g0_b7__3_i_1_n_0));
  LUT6 #(
    .INIT(64'hAA3FAA30AA3FAA3F)) 
    g0_b7__3_i_2
       (.I0(ap_sig_allocacmp_idx_i58_load[1]),
        .I1(g0_b7__3_i_1_0[1]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(\idx37_fu_30[4]_i_4_n_0 ),
        .I5(\idx37_fu_30_reg[4]_1 ),
        .O(g0_b7__3_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hFF2A2A2A)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .I2(\idx37_fu_30[4]_i_3_n_0 ),
        .I3(grp_ClefiaKeySet192_fu_162_ap_start_reg),
        .I4(Q[0]),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \idx37_fu_30[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .O(add_ln117_fu_74_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx37_fu_30[1]_i_1 
       (.I0(\idx37_fu_30_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(\zext_ln114_reg_98_reg[0] ),
        .O(add_ln117_fu_74_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx37_fu_30[2]_i_1 
       (.I0(\idx37_fu_30_reg[4]_0 ),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\zext_ln114_reg_98_reg[2] ),
        .O(add_ln117_fu_74_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx37_fu_30[3]_i_1 
       (.I0(\idx37_fu_30_reg[4]_1 ),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\idx37_fu_30_reg[4]_0 ),
        .I4(\zext_ln114_reg_98_reg[2] ),
        .O(add_ln117_fu_74_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx37_fu_30[4]_i_1 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I1(\idx37_fu_30[4]_i_3_n_0 ),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .O(idx37_fu_300));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \idx37_fu_30[4]_i_2 
       (.I0(\zext_ln114_reg_98_reg[2] ),
        .I1(\idx37_fu_30_reg[4]_0 ),
        .I2(\zext_ln114_reg_98_reg[0] ),
        .I3(\idx37_fu_30_reg[4]_1 ),
        .I4(\idx37_fu_30[4]_i_4_n_0 ),
        .I5(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .O(add_ln117_fu_74_p2[4]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \idx37_fu_30[4]_i_3 
       (.I0(\idx37_fu_30_reg[4]_1 ),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\idx37_fu_30_reg[4]_0 ),
        .I5(\zext_ln114_reg_98_reg[2] ),
        .O(\idx37_fu_30[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx37_fu_30[4]_i_4 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\idx37_fu_30[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[0]_i_1__1 
       (.I0(\zext_ln114_reg_98_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(\idx37_fu_30_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[1]_i_1__1 
       (.I0(\idx37_fu_30_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(\idx37_fu_30_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[2]_i_1__1 
       (.I0(\zext_ln114_reg_98_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[3]_i_1__1 
       (.I0(\idx37_fu_30_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[4]_i_1__1 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0[2]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_25
   (ADDRBWRADDR,
    \idx51_fu_30_reg[2] ,
    \idx51_fu_30_reg[4] ,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg,
    idx51_fu_300,
    D,
    \idx51_fu_30_reg[3] ,
    \idx51_fu_30_reg[1] ,
    \idx51_fu_30_reg[1]_0 ,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[4] ,
    ap_rst_n_inv,
    ap_clk,
    ram_reg,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
    Q,
    ADDRARDADDR,
    ram_reg_0,
    \idx51_fu_30_reg[4]_0 ,
    \idx51_fu_30_reg[4]_1 ,
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0,
    E,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_rst_n);
  output [2:0]ADDRBWRADDR;
  output \idx51_fu_30_reg[2] ;
  output [1:0]\idx51_fu_30_reg[4] ;
  output [2:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0;
  output grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg;
  output idx51_fu_300;
  output [1:0]D;
  output \idx51_fu_30_reg[3] ;
  output \idx51_fu_30_reg[1] ;
  output \idx51_fu_30_reg[1]_0 ;
  output ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[4] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ram_reg;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg;
  input [1:0]Q;
  input [1:0]ADDRARDADDR;
  input ram_reg_0;
  input \idx51_fu_30_reg[4]_0 ;
  input \idx51_fu_30_reg[4]_1 ;
  input grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0;
  input [0:0]E;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_rst_n;

  wire [1:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__11_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__12_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg;
  wire grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0;
  wire [2:0]grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0;
  wire idx51_fu_300;
  wire \idx51_fu_30[4]_i_3_n_0 ;
  wire \idx51_fu_30[4]_i_4_n_0 ;
  wire \idx51_fu_30_reg[1] ;
  wire \idx51_fu_30_reg[1]_0 ;
  wire \idx51_fu_30_reg[2] ;
  wire \idx51_fu_30_reg[3] ;
  wire [1:0]\idx51_fu_30_reg[4] ;
  wire \idx51_fu_30_reg[4]_0 ;
  wire \idx51_fu_30_reg[4]_1 ;
  wire ram_reg;
  wire ram_reg_0;

  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(Q[0]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(E),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__11
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__11_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__7
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .I1(\idx51_fu_30[4]_i_3_n_0 ),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__12
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__12_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0),
        .I2(\idx51_fu_30[4]_i_3_n_0 ),
        .I3(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \idx51_fu_30[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\idx51_fu_30_reg[4]_1 ),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx51_fu_30[1]_i_1 
       (.I0(\idx51_fu_30_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(\idx51_fu_30_reg[4]_1 ),
        .O(\idx51_fu_30_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx51_fu_30[2]_i_1 
       (.I0(\idx51_fu_30_reg[4]_0 ),
        .I1(\idx51_fu_30_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .I3(ram_reg),
        .O(\idx51_fu_30_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx51_fu_30[3]_i_1 
       (.I0(ram_reg_0),
        .I1(\idx51_fu_30_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .I3(\idx51_fu_30_reg[4]_0 ),
        .I4(ram_reg),
        .O(\idx51_fu_30_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx51_fu_30[4]_i_1 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .I1(\idx51_fu_30[4]_i_3_n_0 ),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0),
        .O(idx51_fu_300));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \idx51_fu_30[4]_i_2 
       (.I0(ram_reg),
        .I1(\idx51_fu_30_reg[4]_0 ),
        .I2(\idx51_fu_30_reg[4]_1 ),
        .I3(ram_reg_0),
        .I4(\idx51_fu_30[4]_i_4_n_0 ),
        .I5(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0),
        .O(\idx51_fu_30_reg[2] ));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \idx51_fu_30[4]_i_3 
       (.I0(ram_reg_0),
        .I1(\idx51_fu_30_reg[4]_1 ),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\idx51_fu_30_reg[4]_0 ),
        .I5(ram_reg),
        .O(\idx51_fu_30[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx51_fu_30[4]_i_4 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\idx51_fu_30[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h70FF)) 
    ram_reg_i_11__2
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\idx51_fu_30_reg[4]_1 ),
        .I3(Q[1]),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_8__1
       (.I0(ram_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .I3(Q[1]),
        .I4(ADDRARDADDR[1]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_9__3
       (.I0(ram_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .I3(Q[1]),
        .I4(ADDRARDADDR[0]),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[0]_i_1__2 
       (.I0(\idx51_fu_30_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[1]_i_1__2 
       (.I0(\idx51_fu_30_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .O(\idx51_fu_30_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[2]_i_1__2 
       (.I0(ram_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[3]_i_1__2 
       (.I0(ram_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .O(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[4]_i_1__2 
       (.I0(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg),
        .O(\idx51_fu_30_reg[4] [1]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_29
   (grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0,
    i_fu_1560,
    E,
    icmp_ln309_fu_611_p2,
    D,
    shl_ln_fu_623_p3,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_rst_n,
    ap_done_cache_reg_0,
    ap_enable_reg_pp0_iter0,
    q0_reg,
    q0_reg_0,
    \shl_ln_reg_1509_reg[5] ,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
    empty_53_reg_1533,
    ap_enable_reg_pp0_iter0_reg,
    q0_reg_1,
    \ap_CS_fsm_reg[7]_1 );
  output [2:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0;
  output i_fu_1560;
  output [0:0]E;
  output icmp_ln309_fu_611_p2;
  output [3:0]D;
  output [3:0]shl_ln_fu_623_p3;
  output [1:0]\ap_CS_fsm_reg[7] ;
  output [0:0]\ap_CS_fsm_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]Q;
  input ap_rst_n;
  input ap_done_cache_reg_0;
  input ap_enable_reg_pp0_iter0;
  input [2:0]q0_reg;
  input q0_reg_0;
  input [3:0]\shl_ln_reg_1509_reg[5] ;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg;
  input empty_53_reg_1533;
  input ap_enable_reg_pp0_iter0_reg;
  input [1:0]q0_reg_1;
  input \ap_CS_fsm_reg[7]_1 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [1:0]\ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__17_n_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__17_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_53_reg_1533;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg;
  wire [2:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0;
  wire i_fu_1560;
  wire icmp_ln309_fu_611_p2;
  wire [2:0]q0_reg;
  wire q0_reg_0;
  wire [1:0]q0_reg_1;
  wire q0_reg_i_13__5_n_0;
  wire [3:0]shl_ln_fu_623_p3;
  wire [3:0]\shl_ln_reg_1509_reg[5] ;

  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \add_ln309_reg_1504[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(\shl_ln_reg_1509_reg[5] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \add_ln309_reg_1504[1]_i_1 
       (.I0(\shl_ln_reg_1509_reg[5] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(\shl_ln_reg_1509_reg[5] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h06660AAA)) 
    \add_ln309_reg_1504[2]_i_1 
       (.I0(\shl_ln_reg_1509_reg[5] [2]),
        .I1(\shl_ln_reg_1509_reg[5] [1]),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\shl_ln_reg_1509_reg[5] [0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \add_ln309_reg_1504[3]_i_1 
       (.I0(\shl_ln_reg_1509_reg[5] [3]),
        .I1(\shl_ln_reg_1509_reg[5] [2]),
        .I2(i_fu_1560),
        .I3(\shl_ln_reg_1509_reg[5] [0]),
        .I4(\shl_ln_reg_1509_reg[5] [1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[7]_i_1__1 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(ap_done_cache_reg_0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_done_cache),
        .I4(q0_reg_1[1]),
        .I5(q0_reg_1[0]),
        .O(\ap_CS_fsm_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAA08080808080808)) 
    \ap_CS_fsm[8]_i_1__2 
       (.I0(q0_reg_1[1]),
        .I1(ap_done_cache),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[7] [1]));
  LUT6 #(
    .INIT(64'hEF0F0F0FE2000000)) 
    ap_done_cache_i_1__17
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I3(Q[1]),
        .I4(ap_done_cache_reg_0),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__17_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF4F4F4FCFCFCFCF)) 
    ap_loop_init_int_i_1__17
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_done_cache_reg_0),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_loop_init_int_i_1__17_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__17_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \empty_53_reg_1533[0]_i_1 
       (.I0(Q[0]),
        .I1(\shl_ln_reg_1509_reg[5] [2]),
        .I2(i_fu_1560),
        .I3(\shl_ln_reg_1509_reg[5] [1]),
        .I4(\shl_ln_reg_1509_reg[5] [0]),
        .I5(\shl_ln_reg_1509_reg[5] [3]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \empty_53_reg_1533[0]_i_2 
       (.I0(\shl_ln_reg_1509_reg[5] [0]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(shl_ln_fu_623_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \i_fu_156[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .O(i_fu_1560));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \icmp_ln309_reg_1500[0]_i_1 
       (.I0(\shl_ln_reg_1509_reg[5] [3]),
        .I1(\shl_ln_reg_1509_reg[5] [0]),
        .I2(\shl_ln_reg_1509_reg[5] [1]),
        .I3(i_fu_1560),
        .I4(\shl_ln_reg_1509_reg[5] [2]),
        .O(icmp_ln309_fu_611_p2));
  LUT6 #(
    .INIT(64'h011111110EEEEEEE)) 
    q0_reg_i_13__5
       (.I0(\shl_ln_reg_1509_reg[5] [1]),
        .I1(\shl_ln_reg_1509_reg[5] [2]),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I5(\shl_ln_reg_1509_reg[5] [3]),
        .O(q0_reg_i_13__5_n_0));
  LUT6 #(
    .INIT(64'h9F9F9F909F9F909F)) 
    q0_reg_i_16__5
       (.I0(q0_reg[0]),
        .I1(q0_reg[1]),
        .I2(q0_reg_0),
        .I3(\shl_ln_reg_1509_reg[5] [2]),
        .I4(i_fu_1560),
        .I5(\shl_ln_reg_1509_reg[5] [1]),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[2]));
  LUT6 #(
    .INIT(64'h0000FFFFD555D555)) 
    q0_reg_i_18__5
       (.I0(\shl_ln_reg_1509_reg[5] [1]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(q0_reg[0]),
        .I5(q0_reg_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[1]));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    q0_reg_i_20__1
       (.I0(empty_53_reg_1533),
        .I1(q0_reg_0),
        .I2(\shl_ln_reg_1509_reg[5] [0]),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I4(Q[0]),
        .I5(ap_loop_init_int),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0[0]));
  LUT6 #(
    .INIT(64'h080808A8A8A8A808)) 
    q0_reg_i_2__7
       (.I0(q0_reg_1[1]),
        .I1(q0_reg_i_13__5_n_0),
        .I2(q0_reg_0),
        .I3(q0_reg[1]),
        .I4(q0_reg[0]),
        .I5(q0_reg[2]),
        .O(\ap_CS_fsm_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \shl_ln_reg_1509[5]_i_1 
       (.I0(\shl_ln_reg_1509_reg[5] [1]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(shl_ln_fu_623_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \shl_ln_reg_1509[6]_i_1 
       (.I0(\shl_ln_reg_1509_reg[5] [2]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(shl_ln_fu_623_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \shl_ln_reg_1509[7]_i_1 
       (.I0(\shl_ln_reg_1509_reg[5] [3]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(shl_ln_fu_623_p3[3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_3
   (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg,
    \r_reg_104_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    \icmp_ln401_reg_258_reg[0] ,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[6] ,
    add_ln124_fu_88_p2,
    \idx_i58_fu_32_reg[2] ,
    \idx_i58_fu_32_reg[1] ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0,
    ap_sig_allocacmp_idx_i58_load,
    idx_i58_fu_320,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_1,
    grp_ClefiaKeySet256_fu_148_ap_ready,
    ap_done_cache_reg_0,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0,
    \r_reg_104_reg[2]_0 ,
    \r_reg_104_reg[2]_1 ,
    \r_reg_104_reg[2]_2 ,
    Q,
    icmp_ln395_reg_250,
    icmp_ln398_reg_254,
    icmp_ln401_reg_258,
    grp_ClefiaKeySet192_fu_162_ap_done,
    grp_ClefiaKeySet128_fu_176_ap_done,
    \ap_CS_fsm_reg[6]_0 ,
    grp_fu_232_p2,
    \idx_i58_load_reg_151_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    \ap_CS_fsm_reg[14]_0 ,
    grp_ClefiaKeySet256_fu_148_ap_start_reg,
    ap_rst_n);
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg;
  output \r_reg_104_reg[2] ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]D;
  output \icmp_ln401_reg_258_reg[0] ;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[6] ;
  output [3:0]add_ln124_fu_88_p2;
  output \idx_i58_fu_32_reg[2] ;
  output \idx_i58_fu_32_reg[1] ;
  output [3:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0;
  output [3:0]ap_sig_allocacmp_idx_i58_load;
  output idx_i58_fu_320;
  output [0:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_1;
  output grp_ClefiaKeySet256_fu_148_ap_ready;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0;
  input \r_reg_104_reg[2]_0 ;
  input \r_reg_104_reg[2]_1 ;
  input \r_reg_104_reg[2]_2 ;
  input [1:0]Q;
  input icmp_ln395_reg_250;
  input icmp_ln398_reg_254;
  input icmp_ln401_reg_258;
  input grp_ClefiaKeySet192_fu_162_ap_done;
  input grp_ClefiaKeySet128_fu_176_ap_done;
  input \ap_CS_fsm_reg[6]_0 ;
  input grp_fu_232_p2;
  input \idx_i58_load_reg_151_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter1_reg_1;
  input [1:0]\ap_CS_fsm_reg[14]_0 ;
  input grp_ClefiaKeySet256_fu_148_ap_start_reg;
  input ap_rst_n;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln124_fu_88_p2;
  wire \ap_CS_fsm_reg[14] ;
  wire [1:0]\ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_0;
  wire ap_rst_n;
  wire [3:0]ap_sig_allocacmp_idx_i58_load;
  wire grp_ClefiaKeySet128_fu_176_ap_done;
  wire grp_ClefiaKeySet192_fu_162_ap_done;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg;
  wire [3:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0;
  wire [0:0]grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_1;
  wire grp_ClefiaKeySet256_fu_148_ap_ready;
  wire grp_ClefiaKeySet256_fu_148_ap_start_reg;
  wire grp_fu_232_p2;
  wire icmp_ln395_reg_250;
  wire icmp_ln398_reg_254;
  wire icmp_ln401_reg_258;
  wire \icmp_ln401_reg_258_reg[0] ;
  wire idx_i58_fu_320;
  wire \idx_i58_fu_32_reg[1] ;
  wire \idx_i58_fu_32_reg[2] ;
  wire \idx_i58_load_reg_151_reg[0] ;
  wire \r_reg_104[2]_i_2_n_0 ;
  wire \r_reg_104_reg[2] ;
  wire \r_reg_104_reg[2]_0 ;
  wire \r_reg_104_reg[2]_1 ;
  wire \r_reg_104_reg[2]_2 ;

  LUT6 #(
    .INIT(64'h4440FFFF44404440)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(idx_i58_fu_320),
        .I1(\ap_CS_fsm_reg[14]_0 [1]),
        .I2(ap_done_cache),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .I4(grp_ClefiaKeySet256_fu_148_ap_start_reg),
        .I5(\ap_CS_fsm_reg[14]_0 [0]),
        .O(\ap_CS_fsm_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT5 #(
    .INIT(32'hFFAAABAA)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[14]_0 [1]),
        .I4(idx_i58_fu_320),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(Q[0]),
        .I1(\icmp_ln401_reg_258_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000F22FFFF0F22)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(icmp_ln401_reg_258),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(grp_ClefiaKeySet192_fu_162_ap_done),
        .I3(icmp_ln398_reg_254),
        .I4(icmp_ln395_reg_250),
        .I5(grp_ClefiaKeySet128_fu_176_ap_done),
        .O(\icmp_ln401_reg_258_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[6]_i_1__4 
       (.I0(\ap_CS_fsm_reg[14] ),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(grp_fu_232_p2),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__5
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ap_done_cache_i_2__0
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\idx_i58_load_reg_151_reg[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_0),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    ap_loop_init_int_i_1__1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .O(ap_loop_init_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    g0_b0__0
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\idx_i58_load_reg_151_reg[0] ),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    g0_b1__0
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    g0_b2__0
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'h70)) 
    g0_b3__0
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b4__1
       (.I0(\idx_i58_load_reg_151_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .O(add_ln124_fu_88_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b5__1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .O(\idx_i58_fu_32_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b6__1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .O(\idx_i58_fu_32_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    grp_ClefiaKeySet256_fu_148_ap_start_reg_i_2
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .I1(ap_done_cache),
        .I2(\ap_CS_fsm_reg[14]_0 [1]),
        .I3(idx_i58_fu_320),
        .O(grp_ClefiaKeySet256_fu_148_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_i58_fu_32[1]_i_1 
       (.I0(\idx_i58_load_reg_151_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(add_ln124_fu_88_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \idx_i58_fu_32[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(\idx_i58_load_reg_151_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_loop_init_int),
        .O(add_ln124_fu_88_p2[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCC8CC)) 
    \idx_i58_fu_32[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\idx_i58_load_reg_151_reg[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(idx_i58_fu_320));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \idx_i58_fu_32[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\idx_i58_load_reg_151_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(add_ln124_fu_88_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i58_load_reg_151[0]_i_1 
       (.I0(\idx_i58_load_reg_151_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i58_load[0]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i58_load_reg_151[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i58_load[1]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i58_load_reg_151[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i58_load[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i58_load_reg_151[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i58_load[3]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \r_1_reg_126[3]_i_2 
       (.I0(\ap_CS_fsm_reg[14] ),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'h0B0B000B08080008)) 
    \r_reg_104[2]_i_1 
       (.I0(\r_reg_104[2]_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\r_reg_104_reg[2]_0 ),
        .I4(\r_reg_104_reg[2]_1 ),
        .I5(\r_reg_104_reg[2]_2 ),
        .O(\r_reg_104_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \r_reg_104[2]_i_2 
       (.I0(icmp_ln395_reg_250),
        .I1(icmp_ln398_reg_254),
        .I2(Q[0]),
        .I3(\icmp_ln401_reg_258_reg[0] ),
        .O(\r_reg_104[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \r_reg_104[3]_i_2 
       (.I0(Q[0]),
        .I1(icmp_ln398_reg_254),
        .I2(icmp_ln395_reg_250),
        .I3(\icmp_ln401_reg_258_reg[0] ),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \r_reg_104[3]_i_3 
       (.I0(\icmp_ln401_reg_258_reg[0] ),
        .I1(Q[0]),
        .I2(icmp_ln395_reg_250),
        .I3(icmp_ln401_reg_258),
        .I4(icmp_ln398_reg_254),
        .O(\ap_CS_fsm_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_30
   (ap_enable_reg_pp0_iter0,
    D,
    E,
    idx56_fu_740,
    \r_assign_fu_78_reg[2] ,
    SR,
    \r_assign_fu_78_reg[3] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    Q,
    \ap_CS_fsm_reg[4] ,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
    ap_done_reg1,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
    ap_done_cache,
    \r_assign_fu_78_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    icmp_ln197_reg_485);
  output ap_enable_reg_pp0_iter0;
  output [1:0]D;
  output [0:0]E;
  output idx56_fu_740;
  output [3:0]\r_assign_fu_78_reg[2] ;
  output [0:0]SR;
  output \r_assign_fu_78_reg[3] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [1:0]Q;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg;
  input ap_done_reg1;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready;
  input ap_done_cache;
  input [3:0]\r_assign_fu_78_reg[0] ;
  input ap_enable_reg_pp0_iter0_reg;
  input icmp_ln197_reg_485;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire ap_block_state4_on_subcall_done;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_0;
  wire ap_done_cache_i_1__19_n_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__18_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg;
  wire icmp_ln197_reg_485;
  wire idx56_fu_740;
  wire \r_assign_fu_78[3]_i_4_n_0 ;
  wire [3:0]\r_assign_fu_78_reg[0] ;
  wire [3:0]\r_assign_fu_78_reg[2] ;
  wire \r_assign_fu_78_reg[3] ;

  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[4] [1]),
        .I1(ap_block_state4_on_subcall_done),
        .I2(\ap_CS_fsm_reg[4] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(\ap_CS_fsm_reg[4] [1]),
        .I1(ap_block_state4_on_subcall_done),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2323FF232323FFFF)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I1(ap_done_reg1),
        .I2(ap_done_cache_0),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I4(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready),
        .I5(ap_done_cache),
        .O(ap_block_state4_on_subcall_done));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1__19
       (.I0(Q[0]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I3(ap_done_cache_0),
        .O(ap_done_cache_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__19_n_0),
        .Q(ap_done_cache_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__6
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT6 #(
    .INIT(64'hD5FFFFFFD5D5D5D5)) 
    ap_loop_init_int_i_1__18
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__18_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__18_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \icmp_ln197_reg_485[0]_i_1 
       (.I0(\r_assign_fu_78[3]_i_4_n_0 ),
        .I1(idx56_fu_740),
        .I2(\r_assign_fu_78_reg[0] [3]),
        .I3(\r_assign_fu_78_reg[0] [2]),
        .I4(Q[0]),
        .I5(icmp_ln197_reg_485),
        .O(\r_assign_fu_78_reg[3] ));
  LUT3 #(
    .INIT(8'h80)) 
    \idx56_fu_74[6]_i_1 
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .O(idx56_fu_740));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \r_assign_fu_78[0]_i_1 
       (.I0(\r_assign_fu_78_reg[0] [0]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\r_assign_fu_78_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hF88F)) 
    \r_assign_fu_78[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I2(\r_assign_fu_78_reg[0] [0]),
        .I3(\r_assign_fu_78_reg[0] [1]),
        .O(\r_assign_fu_78_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h0EEE0111)) 
    \r_assign_fu_78[2]_i_1 
       (.I0(\r_assign_fu_78_reg[0] [0]),
        .I1(\r_assign_fu_78_reg[0] [1]),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\r_assign_fu_78_reg[0] [2]),
        .O(\r_assign_fu_78_reg[2] [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \r_assign_fu_78[3]_i_1 
       (.I0(idx56_fu_740),
        .I1(ap_enable_reg_pp0_iter0),
        .O(SR));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \r_assign_fu_78[3]_i_2 
       (.I0(Q[0]),
        .I1(\r_assign_fu_78[3]_i_4_n_0 ),
        .I2(idx56_fu_740),
        .I3(\r_assign_fu_78_reg[0] [3]),
        .I4(\r_assign_fu_78_reg[0] [2]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFFFE01)) 
    \r_assign_fu_78[3]_i_3 
       (.I0(\r_assign_fu_78_reg[0] [2]),
        .I1(\r_assign_fu_78_reg[0] [1]),
        .I2(\r_assign_fu_78_reg[0] [0]),
        .I3(\r_assign_fu_78_reg[0] [3]),
        .I4(idx56_fu_740),
        .O(\r_assign_fu_78_reg[2] [3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \r_assign_fu_78[3]_i_4 
       (.I0(\r_assign_fu_78_reg[0] [1]),
        .I1(\r_assign_fu_78_reg[0] [0]),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(Q[0]),
        .O(\r_assign_fu_78[3]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_33
   (D,
    \idx_fu_30_reg[0] ,
    idx_fu_300,
    ap_sig_allocacmp_idx_load,
    \ap_CS_fsm_reg[1] ,
    add_ln117_fu_74_p2,
    grp_ClefiaKeySet128_fu_176_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_loop_exit_ready_pp0_iter1_reg_reg_1,
    ap_loop_exit_ready_pp0_iter1_reg_reg_2,
    ap_loop_exit_ready_pp0_iter1_reg,
    Q,
    grp_ClefiaKeySet128_fu_176_ap_start_reg,
    ap_rst_n);
  output [3:0]D;
  output \idx_fu_30_reg[0] ;
  output idx_fu_300;
  output [3:0]ap_sig_allocacmp_idx_load;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output [2:0]add_ln117_fu_74_p2;
  output grp_ClefiaKeySet128_fu_176_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_1;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_2;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [1:0]Q;
  input grp_ClefiaKeySet128_fu_176_ap_start_reg;
  input ap_rst_n;

  wire [3:0]D;
  wire [1:0]Q;
  wire [2:0]add_ln117_fu_74_p2;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__18_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_1;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_2;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__21_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ap_sig_allocacmp_idx_load;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg;
  wire grp_ClefiaKeySet128_fu_176_ap_start_reg;
  wire grp_ClefiaKeySet128_fu_176_ap_start_reg_reg;
  wire idx_fu_300;
  wire \idx_fu_30_reg[0] ;

  LUT6 #(
    .INIT(64'hFFFF0D000D000D00)) 
    \ap_CS_fsm[1]_i_1__13 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I3(ap_done_cache),
        .O(\ap_CS_fsm_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__18
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__18_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__12
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_2),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(\idx_fu_30_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__21
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__21_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__21_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b4__8
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b5__8
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_2),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b6__8
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b7__5
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_i_1
       (.I0(\idx_fu_30_reg[0] ),
        .I1(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .I2(Q[0]),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .O(grp_ClefiaKeySet128_fu_176_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_fu_30[1]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_init_int),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg_2),
        .O(add_ln117_fu_74_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx_fu_30[2]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_2),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(add_ln117_fu_74_p2[1]));
  LUT6 #(
    .INIT(64'hD0F0F0F0F0F0F0F0)) 
    \idx_fu_30[3]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_2),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(idx_fu_300));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \idx_fu_30[3]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_2),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I3(ap_loop_init_int),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(add_ln117_fu_74_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[0]_i_1__3 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_idx_load[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[1]_i_1__3 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_2),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_idx_load[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[2]_i_1__3 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_idx_load[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[3]_i_1__3 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_idx_load[3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_35
   (D,
    grp_ClefiaKeySet128_fu_176_ap_ready,
    \idx86_fu_32_reg[3] ,
    idx86_fu_320,
    grp_ClefiaKeySet128_fu_176_ap_done,
    ap_done_cache_reg_0,
    ap_rst_n_0,
    ap_sig_allocacmp_idx86_load,
    add_ln117_fu_77_p2,
    \ap_CS_fsm_reg[8] ,
    ap_rst_n_inv,
    ap_clk,
    \ap_CS_fsm_reg[8]_0 ,
    grp_ClefiaKeySet128_fu_176_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[8]_1 ,
    \idx86_fu_32_reg[3]_0 ,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
    \idx86_fu_32_reg[3]_1 ,
    \idx86_fu_32_reg[3]_2 ,
    \idx86_fu_32_reg[3]_3 ,
    ap_rst_n);
  output [0:0]D;
  output grp_ClefiaKeySet128_fu_176_ap_ready;
  output [3:0]\idx86_fu_32_reg[3] ;
  output idx86_fu_320;
  output grp_ClefiaKeySet128_fu_176_ap_done;
  output [1:0]ap_done_cache_reg_0;
  output ap_rst_n_0;
  output [2:0]ap_sig_allocacmp_idx86_load;
  output [2:0]add_ln117_fu_77_p2;
  output \ap_CS_fsm_reg[8] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \ap_CS_fsm_reg[8]_0 ;
  input grp_ClefiaKeySet128_fu_176_ap_start_reg;
  input [2:0]Q;
  input [0:0]\ap_CS_fsm_reg[8]_1 ;
  input \idx86_fu_32_reg[3]_0 ;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg;
  input \idx86_fu_32_reg[3]_1 ;
  input \idx86_fu_32_reg[3]_2 ;
  input \idx86_fu_32_reg[3]_3 ;
  input ap_rst_n;

  wire [0:0]D;
  wire [2:0]Q;
  wire [2:0]add_ln117_fu_77_p2;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire [0:0]\ap_CS_fsm_reg[8]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__22_n_0;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__20_n_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [2:0]ap_sig_allocacmp_idx86_load;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg;
  wire grp_ClefiaKeySet128_fu_176_ap_done;
  wire grp_ClefiaKeySet128_fu_176_ap_ready;
  wire grp_ClefiaKeySet128_fu_176_ap_start_reg;
  wire idx86_fu_320;
  wire [3:0]\idx86_fu_32_reg[3] ;
  wire \idx86_fu_32_reg[3]_0 ;
  wire \idx86_fu_32_reg[3]_1 ;
  wire \idx86_fu_32_reg[3]_2 ;
  wire \idx86_fu_32_reg[3]_3 ;

  LUT6 #(
    .INIT(64'hF200F200FFFFF200)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .O(ap_done_cache_reg_0[0]));
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[8]_i_1__5 
       (.I0(\ap_CS_fsm_reg[8]_0 ),
        .I1(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .I2(Q[0]),
        .I3(grp_ClefiaKeySet128_fu_176_ap_ready),
        .I4(\ap_CS_fsm_reg[8]_1 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready),
        .I3(Q[2]),
        .O(grp_ClefiaKeySet128_fu_176_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hFFFF0D00)) 
    \ap_CS_fsm[9]_i_1__1 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(ap_done_cache_reg_0[1]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(\idx86_fu_32_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I3(\idx86_fu_32_reg[3]_2 ),
        .I4(\idx86_fu_32_reg[3]_3 ),
        .I5(\idx86_fu_32_reg[3]_0 ),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready));
  LUT6 #(
    .INIT(64'hF444F4F4F444F444)) 
    \ap_CS_fsm[9]_i_3__1 
       (.I0(grp_ClefiaKeySet128_fu_176_ap_start_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready),
        .I4(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I5(ap_done_cache),
        .O(grp_ClefiaKeySet128_fu_176_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__22
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__22_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_1__8
       (.I0(ap_rst_n),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__20
       (.I0(ap_rst_n),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__20_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__20_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b4__7
       (.I0(\idx86_fu_32_reg[3]_0 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\idx86_fu_32_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b5__7
       (.I0(\idx86_fu_32_reg[3]_1 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\idx86_fu_32_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b6__7
       (.I0(\idx86_fu_32_reg[3]_2 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\idx86_fu_32_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx86_fu_32[1]_i_1 
       (.I0(\idx86_fu_32_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(\idx86_fu_32_reg[3]_1 ),
        .O(add_ln117_fu_77_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx86_fu_32[2]_i_1 
       (.I0(\idx86_fu_32_reg[3]_0 ),
        .I1(\idx86_fu_32_reg[3]_1 ),
        .I2(ap_loop_init_int),
        .I3(\idx86_fu_32_reg[3]_2 ),
        .O(add_ln117_fu_77_p2[1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0E0F0F0)) 
    \idx86_fu_32[3]_i_1 
       (.I0(\idx86_fu_32_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I3(\idx86_fu_32_reg[3]_2 ),
        .I4(\idx86_fu_32_reg[3]_3 ),
        .I5(\idx86_fu_32_reg[3]_0 ),
        .O(idx86_fu_320));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \idx86_fu_32[3]_i_2 
       (.I0(\idx86_fu_32_reg[3]_1 ),
        .I1(\idx86_fu_32_reg[3]_0 ),
        .I2(\idx86_fu_32_reg[3]_2 ),
        .I3(ap_loop_init_int),
        .I4(\idx86_fu_32_reg[3]_3 ),
        .O(add_ln117_fu_77_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx86_load_reg_120[0]_i_1 
       (.I0(\idx86_fu_32_reg[3]_0 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_idx86_load[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx86_load_reg_120[1]_i_1 
       (.I0(\idx86_fu_32_reg[3]_1 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_idx86_load[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx86_load_reg_120[2]_i_1 
       (.I0(\idx86_fu_32_reg[3]_2 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_idx86_load[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx86_load_reg_120[3]_i_1 
       (.I0(\idx86_fu_32_reg[3]_3 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\idx86_fu_32_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_37
   (ap_done_cache,
    D,
    E,
    idx70_fu_300,
    \idx70_fu_30_reg[1] ,
    ap_rst_n_0,
    \idx70_fu_30_reg[3] ,
    add_ln117_fu_75_p2,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    \zext_ln114_reg_101_reg[3] ,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
    \zext_ln114_reg_101_reg[3]_0 ,
    \zext_ln114_reg_101_reg[3]_1 ,
    \zext_ln114_reg_101_reg[3]_2 ,
    ap_rst_n,
    Q);
  output ap_done_cache;
  output [3:0]D;
  output [0:0]E;
  output idx70_fu_300;
  output \idx70_fu_30_reg[1] ;
  output ap_rst_n_0;
  output [3:0]\idx70_fu_30_reg[3] ;
  output [2:0]add_ln117_fu_75_p2;
  output \ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \zext_ln114_reg_101_reg[3] ;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg;
  input \zext_ln114_reg_101_reg[3]_0 ;
  input \zext_ln114_reg_101_reg[3]_1 ;
  input \zext_ln114_reg_101_reg[3]_2 ;
  input ap_rst_n;
  input [0:0]Q;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]add_ln117_fu_75_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__20_n_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__19_n_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg;
  wire idx70_fu_300;
  wire \idx70_fu_30_reg[1] ;
  wire [3:0]\idx70_fu_30_reg[3] ;
  wire \zext_ln114_reg_101_reg[3] ;
  wire \zext_ln114_reg_101_reg[3]_0 ;
  wire \zext_ln114_reg_101_reg[3]_1 ;
  wire \zext_ln114_reg_101_reg[3]_2 ;

  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__20
       (.I0(\idx70_fu_30_reg[1] ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__20_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ap_done_cache_i_2__3
       (.I0(\zext_ln114_reg_101_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I3(\zext_ln114_reg_101_reg[3]_2 ),
        .I4(\zext_ln114_reg_101_reg[3]_0 ),
        .I5(\zext_ln114_reg_101_reg[3] ),
        .O(\idx70_fu_30_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__20_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_1__7
       (.I0(ap_rst_n),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I2(\idx70_fu_30_reg[1] ),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__19
       (.I0(ap_rst_n),
        .I1(\idx70_fu_30_reg[1] ),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__19_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__19_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b4__6
       (.I0(\zext_ln114_reg_101_reg[3] ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b5__6
       (.I0(\zext_ln114_reg_101_reg[3]_1 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b6__6
       (.I0(\zext_ln114_reg_101_reg[3]_2 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b7__4
       (.I0(\zext_ln114_reg_101_reg[3]_0 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg_i_1
       (.I0(Q),
        .I1(\idx70_fu_30_reg[1] ),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT3 #(
    .INIT(8'h12)) 
    \idx70_fu_30[1]_i_1 
       (.I0(\zext_ln114_reg_101_reg[3] ),
        .I1(ap_loop_init_int),
        .I2(\zext_ln114_reg_101_reg[3]_1 ),
        .O(add_ln117_fu_75_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx70_fu_30[2]_i_1 
       (.I0(\zext_ln114_reg_101_reg[3] ),
        .I1(\zext_ln114_reg_101_reg[3]_1 ),
        .I2(ap_loop_init_int),
        .I3(\zext_ln114_reg_101_reg[3]_2 ),
        .O(add_ln117_fu_75_p2[1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0E0F0F0)) 
    \idx70_fu_30[3]_i_1 
       (.I0(\zext_ln114_reg_101_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I3(\zext_ln114_reg_101_reg[3]_2 ),
        .I4(\zext_ln114_reg_101_reg[3]_0 ),
        .I5(\zext_ln114_reg_101_reg[3] ),
        .O(idx70_fu_300));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \idx70_fu_30[3]_i_2 
       (.I0(\zext_ln114_reg_101_reg[3]_1 ),
        .I1(\zext_ln114_reg_101_reg[3] ),
        .I2(\zext_ln114_reg_101_reg[3]_2 ),
        .I3(ap_loop_init_int),
        .I4(\zext_ln114_reg_101_reg[3]_0 ),
        .O(add_ln117_fu_75_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_101[0]_i_1 
       (.I0(\zext_ln114_reg_101_reg[3] ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\idx70_fu_30_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_101[1]_i_1 
       (.I0(\zext_ln114_reg_101_reg[3]_1 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\idx70_fu_30_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_101[2]_i_1 
       (.I0(\zext_ln114_reg_101_reg[3]_2 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\idx70_fu_30_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAFFFF)) 
    \zext_ln114_reg_101[3]_i_1 
       (.I0(\zext_ln114_reg_101_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I3(\zext_ln114_reg_101_reg[3]_2 ),
        .I4(\zext_ln114_reg_101_reg[3]_0 ),
        .I5(\zext_ln114_reg_101_reg[3] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_101[3]_i_2 
       (.I0(\zext_ln114_reg_101_reg[3]_0 ),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\idx70_fu_30_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_39
   (ADDRBWRADDR,
    \idx66_fu_30_reg[2] ,
    idx66_fu_300,
    \idx66_fu_30_reg[1] ,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0,
    D,
    \idx66_fu_30_reg[1]_0 ,
    \idx66_fu_30_reg[0] ,
    \idx66_fu_30_reg[0]_0 ,
    ap_loop_init_int_reg_0,
    \idx66_fu_30_reg[3] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
    ram_reg,
    ap_ready_int,
    Q,
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0,
    ram_reg_0,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg);
  output [2:0]ADDRBWRADDR;
  output \idx66_fu_30_reg[2] ;
  output idx66_fu_300;
  output [0:0]\idx66_fu_30_reg[1] ;
  output [2:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0;
  output [1:0]D;
  output \idx66_fu_30_reg[1]_0 ;
  output \idx66_fu_30_reg[0] ;
  output \idx66_fu_30_reg[0]_0 ;
  output ap_loop_init_int_reg_0;
  output \idx66_fu_30_reg[3] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg;
  input ram_reg;
  input ap_ready_int;
  input [1:0]Q;
  input grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0;
  input ram_reg_0;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;

  wire [2:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__21_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__22_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2_n_0;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg;
  wire grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0;
  wire [2:0]grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0;
  wire idx66_fu_300;
  wire \idx66_fu_30_reg[0] ;
  wire \idx66_fu_30_reg[0]_0 ;
  wire [0:0]\idx66_fu_30_reg[1] ;
  wire \idx66_fu_30_reg[1]_0 ;
  wire \idx66_fu_30_reg[2] ;
  wire \idx66_fu_30_reg[3] ;
  wire ram_reg;
  wire ram_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFFFF0D00)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__21
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__21_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__13
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(\idx66_fu_30_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__22
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__22_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__22_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF070F0F0)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2_n_0),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg),
        .I5(Q[0]),
        .O(\idx66_fu_30_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \idx66_fu_30[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx66_fu_30[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(\idx66_fu_30_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx66_fu_30[2]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg),
        .O(\idx66_fu_30_reg[0] ));
  LUT6 #(
    .INIT(64'hD0F0F0F0F0F0F0F0)) 
    \idx66_fu_30[3]_i_1 
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I3(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(idx66_fu_300));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \idx66_fu_30[3]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0),
        .O(\idx66_fu_30_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h2A2A2A2A0000FF00)) 
    ram_reg_i_6__7
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ram_reg_0),
        .I4(ap_ready_int),
        .I5(Q[1]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'h2A2A2A2A000000FF)) 
    ram_reg_i_7__7
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ram_reg),
        .I4(ap_ready_int),
        .I5(Q[1]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'h70FF)) 
    ram_reg_i_9__6
       (.I0(ap_loop_init_int),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I3(Q[1]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[0]_i_1__4 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[1]_i_1__4 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\idx66_fu_30_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[2]_i_1__4 
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[3]_i_1__4 
       (.I0(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0),
        .I1(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0[2]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_41
   (O,
    \dec12_i_in_fu_80_reg[7] ,
    \dec12_i_in_fu_80_reg[11] ,
    \dec12_i_in_fu_80_reg[15] ,
    \dec12_i_in_fu_80_reg[19] ,
    \dec12_i_in_fu_80_reg[23] ,
    \dec12_i_in_fu_80_reg[27] ,
    \dec12_i_in_fu_80_reg[30] ,
    D,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_init_int_reg_0,
    SR,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    Q,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[10] ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
    \ap_CS_fsm_reg[10]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    CO,
    dec12_i_in_fu_80_reg_3_sp_1,
    dec12_i_in_fu_80_reg,
    \dec12_i_in_fu_80_reg[3]_0 ,
    \dec12_i_in_fu_80_reg[3]_1 );
  output [3:0]O;
  output [3:0]\dec12_i_in_fu_80_reg[7] ;
  output [3:0]\dec12_i_in_fu_80_reg[11] ;
  output [3:0]\dec12_i_in_fu_80_reg[15] ;
  output [3:0]\dec12_i_in_fu_80_reg[19] ;
  output [3:0]\dec12_i_in_fu_80_reg[23] ;
  output [3:0]\dec12_i_in_fu_80_reg[27] ;
  output [3:0]\dec12_i_in_fu_80_reg[30] ;
  output [0:0]D;
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output ap_loop_init_int_reg_0;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [2:0]Q;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\ap_CS_fsm_reg[10] ;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg;
  input \ap_CS_fsm_reg[10]_0 ;
  input ap_enable_reg_pp0_iter0_reg;
  input [0:0]CO;
  input dec12_i_in_fu_80_reg_3_sp_1;
  input [31:0]dec12_i_in_fu_80_reg;
  input \dec12_i_in_fu_80_reg[3]_0 ;
  input \dec12_i_in_fu_80_reg[3]_1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]O;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__27_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__27_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dec12_i_in_fu_80[0]_i_10_n_0 ;
  wire \dec12_i_in_fu_80[0]_i_3_n_0 ;
  wire \dec12_i_in_fu_80[0]_i_4_n_0 ;
  wire \dec12_i_in_fu_80[0]_i_5_n_0 ;
  wire \dec12_i_in_fu_80[0]_i_6_n_0 ;
  wire \dec12_i_in_fu_80[0]_i_7_n_0 ;
  wire \dec12_i_in_fu_80[0]_i_8_n_0 ;
  wire \dec12_i_in_fu_80[0]_i_9_n_0 ;
  wire \dec12_i_in_fu_80[12]_i_2_n_0 ;
  wire \dec12_i_in_fu_80[12]_i_3_n_0 ;
  wire \dec12_i_in_fu_80[12]_i_4_n_0 ;
  wire \dec12_i_in_fu_80[12]_i_5_n_0 ;
  wire \dec12_i_in_fu_80[12]_i_6_n_0 ;
  wire \dec12_i_in_fu_80[12]_i_7_n_0 ;
  wire \dec12_i_in_fu_80[12]_i_8_n_0 ;
  wire \dec12_i_in_fu_80[12]_i_9_n_0 ;
  wire \dec12_i_in_fu_80[16]_i_2_n_0 ;
  wire \dec12_i_in_fu_80[16]_i_3_n_0 ;
  wire \dec12_i_in_fu_80[16]_i_4_n_0 ;
  wire \dec12_i_in_fu_80[16]_i_5_n_0 ;
  wire \dec12_i_in_fu_80[16]_i_6_n_0 ;
  wire \dec12_i_in_fu_80[16]_i_7_n_0 ;
  wire \dec12_i_in_fu_80[16]_i_8_n_0 ;
  wire \dec12_i_in_fu_80[16]_i_9_n_0 ;
  wire \dec12_i_in_fu_80[20]_i_2_n_0 ;
  wire \dec12_i_in_fu_80[20]_i_3_n_0 ;
  wire \dec12_i_in_fu_80[20]_i_4_n_0 ;
  wire \dec12_i_in_fu_80[20]_i_5_n_0 ;
  wire \dec12_i_in_fu_80[20]_i_6_n_0 ;
  wire \dec12_i_in_fu_80[20]_i_7_n_0 ;
  wire \dec12_i_in_fu_80[20]_i_8_n_0 ;
  wire \dec12_i_in_fu_80[20]_i_9_n_0 ;
  wire \dec12_i_in_fu_80[24]_i_2_n_0 ;
  wire \dec12_i_in_fu_80[24]_i_3_n_0 ;
  wire \dec12_i_in_fu_80[24]_i_4_n_0 ;
  wire \dec12_i_in_fu_80[24]_i_5_n_0 ;
  wire \dec12_i_in_fu_80[24]_i_6_n_0 ;
  wire \dec12_i_in_fu_80[24]_i_7_n_0 ;
  wire \dec12_i_in_fu_80[24]_i_8_n_0 ;
  wire \dec12_i_in_fu_80[24]_i_9_n_0 ;
  wire \dec12_i_in_fu_80[28]_i_2_n_0 ;
  wire \dec12_i_in_fu_80[28]_i_3_n_0 ;
  wire \dec12_i_in_fu_80[28]_i_4_n_0 ;
  wire \dec12_i_in_fu_80[28]_i_5_n_0 ;
  wire \dec12_i_in_fu_80[28]_i_6_n_0 ;
  wire \dec12_i_in_fu_80[28]_i_7_n_0 ;
  wire \dec12_i_in_fu_80[28]_i_8_n_0 ;
  wire \dec12_i_in_fu_80[4]_i_2_n_0 ;
  wire \dec12_i_in_fu_80[4]_i_3_n_0 ;
  wire \dec12_i_in_fu_80[4]_i_4_n_0 ;
  wire \dec12_i_in_fu_80[4]_i_5_n_0 ;
  wire \dec12_i_in_fu_80[4]_i_6_n_0 ;
  wire \dec12_i_in_fu_80[4]_i_7_n_0 ;
  wire \dec12_i_in_fu_80[4]_i_8_n_0 ;
  wire \dec12_i_in_fu_80[4]_i_9_n_0 ;
  wire \dec12_i_in_fu_80[8]_i_2_n_0 ;
  wire \dec12_i_in_fu_80[8]_i_3_n_0 ;
  wire \dec12_i_in_fu_80[8]_i_4_n_0 ;
  wire \dec12_i_in_fu_80[8]_i_5_n_0 ;
  wire \dec12_i_in_fu_80[8]_i_6_n_0 ;
  wire \dec12_i_in_fu_80[8]_i_7_n_0 ;
  wire \dec12_i_in_fu_80[8]_i_8_n_0 ;
  wire \dec12_i_in_fu_80[8]_i_9_n_0 ;
  wire [31:0]dec12_i_in_fu_80_reg;
  wire \dec12_i_in_fu_80_reg[0]_i_2_n_0 ;
  wire \dec12_i_in_fu_80_reg[0]_i_2_n_1 ;
  wire \dec12_i_in_fu_80_reg[0]_i_2_n_2 ;
  wire \dec12_i_in_fu_80_reg[0]_i_2_n_3 ;
  wire [3:0]\dec12_i_in_fu_80_reg[11] ;
  wire \dec12_i_in_fu_80_reg[12]_i_1_n_0 ;
  wire \dec12_i_in_fu_80_reg[12]_i_1_n_1 ;
  wire \dec12_i_in_fu_80_reg[12]_i_1_n_2 ;
  wire \dec12_i_in_fu_80_reg[12]_i_1_n_3 ;
  wire [3:0]\dec12_i_in_fu_80_reg[15] ;
  wire \dec12_i_in_fu_80_reg[16]_i_1_n_0 ;
  wire \dec12_i_in_fu_80_reg[16]_i_1_n_1 ;
  wire \dec12_i_in_fu_80_reg[16]_i_1_n_2 ;
  wire \dec12_i_in_fu_80_reg[16]_i_1_n_3 ;
  wire [3:0]\dec12_i_in_fu_80_reg[19] ;
  wire \dec12_i_in_fu_80_reg[20]_i_1_n_0 ;
  wire \dec12_i_in_fu_80_reg[20]_i_1_n_1 ;
  wire \dec12_i_in_fu_80_reg[20]_i_1_n_2 ;
  wire \dec12_i_in_fu_80_reg[20]_i_1_n_3 ;
  wire [3:0]\dec12_i_in_fu_80_reg[23] ;
  wire \dec12_i_in_fu_80_reg[24]_i_1_n_0 ;
  wire \dec12_i_in_fu_80_reg[24]_i_1_n_1 ;
  wire \dec12_i_in_fu_80_reg[24]_i_1_n_2 ;
  wire \dec12_i_in_fu_80_reg[24]_i_1_n_3 ;
  wire [3:0]\dec12_i_in_fu_80_reg[27] ;
  wire \dec12_i_in_fu_80_reg[28]_i_1_n_1 ;
  wire \dec12_i_in_fu_80_reg[28]_i_1_n_2 ;
  wire \dec12_i_in_fu_80_reg[28]_i_1_n_3 ;
  wire [3:0]\dec12_i_in_fu_80_reg[30] ;
  wire \dec12_i_in_fu_80_reg[3]_0 ;
  wire \dec12_i_in_fu_80_reg[3]_1 ;
  wire \dec12_i_in_fu_80_reg[4]_i_1_n_0 ;
  wire \dec12_i_in_fu_80_reg[4]_i_1_n_1 ;
  wire \dec12_i_in_fu_80_reg[4]_i_1_n_2 ;
  wire \dec12_i_in_fu_80_reg[4]_i_1_n_3 ;
  wire [3:0]\dec12_i_in_fu_80_reg[7] ;
  wire \dec12_i_in_fu_80_reg[8]_i_1_n_0 ;
  wire \dec12_i_in_fu_80_reg[8]_i_1_n_1 ;
  wire \dec12_i_in_fu_80_reg[8]_i_1_n_2 ;
  wire \dec12_i_in_fu_80_reg[8]_i_1_n_3 ;
  wire dec12_i_in_fu_80_reg_3_sn_1;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg;
  wire [3:3]\NLW_dec12_i_in_fu_80_reg[28]_i_1_CO_UNCONNECTED ;

  assign dec12_i_in_fu_80_reg_3_sn_1 = dec12_i_in_fu_80_reg_3_sp_1;
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \ap_CS_fsm[10]_i_1__1 
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(Q[0]),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[10]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[9]_i_4 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(Q[0]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__27
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(Q[0]),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__27_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__27_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F8FFF8FFF8FFF8F)) 
    ap_loop_init_int_i_1__27
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(Q[0]),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q[2]),
        .O(ap_loop_init_int_i_1__27_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__27_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEC000C0AA000000)) 
    \dec12_i_in_fu_80[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I5(CO),
        .O(ap_loop_init_int_reg_0));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[0]_i_10 
       (.I0(dec12_i_in_fu_80_reg[0]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \dec12_i_in_fu_80[0]_i_3 
       (.I0(\dec12_i_in_fu_80_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I4(dec12_i_in_fu_80_reg[3]),
        .O(\dec12_i_in_fu_80[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \dec12_i_in_fu_80[0]_i_4 
       (.I0(\dec12_i_in_fu_80_reg[3]_0 ),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I4(dec12_i_in_fu_80_reg[2]),
        .O(\dec12_i_in_fu_80[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \dec12_i_in_fu_80[0]_i_5 
       (.I0(dec12_i_in_fu_80_reg_3_sn_1),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I4(dec12_i_in_fu_80_reg[1]),
        .O(\dec12_i_in_fu_80[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[0]_i_6 
       (.I0(dec12_i_in_fu_80_reg[0]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC5555555)) 
    \dec12_i_in_fu_80[0]_i_7 
       (.I0(dec12_i_in_fu_80_reg[3]),
        .I1(\dec12_i_in_fu_80_reg[3]_1 ),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hC5555555)) 
    \dec12_i_in_fu_80[0]_i_8 
       (.I0(dec12_i_in_fu_80_reg[2]),
        .I1(\dec12_i_in_fu_80_reg[3]_0 ),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC5555555)) 
    \dec12_i_in_fu_80[0]_i_9 
       (.I0(dec12_i_in_fu_80_reg[1]),
        .I1(dec12_i_in_fu_80_reg_3_sn_1),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[12]_i_2 
       (.I0(dec12_i_in_fu_80_reg[15]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[12]_i_3 
       (.I0(dec12_i_in_fu_80_reg[14]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[12]_i_4 
       (.I0(dec12_i_in_fu_80_reg[13]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[12]_i_5 
       (.I0(dec12_i_in_fu_80_reg[12]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[12]_i_6 
       (.I0(dec12_i_in_fu_80_reg[15]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[12]_i_7 
       (.I0(dec12_i_in_fu_80_reg[14]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[12]_i_8 
       (.I0(dec12_i_in_fu_80_reg[13]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[12]_i_9 
       (.I0(dec12_i_in_fu_80_reg[12]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[16]_i_2 
       (.I0(dec12_i_in_fu_80_reg[19]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[16]_i_3 
       (.I0(dec12_i_in_fu_80_reg[18]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[16]_i_4 
       (.I0(dec12_i_in_fu_80_reg[17]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[16]_i_5 
       (.I0(dec12_i_in_fu_80_reg[16]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[16]_i_6 
       (.I0(dec12_i_in_fu_80_reg[19]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[16]_i_7 
       (.I0(dec12_i_in_fu_80_reg[18]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[16]_i_8 
       (.I0(dec12_i_in_fu_80_reg[17]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[16]_i_9 
       (.I0(dec12_i_in_fu_80_reg[16]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[20]_i_2 
       (.I0(dec12_i_in_fu_80_reg[23]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[20]_i_3 
       (.I0(dec12_i_in_fu_80_reg[22]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[20]_i_4 
       (.I0(dec12_i_in_fu_80_reg[21]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[20]_i_5 
       (.I0(dec12_i_in_fu_80_reg[20]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[20]_i_6 
       (.I0(dec12_i_in_fu_80_reg[23]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[20]_i_7 
       (.I0(dec12_i_in_fu_80_reg[22]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[20]_i_8 
       (.I0(dec12_i_in_fu_80_reg[21]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[20]_i_9 
       (.I0(dec12_i_in_fu_80_reg[20]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[20]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[24]_i_2 
       (.I0(dec12_i_in_fu_80_reg[27]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[24]_i_3 
       (.I0(dec12_i_in_fu_80_reg[26]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[24]_i_4 
       (.I0(dec12_i_in_fu_80_reg[25]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[24]_i_5 
       (.I0(dec12_i_in_fu_80_reg[24]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[24]_i_6 
       (.I0(dec12_i_in_fu_80_reg[27]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[24]_i_7 
       (.I0(dec12_i_in_fu_80_reg[26]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[24]_i_8 
       (.I0(dec12_i_in_fu_80_reg[25]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[24]_i_9 
       (.I0(dec12_i_in_fu_80_reg[24]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[24]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[28]_i_2 
       (.I0(dec12_i_in_fu_80_reg[30]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[28]_i_3 
       (.I0(dec12_i_in_fu_80_reg[29]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[28]_i_4 
       (.I0(dec12_i_in_fu_80_reg[28]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[28]_i_5 
       (.I0(dec12_i_in_fu_80_reg[31]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[28]_i_6 
       (.I0(dec12_i_in_fu_80_reg[30]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[28]_i_7 
       (.I0(dec12_i_in_fu_80_reg[29]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[28]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[28]_i_8 
       (.I0(dec12_i_in_fu_80_reg[28]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[28]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[4]_i_2 
       (.I0(dec12_i_in_fu_80_reg[7]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[4]_i_3 
       (.I0(dec12_i_in_fu_80_reg[6]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[4]_i_4 
       (.I0(dec12_i_in_fu_80_reg[5]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \dec12_i_in_fu_80[4]_i_5 
       (.I0(dec12_i_in_fu_80_reg_3_sn_1),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I4(dec12_i_in_fu_80_reg[4]),
        .O(\dec12_i_in_fu_80[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[4]_i_6 
       (.I0(dec12_i_in_fu_80_reg[7]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[4]_i_7 
       (.I0(dec12_i_in_fu_80_reg[6]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[4]_i_8 
       (.I0(dec12_i_in_fu_80_reg[5]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC5555555)) 
    \dec12_i_in_fu_80[4]_i_9 
       (.I0(dec12_i_in_fu_80_reg[4]),
        .I1(dec12_i_in_fu_80_reg_3_sn_1),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[8]_i_2 
       (.I0(dec12_i_in_fu_80_reg[11]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[8]_i_3 
       (.I0(dec12_i_in_fu_80_reg[10]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[8]_i_4 
       (.I0(dec12_i_in_fu_80_reg[9]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_80[8]_i_5 
       (.I0(dec12_i_in_fu_80_reg[8]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[8]_i_6 
       (.I0(dec12_i_in_fu_80_reg[11]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[8]_i_7 
       (.I0(dec12_i_in_fu_80_reg[10]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[8]_i_8 
       (.I0(dec12_i_in_fu_80_reg[9]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_80[8]_i_9 
       (.I0(dec12_i_in_fu_80_reg[8]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_80[8]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_80_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\dec12_i_in_fu_80_reg[0]_i_2_n_0 ,\dec12_i_in_fu_80_reg[0]_i_2_n_1 ,\dec12_i_in_fu_80_reg[0]_i_2_n_2 ,\dec12_i_in_fu_80_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_80[0]_i_3_n_0 ,\dec12_i_in_fu_80[0]_i_4_n_0 ,\dec12_i_in_fu_80[0]_i_5_n_0 ,\dec12_i_in_fu_80[0]_i_6_n_0 }),
        .O(O),
        .S({\dec12_i_in_fu_80[0]_i_7_n_0 ,\dec12_i_in_fu_80[0]_i_8_n_0 ,\dec12_i_in_fu_80[0]_i_9_n_0 ,\dec12_i_in_fu_80[0]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_80_reg[12]_i_1 
       (.CI(\dec12_i_in_fu_80_reg[8]_i_1_n_0 ),
        .CO({\dec12_i_in_fu_80_reg[12]_i_1_n_0 ,\dec12_i_in_fu_80_reg[12]_i_1_n_1 ,\dec12_i_in_fu_80_reg[12]_i_1_n_2 ,\dec12_i_in_fu_80_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_80[12]_i_2_n_0 ,\dec12_i_in_fu_80[12]_i_3_n_0 ,\dec12_i_in_fu_80[12]_i_4_n_0 ,\dec12_i_in_fu_80[12]_i_5_n_0 }),
        .O(\dec12_i_in_fu_80_reg[15] ),
        .S({\dec12_i_in_fu_80[12]_i_6_n_0 ,\dec12_i_in_fu_80[12]_i_7_n_0 ,\dec12_i_in_fu_80[12]_i_8_n_0 ,\dec12_i_in_fu_80[12]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_80_reg[16]_i_1 
       (.CI(\dec12_i_in_fu_80_reg[12]_i_1_n_0 ),
        .CO({\dec12_i_in_fu_80_reg[16]_i_1_n_0 ,\dec12_i_in_fu_80_reg[16]_i_1_n_1 ,\dec12_i_in_fu_80_reg[16]_i_1_n_2 ,\dec12_i_in_fu_80_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_80[16]_i_2_n_0 ,\dec12_i_in_fu_80[16]_i_3_n_0 ,\dec12_i_in_fu_80[16]_i_4_n_0 ,\dec12_i_in_fu_80[16]_i_5_n_0 }),
        .O(\dec12_i_in_fu_80_reg[19] ),
        .S({\dec12_i_in_fu_80[16]_i_6_n_0 ,\dec12_i_in_fu_80[16]_i_7_n_0 ,\dec12_i_in_fu_80[16]_i_8_n_0 ,\dec12_i_in_fu_80[16]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_80_reg[20]_i_1 
       (.CI(\dec12_i_in_fu_80_reg[16]_i_1_n_0 ),
        .CO({\dec12_i_in_fu_80_reg[20]_i_1_n_0 ,\dec12_i_in_fu_80_reg[20]_i_1_n_1 ,\dec12_i_in_fu_80_reg[20]_i_1_n_2 ,\dec12_i_in_fu_80_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_80[20]_i_2_n_0 ,\dec12_i_in_fu_80[20]_i_3_n_0 ,\dec12_i_in_fu_80[20]_i_4_n_0 ,\dec12_i_in_fu_80[20]_i_5_n_0 }),
        .O(\dec12_i_in_fu_80_reg[23] ),
        .S({\dec12_i_in_fu_80[20]_i_6_n_0 ,\dec12_i_in_fu_80[20]_i_7_n_0 ,\dec12_i_in_fu_80[20]_i_8_n_0 ,\dec12_i_in_fu_80[20]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_80_reg[24]_i_1 
       (.CI(\dec12_i_in_fu_80_reg[20]_i_1_n_0 ),
        .CO({\dec12_i_in_fu_80_reg[24]_i_1_n_0 ,\dec12_i_in_fu_80_reg[24]_i_1_n_1 ,\dec12_i_in_fu_80_reg[24]_i_1_n_2 ,\dec12_i_in_fu_80_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_80[24]_i_2_n_0 ,\dec12_i_in_fu_80[24]_i_3_n_0 ,\dec12_i_in_fu_80[24]_i_4_n_0 ,\dec12_i_in_fu_80[24]_i_5_n_0 }),
        .O(\dec12_i_in_fu_80_reg[27] ),
        .S({\dec12_i_in_fu_80[24]_i_6_n_0 ,\dec12_i_in_fu_80[24]_i_7_n_0 ,\dec12_i_in_fu_80[24]_i_8_n_0 ,\dec12_i_in_fu_80[24]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_80_reg[28]_i_1 
       (.CI(\dec12_i_in_fu_80_reg[24]_i_1_n_0 ),
        .CO({\NLW_dec12_i_in_fu_80_reg[28]_i_1_CO_UNCONNECTED [3],\dec12_i_in_fu_80_reg[28]_i_1_n_1 ,\dec12_i_in_fu_80_reg[28]_i_1_n_2 ,\dec12_i_in_fu_80_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dec12_i_in_fu_80[28]_i_2_n_0 ,\dec12_i_in_fu_80[28]_i_3_n_0 ,\dec12_i_in_fu_80[28]_i_4_n_0 }),
        .O(\dec12_i_in_fu_80_reg[30] ),
        .S({\dec12_i_in_fu_80[28]_i_5_n_0 ,\dec12_i_in_fu_80[28]_i_6_n_0 ,\dec12_i_in_fu_80[28]_i_7_n_0 ,\dec12_i_in_fu_80[28]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_80_reg[4]_i_1 
       (.CI(\dec12_i_in_fu_80_reg[0]_i_2_n_0 ),
        .CO({\dec12_i_in_fu_80_reg[4]_i_1_n_0 ,\dec12_i_in_fu_80_reg[4]_i_1_n_1 ,\dec12_i_in_fu_80_reg[4]_i_1_n_2 ,\dec12_i_in_fu_80_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_80[4]_i_2_n_0 ,\dec12_i_in_fu_80[4]_i_3_n_0 ,\dec12_i_in_fu_80[4]_i_4_n_0 ,\dec12_i_in_fu_80[4]_i_5_n_0 }),
        .O(\dec12_i_in_fu_80_reg[7] ),
        .S({\dec12_i_in_fu_80[4]_i_6_n_0 ,\dec12_i_in_fu_80[4]_i_7_n_0 ,\dec12_i_in_fu_80[4]_i_8_n_0 ,\dec12_i_in_fu_80[4]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_80_reg[8]_i_1 
       (.CI(\dec12_i_in_fu_80_reg[4]_i_1_n_0 ),
        .CO({\dec12_i_in_fu_80_reg[8]_i_1_n_0 ,\dec12_i_in_fu_80_reg[8]_i_1_n_1 ,\dec12_i_in_fu_80_reg[8]_i_1_n_2 ,\dec12_i_in_fu_80_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_80[8]_i_2_n_0 ,\dec12_i_in_fu_80[8]_i_3_n_0 ,\dec12_i_in_fu_80[8]_i_4_n_0 ,\dec12_i_in_fu_80[8]_i_5_n_0 }),
        .O(\dec12_i_in_fu_80_reg[11] ),
        .S({\dec12_i_in_fu_80[8]_i_6_n_0 ,\dec12_i_in_fu_80[8]_i_7_n_0 ,\dec12_i_in_fu_80[8]_i_8_n_0 ,\dec12_i_in_fu_80[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'h80)) 
    \idx109_fu_76[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_42
   (SR,
    D,
    \reuse_addr_reg_fu_38_reg[1] ,
    \reuse_addr_reg_fu_38_reg[0] ,
    \reuse_addr_reg_fu_38_reg[5] ,
    \idx97_fu_46_reg[1] ,
    \idx97_fu_46_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter2_reg,
    Q,
    reuse_addr_reg_fu_38,
    \idx97_fu_46_reg[0]_0 ,
    \idx97_fu_46_reg[0]_1 ,
    \idx97_fu_46_reg[0]_2 );
  output [0:0]SR;
  output [1:0]D;
  output \reuse_addr_reg_fu_38_reg[1] ;
  output \reuse_addr_reg_fu_38_reg[0] ;
  output \reuse_addr_reg_fu_38_reg[5] ;
  output \idx97_fu_46_reg[1] ;
  output \idx97_fu_46_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [1:0]Q;
  input [2:0]reuse_addr_reg_fu_38;
  input \idx97_fu_46_reg[0]_0 ;
  input \idx97_fu_46_reg[0]_1 ;
  input \idx97_fu_46_reg[0]_2 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__24_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__24_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg;
  wire \idx97_fu_46_reg[0] ;
  wire \idx97_fu_46_reg[0]_0 ;
  wire \idx97_fu_46_reg[0]_1 ;
  wire \idx97_fu_46_reg[0]_2 ;
  wire \idx97_fu_46_reg[1] ;
  wire [2:0]reuse_addr_reg_fu_38;
  wire \reuse_addr_reg_fu_38_reg[0] ;
  wire \reuse_addr_reg_fu_38_reg[1] ;
  wire \reuse_addr_reg_fu_38_reg[5] ;

  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_done_cache),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__24
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__24_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__24
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_init_int_i_1__24_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__24_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h00E6E6E6)) 
    \idx97_fu_46[0]_i_1 
       (.I0(\idx97_fu_46_reg[0]_2 ),
        .I1(\idx97_fu_46_reg[0]_0 ),
        .I2(\idx97_fu_46_reg[0]_1 ),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .O(\idx97_fu_46_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \idx97_fu_46[1]_i_1 
       (.I0(\idx97_fu_46_reg[0]_1 ),
        .I1(\idx97_fu_46_reg[0]_2 ),
        .I2(\idx97_fu_46_reg[0]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .O(\idx97_fu_46_reg[1] ));
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \reuse_addr_reg_fu_38[0]_i_1 
       (.I0(reuse_addr_reg_fu_38[0]),
        .I1(\idx97_fu_46_reg[0]_0 ),
        .I2(\idx97_fu_46_reg[0]_2 ),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .O(\reuse_addr_reg_fu_38_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \reuse_addr_reg_fu_38[1]_i_1 
       (.I0(reuse_addr_reg_fu_38[1]),
        .I1(\idx97_fu_46_reg[0]_0 ),
        .I2(\idx97_fu_46_reg[0]_1 ),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .O(\reuse_addr_reg_fu_38_reg[1] ));
  LUT4 #(
    .INIT(16'hF222)) 
    \reuse_addr_reg_fu_38[5]_i_1 
       (.I0(reuse_addr_reg_fu_38[2]),
        .I1(\idx97_fu_46_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .O(\reuse_addr_reg_fu_38_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reuse_reg_fu_42[7]_i_1 
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_43
   (D,
    \ap_CS_fsm_reg[1] ,
    E,
    \ap_CS_fsm_reg[16] ,
    \Clefia_enc_addr_reg_181_reg[1] ,
    \Clefia_enc_addr_reg_181_reg[0] ,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[3] ,
    Clefia_enc_ce0,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[3]_0 ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    Q,
    Clefia_enc_addr_reg_173_reg0,
    \int_Clefia_enc_shift0_reg[0] ,
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
    ram_reg_i_93__5_0,
    \ap_CS_fsm_reg[0] ,
    \indvars_iv_fu_52_reg[2] ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
    ap_rst_n,
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
    mem_reg,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
    mem_reg_0,
    ap_loop_init,
    mem_reg_1,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0,
    Clefia_enc_address0,
    \int_Clefia_enc_shift0_reg[1] ,
    \int_Clefia_enc_shift0_reg[0]_0 );
  output [2:0]D;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[16] ;
  output \Clefia_enc_addr_reg_181_reg[1] ;
  output \Clefia_enc_addr_reg_181_reg[0] ;
  output [2:0]ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[3] ;
  output Clefia_enc_ce0;
  output [1:0]\ap_CS_fsm_reg[5] ;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg;
  output grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg;
  output grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input Clefia_enc_addr_reg_173_reg0;
  input \int_Clefia_enc_shift0_reg[0] ;
  input grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0;
  input [0:0]ram_reg_i_93__5_0;
  input [1:0]\ap_CS_fsm_reg[0] ;
  input [2:0]\indvars_iv_fu_52_reg[2] ;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg;
  input ap_rst_n;
  input grp_ClefiaEncrypt_1_fu_190_ap_start_reg;
  input [2:0]mem_reg;
  input [3:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg;
  input mem_reg_0;
  input ap_loop_init;
  input mem_reg_1;
  input [0:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0;
  input [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0;
  input [1:0]Clefia_enc_address0;
  input \int_Clefia_enc_shift0_reg[1] ;
  input \int_Clefia_enc_shift0_reg[0]_0 ;

  wire Clefia_enc_addr_reg_173_reg0;
  wire \Clefia_enc_addr_reg_181_reg[0] ;
  wire \Clefia_enc_addr_reg_181_reg[1] ;
  wire [1:0]Clefia_enc_address0;
  wire Clefia_enc_ce0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__31_n_0;
  wire ap_done_reg1;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__31_n_0;
  wire [2:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg;
  wire grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0;
  wire grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0;
  wire grp_ClefiaEncrypt_1_fu_190_ap_start_reg;
  wire [0:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg;
  wire grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0;
  wire [2:0]\indvars_iv_fu_52_reg[2] ;
  wire \int_Clefia_enc_shift0_reg[0] ;
  wire \int_Clefia_enc_shift0_reg[0]_0 ;
  wire \int_Clefia_enc_shift0_reg[1] ;
  wire [2:0]mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_i_33_n_0;
  wire mem_reg_i_40_n_0;
  wire [3:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_i_251_n_0;
  wire [0:0]ram_reg_i_93__5_0;

  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \Clefia_enc_addr_reg_181[0]_i_1 
       (.I0(\indvars_iv_fu_52_reg[2] [0]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I2(\ap_CS_fsm_reg[0] [0]),
        .I3(ap_loop_init_int),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \Clefia_enc_addr_reg_181[1]_i_1 
       (.I0(\indvars_iv_fu_52_reg[2] [1]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I2(\ap_CS_fsm_reg[0] [0]),
        .I3(ap_loop_init_int),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \Clefia_enc_addr_reg_181[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvars_iv_fu_52_reg[2] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[0]_i_1__16 
       (.I0(\ap_CS_fsm_reg[0] [1]),
        .I1(E),
        .O(\ap_CS_fsm_reg[1] [0]));
  LUT6 #(
    .INIT(64'hBA00FFFFBA00BA00)) 
    \ap_CS_fsm[0]_i_1__17 
       (.I0(ap_done_reg1),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[3]),
        .I4(grp_ClefiaEncrypt_1_fu_190_ap_start_reg),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[16] [0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(ap_done_reg1),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm_reg[16] [1]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \ap_CS_fsm[17]_i_2 
       (.I0(\indvars_iv_fu_52_reg[2] [1]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[0] [0]),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I4(\indvars_iv_fu_52_reg[2] [0]),
        .I5(\indvars_iv_fu_52_reg[2] [2]),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_1__18 
       (.I0(E),
        .I1(\ap_CS_fsm_reg[0] [1]),
        .O(\ap_CS_fsm_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ram_reg[0]),
        .I1(\ap_CS_fsm_reg[16] [0]),
        .I2(ram_reg[1]),
        .O(\ap_CS_fsm_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(ram_reg[1]),
        .I1(\ap_CS_fsm_reg[16] [0]),
        .O(\ap_CS_fsm_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__31
       (.I0(ap_done_reg1),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__31_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__31_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    ap_loop_init_int_i_1__31
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[0] [1]),
        .O(ap_loop_init_int_i_1__31_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__31_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(ap_done_reg1),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .O(\ap_CS_fsm_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFF45FFFFFF0000)) 
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg_i_1
       (.I0(ap_done_reg1),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[3]),
        .I4(ram_reg[0]),
        .I5(grp_ClefiaEncrypt_1_fu_190_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \indvars_iv_fu_52[0]_i_1 
       (.I0(\indvars_iv_fu_52_reg[2] [1]),
        .I1(\indvars_iv_fu_52_reg[2] [2]),
        .I2(ap_loop_init_int),
        .I3(\indvars_iv_fu_52_reg[2] [0]),
        .O(ap_loop_init_int_reg_0[0]));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv_fu_52[1]_i_1 
       (.I0(\indvars_iv_fu_52_reg[2] [1]),
        .I1(ap_loop_init_int),
        .I2(\indvars_iv_fu_52_reg[2] [0]),
        .O(ap_loop_init_int_reg_0[1]));
  LUT6 #(
    .INIT(64'hFEFF000000000000)) 
    \indvars_iv_fu_52[2]_i_1 
       (.I0(\indvars_iv_fu_52_reg[2] [1]),
        .I1(ap_loop_init_int),
        .I2(\indvars_iv_fu_52_reg[2] [0]),
        .I3(\indvars_iv_fu_52_reg[2] [2]),
        .I4(\ap_CS_fsm_reg[0] [0]),
        .I5(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h1440)) 
    \indvars_iv_fu_52[2]_i_2 
       (.I0(ap_loop_init_int),
        .I1(\indvars_iv_fu_52_reg[2] [2]),
        .I2(\indvars_iv_fu_52_reg[2] [1]),
        .I3(\indvars_iv_fu_52_reg[2] [0]),
        .O(ap_loop_init_int_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFF4777B8880000)) 
    \int_Clefia_enc_shift0[0]_i_1 
       (.I0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I1(ram_reg[2]),
        .I2(ram_reg[1]),
        .I3(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0),
        .I4(Clefia_enc_address0[0]),
        .I5(\int_Clefia_enc_shift0_reg[0]_0 ),
        .O(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFF4777B8880000)) 
    \int_Clefia_enc_shift0[1]_i_1 
       (.I0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I1(ram_reg[2]),
        .I2(ram_reg[1]),
        .I3(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0),
        .I4(Clefia_enc_address0[1]),
        .I5(\int_Clefia_enc_shift0_reg[1] ),
        .O(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    mem_reg_i_2__0
       (.I0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg),
        .I1(ram_reg[2]),
        .I2(ram_reg[1]),
        .I3(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0),
        .O(Clefia_enc_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F08888)) 
    mem_reg_i_31
       (.I0(Q[1]),
        .I1(Clefia_enc_addr_reg_173_reg0),
        .I2(mem_reg_i_40_n_0),
        .I3(\int_Clefia_enc_shift0_reg[0] ),
        .I4(Q[3]),
        .I5(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0),
        .O(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0));
  LUT6 #(
    .INIT(64'hB8888888BBBBBBBB)) 
    mem_reg_i_33
       (.I0(mem_reg[2]),
        .I1(\ap_CS_fsm_reg[0] [1]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I3(\ap_CS_fsm_reg[0] [0]),
        .I4(ap_loop_init_int),
        .I5(\indvars_iv_fu_52_reg[2] [2]),
        .O(mem_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDDDDDDD)) 
    mem_reg_i_40
       (.I0(\indvars_iv_fu_52_reg[2] [2]),
        .I1(\indvars_iv_fu_52_reg[2] [0]),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I3(\ap_CS_fsm_reg[0] [0]),
        .I4(ap_loop_init_int),
        .I5(\indvars_iv_fu_52_reg[2] [1]),
        .O(mem_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    mem_reg_i_46
       (.I0(mem_reg[0]),
        .I1(\ap_CS_fsm_reg[0] [1]),
        .I2(\indvars_iv_fu_52_reg[2] [0]),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I4(\ap_CS_fsm_reg[0] [0]),
        .I5(ap_loop_init_int),
        .O(\Clefia_enc_addr_reg_181_reg[0] ));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    mem_reg_i_48
       (.I0(mem_reg[1]),
        .I1(\ap_CS_fsm_reg[0] [1]),
        .I2(\indvars_iv_fu_52_reg[2] [1]),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg),
        .I4(\ap_CS_fsm_reg[0] [0]),
        .I5(ap_loop_init_int),
        .O(\Clefia_enc_addr_reg_181_reg[1] ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    mem_reg_i_5__0
       (.I0(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0),
        .I1(ram_reg[2]),
        .I2(mem_reg_i_33_n_0),
        .I3(Q[3]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[5] [1]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    mem_reg_i_6__0
       (.I0(mem_reg_0),
        .I1(ap_loop_init),
        .I2(ram_reg[2]),
        .I3(mem_reg_i_33_n_0),
        .I4(Q[3]),
        .I5(mem_reg_1),
        .O(\ap_CS_fsm_reg[5] [0]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_251
       (.I0(D[1]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(ram_reg_i_93__5_0),
        .O(ram_reg_i_251_n_0));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFD00FD)) 
    ram_reg_i_93__5
       (.I0(ram_reg[1]),
        .I1(ram_reg_i_251_n_0),
        .I2(ram_reg_0),
        .I3(ram_reg[3]),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(\ap_CS_fsm_reg[3] ));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_44
   (D,
    E,
    ap_done_cache_reg_0,
    \Clefia_enc_addr_reg_173_reg[2] ,
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0,
    ap_loop_init_int_reg_0,
    \indvars_iv2_fu_52_reg[2] ,
    \ap_CS_fsm_reg[14] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \Clefia_enc_addr_reg_173_reg[2]_0 ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
    ap_rst_n,
    mem_reg_i_37,
    mem_reg,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0,
    mem_reg_i_39,
    mem_reg_i_37_0);
  output [1:0]D;
  output [0:0]E;
  output [1:0]ap_done_cache_reg_0;
  output \Clefia_enc_addr_reg_173_reg[2] ;
  output [1:0]grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0;
  output [2:0]ap_loop_init_int_reg_0;
  output [2:0]\indvars_iv2_fu_52_reg[2] ;
  output \ap_CS_fsm_reg[14] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input [2:0]\Clefia_enc_addr_reg_173_reg[2]_0 ;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg;
  input ap_rst_n;
  input [2:0]mem_reg_i_37;
  input [2:0]mem_reg;
  input [2:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0;
  input mem_reg_i_39;
  input mem_reg_i_37_0;

  wire \Clefia_enc_addr_reg_173_reg[2] ;
  wire [2:0]\Clefia_enc_addr_reg_173_reg[2]_0 ;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[14] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__30_n_0;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__30_n_0;
  wire [2:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [2:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0;
  wire [2:0]\indvars_iv2_fu_52_reg[2] ;
  wire [2:0]mem_reg;
  wire [2:0]mem_reg_i_37;
  wire mem_reg_i_37_0;
  wire mem_reg_i_39;
  wire mem_reg_i_42_n_0;
  wire mem_reg_i_45_n_0;
  wire mem_reg_i_47_n_0;

  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \Clefia_enc_addr_reg_173[0]_i_1 
       (.I0(\Clefia_enc_addr_reg_173_reg[2]_0 [0]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \Clefia_enc_addr_reg_173[1]_i_1 
       (.I0(\Clefia_enc_addr_reg_173_reg[2]_0 [1]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \Clefia_enc_addr_reg_173[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\Clefia_enc_addr_reg_173_reg[2]_0 [2]),
        .O(ap_loop_init_int_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[0]_i_1__15 
       (.I0(Q[1]),
        .I1(E),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(mem_reg_i_37[0]),
        .I1(ap_done_reg1),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .I3(ap_done_cache),
        .I4(mem_reg_i_37[1]),
        .O(ap_done_cache_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(mem_reg_i_37[1]),
        .O(ap_done_cache_reg_0[1]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_CS_fsm[16]_i_2 
       (.I0(\Clefia_enc_addr_reg_173_reg[2]_0 [2]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(\Clefia_enc_addr_reg_173_reg[2]_0 [1]),
        .I5(\Clefia_enc_addr_reg_173_reg[2]_0 [0]),
        .O(ap_done_reg1));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_1__17 
       (.I0(E),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__30
       (.I0(ap_done_reg1),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__30_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__30_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    ap_loop_init_int_i_1__30
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .O(ap_loop_init_int_i_1__30_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__30_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg_i_1
       (.I0(mem_reg_i_37[0]),
        .I1(ap_done_reg1),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .O(\ap_CS_fsm_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hF0FD)) 
    \indvars_iv2_fu_52[0]_i_1 
       (.I0(\Clefia_enc_addr_reg_173_reg[2]_0 [2]),
        .I1(\Clefia_enc_addr_reg_173_reg[2]_0 [1]),
        .I2(ap_loop_init_int),
        .I3(\Clefia_enc_addr_reg_173_reg[2]_0 [0]),
        .O(\indvars_iv2_fu_52_reg[2] [0]));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv2_fu_52[1]_i_1 
       (.I0(\Clefia_enc_addr_reg_173_reg[2]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(\Clefia_enc_addr_reg_173_reg[2]_0 [0]),
        .O(\indvars_iv2_fu_52_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFD000000000000)) 
    \indvars_iv2_fu_52[2]_i_1 
       (.I0(\Clefia_enc_addr_reg_173_reg[2]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(\Clefia_enc_addr_reg_173_reg[2]_0 [1]),
        .I3(\Clefia_enc_addr_reg_173_reg[2]_0 [0]),
        .I4(Q[0]),
        .I5(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h1220)) 
    \indvars_iv2_fu_52[2]_i_2 
       (.I0(\Clefia_enc_addr_reg_173_reg[2]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(\Clefia_enc_addr_reg_173_reg[2]_0 [0]),
        .I3(\Clefia_enc_addr_reg_173_reg[2]_0 [1]),
        .O(\indvars_iv2_fu_52_reg[2] [2]));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    mem_reg_i_34
       (.I0(mem_reg[2]),
        .I1(Q[1]),
        .I2(mem_reg_i_42_n_0),
        .I3(mem_reg_i_37[1]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0[2]),
        .O(\Clefia_enc_addr_reg_173_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    mem_reg_i_42
       (.I0(\Clefia_enc_addr_reg_173_reg[2]_0 [2]),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(mem_reg_i_42_n_0));
  MUXF7 mem_reg_i_43
       (.I0(mem_reg_i_45_n_0),
        .I1(mem_reg_i_37_0),
        .O(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0[0]),
        .S(mem_reg_i_37[2]));
  MUXF7 mem_reg_i_44
       (.I0(mem_reg_i_47_n_0),
        .I1(mem_reg_i_39),
        .O(grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0[1]),
        .S(mem_reg_i_37[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_i_45
       (.I0(mem_reg[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(mem_reg_i_37[1]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0[0]),
        .O(mem_reg_i_45_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_i_47
       (.I0(mem_reg[1]),
        .I1(Q[1]),
        .I2(ap_loop_init_int_reg_0[1]),
        .I3(mem_reg_i_37[1]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0[1]),
        .O(mem_reg_i_47_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_45
   (SR,
    D,
    \reuse_addr_reg_fu_38_reg[1] ,
    \reuse_addr_reg_fu_38_reg[0] ,
    \reuse_addr_reg_fu_38_reg[5] ,
    \idx101_fu_46_reg[1] ,
    \idx101_fu_46_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter2_reg,
    Q,
    reuse_addr_reg_fu_38,
    ap_enable_reg_pp0_iter1_1,
    \idx101_fu_46_reg[0]_0 ,
    \idx101_fu_46_reg[0]_1 );
  output [0:0]SR;
  output [1:0]D;
  output \reuse_addr_reg_fu_38_reg[1] ;
  output \reuse_addr_reg_fu_38_reg[0] ;
  output \reuse_addr_reg_fu_38_reg[5] ;
  output \idx101_fu_46_reg[1] ;
  output \idx101_fu_46_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [1:0]Q;
  input [2:0]reuse_addr_reg_fu_38;
  input ap_enable_reg_pp0_iter1_1;
  input \idx101_fu_46_reg[0]_0 ;
  input \idx101_fu_46_reg[0]_1 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__25_n_0;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__25_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg;
  wire \idx101_fu_46_reg[0] ;
  wire \idx101_fu_46_reg[0]_0 ;
  wire \idx101_fu_46_reg[0]_1 ;
  wire \idx101_fu_46_reg[1] ;
  wire [2:0]reuse_addr_reg_fu_38;
  wire \reuse_addr_reg_fu_38_reg[0] ;
  wire \reuse_addr_reg_fu_38_reg[1] ;
  wire \reuse_addr_reg_fu_38_reg[5] ;

  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__25
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__25_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__25_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__25
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_init_int_i_1__25_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__25_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00E6E6E6)) 
    \idx101_fu_46[0]_i_1 
       (.I0(\idx101_fu_46_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter1_1),
        .I2(\idx101_fu_46_reg[0]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .O(\idx101_fu_46_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \idx101_fu_46[1]_i_1 
       (.I0(\idx101_fu_46_reg[0]_0 ),
        .I1(\idx101_fu_46_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter1_1),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .O(\idx101_fu_46_reg[1] ));
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \reuse_addr_reg_fu_38[0]_i_1__0 
       (.I0(reuse_addr_reg_fu_38[0]),
        .I1(ap_enable_reg_pp0_iter1_1),
        .I2(\idx101_fu_46_reg[0]_1 ),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .O(\reuse_addr_reg_fu_38_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \reuse_addr_reg_fu_38[1]_i_1__0 
       (.I0(reuse_addr_reg_fu_38[1]),
        .I1(ap_enable_reg_pp0_iter1_1),
        .I2(\idx101_fu_46_reg[0]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .O(\reuse_addr_reg_fu_38_reg[1] ));
  LUT4 #(
    .INIT(16'hF222)) 
    \reuse_addr_reg_fu_38[5]_i_1__0 
       (.I0(reuse_addr_reg_fu_38[2]),
        .I1(ap_enable_reg_pp0_iter1_1),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .O(\reuse_addr_reg_fu_38_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reuse_reg_fu_42[7]_i_1__0 
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_46
   (grp_ClefiaEncrypt_1_fu_190_pt_address0,
    \src_assign_fu_44_reg[3] ,
    \src_assign_fu_44_reg[2] ,
    src_assign_fu_440,
    D,
    add_ln117_fu_88_p2,
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg,
    \src_assign_fu_44_reg[0] ,
    \src_assign_fu_44_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    \int_pt_shift0_reg[0] ,
    ap_done_cache_reg_0,
    \zext_ln114_reg_112_reg[2] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
    Q,
    \int_pt_shift0_reg[0]_0 ,
    \int_pt_shift0_reg[1] );
  output [1:0]grp_ClefiaEncrypt_1_fu_190_pt_address0;
  output [1:0]\src_assign_fu_44_reg[3] ;
  output \src_assign_fu_44_reg[2] ;
  output src_assign_fu_440;
  output [1:0]D;
  output [3:0]add_ln117_fu_88_p2;
  output grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg;
  output \src_assign_fu_44_reg[0] ;
  output \src_assign_fu_44_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \int_pt_shift0_reg[0] ;
  input ap_done_cache_reg_0;
  input \zext_ln114_reg_112_reg[2] ;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_ClefiaEncrypt_1_fu_190_ap_start_reg;
  input [1:0]Q;
  input \int_pt_shift0_reg[0]_0 ;
  input \int_pt_shift0_reg[1] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln117_fu_88_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__23_n_0;
  wire ap_done_cache_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__23_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaEncrypt_1_fu_190_ap_start_reg;
  wire grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg;
  wire [1:0]grp_ClefiaEncrypt_1_fu_190_pt_address0;
  wire \int_pt_shift0_reg[0] ;
  wire \int_pt_shift0_reg[0]_0 ;
  wire \int_pt_shift0_reg[1] ;
  wire src_assign_fu_440;
  wire \src_assign_fu_44_reg[0] ;
  wire \src_assign_fu_44_reg[1] ;
  wire \src_assign_fu_44_reg[2] ;
  wire [1:0]\src_assign_fu_44_reg[3] ;
  wire \zext_ln114_reg_112_reg[2] ;

  LUT6 #(
    .INIT(64'h8888FF8F88888888)) 
    \ap_CS_fsm[1]_i_1__19 
       (.I0(grp_ClefiaEncrypt_1_fu_190_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_done_cache),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache_reg_0),
        .I3(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__23
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__23_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__16
       (.I0(\zext_ln114_reg_112_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_done_cache_reg_0),
        .I4(\int_pt_shift0_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(\src_assign_fu_44_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__23
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__23_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__23_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_i_1
       (.I0(\src_assign_fu_44_reg[2] ),
        .I1(grp_ClefiaEncrypt_1_fu_190_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_done_cache_reg_0),
        .O(grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \int_pt_shift0[0]_i_1 
       (.I0(\int_pt_shift0_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\int_pt_shift0_reg[0]_0 ),
        .O(\src_assign_fu_44_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \int_pt_shift0[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\int_pt_shift0_reg[1] ),
        .O(\src_assign_fu_44_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \src_assign_fu_44[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\int_pt_shift0_reg[0] ),
        .O(add_ln117_fu_88_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \src_assign_fu_44[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(\int_pt_shift0_reg[0] ),
        .O(add_ln117_fu_88_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \src_assign_fu_44[2]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(\int_pt_shift0_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\zext_ln114_reg_112_reg[2] ),
        .O(add_ln117_fu_88_p2[2]));
  LUT6 #(
    .INIT(64'hF700FF00FF00FF00)) 
    \src_assign_fu_44[3]_i_1 
       (.I0(\zext_ln114_reg_112_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_done_cache_reg_0),
        .I4(\int_pt_shift0_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(src_assign_fu_440));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \src_assign_fu_44[3]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(\int_pt_shift0_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\zext_ln114_reg_112_reg[2] ),
        .O(add_ln117_fu_88_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_112[0]_i_1 
       (.I0(\int_pt_shift0_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .O(grp_ClefiaEncrypt_1_fu_190_pt_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_112[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .O(grp_ClefiaEncrypt_1_fu_190_pt_address0[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_112[2]_i_1 
       (.I0(\zext_ln114_reg_112_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .O(\src_assign_fu_44_reg[3] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_112[3]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .O(\src_assign_fu_44_reg[3] [1]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_47
   (rout_address0,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0,
    \dst_assign_30_fu_44_reg[2] ,
    dst_assign_30_fu_440,
    D,
    add_ln117_fu_88_p2,
    \ap_CS_fsm_reg[12] ,
    ap_rst_n_inv,
    ap_clk,
    \zext_ln114_reg_112_reg[0] ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
    Q,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0,
    \zext_ln114_reg_112_reg[2] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg);
  output [3:0]rout_address0;
  output [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0;
  output \dst_assign_30_fu_44_reg[2] ;
  output dst_assign_30_fu_440;
  output [1:0]D;
  output [3:0]add_ln117_fu_88_p2;
  output \ap_CS_fsm_reg[12] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \zext_ln114_reg_112_reg[0] ;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg;
  input [1:0]Q;
  input [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0;
  input \zext_ln114_reg_112_reg[2] ;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln117_fu_88_p2;
  wire \ap_CS_fsm_reg[12] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__29_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__29_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_assign_30_fu_440;
  wire \dst_assign_30_fu_44_reg[2] ;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0;
  wire [3:0]rout_address0;
  wire \zext_ln114_reg_112_reg[0] ;
  wire \zext_ln114_reg_112_reg[2] ;

  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[13]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[14]_i_1__1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__29
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__29_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__29_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__19
       (.I0(\zext_ln114_reg_112_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .I4(\zext_ln114_reg_112_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(\dst_assign_30_fu_44_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__29
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__29_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__29_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dst_assign_30_fu_44[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\zext_ln114_reg_112_reg[0] ),
        .O(add_ln117_fu_88_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \dst_assign_30_fu_44[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(\zext_ln114_reg_112_reg[0] ),
        .O(add_ln117_fu_88_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \dst_assign_30_fu_44[2]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(\zext_ln114_reg_112_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\zext_ln114_reg_112_reg[2] ),
        .O(add_ln117_fu_88_p2[2]));
  LUT6 #(
    .INIT(64'hF700FF00FF00FF00)) 
    \dst_assign_30_fu_44[3]_i_1 
       (.I0(\zext_ln114_reg_112_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .I4(\zext_ln114_reg_112_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(dst_assign_30_fu_440));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \dst_assign_30_fu_44[3]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(\zext_ln114_reg_112_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(\zext_ln114_reg_112_reg[2] ),
        .O(add_ln117_fu_88_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\dst_assign_30_fu_44_reg[2] ),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .O(\ap_CS_fsm_reg[12] ));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_2
       (.I0(\zext_ln114_reg_112_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .I3(Q[1]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0[0]),
        .O(rout_address0[0]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_3__0
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .I3(Q[1]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0[1]),
        .O(rout_address0[1]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_4__0
       (.I0(\zext_ln114_reg_112_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .I3(Q[1]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0[2]),
        .O(rout_address0[2]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_5__0
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .I3(Q[1]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0[3]),
        .O(rout_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_112[0]_i_1__0 
       (.I0(\zext_ln114_reg_112_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_112[1]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_112[2]_i_1__0 
       (.I0(\zext_ln114_reg_112_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_112[3]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0[3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_48
   (ADDRBWRADDR,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0,
    \idx119_fu_30_reg[2] ,
    idx119_fu_300,
    D,
    add_ln117_fu_74_p2,
    \ap_CS_fsm_reg[10] ,
    ap_rst_n_inv,
    ap_clk,
    ram_reg,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
    Q,
    ADDRARDADDR,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg);
  output [3:0]ADDRBWRADDR;
  output [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0;
  output \idx119_fu_30_reg[2] ;
  output idx119_fu_300;
  output [1:0]D;
  output [3:0]add_ln117_fu_74_p2;
  output \ap_CS_fsm_reg[10] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ram_reg;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg;
  input [1:0]Q;
  input [2:0]ADDRARDADDR;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln117_fu_74_p2;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__28_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__28_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0;
  wire idx119_fu_300;
  wire \idx119_fu_30_reg[2] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[11]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[12]_i_1__1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__28
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__28_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__28_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__18
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .I4(ram_reg_2),
        .I5(ram_reg_0),
        .O(\idx119_fu_30_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__28
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__28_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__28_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\idx119_fu_30_reg[2] ),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .O(\ap_CS_fsm_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \idx119_fu_30[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ram_reg_2),
        .O(add_ln117_fu_74_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx119_fu_30[1]_i_1 
       (.I0(ram_reg),
        .I1(ap_loop_init_int),
        .I2(ram_reg_2),
        .O(add_ln117_fu_74_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx119_fu_30[2]_i_1 
       (.I0(ram_reg),
        .I1(ram_reg_2),
        .I2(ap_loop_init_int),
        .I3(ram_reg_1),
        .O(add_ln117_fu_74_p2[2]));
  LUT6 #(
    .INIT(64'hF700FF00FF00FF00)) 
    \idx119_fu_30[3]_i_1 
       (.I0(ram_reg_1),
        .I1(ram_reg),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .I4(ram_reg_2),
        .I5(ram_reg_0),
        .O(idx119_fu_300));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx119_fu_30[3]_i_2 
       (.I0(ram_reg_0),
        .I1(ram_reg_2),
        .I2(ap_loop_init_int),
        .I3(ram_reg),
        .I4(ram_reg_1),
        .O(add_ln117_fu_74_p2[3]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_6__8
       (.I0(ram_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .I3(Q[1]),
        .I4(ADDRARDADDR[2]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_7__8
       (.I0(ram_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .I3(Q[1]),
        .I4(ADDRARDADDR[1]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_8__7
       (.I0(ram_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .I3(Q[1]),
        .I4(ADDRARDADDR[0]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'h70FF)) 
    ram_reg_i_9__10
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ram_reg_2),
        .I3(Q[1]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_7_reg_98[0]_i_1 
       (.I0(ram_reg_2),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_7_reg_98[1]_i_1 
       (.I0(ram_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_7_reg_98[2]_i_1 
       (.I0(ram_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_7_reg_98[3]_i_1 
       (.I0(ram_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0[3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_49
   (rin_address0,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0,
    \idx105_fu_30_reg[2] ,
    idx105_fu_300,
    D,
    add_ln117_fu_74_p2,
    \ap_CS_fsm_reg[6] ,
    ap_rst_n_inv,
    ap_clk,
    \zext_ln114_reg_98_reg[0] ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
    Q,
    \q1_reg[7] ,
    \zext_ln114_reg_98_reg[2] ,
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    \q1_reg[7]_0 ,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    icmp_ln193_fu_152_p2,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[9]_0 );
  output [3:0]rin_address0;
  output [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0;
  output \idx105_fu_30_reg[2] ;
  output idx105_fu_300;
  output [2:0]D;
  output [3:0]add_ln117_fu_74_p2;
  output \ap_CS_fsm_reg[6] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \zext_ln114_reg_98_reg[0] ;
  input grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg;
  input [5:0]Q;
  input \q1_reg[7] ;
  input \zext_ln114_reg_98_reg[2] ;
  input [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input \q1_reg[7]_0 ;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input icmp_ln193_fu_152_p2;
  input \ap_CS_fsm_reg[9] ;
  input \ap_CS_fsm_reg[9]_0 ;

  wire [2:0]D;
  wire [5:0]Q;
  wire [3:0]add_ln117_fu_74_p2;
  wire \ap_CS_fsm[9]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__26_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__26_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg;
  wire [3:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0;
  wire [1:0]grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  wire icmp_ln193_fu_152_p2;
  wire idx105_fu_300;
  wire \idx105_fu_30_reg[2] ;
  wire \q1_reg[7] ;
  wire \q1_reg[7]_0 ;
  wire ram_reg_0_15_0_0_i_13_n_0;
  wire [3:0]rin_address0;
  wire \zext_ln114_reg_98_reg[0] ;
  wire \zext_ln114_reg_98_reg[2] ;

  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[7]_i_1__2 
       (.I0(Q[2]),
        .I1(ap_done_cache),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h0000F200)) 
    \ap_CS_fsm[8]_i_1__3 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(Q[3]),
        .I4(icmp_ln193_fu_152_p2),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888F88)) 
    \ap_CS_fsm[9]_i_1__2 
       (.I0(icmp_ln193_fu_152_p2),
        .I1(\ap_CS_fsm[9]_i_3__2_n_0 ),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(Q[5]),
        .I4(\ap_CS_fsm_reg[9]_0 ),
        .I5(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[9]_i_3__2 
       (.I0(Q[3]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .I3(ap_done_cache),
        .O(\ap_CS_fsm[9]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__26
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__26_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__26_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__17
       (.I0(\zext_ln114_reg_98_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .I4(\zext_ln114_reg_98_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(\idx105_fu_30_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__26
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__26_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__26_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(\idx105_fu_30_reg[2] ),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .O(\ap_CS_fsm_reg[6] ));
  LUT2 #(
    .INIT(4'hB)) 
    \idx105_fu_30[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .O(add_ln117_fu_74_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx105_fu_30[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(\zext_ln114_reg_98_reg[0] ),
        .O(add_ln117_fu_74_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx105_fu_30[2]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\zext_ln114_reg_98_reg[2] ),
        .O(add_ln117_fu_74_p2[2]));
  LUT6 #(
    .INIT(64'hF700FF00FF00FF00)) 
    \idx105_fu_30[3]_i_1 
       (.I0(\zext_ln114_reg_98_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .I4(\zext_ln114_reg_98_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(idx105_fu_300));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx105_fu_30[3]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\zext_ln114_reg_98_reg[2] ),
        .O(add_ln117_fu_74_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_0_0_i_13
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_0_15_0_0_i_13_n_0));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_3
       (.I0(\zext_ln114_reg_98_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .I3(Q[3]),
        .I4(\q1_reg[7] ),
        .O(rin_address0[0]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_4
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .I3(Q[3]),
        .I4(\q1_reg[7]_0 ),
        .O(rin_address0[1]));
  LUT6 #(
    .INIT(64'h2F2F2F2F2F2F2F20)) 
    ram_reg_0_15_0_0_i_5
       (.I0(\zext_ln114_reg_98_reg[2] ),
        .I1(ram_reg_0_15_0_0_i_13_n_0),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[0]),
        .I5(Q[0]),
        .O(rin_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    ram_reg_0_15_0_0_i_6
       (.I0(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0[3]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[1]),
        .O(rin_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[0]_i_1__5 
       (.I0(\zext_ln114_reg_98_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[1]_i_1__5 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[2]_i_1__5 
       (.I0(\zext_ln114_reg_98_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[3]_i_1__5 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg),
        .O(grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0[3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_5
   (\ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[13] ,
    ap_sig_allocacmp_idx_i44_load,
    D,
    \idx_i44_fu_34_reg[3] ,
    \idx_i44_fu_34_reg[1] ,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready,
    E,
    idx_i44_fu_340,
    \idx_i44_fu_34_reg[4] ,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
    ap_done_cache_reg_0,
    \idx_i44_fu_34_reg[3]_0 ,
    \idx_i44_fu_34_reg[2] ,
    \idx_i44_fu_34_reg[0] ,
    S,
    ap_done_cache_reg_1,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg,
    grp_ClefiaKeySet192_fu_162_rk_address1,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    \rk_addr_reg_147_reg[7] ,
    \rk_addr_reg_147_reg[7]_0 ,
    \rk_addr_reg_147_reg[7]_1 ,
    \rk_addr_reg_147_reg[7]_2 ,
    \rk_addr_reg_147_reg[7]_3 ,
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0,
    trunc_ln374_reg_287,
    ap_rst_n,
    Q);
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[13] ;
  output [0:0]ap_sig_allocacmp_idx_i44_load;
  output [7:0]D;
  output \idx_i44_fu_34_reg[3] ;
  output [1:0]\idx_i44_fu_34_reg[1] ;
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready;
  output [0:0]E;
  output idx_i44_fu_340;
  output \idx_i44_fu_34_reg[4] ;
  output grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  output ap_done_cache_reg_0;
  output \idx_i44_fu_34_reg[3]_0 ;
  output \idx_i44_fu_34_reg[2] ;
  output \idx_i44_fu_34_reg[0] ;
  output [0:0]S;
  input ap_done_cache_reg_1;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [2:0]grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg;
  input [0:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  input [0:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input \rk_addr_reg_147_reg[7] ;
  input \rk_addr_reg_147_reg[7]_0 ;
  input \rk_addr_reg_147_reg[7]_1 ;
  input \rk_addr_reg_147_reg[7]_2 ;
  input \rk_addr_reg_147_reg[7]_3 ;
  input grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0;
  input trunc_ln374_reg_287;
  input ap_rst_n;
  input [0:0]Q;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__6_n_0;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_0;
  wire ap_rst_n;
  wire [0:0]ap_sig_allocacmp_idx_i44_load;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0;
  wire [2:0]grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg;
  wire grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0;
  wire [0:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg;
  wire idx_i44_fu_340;
  wire \idx_i44_fu_34[4]_i_3_n_0 ;
  wire \idx_i44_fu_34[4]_i_4_n_0 ;
  wire \idx_i44_fu_34_reg[0] ;
  wire [1:0]\idx_i44_fu_34_reg[1] ;
  wire \idx_i44_fu_34_reg[2] ;
  wire \idx_i44_fu_34_reg[3] ;
  wire \idx_i44_fu_34_reg[3]_0 ;
  wire \idx_i44_fu_34_reg[4] ;
  wire [0:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire \rk_addr_reg_147_reg[7] ;
  wire \rk_addr_reg_147_reg[7]_0 ;
  wire \rk_addr_reg_147_reg[7]_1 ;
  wire \rk_addr_reg_147_reg[7]_2 ;
  wire \rk_addr_reg_147_reg[7]_3 ;
  wire trunc_ln374_reg_287;

  LUT4 #(
    .INIT(16'h95AA)) 
    add_ln121_fu_109_p2_carry_i_1
       (.I0(Q),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rk_addr_reg_147_reg[7] ),
        .O(S));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(ap_done_cache_reg_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[1]),
        .I2(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0),
        .I3(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[2]),
        .O(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \ap_CS_fsm[9]_i_3 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .I2(trunc_ln374_reg_287),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__6
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__6_n_0),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__4
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .I1(\idx_i44_fu_34[4]_i_3_n_0 ),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__6
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    g0_b0__1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\rk_addr_reg_147_reg[7] ),
        .I3(\idx_i44_fu_34_reg[1] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    g0_b1__1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\rk_addr_reg_147_reg[7] ),
        .I3(\idx_i44_fu_34_reg[1] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    g0_b2__1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\rk_addr_reg_147_reg[7] ),
        .I3(ap_sig_allocacmp_idx_i44_load),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    g0_b3__1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\rk_addr_reg_147_reg[7] ),
        .I3(\idx_i44_fu_34_reg[3] ),
        .O(D[3]));
  LUT1 #(
    .INIT(2'h1)) 
    g0_b4__2
       (.I0(\idx_i44_fu_34_reg[1] [0]),
        .O(D[4]));
  LUT1 #(
    .INIT(2'h1)) 
    g0_b5__2
       (.I0(\idx_i44_fu_34_reg[1] [1]),
        .O(D[5]));
  LUT1 #(
    .INIT(2'h1)) 
    g0_b6__2
       (.I0(ap_sig_allocacmp_idx_i44_load),
        .O(D[6]));
  LUT1 #(
    .INIT(2'h1)) 
    g0_b7__1
       (.I0(\idx_i44_fu_34_reg[3] ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    g0_b7__1_i_1
       (.I0(\rk_addr_reg_147_reg[7]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .O(\idx_i44_fu_34_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[0]),
        .I1(\idx_i44_fu_34[4]_i_3_n_0 ),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_i44_fu_34[1]_i_1 
       (.I0(\rk_addr_reg_147_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\rk_addr_reg_147_reg[7]_1 ),
        .O(\idx_i44_fu_34_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \idx_i44_fu_34[2]_i_1 
       (.I0(\rk_addr_reg_147_reg[7]_3 ),
        .I1(\rk_addr_reg_147_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(\rk_addr_reg_147_reg[7]_2 ),
        .O(\idx_i44_fu_34_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx_i44_fu_34[3]_i_1 
       (.I0(\rk_addr_reg_147_reg[7]_0 ),
        .I1(\rk_addr_reg_147_reg[7]_2 ),
        .I2(ap_loop_init_int),
        .I3(\rk_addr_reg_147_reg[7]_1 ),
        .I4(\rk_addr_reg_147_reg[7]_3 ),
        .O(\idx_i44_fu_34_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx_i44_fu_34[4]_i_1 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .I1(\idx_i44_fu_34[4]_i_3_n_0 ),
        .O(idx_i44_fu_340));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \idx_i44_fu_34[4]_i_2 
       (.I0(\rk_addr_reg_147_reg[7] ),
        .I1(\rk_addr_reg_147_reg[7]_0 ),
        .I2(\idx_i44_fu_34[4]_i_4_n_0 ),
        .I3(\rk_addr_reg_147_reg[7]_3 ),
        .I4(\rk_addr_reg_147_reg[7]_1 ),
        .I5(\rk_addr_reg_147_reg[7]_2 ),
        .O(\idx_i44_fu_34_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \idx_i44_fu_34[4]_i_3 
       (.I0(\rk_addr_reg_147_reg[7]_3 ),
        .I1(\rk_addr_reg_147_reg[7]_2 ),
        .I2(\rk_addr_reg_147_reg[7]_1 ),
        .I3(\rk_addr_reg_147_reg[7]_0 ),
        .I4(\rk_addr_reg_147_reg[7] ),
        .I5(\idx_i44_fu_34[4]_i_4_n_0 ),
        .O(\idx_i44_fu_34[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx_i44_fu_34[4]_i_4 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\idx_i44_fu_34[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFC0CAAAA)) 
    ram_reg_i_61__7
       (.I0(grp_ClefiaKeySet192_fu_162_rk_address1),
        .I1(ap_sig_allocacmp_idx_i44_load),
        .I2(grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg[2]),
        .I3(ram_reg),
        .I4(ram_reg_0),
        .I5(ram_reg_1),
        .O(\ap_CS_fsm_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rk_addr_reg_147[0]_i_1 
       (.I0(\rk_addr_reg_147_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .O(\idx_i44_fu_34_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rk_addr_reg_147[1]_i_1 
       (.I0(\rk_addr_reg_147_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .O(\idx_i44_fu_34_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rk_addr_reg_147[2]_i_1 
       (.I0(\rk_addr_reg_147_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i44_load));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \rk_addr_reg_147[7]_i_1 
       (.I0(\idx_i44_fu_34[4]_i_4_n_0 ),
        .I1(\rk_addr_reg_147_reg[7] ),
        .I2(\rk_addr_reg_147_reg[7]_0 ),
        .I3(\rk_addr_reg_147_reg[7]_1 ),
        .I4(\rk_addr_reg_147_reg[7]_2 ),
        .I5(\rk_addr_reg_147_reg[7]_3 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_51
   (D,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_init_int_reg_0,
    SR,
    O,
    \dec12_i_in_fu_82_reg[7] ,
    \dec12_i_in_fu_82_reg[11] ,
    \dec12_i_in_fu_82_reg[15] ,
    \dec12_i_in_fu_82_reg[19] ,
    \dec12_i_in_fu_82_reg[23] ,
    \dec12_i_in_fu_82_reg[27] ,
    \dec12_i_in_fu_82_reg[30] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    Q,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[10] ,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
    \ap_CS_fsm_reg[10]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    CO,
    r_1_reg_126,
    dec12_i_in_fu_82_reg);
  output [0:0]D;
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output ap_loop_init_int_reg_0;
  output [0:0]SR;
  output [3:0]O;
  output [3:0]\dec12_i_in_fu_82_reg[7] ;
  output [3:0]\dec12_i_in_fu_82_reg[11] ;
  output [3:0]\dec12_i_in_fu_82_reg[15] ;
  output [3:0]\dec12_i_in_fu_82_reg[19] ;
  output [3:0]\dec12_i_in_fu_82_reg[23] ;
  output [3:0]\dec12_i_in_fu_82_reg[27] ;
  output [3:0]\dec12_i_in_fu_82_reg[30] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [2:0]Q;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\ap_CS_fsm_reg[10] ;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg;
  input \ap_CS_fsm_reg[10]_0 ;
  input ap_enable_reg_pp0_iter0_reg;
  input [0:0]CO;
  input [2:0]r_1_reg_126;
  input [31:0]dec12_i_in_fu_82_reg;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]O;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__37_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__37_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dec12_i_in_fu_82[0]_i_10_n_0 ;
  wire \dec12_i_in_fu_82[0]_i_3_n_0 ;
  wire \dec12_i_in_fu_82[0]_i_4_n_0 ;
  wire \dec12_i_in_fu_82[0]_i_5_n_0 ;
  wire \dec12_i_in_fu_82[0]_i_6_n_0 ;
  wire \dec12_i_in_fu_82[0]_i_7_n_0 ;
  wire \dec12_i_in_fu_82[0]_i_8_n_0 ;
  wire \dec12_i_in_fu_82[0]_i_9_n_0 ;
  wire \dec12_i_in_fu_82[12]_i_2_n_0 ;
  wire \dec12_i_in_fu_82[12]_i_3_n_0 ;
  wire \dec12_i_in_fu_82[12]_i_4_n_0 ;
  wire \dec12_i_in_fu_82[12]_i_5_n_0 ;
  wire \dec12_i_in_fu_82[12]_i_6_n_0 ;
  wire \dec12_i_in_fu_82[12]_i_7_n_0 ;
  wire \dec12_i_in_fu_82[12]_i_8_n_0 ;
  wire \dec12_i_in_fu_82[12]_i_9_n_0 ;
  wire \dec12_i_in_fu_82[16]_i_2_n_0 ;
  wire \dec12_i_in_fu_82[16]_i_3_n_0 ;
  wire \dec12_i_in_fu_82[16]_i_4_n_0 ;
  wire \dec12_i_in_fu_82[16]_i_5_n_0 ;
  wire \dec12_i_in_fu_82[16]_i_6_n_0 ;
  wire \dec12_i_in_fu_82[16]_i_7_n_0 ;
  wire \dec12_i_in_fu_82[16]_i_8_n_0 ;
  wire \dec12_i_in_fu_82[16]_i_9_n_0 ;
  wire \dec12_i_in_fu_82[20]_i_2_n_0 ;
  wire \dec12_i_in_fu_82[20]_i_3_n_0 ;
  wire \dec12_i_in_fu_82[20]_i_4_n_0 ;
  wire \dec12_i_in_fu_82[20]_i_5_n_0 ;
  wire \dec12_i_in_fu_82[20]_i_6_n_0 ;
  wire \dec12_i_in_fu_82[20]_i_7_n_0 ;
  wire \dec12_i_in_fu_82[20]_i_8_n_0 ;
  wire \dec12_i_in_fu_82[20]_i_9_n_0 ;
  wire \dec12_i_in_fu_82[24]_i_2_n_0 ;
  wire \dec12_i_in_fu_82[24]_i_3_n_0 ;
  wire \dec12_i_in_fu_82[24]_i_4_n_0 ;
  wire \dec12_i_in_fu_82[24]_i_5_n_0 ;
  wire \dec12_i_in_fu_82[24]_i_6_n_0 ;
  wire \dec12_i_in_fu_82[24]_i_7_n_0 ;
  wire \dec12_i_in_fu_82[24]_i_8_n_0 ;
  wire \dec12_i_in_fu_82[24]_i_9_n_0 ;
  wire \dec12_i_in_fu_82[28]_i_2_n_0 ;
  wire \dec12_i_in_fu_82[28]_i_3_n_0 ;
  wire \dec12_i_in_fu_82[28]_i_4_n_0 ;
  wire \dec12_i_in_fu_82[28]_i_5_n_0 ;
  wire \dec12_i_in_fu_82[28]_i_6_n_0 ;
  wire \dec12_i_in_fu_82[28]_i_7_n_0 ;
  wire \dec12_i_in_fu_82[28]_i_8_n_0 ;
  wire \dec12_i_in_fu_82[4]_i_2_n_0 ;
  wire \dec12_i_in_fu_82[4]_i_3_n_0 ;
  wire \dec12_i_in_fu_82[4]_i_4_n_0 ;
  wire \dec12_i_in_fu_82[4]_i_5_n_0 ;
  wire \dec12_i_in_fu_82[4]_i_6_n_0 ;
  wire \dec12_i_in_fu_82[4]_i_7_n_0 ;
  wire \dec12_i_in_fu_82[4]_i_8_n_0 ;
  wire \dec12_i_in_fu_82[4]_i_9_n_0 ;
  wire \dec12_i_in_fu_82[8]_i_2_n_0 ;
  wire \dec12_i_in_fu_82[8]_i_3_n_0 ;
  wire \dec12_i_in_fu_82[8]_i_4_n_0 ;
  wire \dec12_i_in_fu_82[8]_i_5_n_0 ;
  wire \dec12_i_in_fu_82[8]_i_6_n_0 ;
  wire \dec12_i_in_fu_82[8]_i_7_n_0 ;
  wire \dec12_i_in_fu_82[8]_i_8_n_0 ;
  wire \dec12_i_in_fu_82[8]_i_9_n_0 ;
  wire [31:0]dec12_i_in_fu_82_reg;
  wire \dec12_i_in_fu_82_reg[0]_i_2_n_0 ;
  wire \dec12_i_in_fu_82_reg[0]_i_2_n_1 ;
  wire \dec12_i_in_fu_82_reg[0]_i_2_n_2 ;
  wire \dec12_i_in_fu_82_reg[0]_i_2_n_3 ;
  wire [3:0]\dec12_i_in_fu_82_reg[11] ;
  wire \dec12_i_in_fu_82_reg[12]_i_1_n_0 ;
  wire \dec12_i_in_fu_82_reg[12]_i_1_n_1 ;
  wire \dec12_i_in_fu_82_reg[12]_i_1_n_2 ;
  wire \dec12_i_in_fu_82_reg[12]_i_1_n_3 ;
  wire [3:0]\dec12_i_in_fu_82_reg[15] ;
  wire \dec12_i_in_fu_82_reg[16]_i_1_n_0 ;
  wire \dec12_i_in_fu_82_reg[16]_i_1_n_1 ;
  wire \dec12_i_in_fu_82_reg[16]_i_1_n_2 ;
  wire \dec12_i_in_fu_82_reg[16]_i_1_n_3 ;
  wire [3:0]\dec12_i_in_fu_82_reg[19] ;
  wire \dec12_i_in_fu_82_reg[20]_i_1_n_0 ;
  wire \dec12_i_in_fu_82_reg[20]_i_1_n_1 ;
  wire \dec12_i_in_fu_82_reg[20]_i_1_n_2 ;
  wire \dec12_i_in_fu_82_reg[20]_i_1_n_3 ;
  wire [3:0]\dec12_i_in_fu_82_reg[23] ;
  wire \dec12_i_in_fu_82_reg[24]_i_1_n_0 ;
  wire \dec12_i_in_fu_82_reg[24]_i_1_n_1 ;
  wire \dec12_i_in_fu_82_reg[24]_i_1_n_2 ;
  wire \dec12_i_in_fu_82_reg[24]_i_1_n_3 ;
  wire [3:0]\dec12_i_in_fu_82_reg[27] ;
  wire \dec12_i_in_fu_82_reg[28]_i_1_n_1 ;
  wire \dec12_i_in_fu_82_reg[28]_i_1_n_2 ;
  wire \dec12_i_in_fu_82_reg[28]_i_1_n_3 ;
  wire [3:0]\dec12_i_in_fu_82_reg[30] ;
  wire \dec12_i_in_fu_82_reg[4]_i_1_n_0 ;
  wire \dec12_i_in_fu_82_reg[4]_i_1_n_1 ;
  wire \dec12_i_in_fu_82_reg[4]_i_1_n_2 ;
  wire \dec12_i_in_fu_82_reg[4]_i_1_n_3 ;
  wire [3:0]\dec12_i_in_fu_82_reg[7] ;
  wire \dec12_i_in_fu_82_reg[8]_i_1_n_0 ;
  wire \dec12_i_in_fu_82_reg[8]_i_1_n_1 ;
  wire \dec12_i_in_fu_82_reg[8]_i_1_n_2 ;
  wire \dec12_i_in_fu_82_reg[8]_i_1_n_3 ;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg;
  wire [2:0]r_1_reg_126;
  wire [3:3]\NLW_dec12_i_in_fu_82_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \ap_CS_fsm[10]_i_1__2 
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(Q[0]),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[10]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[9]_i_4__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(Q[0]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__37
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(Q[0]),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__37_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__37_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F8FFF8FFF8FFF8F)) 
    ap_loop_init_int_i_1__37
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(Q[0]),
        .I2(ap_rst_n),
        .I3(ap_loop_init_int),
        .I4(Q[2]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_loop_init_int_i_1__37_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__37_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFC0CA000A000A000)) 
    \dec12_i_in_fu_82[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_loop_init_int_reg_0));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[0]_i_10 
       (.I0(dec12_i_in_fu_82_reg[0]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \dec12_i_in_fu_82[0]_i_3 
       (.I0(r_1_reg_126[2]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I4(dec12_i_in_fu_82_reg[3]),
        .O(\dec12_i_in_fu_82[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \dec12_i_in_fu_82[0]_i_4 
       (.I0(r_1_reg_126[1]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I4(dec12_i_in_fu_82_reg[2]),
        .O(\dec12_i_in_fu_82[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \dec12_i_in_fu_82[0]_i_5 
       (.I0(r_1_reg_126[0]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I4(dec12_i_in_fu_82_reg[1]),
        .O(\dec12_i_in_fu_82[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[0]_i_6 
       (.I0(dec12_i_in_fu_82_reg[0]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC5555555)) 
    \dec12_i_in_fu_82[0]_i_7 
       (.I0(dec12_i_in_fu_82_reg[3]),
        .I1(r_1_reg_126[2]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hC5555555)) 
    \dec12_i_in_fu_82[0]_i_8 
       (.I0(dec12_i_in_fu_82_reg[2]),
        .I1(r_1_reg_126[1]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC5555555)) 
    \dec12_i_in_fu_82[0]_i_9 
       (.I0(dec12_i_in_fu_82_reg[1]),
        .I1(r_1_reg_126[0]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[12]_i_2 
       (.I0(dec12_i_in_fu_82_reg[15]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[12]_i_3 
       (.I0(dec12_i_in_fu_82_reg[14]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[12]_i_4 
       (.I0(dec12_i_in_fu_82_reg[13]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[12]_i_5 
       (.I0(dec12_i_in_fu_82_reg[12]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[12]_i_6 
       (.I0(dec12_i_in_fu_82_reg[15]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[12]_i_7 
       (.I0(dec12_i_in_fu_82_reg[14]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[12]_i_8 
       (.I0(dec12_i_in_fu_82_reg[13]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[12]_i_9 
       (.I0(dec12_i_in_fu_82_reg[12]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[16]_i_2 
       (.I0(dec12_i_in_fu_82_reg[19]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[16]_i_3 
       (.I0(dec12_i_in_fu_82_reg[18]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[16]_i_4 
       (.I0(dec12_i_in_fu_82_reg[17]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[16]_i_5 
       (.I0(dec12_i_in_fu_82_reg[16]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[16]_i_6 
       (.I0(dec12_i_in_fu_82_reg[19]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[16]_i_7 
       (.I0(dec12_i_in_fu_82_reg[18]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[16]_i_8 
       (.I0(dec12_i_in_fu_82_reg[17]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[16]_i_9 
       (.I0(dec12_i_in_fu_82_reg[16]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[20]_i_2 
       (.I0(dec12_i_in_fu_82_reg[23]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[20]_i_3 
       (.I0(dec12_i_in_fu_82_reg[22]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[20]_i_4 
       (.I0(dec12_i_in_fu_82_reg[21]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[20]_i_5 
       (.I0(dec12_i_in_fu_82_reg[20]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[20]_i_6 
       (.I0(dec12_i_in_fu_82_reg[23]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[20]_i_7 
       (.I0(dec12_i_in_fu_82_reg[22]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[20]_i_8 
       (.I0(dec12_i_in_fu_82_reg[21]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[20]_i_9 
       (.I0(dec12_i_in_fu_82_reg[20]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[20]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[24]_i_2 
       (.I0(dec12_i_in_fu_82_reg[27]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[24]_i_3 
       (.I0(dec12_i_in_fu_82_reg[26]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[24]_i_4 
       (.I0(dec12_i_in_fu_82_reg[25]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[24]_i_5 
       (.I0(dec12_i_in_fu_82_reg[24]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[24]_i_6 
       (.I0(dec12_i_in_fu_82_reg[27]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[24]_i_7 
       (.I0(dec12_i_in_fu_82_reg[26]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[24]_i_8 
       (.I0(dec12_i_in_fu_82_reg[25]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[24]_i_9 
       (.I0(dec12_i_in_fu_82_reg[24]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[24]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[28]_i_2 
       (.I0(dec12_i_in_fu_82_reg[30]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[28]_i_3 
       (.I0(dec12_i_in_fu_82_reg[29]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[28]_i_4 
       (.I0(dec12_i_in_fu_82_reg[28]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[28]_i_5 
       (.I0(dec12_i_in_fu_82_reg[31]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[28]_i_6 
       (.I0(dec12_i_in_fu_82_reg[30]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[28]_i_7 
       (.I0(dec12_i_in_fu_82_reg[29]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[28]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[28]_i_8 
       (.I0(dec12_i_in_fu_82_reg[28]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[28]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[4]_i_2 
       (.I0(dec12_i_in_fu_82_reg[7]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[4]_i_3 
       (.I0(dec12_i_in_fu_82_reg[6]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[4]_i_4 
       (.I0(dec12_i_in_fu_82_reg[5]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \dec12_i_in_fu_82[4]_i_5 
       (.I0(r_1_reg_126[0]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I4(dec12_i_in_fu_82_reg[4]),
        .O(\dec12_i_in_fu_82[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[4]_i_6 
       (.I0(dec12_i_in_fu_82_reg[7]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[4]_i_7 
       (.I0(dec12_i_in_fu_82_reg[6]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[4]_i_8 
       (.I0(dec12_i_in_fu_82_reg[5]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hC5555555)) 
    \dec12_i_in_fu_82[4]_i_9 
       (.I0(dec12_i_in_fu_82_reg[4]),
        .I1(r_1_reg_126[0]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[8]_i_2 
       (.I0(dec12_i_in_fu_82_reg[11]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[8]_i_3 
       (.I0(dec12_i_in_fu_82_reg[10]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[8]_i_4 
       (.I0(dec12_i_in_fu_82_reg[9]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \dec12_i_in_fu_82[8]_i_5 
       (.I0(dec12_i_in_fu_82_reg[8]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[8]_i_6 
       (.I0(dec12_i_in_fu_82_reg[11]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[8]_i_7 
       (.I0(dec12_i_in_fu_82_reg[10]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[8]_i_8 
       (.I0(dec12_i_in_fu_82_reg[9]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \dec12_i_in_fu_82[8]_i_9 
       (.I0(dec12_i_in_fu_82_reg[8]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\dec12_i_in_fu_82[8]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_82_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\dec12_i_in_fu_82_reg[0]_i_2_n_0 ,\dec12_i_in_fu_82_reg[0]_i_2_n_1 ,\dec12_i_in_fu_82_reg[0]_i_2_n_2 ,\dec12_i_in_fu_82_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_82[0]_i_3_n_0 ,\dec12_i_in_fu_82[0]_i_4_n_0 ,\dec12_i_in_fu_82[0]_i_5_n_0 ,\dec12_i_in_fu_82[0]_i_6_n_0 }),
        .O(O),
        .S({\dec12_i_in_fu_82[0]_i_7_n_0 ,\dec12_i_in_fu_82[0]_i_8_n_0 ,\dec12_i_in_fu_82[0]_i_9_n_0 ,\dec12_i_in_fu_82[0]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_82_reg[12]_i_1 
       (.CI(\dec12_i_in_fu_82_reg[8]_i_1_n_0 ),
        .CO({\dec12_i_in_fu_82_reg[12]_i_1_n_0 ,\dec12_i_in_fu_82_reg[12]_i_1_n_1 ,\dec12_i_in_fu_82_reg[12]_i_1_n_2 ,\dec12_i_in_fu_82_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_82[12]_i_2_n_0 ,\dec12_i_in_fu_82[12]_i_3_n_0 ,\dec12_i_in_fu_82[12]_i_4_n_0 ,\dec12_i_in_fu_82[12]_i_5_n_0 }),
        .O(\dec12_i_in_fu_82_reg[15] ),
        .S({\dec12_i_in_fu_82[12]_i_6_n_0 ,\dec12_i_in_fu_82[12]_i_7_n_0 ,\dec12_i_in_fu_82[12]_i_8_n_0 ,\dec12_i_in_fu_82[12]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_82_reg[16]_i_1 
       (.CI(\dec12_i_in_fu_82_reg[12]_i_1_n_0 ),
        .CO({\dec12_i_in_fu_82_reg[16]_i_1_n_0 ,\dec12_i_in_fu_82_reg[16]_i_1_n_1 ,\dec12_i_in_fu_82_reg[16]_i_1_n_2 ,\dec12_i_in_fu_82_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_82[16]_i_2_n_0 ,\dec12_i_in_fu_82[16]_i_3_n_0 ,\dec12_i_in_fu_82[16]_i_4_n_0 ,\dec12_i_in_fu_82[16]_i_5_n_0 }),
        .O(\dec12_i_in_fu_82_reg[19] ),
        .S({\dec12_i_in_fu_82[16]_i_6_n_0 ,\dec12_i_in_fu_82[16]_i_7_n_0 ,\dec12_i_in_fu_82[16]_i_8_n_0 ,\dec12_i_in_fu_82[16]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_82_reg[20]_i_1 
       (.CI(\dec12_i_in_fu_82_reg[16]_i_1_n_0 ),
        .CO({\dec12_i_in_fu_82_reg[20]_i_1_n_0 ,\dec12_i_in_fu_82_reg[20]_i_1_n_1 ,\dec12_i_in_fu_82_reg[20]_i_1_n_2 ,\dec12_i_in_fu_82_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_82[20]_i_2_n_0 ,\dec12_i_in_fu_82[20]_i_3_n_0 ,\dec12_i_in_fu_82[20]_i_4_n_0 ,\dec12_i_in_fu_82[20]_i_5_n_0 }),
        .O(\dec12_i_in_fu_82_reg[23] ),
        .S({\dec12_i_in_fu_82[20]_i_6_n_0 ,\dec12_i_in_fu_82[20]_i_7_n_0 ,\dec12_i_in_fu_82[20]_i_8_n_0 ,\dec12_i_in_fu_82[20]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_82_reg[24]_i_1 
       (.CI(\dec12_i_in_fu_82_reg[20]_i_1_n_0 ),
        .CO({\dec12_i_in_fu_82_reg[24]_i_1_n_0 ,\dec12_i_in_fu_82_reg[24]_i_1_n_1 ,\dec12_i_in_fu_82_reg[24]_i_1_n_2 ,\dec12_i_in_fu_82_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_82[24]_i_2_n_0 ,\dec12_i_in_fu_82[24]_i_3_n_0 ,\dec12_i_in_fu_82[24]_i_4_n_0 ,\dec12_i_in_fu_82[24]_i_5_n_0 }),
        .O(\dec12_i_in_fu_82_reg[27] ),
        .S({\dec12_i_in_fu_82[24]_i_6_n_0 ,\dec12_i_in_fu_82[24]_i_7_n_0 ,\dec12_i_in_fu_82[24]_i_8_n_0 ,\dec12_i_in_fu_82[24]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_82_reg[28]_i_1 
       (.CI(\dec12_i_in_fu_82_reg[24]_i_1_n_0 ),
        .CO({\NLW_dec12_i_in_fu_82_reg[28]_i_1_CO_UNCONNECTED [3],\dec12_i_in_fu_82_reg[28]_i_1_n_1 ,\dec12_i_in_fu_82_reg[28]_i_1_n_2 ,\dec12_i_in_fu_82_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dec12_i_in_fu_82[28]_i_2_n_0 ,\dec12_i_in_fu_82[28]_i_3_n_0 ,\dec12_i_in_fu_82[28]_i_4_n_0 }),
        .O(\dec12_i_in_fu_82_reg[30] ),
        .S({\dec12_i_in_fu_82[28]_i_5_n_0 ,\dec12_i_in_fu_82[28]_i_6_n_0 ,\dec12_i_in_fu_82[28]_i_7_n_0 ,\dec12_i_in_fu_82[28]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_82_reg[4]_i_1 
       (.CI(\dec12_i_in_fu_82_reg[0]_i_2_n_0 ),
        .CO({\dec12_i_in_fu_82_reg[4]_i_1_n_0 ,\dec12_i_in_fu_82_reg[4]_i_1_n_1 ,\dec12_i_in_fu_82_reg[4]_i_1_n_2 ,\dec12_i_in_fu_82_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_82[4]_i_2_n_0 ,\dec12_i_in_fu_82[4]_i_3_n_0 ,\dec12_i_in_fu_82[4]_i_4_n_0 ,\dec12_i_in_fu_82[4]_i_5_n_0 }),
        .O(\dec12_i_in_fu_82_reg[7] ),
        .S({\dec12_i_in_fu_82[4]_i_6_n_0 ,\dec12_i_in_fu_82[4]_i_7_n_0 ,\dec12_i_in_fu_82[4]_i_8_n_0 ,\dec12_i_in_fu_82[4]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dec12_i_in_fu_82_reg[8]_i_1 
       (.CI(\dec12_i_in_fu_82_reg[4]_i_1_n_0 ),
        .CO({\dec12_i_in_fu_82_reg[8]_i_1_n_0 ,\dec12_i_in_fu_82_reg[8]_i_1_n_1 ,\dec12_i_in_fu_82_reg[8]_i_1_n_2 ,\dec12_i_in_fu_82_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dec12_i_in_fu_82[8]_i_2_n_0 ,\dec12_i_in_fu_82[8]_i_3_n_0 ,\dec12_i_in_fu_82[8]_i_4_n_0 ,\dec12_i_in_fu_82[8]_i_5_n_0 }),
        .O(\dec12_i_in_fu_82_reg[11] ),
        .S({\dec12_i_in_fu_82[8]_i_6_n_0 ,\dec12_i_in_fu_82[8]_i_7_n_0 ,\dec12_i_in_fu_82[8]_i_8_n_0 ,\dec12_i_in_fu_82[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'h80)) 
    \idx109_fu_78[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_54
   (SR,
    D,
    \reuse_addr_reg_fu_46_reg[1] ,
    \reuse_addr_reg_fu_46_reg[0] ,
    \reuse_addr_reg_fu_46_reg[5] ,
    \idx97_fu_54_reg[1] ,
    \idx97_fu_54_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter2_reg,
    Q,
    reuse_addr_reg_fu_46,
    \idx97_fu_54_reg[0]_0 ,
    \idx97_fu_54_reg[0]_1 ,
    \idx97_fu_54_reg[0]_2 );
  output [0:0]SR;
  output [1:0]D;
  output \reuse_addr_reg_fu_46_reg[1] ;
  output \reuse_addr_reg_fu_46_reg[0] ;
  output \reuse_addr_reg_fu_46_reg[5] ;
  output \idx97_fu_54_reg[1] ;
  output \idx97_fu_54_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [1:0]Q;
  input [2:0]reuse_addr_reg_fu_46;
  input \idx97_fu_54_reg[0]_0 ;
  input \idx97_fu_54_reg[0]_1 ;
  input \idx97_fu_54_reg[0]_2 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__34_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__34_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg;
  wire \idx97_fu_54_reg[0] ;
  wire \idx97_fu_54_reg[0]_0 ;
  wire \idx97_fu_54_reg[0]_1 ;
  wire \idx97_fu_54_reg[0]_2 ;
  wire \idx97_fu_54_reg[1] ;
  wire [2:0]reuse_addr_reg_fu_46;
  wire \reuse_addr_reg_fu_46_reg[0] ;
  wire \reuse_addr_reg_fu_46_reg[1] ;
  wire \reuse_addr_reg_fu_46_reg[5] ;

  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_done_cache),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__34
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__34_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__34_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__34
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_init_int_i_1__34_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__34_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00E6E6E6)) 
    \idx97_fu_54[0]_i_1 
       (.I0(\idx97_fu_54_reg[0]_2 ),
        .I1(\idx97_fu_54_reg[0]_0 ),
        .I2(\idx97_fu_54_reg[0]_1 ),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .O(\idx97_fu_54_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \idx97_fu_54[1]_i_1 
       (.I0(\idx97_fu_54_reg[0]_1 ),
        .I1(\idx97_fu_54_reg[0]_2 ),
        .I2(\idx97_fu_54_reg[0]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .O(\idx97_fu_54_reg[1] ));
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \reuse_addr_reg_fu_46[0]_i_1 
       (.I0(reuse_addr_reg_fu_46[0]),
        .I1(\idx97_fu_54_reg[0]_0 ),
        .I2(\idx97_fu_54_reg[0]_2 ),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .O(\reuse_addr_reg_fu_46_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \reuse_addr_reg_fu_46[1]_i_1 
       (.I0(reuse_addr_reg_fu_46[1]),
        .I1(\idx97_fu_54_reg[0]_0 ),
        .I2(\idx97_fu_54_reg[0]_1 ),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .O(\reuse_addr_reg_fu_46_reg[1] ));
  LUT4 #(
    .INIT(16'hF222)) 
    \reuse_addr_reg_fu_46[5]_i_1 
       (.I0(reuse_addr_reg_fu_46[2]),
        .I1(\idx97_fu_54_reg[0]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .O(\reuse_addr_reg_fu_46_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reuse_reg_fu_50[7]_i_1 
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_55
   (grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
    \Clefia_dec_addr_reg_157_reg[2] ,
    \ap_CS_fsm_reg[17] ,
    D,
    \ap_CS_fsm_reg[1] ,
    E,
    \ap_CS_fsm_reg[16] ,
    \Clefia_dec_addr_reg_157_reg[1] ,
    \Clefia_dec_addr_reg_157_reg[0] ,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[9] ,
    ap_done,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    Q,
    Clefia_dec_addr_reg_141_reg0,
    mem_reg,
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0,
    mem_reg_0,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0,
    ram_reg_i_93__5,
    \ap_CS_fsm_reg[0] ,
    \indvars_iv_fu_48_reg[2] ,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
    ap_rst_n,
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
    mem_reg_1,
    ap_start,
    \ap_CS_fsm_reg[10] );
  output grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  output [1:0]\Clefia_dec_addr_reg_157_reg[2] ;
  output \ap_CS_fsm_reg[17] ;
  output [2:0]D;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[16] ;
  output \Clefia_dec_addr_reg_157_reg[1] ;
  output \Clefia_dec_addr_reg_157_reg[0] ;
  output [2:0]ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[16]_0 ;
  output [1:0]\ap_CS_fsm_reg[9] ;
  output ap_done;
  output grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input Clefia_dec_addr_reg_141_reg0;
  input mem_reg;
  input grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0;
  input mem_reg_0;
  input [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0;
  input [0:0]ram_reg_i_93__5;
  input [1:0]\ap_CS_fsm_reg[0] ;
  input [2:0]\indvars_iv_fu_48_reg[2] ;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg;
  input ap_rst_n;
  input grp_ClefiaDecrypt_1_fu_212_ap_start_reg;
  input [2:0]mem_reg_1;
  input ap_start;
  input [2:0]\ap_CS_fsm_reg[10] ;

  wire Clefia_dec_addr_reg_141_reg0;
  wire \Clefia_dec_addr_reg_157_reg[0] ;
  wire \Clefia_dec_addr_reg_157_reg[1] ;
  wire [1:0]\Clefia_dec_addr_reg_157_reg[2] ;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire [2:0]\ap_CS_fsm_reg[10] ;
  wire [1:0]\ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[17] ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done;
  wire ap_done_cache;
  wire ap_done_cache_i_1__41_n_0;
  wire ap_done_reg1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__41_n_0;
  wire [2:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0;
  wire grp_ClefiaDecrypt_1_fu_212_ap_start_reg;
  wire [2:0]\indvars_iv_fu_48_reg[2] ;
  wire mem_reg;
  wire mem_reg_0;
  wire [2:0]mem_reg_1;
  wire mem_reg_i_29_n_0;
  wire mem_reg_i_32__0_n_0;
  wire [0:0]ram_reg_i_93__5;

  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \Clefia_dec_addr_reg_157[0]_i_1 
       (.I0(\indvars_iv_fu_48_reg[2] [0]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I2(\ap_CS_fsm_reg[0] [0]),
        .I3(ap_loop_init_int),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \Clefia_dec_addr_reg_157[1]_i_1 
       (.I0(\indvars_iv_fu_48_reg[2] [1]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I2(\ap_CS_fsm_reg[0] [0]),
        .I3(ap_loop_init_int),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h80FF)) 
    \Clefia_dec_addr_reg_157[2]_i_1 
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I1(\ap_CS_fsm_reg[0] [0]),
        .I2(ap_loop_init_int),
        .I3(\indvars_iv_fu_48_reg[2] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[0]_i_1__22 
       (.I0(\ap_CS_fsm_reg[0] [1]),
        .I1(E),
        .O(\ap_CS_fsm_reg[1] [0]));
  LUT6 #(
    .INIT(64'hBA00FFFFBA00BA00)) 
    \ap_CS_fsm[0]_i_1__23 
       (.I0(ap_done_reg1),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[3]),
        .I4(grp_ClefiaDecrypt_1_fu_212_ap_start_reg),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[16] [0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__26 
       (.I0(ap_done),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[10] [0]),
        .O(\ap_CS_fsm_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[10]_i_1__3 
       (.I0(\ap_CS_fsm_reg[10] [1]),
        .I1(\ap_CS_fsm_reg[16] [0]),
        .I2(\ap_CS_fsm_reg[10] [2]),
        .O(\ap_CS_fsm_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[17]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(ap_done_reg1),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm_reg[16] [1]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \ap_CS_fsm[17]_i_2__0 
       (.I0(\indvars_iv_fu_48_reg[2] [1]),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[0] [0]),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I4(\indvars_iv_fu_48_reg[2] [0]),
        .I5(\indvars_iv_fu_48_reg[2] [2]),
        .O(ap_done_reg1));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_1__24 
       (.I0(E),
        .I1(\ap_CS_fsm_reg[0] [1]),
        .O(\ap_CS_fsm_reg[1] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__41
       (.I0(ap_done_reg1),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__41_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__41_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    ap_loop_init_int_i_1__41
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[0] [1]),
        .O(ap_loop_init_int_i_1__41_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__41_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(ap_done_reg1),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .O(\ap_CS_fsm_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFF45FFFFFF0000)) 
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg_i_1
       (.I0(ap_done_reg1),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[3]),
        .I4(\ap_CS_fsm_reg[10] [1]),
        .I5(grp_ClefiaDecrypt_1_fu_212_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \indvars_iv_fu_48[0]_i_1 
       (.I0(\indvars_iv_fu_48_reg[2] [1]),
        .I1(\indvars_iv_fu_48_reg[2] [2]),
        .I2(ap_loop_init_int),
        .I3(\indvars_iv_fu_48_reg[2] [0]),
        .O(ap_loop_init_int_reg_0[0]));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv_fu_48[1]_i_1 
       (.I0(\indvars_iv_fu_48_reg[2] [1]),
        .I1(ap_loop_init_int),
        .I2(\indvars_iv_fu_48_reg[2] [0]),
        .O(ap_loop_init_int_reg_0[1]));
  LUT6 #(
    .INIT(64'hFEFF000000000000)) 
    \indvars_iv_fu_48[2]_i_1 
       (.I0(\indvars_iv_fu_48_reg[2] [1]),
        .I1(ap_loop_init_int),
        .I2(\indvars_iv_fu_48_reg[2] [0]),
        .I3(\indvars_iv_fu_48_reg[2] [2]),
        .I4(\ap_CS_fsm_reg[0] [0]),
        .I5(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h1440)) 
    \indvars_iv_fu_48[2]_i_2 
       (.I0(ap_loop_init_int),
        .I1(\indvars_iv_fu_48_reg[2] [2]),
        .I2(\indvars_iv_fu_48_reg[2] [1]),
        .I3(\indvars_iv_fu_48_reg[2] [0]),
        .O(ap_loop_init_int_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_start_i_2
       (.I0(\ap_CS_fsm_reg[10] [2]),
        .I1(\ap_CS_fsm_reg[16] [0]),
        .O(ap_done));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F08888)) 
    mem_reg_i_2
       (.I0(Q[1]),
        .I1(Clefia_dec_addr_reg_141_reg0),
        .I2(mem_reg_i_29_n_0),
        .I3(mem_reg),
        .I4(Q[3]),
        .I5(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0),
        .O(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDDDDDDD)) 
    mem_reg_i_29
       (.I0(\indvars_iv_fu_48_reg[2] [2]),
        .I1(\indvars_iv_fu_48_reg[2] [0]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I3(\ap_CS_fsm_reg[0] [0]),
        .I4(ap_loop_init_int),
        .I5(\indvars_iv_fu_48_reg[2] [1]),
        .O(mem_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    mem_reg_i_3
       (.I0(mem_reg_1[2]),
        .I1(\ap_CS_fsm_reg[0] [1]),
        .I2(D[2]),
        .I3(Q[3]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0[1]),
        .I5(Q[1]),
        .O(\Clefia_dec_addr_reg_157_reg[2] [1]));
  LUT6 #(
    .INIT(64'hB8888888BBBBBBBB)) 
    mem_reg_i_32__0
       (.I0(mem_reg_1[2]),
        .I1(\ap_CS_fsm_reg[0] [1]),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I3(\ap_CS_fsm_reg[0] [0]),
        .I4(ap_loop_init_int),
        .I5(\indvars_iv_fu_48_reg[2] [2]),
        .O(mem_reg_i_32__0_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_4
       (.I0(mem_reg_i_32__0_n_0),
        .I1(Q[3]),
        .I2(mem_reg_0),
        .I3(Q[1]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0[0]),
        .O(\Clefia_dec_addr_reg_157_reg[2] [0]));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    mem_reg_i_45__0
       (.I0(mem_reg_1[0]),
        .I1(\ap_CS_fsm_reg[0] [1]),
        .I2(\indvars_iv_fu_48_reg[2] [0]),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I4(\ap_CS_fsm_reg[0] [0]),
        .I5(ap_loop_init_int),
        .O(\Clefia_dec_addr_reg_157_reg[0] ));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    mem_reg_i_47__0
       (.I0(mem_reg_1[1]),
        .I1(\ap_CS_fsm_reg[0] [1]),
        .I2(\indvars_iv_fu_48_reg[2] [1]),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg),
        .I4(\ap_CS_fsm_reg[0] [0]),
        .I5(ap_loop_init_int),
        .O(\Clefia_dec_addr_reg_157_reg[1] ));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_253
       (.I0(D[1]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(ram_reg_i_93__5),
        .O(\ap_CS_fsm_reg[17] ));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_56
   (D,
    E,
    ap_done_cache_reg_0,
    \Clefia_dec_addr_reg_141_reg[2] ,
    ap_loop_init_int_reg_0,
    \indvars_iv1_fu_44_reg[2] ,
    \ap_CS_fsm_reg[14] ,
    \int_Clefia_dec_shift0_reg[0] ,
    \int_Clefia_dec_shift0_reg[1] ,
    \ap_CS_fsm_reg[17] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \Clefia_dec_addr_reg_141_reg[2]_0 ,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
    ap_rst_n,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0,
    mem_reg_2,
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
    \int_Clefia_dec_shift0_reg[0]_0 ,
    \int_Clefia_dec_shift0_reg[1]_0 ,
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0);
  output [1:0]D;
  output [0:0]E;
  output [1:0]ap_done_cache_reg_0;
  output \Clefia_dec_addr_reg_141_reg[2] ;
  output [2:0]ap_loop_init_int_reg_0;
  output [2:0]\indvars_iv1_fu_44_reg[2] ;
  output \ap_CS_fsm_reg[14] ;
  output \int_Clefia_dec_shift0_reg[0] ;
  output \int_Clefia_dec_shift0_reg[1] ;
  output [3:0]\ap_CS_fsm_reg[17] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input [2:0]\Clefia_dec_addr_reg_141_reg[2]_0 ;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg;
  input ap_rst_n;
  input [2:0]mem_reg;
  input [2:0]mem_reg_0;
  input mem_reg_1;
  input [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0;
  input mem_reg_2;
  input grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  input \int_Clefia_dec_shift0_reg[0]_0 ;
  input \int_Clefia_dec_shift0_reg[1]_0 ;
  input grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0;

  wire \Clefia_dec_addr_reg_141_reg[2] ;
  wire [2:0]\Clefia_dec_addr_reg_141_reg[2]_0 ;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[14] ;
  wire [3:0]\ap_CS_fsm_reg[17] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__40_n_0;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__40_n_0;
  wire [2:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg;
  wire [1:0]grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0;
  wire grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0;
  wire [2:0]\indvars_iv1_fu_44_reg[2] ;
  wire \int_Clefia_dec_shift0_reg[0] ;
  wire \int_Clefia_dec_shift0_reg[0]_0 ;
  wire \int_Clefia_dec_shift0_reg[1] ;
  wire \int_Clefia_dec_shift0_reg[1]_0 ;
  wire [2:0]mem_reg;
  wire [2:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_i_44__0_n_0;
  wire mem_reg_i_46__0_n_0;

  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \Clefia_dec_addr_reg_141[0]_i_1 
       (.I0(\Clefia_dec_addr_reg_141_reg[2]_0 [0]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \Clefia_dec_addr_reg_141[1]_i_1 
       (.I0(\Clefia_dec_addr_reg_141_reg[2]_0 [1]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \Clefia_dec_addr_reg_141[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\Clefia_dec_addr_reg_141_reg[2]_0 [2]),
        .O(ap_loop_init_int_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[0]_i_1__21 
       (.I0(Q[1]),
        .I1(E),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[15]_i_1__0 
       (.I0(mem_reg[0]),
        .I1(ap_done_reg1),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .I3(ap_done_cache),
        .I4(mem_reg[1]),
        .O(ap_done_cache_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[16]_i_1__0 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(mem_reg[1]),
        .O(ap_done_cache_reg_0[1]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ap_CS_fsm[16]_i_2__0 
       (.I0(\Clefia_dec_addr_reg_141_reg[2]_0 [2]),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(\Clefia_dec_addr_reg_141_reg[2]_0 [1]),
        .I5(\Clefia_dec_addr_reg_141_reg[2]_0 [0]),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_1__23 
       (.I0(E),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__40
       (.I0(ap_done_reg1),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__40_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__40_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    ap_loop_init_int_i_1__40
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .O(ap_loop_init_int_i_1__40_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__40_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg_i_1
       (.I0(mem_reg[0]),
        .I1(ap_done_reg1),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .O(\ap_CS_fsm_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hF0FD)) 
    \indvars_iv1_fu_44[0]_i_1 
       (.I0(\Clefia_dec_addr_reg_141_reg[2]_0 [2]),
        .I1(\Clefia_dec_addr_reg_141_reg[2]_0 [1]),
        .I2(ap_loop_init_int),
        .I3(\Clefia_dec_addr_reg_141_reg[2]_0 [0]),
        .O(\indvars_iv1_fu_44_reg[2] [0]));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_fu_44[1]_i_1 
       (.I0(\Clefia_dec_addr_reg_141_reg[2]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(\Clefia_dec_addr_reg_141_reg[2]_0 [0]),
        .O(\indvars_iv1_fu_44_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFD000000000000)) 
    \indvars_iv1_fu_44[2]_i_1 
       (.I0(\Clefia_dec_addr_reg_141_reg[2]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(\Clefia_dec_addr_reg_141_reg[2]_0 [1]),
        .I3(\Clefia_dec_addr_reg_141_reg[2]_0 [0]),
        .I4(Q[0]),
        .I5(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h1220)) 
    \indvars_iv1_fu_44[2]_i_2 
       (.I0(\Clefia_dec_addr_reg_141_reg[2]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(\Clefia_dec_addr_reg_141_reg[2]_0 [0]),
        .I3(\Clefia_dec_addr_reg_141_reg[2]_0 [1]),
        .O(\indvars_iv1_fu_44_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Clefia_dec_shift0[0]_i_1 
       (.I0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0[0]),
        .I1(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .O(\int_Clefia_dec_shift0_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Clefia_dec_shift0[1]_i_1 
       (.I0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0[1]),
        .I1(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0),
        .I2(\int_Clefia_dec_shift0_reg[1]_0 ),
        .O(\int_Clefia_dec_shift0_reg[1] ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_25__0
       (.I0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0[0]),
        .I1(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0),
        .I2(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0[1]),
        .O(\ap_CS_fsm_reg[17] [3]));
  LUT3 #(
    .INIT(8'h20)) 
    mem_reg_i_26__0
       (.I0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0),
        .I1(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0[0]),
        .I2(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0[1]),
        .O(\ap_CS_fsm_reg[17] [2]));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_i_27__0
       (.I0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0[0]),
        .I1(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0),
        .I2(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0[1]),
        .O(\ap_CS_fsm_reg[17] [1]));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_i_28__0
       (.I0(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0),
        .I1(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0[0]),
        .I2(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0[1]),
        .O(\ap_CS_fsm_reg[17] [0]));
  LUT6 #(
    .INIT(64'hB8888888BBBBBBBB)) 
    mem_reg_i_33__0
       (.I0(mem_reg_0[2]),
        .I1(Q[1]),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg),
        .I5(\Clefia_dec_addr_reg_141_reg[2]_0 [2]),
        .O(\Clefia_dec_addr_reg_141_reg[2] ));
  MUXF7 mem_reg_i_42__0
       (.I0(mem_reg_i_44__0_n_0),
        .I1(mem_reg_2),
        .O(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0[0]),
        .S(mem_reg[2]));
  MUXF7 mem_reg_i_43__0
       (.I0(mem_reg_i_46__0_n_0),
        .I1(mem_reg_1),
        .O(grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0[1]),
        .S(mem_reg[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_i_44__0
       (.I0(mem_reg_0[0]),
        .I1(Q[1]),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(mem_reg[1]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0[0]),
        .O(mem_reg_i_44__0_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_i_46__0
       (.I0(mem_reg_0[1]),
        .I1(Q[1]),
        .I2(ap_loop_init_int_reg_0[1]),
        .I3(mem_reg[1]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0[1]),
        .O(mem_reg_i_46__0_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_57
   (SR,
    D,
    \reuse_addr_reg_fu_42_reg[1] ,
    \reuse_addr_reg_fu_42_reg[0] ,
    \reuse_addr_reg_fu_42_reg[5] ,
    \idx101_fu_50_reg[1] ,
    \idx101_fu_50_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter2_reg,
    Q,
    reuse_addr_reg_fu_42,
    ap_enable_reg_pp0_iter1_1,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1,
    \idx101_fu_50_reg[0]_0 );
  output [0:0]SR;
  output [1:0]D;
  output \reuse_addr_reg_fu_42_reg[1] ;
  output \reuse_addr_reg_fu_42_reg[0] ;
  output \reuse_addr_reg_fu_42_reg[5] ;
  output \idx101_fu_50_reg[1] ;
  output \idx101_fu_50_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [1:0]Q;
  input [2:0]reuse_addr_reg_fu_42;
  input ap_enable_reg_pp0_iter1_1;
  input [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1;
  input \idx101_fu_50_reg[0]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__35_n_0;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__35_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg;
  wire [0:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1;
  wire \idx101_fu_50_reg[0] ;
  wire \idx101_fu_50_reg[0]_0 ;
  wire \idx101_fu_50_reg[1] ;
  wire [2:0]reuse_addr_reg_fu_42;
  wire \reuse_addr_reg_fu_42_reg[0] ;
  wire \reuse_addr_reg_fu_42_reg[1] ;
  wire \reuse_addr_reg_fu_42_reg[5] ;

  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[5]_i_1__3 
       (.I0(Q[0]),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[6]_i_1__3 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__35
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__35_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__35_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__35
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_init_int_i_1__35_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__35_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00E6E6E6)) 
    \idx101_fu_50[0]_i_1 
       (.I0(\idx101_fu_50_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1_1),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .O(\idx101_fu_50_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00EAEAEA)) 
    \idx101_fu_50[1]_i_1 
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .I1(\idx101_fu_50_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_1),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .O(\idx101_fu_50_reg[1] ));
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \reuse_addr_reg_fu_42[0]_i_1 
       (.I0(reuse_addr_reg_fu_42[0]),
        .I1(ap_enable_reg_pp0_iter1_1),
        .I2(\idx101_fu_50_reg[0]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .O(\reuse_addr_reg_fu_42_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \reuse_addr_reg_fu_42[1]_i_1 
       (.I0(reuse_addr_reg_fu_42[1]),
        .I1(ap_enable_reg_pp0_iter1_1),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1),
        .I3(ap_loop_init_int),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .O(\reuse_addr_reg_fu_42_reg[1] ));
  LUT4 #(
    .INIT(16'hF222)) 
    \reuse_addr_reg_fu_42[5]_i_1 
       (.I0(reuse_addr_reg_fu_42[2]),
        .I1(ap_enable_reg_pp0_iter1_1),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .O(\reuse_addr_reg_fu_42_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reuse_reg_fu_46[7]_i_1 
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_58
   (grp_ClefiaDecrypt_1_fu_212_ct_address0,
    \idx_fu_30_reg[2] ,
    idx_fu_300,
    D,
    add_ln117_fu_74_p2,
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg,
    ct_address0,
    ap_rst_n_inv,
    ap_clk,
    \zext_ln114_reg_98_reg[0] ,
    ap_done_cache_reg_0,
    \zext_ln114_reg_98_reg[2] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
    Q,
    \q0_reg[7] ,
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0);
  output [3:0]grp_ClefiaDecrypt_1_fu_212_ct_address0;
  output \idx_fu_30_reg[2] ;
  output idx_fu_300;
  output [1:0]D;
  output [3:0]add_ln117_fu_74_p2;
  output grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg;
  output [3:0]ct_address0;
  input ap_rst_n_inv;
  input ap_clk;
  input \zext_ln114_reg_98_reg[0] ;
  input ap_done_cache_reg_0;
  input \zext_ln114_reg_98_reg[2] ;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_ClefiaDecrypt_1_fu_212_ap_start_reg;
  input [1:0]Q;
  input [0:0]\q0_reg[7] ;
  input [3:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln117_fu_74_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__33_n_0;
  wire ap_done_cache_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__33_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]ct_address0;
  wire grp_ClefiaDecrypt_1_fu_212_ap_start_reg;
  wire grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg;
  wire [3:0]grp_ClefiaDecrypt_1_fu_212_ct_address0;
  wire [3:0]grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0;
  wire idx_fu_300;
  wire \idx_fu_30_reg[2] ;
  wire [0:0]\q0_reg[7] ;
  wire \zext_ln114_reg_98_reg[0] ;
  wire \zext_ln114_reg_98_reg[2] ;

  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[1]_i_1__25 
       (.I0(grp_ClefiaDecrypt_1_fu_212_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache_reg_0),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(ap_done_cache_reg_0),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__33
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__33_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__33_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__22
       (.I0(\zext_ln114_reg_98_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_done_cache_reg_0),
        .I4(\zext_ln114_reg_98_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(\idx_fu_30_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__33
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__33_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__33_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_i_1
       (.I0(\idx_fu_30_reg[2] ),
        .I1(grp_ClefiaDecrypt_1_fu_212_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_done_cache_reg_0),
        .O(grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \idx_fu_30[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .O(add_ln117_fu_74_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_fu_30[1]_i_1__1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(\zext_ln114_reg_98_reg[0] ),
        .O(add_ln117_fu_74_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx_fu_30[2]_i_1__1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\zext_ln114_reg_98_reg[2] ),
        .O(add_ln117_fu_74_p2[2]));
  LUT6 #(
    .INIT(64'hF700FF00FF00FF00)) 
    \idx_fu_30[3]_i_1__1 
       (.I0(\zext_ln114_reg_98_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_done_cache_reg_0),
        .I4(\zext_ln114_reg_98_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(idx_fu_300));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx_fu_30[3]_i_2__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(\zext_ln114_reg_98_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\zext_ln114_reg_98_reg[2] ),
        .O(add_ln117_fu_74_p2[3]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_3__3
       (.I0(\zext_ln114_reg_98_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\q0_reg[7] ),
        .I4(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0[0]),
        .O(ct_address0[0]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_4__3
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\q0_reg[7] ),
        .I4(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0[1]),
        .O(ct_address0[1]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_5__3
       (.I0(\zext_ln114_reg_98_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\q0_reg[7] ),
        .I4(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0[2]),
        .O(ct_address0[2]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_6__1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .I3(\q0_reg[7] ),
        .I4(grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0[3]),
        .O(ct_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[0]_i_1__6 
       (.I0(\zext_ln114_reg_98_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .O(grp_ClefiaDecrypt_1_fu_212_ct_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[1]_i_1__6 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .O(grp_ClefiaDecrypt_1_fu_212_ct_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[2]_i_1__6 
       (.I0(\zext_ln114_reg_98_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .O(grp_ClefiaDecrypt_1_fu_212_ct_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_98[3]_i_1__6 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_done_cache_reg_0),
        .O(grp_ClefiaDecrypt_1_fu_212_ct_address0[3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_59
   (rout_address0,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0,
    \dst_assign_41_fu_44_reg[2] ,
    dst_assign_41_fu_440,
    D,
    add_ln117_fu_88_p2,
    \ap_CS_fsm_reg[12] ,
    ap_rst_n_inv,
    ap_clk,
    \zext_ln114_reg_112_reg[0] ,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
    Q,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0,
    \zext_ln114_reg_112_reg[2] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg);
  output [3:0]rout_address0;
  output [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0;
  output \dst_assign_41_fu_44_reg[2] ;
  output dst_assign_41_fu_440;
  output [1:0]D;
  output [3:0]add_ln117_fu_88_p2;
  output \ap_CS_fsm_reg[12] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \zext_ln114_reg_112_reg[0] ;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg;
  input [1:0]Q;
  input [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0;
  input \zext_ln114_reg_112_reg[2] ;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln117_fu_88_p2;
  wire \ap_CS_fsm_reg[12] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__39_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__39_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_assign_41_fu_440;
  wire \dst_assign_41_fu_44_reg[2] ;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0;
  wire [3:0]rout_address0;
  wire \zext_ln114_reg_112_reg[0] ;
  wire \zext_ln114_reg_112_reg[2] ;

  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[13]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[14]_i_1__2 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__39
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__39_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__39_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__25
       (.I0(\zext_ln114_reg_112_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .I4(\zext_ln114_reg_112_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(\dst_assign_41_fu_44_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__39
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__39_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__39_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dst_assign_41_fu_44[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\zext_ln114_reg_112_reg[0] ),
        .O(add_ln117_fu_88_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \dst_assign_41_fu_44[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(\zext_ln114_reg_112_reg[0] ),
        .O(add_ln117_fu_88_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \dst_assign_41_fu_44[2]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(\zext_ln114_reg_112_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\zext_ln114_reg_112_reg[2] ),
        .O(add_ln117_fu_88_p2[2]));
  LUT6 #(
    .INIT(64'hF700FF00FF00FF00)) 
    \dst_assign_41_fu_44[3]_i_1 
       (.I0(\zext_ln114_reg_112_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .I4(\zext_ln114_reg_112_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(dst_assign_41_fu_440));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \dst_assign_41_fu_44[3]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(\zext_ln114_reg_112_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(\zext_ln114_reg_112_reg[2] ),
        .O(add_ln117_fu_88_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\dst_assign_41_fu_44_reg[2] ),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .O(\ap_CS_fsm_reg[12] ));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_2__1
       (.I0(\zext_ln114_reg_112_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .I3(Q[1]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0[0]),
        .O(rout_address0[0]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_3__2
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .I3(Q[1]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0[1]),
        .O(rout_address0[1]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_4__2
       (.I0(\zext_ln114_reg_112_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .I3(Q[1]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0[2]),
        .O(rout_address0[2]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_5__2
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .I3(Q[1]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0[3]),
        .O(rout_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_112[0]_i_1__1 
       (.I0(\zext_ln114_reg_112_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_112[1]_i_1__1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_112[2]_i_1__1 
       (.I0(\zext_ln114_reg_112_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_reg_112[3]_i_1__2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0[3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_6
   (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready,
    ap_sig_allocacmp_idx_i29_load,
    \idx_i29_fu_40_reg[2] ,
    idx_i29_fu_400,
    ADDRBWRADDR,
    add_ln124_fu_109_p2,
    D,
    ap_done_cache_reg_0,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    \ap_CS_fsm_reg[7] ,
    or_ln364_reg_2791,
    \ap_CS_fsm_reg[9] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_loop_exit_ready_pp0_iter1_reg_reg_1,
    \idx_i29_fu_40_reg[4] ,
    \idx_i29_fu_40_reg[4]_0 ,
    trunc_ln374_reg_287,
    \ap_CS_fsm_reg[9]_0 ,
    ap_rst_n,
    q0_reg);
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg;
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready;
  output [0:0]ap_sig_allocacmp_idx_i29_load;
  output \idx_i29_fu_40_reg[2] ;
  output idx_i29_fu_400;
  output [7:0]ADDRBWRADDR;
  output [4:0]add_ln124_fu_109_p2;
  output [2:0]D;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input or_ln364_reg_2791;
  input [2:0]\ap_CS_fsm_reg[9] ;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_1;
  input \idx_i29_fu_40_reg[4] ;
  input \idx_i29_fu_40_reg[4]_0 ;
  input trunc_ln374_reg_287;
  input \ap_CS_fsm_reg[9]_0 ;
  input ap_rst_n;
  input [3:0]q0_reg;

  wire [7:0]ADDRBWRADDR;
  wire [2:0]D;
  wire [4:0]add_ln124_fu_109_p2;
  wire \ap_CS_fsm[9]_i_2__2_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire [2:0]\ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_0;
  wire ap_done_cache_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_0;
  wire ap_rst_n;
  wire [0:0]ap_sig_allocacmp_idx_i29_load;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_2_n_0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg;
  wire idx_i29_fu_400;
  wire \idx_i29_fu_40[4]_i_3_n_0 ;
  wire \idx_i29_fu_40_reg[2] ;
  wire \idx_i29_fu_40_reg[4] ;
  wire \idx_i29_fu_40_reg[4]_0 ;
  wire or_ln364_reg_2791;
  wire [3:0]q0_reg;
  wire q0_reg_i_11__1_n_0;
  wire q0_reg_i_11__1_n_1;
  wire q0_reg_i_11__1_n_2;
  wire q0_reg_i_11__1_n_3;
  wire q0_reg_i_32_n_0;
  wire trunc_ln374_reg_287;
  wire [3:0]NLW_q0_reg_i_10__1_CO_UNCONNECTED;
  wire [3:1]NLW_q0_reg_i_10__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h44444444F4F444F4)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(or_ln364_reg_2791),
        .I2(\ap_CS_fsm_reg[9] [0]),
        .I3(ap_done_cache),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT5 #(
    .INIT(32'h88880080)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(trunc_ln374_reg_287),
        .I1(\ap_CS_fsm_reg[9] [0]),
        .I2(ap_done_cache),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFF111)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm[9]_i_2__2_n_0 ),
        .I1(trunc_ln374_reg_287),
        .I2(\ap_CS_fsm_reg[9] [2]),
        .I3(\ap_CS_fsm_reg[9]_0 ),
        .I4(\ap_CS_fsm_reg[9] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'h45FF)) 
    \ap_CS_fsm[9]_i_2__2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[9] [0]),
        .O(\ap_CS_fsm[9]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__3
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_0),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__2
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .I1(ap_sig_allocacmp_idx_i29_load),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I5(\idx_i29_fu_40_reg[2] ),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__4
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_2_n_0),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .I2(\ap_CS_fsm_reg[7] ),
        .I3(or_ln364_reg_2791),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_2
       (.I0(\idx_i29_fu_40_reg[4] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\idx_i29_fu_40_reg[4]_0 ),
        .I5(\idx_i29_fu_40[4]_i_3_n_0 ),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \idx_i29_fu_40[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(add_ln124_fu_109_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_i29_fu_40[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(add_ln124_fu_109_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \idx_i29_fu_40[2]_i_1 
       (.I0(\idx_i29_fu_40_reg[4] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(add_ln124_fu_109_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx_i29_fu_40[3]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\idx_i29_fu_40_reg[4] ),
        .O(add_ln124_fu_109_p2[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \idx_i29_fu_40[4]_i_1 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .I1(ap_sig_allocacmp_idx_i29_load),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I5(\idx_i29_fu_40_reg[2] ),
        .O(idx_i29_fu_400));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \idx_i29_fu_40[4]_i_2 
       (.I0(\idx_i29_fu_40_reg[4]_0 ),
        .I1(\idx_i29_fu_40_reg[4] ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(\idx_i29_fu_40[4]_i_3_n_0 ),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .O(add_ln124_fu_109_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx_i29_fu_40[4]_i_3 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\idx_i29_fu_40[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i29_load_reg_170[4]_i_1 
       (.I0(\idx_i29_fu_40_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i29_load));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_10__1
       (.CI(q0_reg_i_11__1_n_0),
        .CO(NLW_q0_reg_i_10__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q0_reg_i_10__1_O_UNCONNECTED[3:1],ADDRBWRADDR[7]}),
        .S({1'b0,1'b0,1'b0,q0_reg[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_11__1
       (.CI(1'b0),
        .CO({q0_reg_i_11__1_n_0,q0_reg_i_11__1_n_1,q0_reg_i_11__1_n_2,q0_reg_i_11__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,trunc_ln374_reg_287}),
        .O(ADDRBWRADDR[6:3]),
        .S({q0_reg[2:0],q0_reg_i_32_n_0}));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_12__1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_13__1
       (.I0(\idx_i29_fu_40_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .O(\idx_i29_fu_40_reg[2] ));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_14__1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    q0_reg_i_15__1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'h95AA)) 
    q0_reg_i_32
       (.I0(trunc_ln374_reg_287),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\idx_i29_fu_40_reg[4]_0 ),
        .O(q0_reg_i_32_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_60
   (ADDRBWRADDR,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0,
    \idx119_fu_30_reg[2] ,
    idx119_fu_300,
    D,
    add_ln117_fu_74_p2,
    \ap_CS_fsm_reg[10] ,
    ap_rst_n_inv,
    ap_clk,
    ram_reg,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
    Q,
    ADDRARDADDR,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg);
  output [3:0]ADDRBWRADDR;
  output [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0;
  output \idx119_fu_30_reg[2] ;
  output idx119_fu_300;
  output [1:0]D;
  output [3:0]add_ln117_fu_74_p2;
  output \ap_CS_fsm_reg[10] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ram_reg;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg;
  input [1:0]Q;
  input [2:0]ADDRARDADDR;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;

  wire [2:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]add_ln117_fu_74_p2;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__38_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__38_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0;
  wire idx119_fu_300;
  wire \idx119_fu_30_reg[2] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[11]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[12]_i_1__2 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__38
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__38_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__38_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__24
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .I4(ram_reg_2),
        .I5(ram_reg_1),
        .O(\idx119_fu_30_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__38
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__38_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__38_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\idx119_fu_30_reg[2] ),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .O(\ap_CS_fsm_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \idx119_fu_30[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(ram_reg_2),
        .O(add_ln117_fu_74_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx119_fu_30[1]_i_1__0 
       (.I0(ram_reg),
        .I1(ap_loop_init_int),
        .I2(ram_reg_2),
        .O(add_ln117_fu_74_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx119_fu_30[2]_i_1__0 
       (.I0(ram_reg),
        .I1(ram_reg_2),
        .I2(ap_loop_init_int),
        .I3(ram_reg_0),
        .O(add_ln117_fu_74_p2[2]));
  LUT6 #(
    .INIT(64'hF700FF00FF00FF00)) 
    \idx119_fu_30[3]_i_1__0 
       (.I0(ram_reg_0),
        .I1(ram_reg),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .I4(ram_reg_2),
        .I5(ram_reg_1),
        .O(idx119_fu_300));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx119_fu_30[3]_i_2__0 
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(ap_loop_init_int),
        .I3(ram_reg),
        .I4(ram_reg_0),
        .O(add_ln117_fu_74_p2[3]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_6__10
       (.I0(ram_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .I3(Q[1]),
        .I4(ADDRARDADDR[2]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_7__11
       (.I0(ram_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .I3(Q[1]),
        .I4(ADDRARDADDR[1]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_8__9
       (.I0(ram_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .I3(Q[1]),
        .I4(ADDRARDADDR[0]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'h70FF)) 
    ram_reg_i_9__11
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ram_reg_2),
        .I3(Q[1]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_10_reg_98[0]_i_1 
       (.I0(ram_reg_2),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_10_reg_98[1]_i_1 
       (.I0(ram_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_10_reg_98[2]_i_1 
       (.I0(ram_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_10_reg_98[3]_i_1 
       (.I0(ram_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0[3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_61
   (rin_address0,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0,
    \idx105_fu_30_reg[2] ,
    idx105_fu_300,
    D,
    add_ln117_fu_74_p2,
    \ap_CS_fsm_reg[6] ,
    ap_rst_n_inv,
    ap_clk,
    \zext_ln114_9_reg_98_reg[0] ,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
    Q,
    \q1_reg[7] ,
    \zext_ln114_9_reg_98_reg[2] ,
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    \q1_reg[7]_0 ,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    icmp_ln230_fu_162_p2,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[9]_0 );
  output [3:0]rin_address0;
  output [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0;
  output \idx105_fu_30_reg[2] ;
  output idx105_fu_300;
  output [2:0]D;
  output [3:0]add_ln117_fu_74_p2;
  output \ap_CS_fsm_reg[6] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \zext_ln114_9_reg_98_reg[0] ;
  input grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg;
  input [5:0]Q;
  input \q1_reg[7] ;
  input \zext_ln114_9_reg_98_reg[2] ;
  input [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input \q1_reg[7]_0 ;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input icmp_ln230_fu_162_p2;
  input \ap_CS_fsm_reg[9] ;
  input \ap_CS_fsm_reg[9]_0 ;

  wire [2:0]D;
  wire [5:0]Q;
  wire [3:0]add_ln117_fu_74_p2;
  wire \ap_CS_fsm[9]_i_3__3_n_0 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__36_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__36_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg;
  wire [3:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0;
  wire [1:0]grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
  wire icmp_ln230_fu_162_p2;
  wire idx105_fu_300;
  wire \idx105_fu_30_reg[2] ;
  wire \q1_reg[7] ;
  wire \q1_reg[7]_0 ;
  wire ram_reg_0_15_0_0_i_12__0_n_0;
  wire [3:0]rin_address0;
  wire \zext_ln114_9_reg_98_reg[0] ;
  wire \zext_ln114_9_reg_98_reg[2] ;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[7]_i_1__3 
       (.I0(Q[2]),
        .I1(ap_done_cache),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h0000F200)) 
    \ap_CS_fsm[8]_i_1__4 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(Q[3]),
        .I4(icmp_ln230_fu_162_p2),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888F88)) 
    \ap_CS_fsm[9]_i_1__3 
       (.I0(icmp_ln230_fu_162_p2),
        .I1(\ap_CS_fsm[9]_i_3__3_n_0 ),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(Q[5]),
        .I4(\ap_CS_fsm_reg[9]_0 ),
        .I5(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[9]_i_3__3 
       (.I0(Q[3]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .I3(ap_done_cache),
        .O(\ap_CS_fsm[9]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__36
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__36_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__36_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__23
       (.I0(\zext_ln114_9_reg_98_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .I4(\zext_ln114_9_reg_98_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(\idx105_fu_30_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__36
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__36_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__36_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(\idx105_fu_30_reg[2] ),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .O(\ap_CS_fsm_reg[6] ));
  LUT2 #(
    .INIT(4'hB)) 
    \idx105_fu_30[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(\zext_ln114_9_reg_98_reg[0] ),
        .O(add_ln117_fu_74_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx105_fu_30[1]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(\zext_ln114_9_reg_98_reg[0] ),
        .O(add_ln117_fu_74_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \idx105_fu_30[2]_i_1__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(\zext_ln114_9_reg_98_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\zext_ln114_9_reg_98_reg[2] ),
        .O(add_ln117_fu_74_p2[2]));
  LUT6 #(
    .INIT(64'hF700FF00FF00FF00)) 
    \idx105_fu_30[3]_i_1__0 
       (.I0(\zext_ln114_9_reg_98_reg[2] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .I4(\zext_ln114_9_reg_98_reg[0] ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(idx105_fu_300));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx105_fu_30[3]_i_2__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(\zext_ln114_9_reg_98_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\zext_ln114_9_reg_98_reg[2] ),
        .O(add_ln117_fu_74_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_15_0_0_i_12__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ram_reg_0_15_0_0_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_3__1
       (.I0(\zext_ln114_9_reg_98_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .I3(Q[3]),
        .I4(\q1_reg[7] ),
        .O(rin_address0[0]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_15_0_0_i_4__1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .I3(Q[3]),
        .I4(\q1_reg[7]_0 ),
        .O(rin_address0[1]));
  LUT6 #(
    .INIT(64'h2F2F2F2F2F2F2F20)) 
    ram_reg_0_15_0_0_i_5__1
       (.I0(\zext_ln114_9_reg_98_reg[2] ),
        .I1(ram_reg_0_15_0_0_i_12__0_n_0),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[0]),
        .I5(Q[0]),
        .O(rin_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    ram_reg_0_15_0_0_i_6__0
       (.I0(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0[3]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0[1]),
        .O(rin_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_9_reg_98[0]_i_1 
       (.I0(\zext_ln114_9_reg_98_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_9_reg_98[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_9_reg_98[2]_i_1 
       (.I0(\zext_ln114_9_reg_98_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \zext_ln114_9_reg_98[3]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg),
        .O(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0[3]));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_7
   (\ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[13] ,
    ADDRARDADDR,
    \idx_i19_fu_34_reg[3] ,
    D,
    grp_ClefiaKeySet256_fu_148_rk_address1,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready,
    \idx_i19_fu_34_reg[2] ,
    E,
    idx_i19_fu_340,
    \idx_i19_fu_34_reg[4] ,
    ap_done_cache_reg_0,
    \idx_i19_fu_34_reg[3]_0 ,
    \idx_i19_fu_34_reg[2]_0 ,
    \idx_i19_fu_34_reg[0] ,
    S,
    ap_done_cache_reg_1,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    ram_reg,
    ap_sig_allocacmp_idx_i44_load,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ram_reg_0,
    ram_reg_1,
    grp_ClefiaKeySet128_fu_176_rk_address1,
    ram_reg_2,
    ram_reg_3,
    grp_ClefiaKeySet192_fu_162_rk_address1,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_loop_exit_ready_pp0_iter1_reg_reg_1,
    \rk_addr_reg_141_reg[7] ,
    \rk_addr_reg_141_reg[7]_0 ,
    trunc_ln374_reg_287,
    ap_rst_n,
    Q);
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[13] ;
  output [0:0]ADDRARDADDR;
  output [2:0]\idx_i19_fu_34_reg[3] ;
  output [7:0]D;
  output [0:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready;
  output [0:0]\idx_i19_fu_34_reg[2] ;
  output [0:0]E;
  output idx_i19_fu_340;
  output \idx_i19_fu_34_reg[4] ;
  output ap_done_cache_reg_0;
  output \idx_i19_fu_34_reg[3]_0 ;
  output \idx_i19_fu_34_reg[2]_0 ;
  output \idx_i19_fu_34_reg[0] ;
  output [0:0]S;
  input ap_done_cache_reg_1;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [1:0]ram_reg;
  input [2:0]ap_sig_allocacmp_idx_i44_load;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input ram_reg_0;
  input ram_reg_1;
  input [0:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  input [1:0]ram_reg_2;
  input ram_reg_3;
  input [0:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_1;
  input \rk_addr_reg_141_reg[7] ;
  input \rk_addr_reg_141_reg[7]_0 ;
  input trunc_ln374_reg_287;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]ADDRARDADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__7_n_0;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__7_n_0;
  wire ap_rst_n;
  wire [4:4]ap_sig_allocacmp_idx_i19_load;
  wire [2:0]ap_sig_allocacmp_idx_i44_load;
  wire g0_b7__1__0_n_0;
  wire [0:0]grp_ClefiaKeySet128_fu_176_rk_address1;
  wire [0:0]grp_ClefiaKeySet192_fu_162_rk_address1;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_2_n_0;
  wire [0:0]grp_ClefiaKeySet256_fu_148_rk_address1;
  wire idx_i19_fu_340;
  wire \idx_i19_fu_34[4]_i_3_n_0 ;
  wire \idx_i19_fu_34_reg[0] ;
  wire [0:0]\idx_i19_fu_34_reg[2] ;
  wire \idx_i19_fu_34_reg[2]_0 ;
  wire [2:0]\idx_i19_fu_34_reg[3] ;
  wire \idx_i19_fu_34_reg[3]_0 ;
  wire \idx_i19_fu_34_reg[4] ;
  wire [1:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_2;
  wire ram_reg_3;
  wire \rk_addr_reg_141_reg[7] ;
  wire \rk_addr_reg_141_reg[7]_0 ;
  wire trunc_ln374_reg_287;

  LUT4 #(
    .INIT(16'h95AA)) 
    add_ln121_fu_103_p2_carry_i_1
       (.I0(Q),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\rk_addr_reg_141_reg[7] ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \ap_CS_fsm[13]_i_3 
       (.I0(ap_done_cache),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .I2(trunc_ln374_reg_287),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__7
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__7_n_0),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__5
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .I1(ap_sig_allocacmp_idx_i19_load),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I5(\idx_i19_fu_34_reg[2] ),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__7
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__7_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT4 #(
    .INIT(16'h00D5)) 
    g0_b0__2
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .I3(ap_sig_allocacmp_idx_i19_load),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'h00D5)) 
    g0_b1__2
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .I3(ap_sig_allocacmp_idx_i19_load),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h1)) 
    g0_b2__2
       (.I0(\idx_i19_fu_34_reg[2] ),
        .I1(ap_sig_allocacmp_idx_i19_load),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h1)) 
    g0_b3__2
       (.I0(\idx_i19_fu_34_reg[3] [2]),
        .I1(ap_sig_allocacmp_idx_i19_load),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    g0_b3__2_i_1
       (.I0(\rk_addr_reg_141_reg[7] ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i19_load));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b4__3
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    g0_b5__3
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT1 #(
    .INIT(2'h1)) 
    g0_b6__3
       (.I0(\idx_i19_fu_34_reg[2] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h000000005353FF00)) 
    g0_b7__1__0
       (.I0(\idx_i19_fu_34_reg[3] [2]),
        .I1(ap_sig_allocacmp_idx_i44_load[2]),
        .I2(ram_reg[1]),
        .I3(grp_ClefiaKeySet192_fu_162_rk_address1),
        .I4(ram_reg_0),
        .I5(ram_reg_1),
        .O(g0_b7__1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT1 #(
    .INIT(2'h1)) 
    g0_b7__2
       (.I0(\idx_i19_fu_34_reg[3] [2]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    g0_b7__2_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .O(\idx_i19_fu_34_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_1
       (.I0(ram_reg[0]),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_2_n_0),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .O(\ap_CS_fsm_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_2
       (.I0(\rk_addr_reg_141_reg[7]_0 ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I4(\rk_addr_reg_141_reg[7] ),
        .I5(\idx_i19_fu_34[4]_i_3_n_0 ),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_2_n_0));
  LUT3 #(
    .INIT(8'h12)) 
    \idx_i19_fu_34[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(\idx_i19_fu_34_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \idx_i19_fu_34[2]_i_1 
       (.I0(\rk_addr_reg_141_reg[7]_0 ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(\idx_i19_fu_34_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx_i19_fu_34[3]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\rk_addr_reg_141_reg[7]_0 ),
        .O(\idx_i19_fu_34_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \idx_i19_fu_34[4]_i_1 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .I1(ap_sig_allocacmp_idx_i19_load),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I5(\idx_i19_fu_34_reg[2] ),
        .O(idx_i19_fu_340));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \idx_i19_fu_34[4]_i_2 
       (.I0(\rk_addr_reg_141_reg[7] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I2(\idx_i19_fu_34[4]_i_3_n_0 ),
        .I3(\rk_addr_reg_141_reg[7]_0 ),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(\idx_i19_fu_34_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx_i19_fu_34[4]_i_3 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\idx_i19_fu_34[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_i_201
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .I3(ram_reg[1]),
        .I4(ap_sig_allocacmp_idx_i44_load[0]),
        .O(grp_ClefiaKeySet256_fu_148_rk_address1));
  LUT6 #(
    .INIT(64'h2EEE2222FFFFFFFF)) 
    ram_reg_i_65__7
       (.I0(ap_sig_allocacmp_idx_i44_load[1]),
        .I1(ram_reg[1]),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFFFEA000000EA)) 
    ram_reg_i_7__12
       (.I0(g0_b7__1__0_n_0),
        .I1(ram_reg_1),
        .I2(grp_ClefiaKeySet128_fu_176_rk_address1),
        .I3(ram_reg_2[0]),
        .I4(ram_reg_2[1]),
        .I5(ram_reg_3),
        .O(ADDRARDADDR));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rk_addr_reg_141[0]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .O(\idx_i19_fu_34_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rk_addr_reg_141[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .O(\idx_i19_fu_34_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \rk_addr_reg_141[2]_i_1 
       (.I0(\rk_addr_reg_141_reg[7]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg),
        .O(\idx_i19_fu_34_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \rk_addr_reg_141[7]_i_1 
       (.I0(\idx_i19_fu_34[4]_i_3_n_0 ),
        .I1(\rk_addr_reg_141_reg[7] ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I5(\rk_addr_reg_141_reg[7]_0 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "clefia_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_9
   (grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready,
    ap_sig_allocacmp_idx_i6_load,
    idx_i6_fu_400,
    \idx_i6_fu_40_reg[4] ,
    D,
    \idx_i6_fu_40_reg[3] ,
    \idx_i6_fu_40_reg[2] ,
    \idx_i6_fu_40_reg[0] ,
    ap_loop_init_int_reg_0,
    ADDRARDADDR,
    ap_done_cache_reg_0,
    ap_clk,
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[13] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    ap_loop_exit_ready_pp0_iter1_reg_reg_0,
    ap_loop_exit_ready_pp0_iter1_reg_reg_1,
    \idx_i6_fu_40_reg[4]_0 ,
    \idx_i6_fu_40_reg[4]_1 ,
    trunc_ln374_reg_287,
    \ap_CS_fsm_reg[13]_0 ,
    ap_rst_n,
    q0_reg);
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg;
  output grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready;
  output [4:0]ap_sig_allocacmp_idx_i6_load;
  output idx_i6_fu_400;
  output \idx_i6_fu_40_reg[4] ;
  output [2:0]D;
  output \idx_i6_fu_40_reg[3] ;
  output \idx_i6_fu_40_reg[2] ;
  output \idx_i6_fu_40_reg[0] ;
  output ap_loop_init_int_reg_0;
  output [4:0]ADDRARDADDR;
  input ap_done_cache_reg_0;
  input ap_clk;
  input grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [0:0]\ap_CS_fsm_reg[11] ;
  input [3:0]\ap_CS_fsm_reg[13] ;
  input ap_loop_exit_ready_pp0_iter1_reg_reg;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  input ap_loop_exit_ready_pp0_iter1_reg_reg_1;
  input \idx_i6_fu_40_reg[4]_0 ;
  input \idx_i6_fu_40_reg[4]_1 ;
  input trunc_ln374_reg_287;
  input \ap_CS_fsm_reg[13]_0 ;
  input ap_rst_n;
  input [3:0]q0_reg;

  wire [4:0]ADDRARDADDR;
  wire [2:0]D;
  wire \ap_CS_fsm[13]_i_2_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[11] ;
  wire [3:0]\ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_0;
  wire ap_done_cache_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg_1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire [4:0]ap_sig_allocacmp_idx_i6_load;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_2_n_0;
  wire grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg;
  wire idx_i6_fu_400;
  wire \idx_i6_fu_40[4]_i_3_n_0 ;
  wire \idx_i6_fu_40_reg[0] ;
  wire \idx_i6_fu_40_reg[2] ;
  wire \idx_i6_fu_40_reg[3] ;
  wire \idx_i6_fu_40_reg[4] ;
  wire \idx_i6_fu_40_reg[4]_0 ;
  wire \idx_i6_fu_40_reg[4]_1 ;
  wire [3:0]q0_reg;
  wire q0_reg_i_2__2_n_0;
  wire q0_reg_i_2__2_n_1;
  wire q0_reg_i_2__2_n_2;
  wire q0_reg_i_2__2_n_3;
  wire q0_reg_i_3__2_n_0;
  wire trunc_ln374_reg_287;
  wire [3:0]NLW_q0_reg_i_1__2_CO_UNCONNECTED;
  wire [3:1]NLW_q0_reg_i_1__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88888888F8F888F8)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(\ap_CS_fsm_reg[13] [0]),
        .I2(\ap_CS_fsm_reg[13] [1]),
        .I3(ap_done_cache),
        .I4(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'h88880080)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(trunc_ln374_reg_287),
        .I1(\ap_CS_fsm_reg[13] [1]),
        .I2(ap_done_cache),
        .I3(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFF111)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\ap_CS_fsm[13]_i_2_n_0 ),
        .I1(trunc_ln374_reg_287),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .I3(\ap_CS_fsm_reg[13] [3]),
        .I4(\ap_CS_fsm_reg[13] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h45FF)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .O(\ap_CS_fsm[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__4
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_0),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__3
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .I1(ap_sig_allocacmp_idx_i6_load[4]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I5(ap_sig_allocacmp_idx_i6_load[2]),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    ap_loop_init_int_i_1__5
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_2_n_0),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(\ap_CS_fsm_reg[13] [0]),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_2
       (.I0(\idx_i6_fu_40_reg[4]_0 ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\idx_i6_fu_40_reg[4]_1 ),
        .I5(\idx_i6_fu_40[4]_i_3_n_0 ),
        .O(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \idx_i6_fu_40[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \idx_i6_fu_40[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .O(\idx_i6_fu_40_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \idx_i6_fu_40[2]_i_1 
       (.I0(\idx_i6_fu_40_reg[4]_0 ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .O(\idx_i6_fu_40_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \idx_i6_fu_40[3]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I4(\idx_i6_fu_40_reg[4]_0 ),
        .O(\idx_i6_fu_40_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \idx_i6_fu_40[4]_i_1 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .I1(ap_sig_allocacmp_idx_i6_load[4]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I5(ap_sig_allocacmp_idx_i6_load[2]),
        .O(idx_i6_fu_400));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \idx_i6_fu_40[4]_i_2 
       (.I0(\idx_i6_fu_40_reg[4]_1 ),
        .I1(\idx_i6_fu_40_reg[4]_0 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I3(\idx_i6_fu_40[4]_i_3_n_0 ),
        .I4(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .O(\idx_i6_fu_40_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idx_i6_fu_40[4]_i_3 
       (.I0(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\idx_i6_fu_40[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i6_load_reg_176[0]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_0),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i6_load[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i6_load_reg_176[1]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i6_load[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i6_load_reg_176[2]_i_1 
       (.I0(\idx_i6_fu_40_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i6_load[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i6_load_reg_176[3]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_reg_1),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i6_load[3]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \idx_i6_load_reg_176[4]_i_1 
       (.I0(\idx_i6_fu_40_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .O(ap_sig_allocacmp_idx_i6_load[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_1__2
       (.CI(q0_reg_i_2__2_n_0),
        .CO(NLW_q0_reg_i_1__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q0_reg_i_1__2_O_UNCONNECTED[3:1],ADDRARDADDR[4]}),
        .S({1'b0,1'b0,1'b0,q0_reg[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_2__2
       (.CI(1'b0),
        .CO({q0_reg_i_2__2_n_0,q0_reg_i_2__2_n_1,q0_reg_i_2__2_n_2,q0_reg_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,trunc_ln374_reg_287}),
        .O(ADDRARDADDR[3:0]),
        .S({q0_reg[2:0],q0_reg_i_3__2_n_0}));
  LUT4 #(
    .INIT(16'h95AA)) 
    q0_reg_i_3__2
       (.I0(trunc_ln374_reg_287),
        .I1(grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\idx_i6_fu_40_reg[4]_1 ),
        .O(q0_reg_i_3__2_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_rk_RAM_AUTO_1R1W
   (DOADO,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[6] ,
    xor_ln124_fu_125_p2,
    xor_ln124_fu_119_p2,
    ap_clk,
    rk_ce1,
    ram_reg_3,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEA,
    WEBWE,
    DOBDO,
    reg_315_reg,
    Q,
    icmp_ln395_reg_250,
    icmp_ln401_reg_258,
    icmp_ln398_reg_254,
    \xor_ln124_reg_153_reg[7] ,
    \xor_ln124_reg_147_reg[7] );
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [7:0]ram_reg_2;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[6] ;
  output [7:0]xor_ln124_fu_125_p2;
  output [7:0]xor_ln124_fu_119_p2;
  input ap_clk;
  input rk_ce1;
  input ram_reg_3;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [7:0]DOBDO;
  input [7:0]reg_315_reg;
  input [5:0]Q;
  input icmp_ln395_reg_250;
  input icmp_ln401_reg_258;
  input icmp_ln398_reg_254;
  input [7:0]\xor_ln124_reg_153_reg[7] ;
  input [7:0]\xor_ln124_reg_147_reg[7] ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [5:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire icmp_ln395_reg_250;
  wire icmp_ln398_reg_254;
  wire icmp_ln401_reg_258;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire [7:0]reg_315_reg;
  wire rk_ce1;
  wire [7:0]xor_ln124_fu_119_p2;
  wire [7:0]xor_ln124_fu_125_p2;
  wire [7:0]\xor_ln124_reg_147_reg[7] ;
  wire [7:0]\xor_ln124_reg_153_reg[7] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h4555)) 
    g0_b7__1__0_i_2
       (.I0(Q[3]),
        .I1(icmp_ln395_reg_250),
        .I2(icmp_ln398_reg_254),
        .I3(Q[0]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT3 #(
    .INIT(8'hEA)) 
    g0_b7__1__0_i_3
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(icmp_ln395_reg_250),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_reg_147_reg[7] [0]),
        .O(xor_ln124_fu_119_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_reg_147_reg[7] [1]),
        .O(xor_ln124_fu_119_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_reg_147_reg[7] [2]),
        .O(xor_ln124_fu_119_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_reg_147_reg[7] [3]),
        .O(xor_ln124_fu_119_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_reg_147_reg[7] [4]),
        .O(xor_ln124_fu_119_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_reg_147_reg[7] [5]),
        .O(xor_ln124_fu_119_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_reg_147_reg[7] [6]),
        .O(xor_ln124_fu_119_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_reg_147_reg[7] [7]),
        .O(xor_ln124_fu_119_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\xor_ln124_reg_153_reg[7] [0]),
        .O(xor_ln124_fu_125_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\xor_ln124_reg_153_reg[7] [1]),
        .O(xor_ln124_fu_125_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\xor_ln124_reg_153_reg[7] [2]),
        .O(xor_ln124_fu_125_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\xor_ln124_reg_153_reg[7] [3]),
        .O(xor_ln124_fu_125_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\xor_ln124_reg_153_reg[7] [4]),
        .O(xor_ln124_fu_125_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\xor_ln124_reg_153_reg[7] [5]),
        .O(xor_ln124_fu_125_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\xor_ln124_reg_153_reg[7] [6]),
        .O(xor_ln124_fu_125_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\xor_ln124_reg_153_reg[7] [7]),
        .O(xor_ln124_fu_125_p2[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1792" *) 
  (* RTL_RAM_NAME = "inst/rk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(rk_ce1),
        .ENBWREN(ram_reg_3),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555F515)) 
    ram_reg_i_162__1
       (.I0(Q[2]),
        .I1(icmp_ln401_reg_258),
        .I2(Q[0]),
        .I3(icmp_ln398_reg_254),
        .I4(icmp_ln395_reg_250),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT5 #(
    .INIT(32'h0000FFDF)) 
    ram_reg_i_354
       (.I0(Q[0]),
        .I1(icmp_ln395_reg_250),
        .I2(icmp_ln401_reg_258),
        .I3(icmp_ln398_reg_254),
        .I4(Q[2]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_37__12
       (.I0(Q[1]),
        .I1(Q[5]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_13
       (.I0(ram_reg_0[7]),
        .I1(DOBDO[7]),
        .O(ram_reg_1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_13__0
       (.I0(ram_reg_0[7]),
        .I1(reg_315_reg[7]),
        .O(ram_reg_2[7]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_14
       (.I0(ram_reg_0[6]),
        .I1(DOBDO[6]),
        .O(ram_reg_1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_14__0
       (.I0(ram_reg_0[6]),
        .I1(reg_315_reg[6]),
        .O(ram_reg_2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_15
       (.I0(ram_reg_0[5]),
        .I1(DOBDO[5]),
        .O(ram_reg_1[5]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_15__0
       (.I0(ram_reg_0[5]),
        .I1(reg_315_reg[5]),
        .O(ram_reg_2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_16
       (.I0(ram_reg_0[4]),
        .I1(DOBDO[4]),
        .O(ram_reg_1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_16__0
       (.I0(ram_reg_0[4]),
        .I1(reg_315_reg[4]),
        .O(ram_reg_2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_17
       (.I0(ram_reg_0[3]),
        .I1(DOBDO[3]),
        .O(ram_reg_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_17__0
       (.I0(ram_reg_0[3]),
        .I1(reg_315_reg[3]),
        .O(ram_reg_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_18
       (.I0(ram_reg_0[2]),
        .I1(DOBDO[2]),
        .O(ram_reg_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_18__0
       (.I0(ram_reg_0[2]),
        .I1(reg_315_reg[2]),
        .O(ram_reg_2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_19
       (.I0(ram_reg_0[1]),
        .I1(DOBDO[1]),
        .O(ram_reg_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_19__0
       (.I0(ram_reg_0[1]),
        .I1(reg_315_reg[1]),
        .O(ram_reg_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_20
       (.I0(ram_reg_0[0]),
        .I1(DOBDO[0]),
        .O(ram_reg_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    reg_311_reg_i_20__0
       (.I0(ram_reg_0[0]),
        .I1(reg_315_reg[0]),
        .O(ram_reg_2[0]));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_clefia_0_0,clefia,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "clefia,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "11'b00000000001" *) 
  (* ap_ST_fsm_state10 = "11'b01000000000" *) 
  (* ap_ST_fsm_state11 = "11'b10000000000" *) 
  (* ap_ST_fsm_state2 = "11'b00000000010" *) 
  (* ap_ST_fsm_state3 = "11'b00000000100" *) 
  (* ap_ST_fsm_state4 = "11'b00000001000" *) 
  (* ap_ST_fsm_state5 = "11'b00000010000" *) 
  (* ap_ST_fsm_state6 = "11'b00000100000" *) 
  (* ap_ST_fsm_state7 = "11'b00001000000" *) 
  (* ap_ST_fsm_state8 = "11'b00010000000" *) 
  (* ap_ST_fsm_state9 = "11'b00100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
