

================================================================
== Vitis HLS Report for 'mp_mul_1'
================================================================
* Date:           Tue May 20 14:35:39 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      227|      325|  2.270 us|  3.250 us|  227|  325|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_1_Pipeline_VITIS_LOOP_144_2_fu_112  |mp_mul_1_Pipeline_VITIS_LOOP_144_2  |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_1_Pipeline_VITIS_LOOP_157_4_fu_127  |mp_mul_1_Pipeline_VITIS_LOOP_157_4  |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1  |      120|      176|   15 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_156_3  |      105|      147|   15 ~ 21|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    2374|   2827|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    389|    -|
|Register         |        -|    -|     309|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2683|   3294|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_mp_mul_1_Pipeline_VITIS_LOOP_144_2_fu_112  |mp_mul_1_Pipeline_VITIS_LOOP_144_2  |        0|   0|  1187|  1417|    0|
    |grp_mp_mul_1_Pipeline_VITIS_LOOP_157_4_fu_127  |mp_mul_1_Pipeline_VITIS_LOOP_157_4  |        0|   0|  1187|  1410|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        0|   0|  2374|  2827|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln143_12_fu_220_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln143_fu_181_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln156_12_fu_271_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln156_fu_248_p2     |         +|   0|  0|  13|           4|           1|
    |icmp_ln143_fu_175_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln156_fu_242_p2    |      icmp|   0|  0|  13|           4|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  78|          24|          11|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |R_X_address0        |  14|          3|    4|         12|
    |R_X_ce0             |  14|          3|    1|          3|
    |a_address0          |  14|          3|    3|          9|
    |a_ce0               |  14|          3|    1|          3|
    |ap_NS_fsm           |  53|         10|    1|         10|
    |c_address0_local    |  20|          4|    4|         16|
    |c_d0_local          |  20|          4|   64|        256|
    |grp_fu_422_ce       |  14|          3|    1|          3|
    |grp_fu_422_p0       |  14|          3|   32|         96|
    |grp_fu_422_p1       |  14|          3|   32|         96|
    |grp_fu_426_ce       |  14|          3|    1|          3|
    |grp_fu_426_p0       |  14|          3|   32|         96|
    |grp_fu_426_p1       |  14|          3|   32|         96|
    |grp_fu_430_ce       |  14|          3|    1|          3|
    |grp_fu_430_p0       |  14|          3|   32|         96|
    |grp_fu_430_p1       |  14|          3|   32|         96|
    |grp_fu_434_ce       |  14|          3|    1|          3|
    |grp_fu_434_p0       |  14|          3|   32|         96|
    |grp_fu_434_p1       |  14|          3|   32|         96|
    |i_24_fu_78          |   9|          2|    4|          8|
    |i_fu_42             |   9|          2|    4|          8|
    |indvars_iv31_fu_38  |   9|          2|    4|          8|
    |indvars_iv_fu_74    |   9|          2|    4|          8|
    |u_016_fu_46         |   9|          2|    4|          8|
    |u_29_fu_66          |   9|          2|    4|          8|
    |v_017_fu_50         |   9|          2|   64|        128|
    |v_fu_70             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 389|         82|  490|       1393|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |   9|   0|    9|          0|
    |grp_mp_mul_1_Pipeline_VITIS_LOOP_144_2_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |grp_mp_mul_1_Pipeline_VITIS_LOOP_157_4_fu_127_ap_start_reg  |   1|   0|    1|          0|
    |i_24_fu_78                                                  |   4|   0|    4|          0|
    |i_90_reg_400                                                |   4|   0|    4|          0|
    |i_fu_42                                                     |   4|   0|    4|          0|
    |indvars_iv31_fu_38                                          |   4|   0|    4|          0|
    |indvars_iv31_load_reg_395                                   |   4|   0|    4|          0|
    |indvars_iv_fu_74                                            |   4|   0|    4|          0|
    |trunc_ln143_reg_361                                         |   3|   0|    3|          0|
    |trunc_ln156_reg_417                                         |   3|   0|    3|          0|
    |u_016_fu_46                                                 |   4|   0|    4|          0|
    |u_29_fu_66                                                  |   4|   0|    4|          0|
    |u_reg_348                                                   |   4|   0|    4|          0|
    |v_017_fu_50                                                 |  64|   0|   64|          0|
    |v_211_reg_353                                               |  64|   0|   64|          0|
    |v_fu_70                                                     |  64|   0|   64|          0|
    |v_load_reg_409                                              |  64|   0|   64|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 309|   0|  309|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|      mp_mul.1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|      mp_mul.1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|      mp_mul.1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|      mp_mul.1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|      mp_mul.1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_149_p_din0   |  out|   32|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_149_p_din1   |  out|   32|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_149_p_dout0  |   in|   64|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_149_p_ce     |  out|    1|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_153_p_din0   |  out|   32|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_153_p_din1   |  out|   32|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_153_p_dout0  |   in|   64|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_153_p_ce     |  out|    1|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_157_p_din0   |  out|   32|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_157_p_din1   |  out|   32|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_157_p_dout0  |   in|   64|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_157_p_ce     |  out|    1|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_161_p_din0   |  out|   32|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_161_p_din1   |  out|   32|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_161_p_dout0  |   in|   64|  ap_ctrl_hs|      mp_mul.1|  return value|
|grp_fu_161_p_ce     |  out|    1|  ap_ctrl_hs|      mp_mul.1|  return value|
|a_address0          |  out|    3|   ap_memory|             a|         array|
|a_ce0               |  out|    1|   ap_memory|             a|         array|
|a_q0                |   in|   64|   ap_memory|             a|         array|
|R_X_address0        |  out|    4|   ap_memory|           R_X|         array|
|R_X_ce0             |  out|    1|   ap_memory|           R_X|         array|
|R_X_q0              |   in|   64|   ap_memory|           R_X|         array|
|c_address0          |  out|    4|   ap_memory|             c|         array|
|c_ce0               |  out|    1|   ap_memory|             c|         array|
|c_we0               |  out|    1|   ap_memory|             c|         array|
|c_d0                |  out|   64|   ap_memory|             c|         array|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvars_iv31 = alloca i32 1"   --->   Operation 10 'alloca' 'indvars_iv31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%u_016 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'u_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_017 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%t_33_loc = alloca i32 1"   --->   Operation 14 'alloca' 't_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v_35_loc = alloca i32 1"   --->   Operation 15 'alloca' 'v_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v_114_loc = alloca i32 1"   --->   Operation 16 'alloca' 'v_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln140 = store i64 0, i64 %v_017" [src/generic/fp_generic.c:140]   --->   Operation 17 'store' 'store_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln140 = store i4 0, i4 %u_016" [src/generic/fp_generic.c:140]   --->   Operation 18 'store' 'store_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %i" [src/generic/fp_generic.c:139]   --->   Operation 19 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv31"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_144_2" [src/generic/fp_generic.c:143]   --->   Operation 21 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_89 = load i4 %i" [src/generic/fp_generic.c:143]   --->   Operation 22 'load' 'i_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%u = load i4 %u_016"   --->   Operation 23 'load' 'u' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%v_211 = load i64 %v_017"   --->   Operation 24 'load' 'v_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln143 = icmp_eq  i4 %i_89, i4 8" [src/generic/fp_generic.c:143]   --->   Operation 25 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln143 = add i4 %i_89, i4 1" [src/generic/fp_generic.c:143]   --->   Operation 26 'add' 'add_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %VITIS_LOOP_144_2.split, void %VITIS_LOOP_157_4.preheader" [src/generic/fp_generic.c:143]   --->   Operation 27 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i4 %i_89" [src/generic/fp_generic.c:143]   --->   Operation 28 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln143, i4 %i" [src/generic/fp_generic.c:139]   --->   Operation 29 'store' 'store_ln139' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%u_29 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 30 'alloca' 'u_29' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 31 'alloca' 'v' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 32 'alloca' 'indvars_iv' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_24 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 33 'alloca' 'i_24' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 8, i4 %i_24" [src/generic/fp_generic.c:139]   --->   Operation 34 'store' 'store_ln139' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv"   --->   Operation 35 'store' 'store_ln0' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln140 = store i64 %v_211, i64 %v" [src/generic/fp_generic.c:140]   --->   Operation 36 'store' 'store_ln140' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %u_29" [src/generic/fp_generic.c:140]   --->   Operation 37 'store' 'store_ln140' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_4" [src/generic/fp_generic.c:156]   --->   Operation 38 'br' 'br_ln156' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%indvars_iv31_load = load i4 %indvars_iv31" [src/generic/fp_generic.c:143]   --->   Operation 39 'load' 'indvars_iv31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (3.32ns)   --->   "%call_ln143 = call void @mp_mul.1_Pipeline_VITIS_LOOP_144_2, i64 %v_211, i4 %u, i4 %indvars_iv31_load, i64 %a, i3 %trunc_ln143, i64 %R_X, i64 %v_114_loc, i64 %v_017, i4 %u_016" [src/generic/fp_generic.c:143]   --->   Operation 40 'call' 'call_ln143' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln143_12 = add i4 %indvars_iv31_load, i4 1" [src/generic/fp_generic.c:143]   --->   Operation 41 'add' 'add_ln143_12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln143 = store i4 %add_ln143_12, i4 %indvars_iv31" [src/generic/fp_generic.c:143]   --->   Operation 42 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln143 = call void @mp_mul.1_Pipeline_VITIS_LOOP_144_2, i64 %v_211, i4 %u, i4 %indvars_iv31_load, i64 %a, i3 %trunc_ln143, i64 %R_X, i64 %v_114_loc, i64 %v_017, i4 %u_016" [src/generic/fp_generic.c:143]   --->   Operation 43 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:140]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/generic/fp_generic.c:143]   --->   Operation 45 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%v_114_loc_load = load i64 %v_114_loc"   --->   Operation 46 'load' 'v_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i3 %trunc_ln143" [src/generic/fp_generic.c:150]   --->   Operation 47 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%c_addr_23 = getelementptr i64 %c, i32 0, i32 %zext_ln150" [src/generic/fp_generic.c:150]   --->   Operation 48 'getelementptr' 'c_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln150 = store i64 %v_114_loc_load, i4 %c_addr_23" [src/generic/fp_generic.c:150]   --->   Operation 49 'store' 'store_ln150' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_144_2" [src/generic/fp_generic.c:143]   --->   Operation 50 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 4.98>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%i_90 = load i4 %i_24" [src/generic/fp_generic.c:156]   --->   Operation 51 'load' 'i_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.73ns)   --->   "%icmp_ln156 = icmp_eq  i4 %i_90, i4 15" [src/generic/fp_generic.c:156]   --->   Operation 52 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %VITIS_LOOP_157_4.split, void %for.end65" [src/generic/fp_generic.c:156]   --->   Operation 53 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 54 'load' 'v_load' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln156 = add i4 %i_90, i4 1" [src/generic/fp_generic.c:156]   --->   Operation 55 'add' 'add_ln156' <Predicate = (!icmp_ln156)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln156, i4 %i_24" [src/generic/fp_generic.c:139]   --->   Operation 56 'store' 'store_ln139' <Predicate = (!icmp_ln156)> <Delay = 1.58>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%v_load61 = load i64 %v" [src/generic/fp_generic.c:168]   --->   Operation 57 'load' 'v_load61' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 15" [src/generic/fp_generic.c:168]   --->   Operation 58 'getelementptr' 'c_addr' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln168 = store i64 %v_load61, i4 %c_addr" [src/generic/fp_generic.c:168]   --->   Operation 59 'store' 'store_ln168' <Predicate = (icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln169 = ret" [src/generic/fp_generic.c:169]   --->   Operation 60 'ret' 'ret_ln169' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.91>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%u_29_load = load i4 %u_29"   --->   Operation 61 'load' 'u_29_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [src/generic/fp_generic.c:156]   --->   Operation 62 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i4 %indvars_iv_load" [src/generic/fp_generic.c:156]   --->   Operation 63 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (4.91ns)   --->   "%call_ln156 = call void @mp_mul.1_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i64 %a, i4 %i_90, i64 %R_X, i64 %v_35_loc, i64 %v, i3 %t_33_loc" [src/generic/fp_generic.c:156]   --->   Operation 64 'call' 'call_ln156' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 65 [1/1] (1.73ns)   --->   "%add_ln156_12 = add i4 %indvars_iv_load, i4 1" [src/generic/fp_generic.c:156]   --->   Operation 65 'add' 'add_ln156_12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln156 = store i4 %add_ln156_12, i4 %indvars_iv" [src/generic/fp_generic.c:156]   --->   Operation 66 'store' 'store_ln156' <Predicate = true> <Delay = 1.58>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln156 = call void @mp_mul.1_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i64 %a, i4 %i_90, i64 %R_X, i64 %v_35_loc, i64 %v, i3 %t_33_loc" [src/generic/fp_generic.c:156]   --->   Operation 67 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/generic/fp_generic.c:139]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74" [src/generic/fp_generic.c:156]   --->   Operation 69 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%v_35_loc_load = load i64 %v_35_loc"   --->   Operation 70 'load' 'v_35_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%t_33_loc_load = load i3 %t_33_loc"   --->   Operation 71 'load' 't_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i3 %t_33_loc_load" [src/generic/fp_generic.c:157]   --->   Operation 72 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i4 %i_90" [src/generic/fp_generic.c:163]   --->   Operation 73 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%c_addr_24 = getelementptr i64 %c, i32 0, i32 %zext_ln163" [src/generic/fp_generic.c:163]   --->   Operation 74 'getelementptr' 'c_addr_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln163 = store i64 %v_35_loc_load, i4 %c_addr_24" [src/generic/fp_generic.c:163]   --->   Operation 75 'store' 'store_ln163' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %zext_ln157, i4 %u_29" [src/generic/fp_generic.c:140]   --->   Operation 76 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_4" [src/generic/fp_generic.c:156]   --->   Operation 77 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ R_X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv31            (alloca           ) [ 0111110000]
i                       (alloca           ) [ 0111110000]
u_016                   (alloca           ) [ 0111110000]
v_017                   (alloca           ) [ 0111110000]
t_33_loc                (alloca           ) [ 0011111111]
v_35_loc                (alloca           ) [ 0011111111]
v_114_loc               (alloca           ) [ 0011110000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
br_ln143                (br               ) [ 0000000000]
i_89                    (load             ) [ 0000000000]
u                       (load             ) [ 0001100000]
v_211                   (load             ) [ 0001100000]
icmp_ln143              (icmp             ) [ 0011110000]
add_ln143               (add              ) [ 0000000000]
br_ln143                (br               ) [ 0000000000]
trunc_ln143             (trunc            ) [ 0001110000]
store_ln139             (store            ) [ 0000000000]
u_29                    (alloca           ) [ 0011111111]
v                       (alloca           ) [ 0011111111]
indvars_iv              (alloca           ) [ 0011111111]
i_24                    (alloca           ) [ 0011111111]
store_ln139             (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln156                (br               ) [ 0000000000]
indvars_iv31_load       (load             ) [ 0000100000]
add_ln143_12            (add              ) [ 0000000000]
store_ln143             (store            ) [ 0000000000]
call_ln143              (call             ) [ 0000000000]
speclooptripcount_ln140 (speclooptripcount) [ 0000000000]
specloopname_ln143      (specloopname     ) [ 0000000000]
v_114_loc_load          (load             ) [ 0000000000]
zext_ln150              (zext             ) [ 0000000000]
c_addr_23               (getelementptr    ) [ 0000000000]
store_ln150             (store            ) [ 0000000000]
br_ln143                (br               ) [ 0000000000]
i_90                    (load             ) [ 0000000111]
icmp_ln156              (icmp             ) [ 0000001111]
br_ln156                (br               ) [ 0000000000]
v_load                  (load             ) [ 0000000110]
add_ln156               (add              ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
v_load61                (load             ) [ 0000000000]
c_addr                  (getelementptr    ) [ 0000000000]
store_ln168             (store            ) [ 0000000000]
ret_ln169               (ret              ) [ 0000000000]
u_29_load               (load             ) [ 0000000010]
indvars_iv_load         (load             ) [ 0000000000]
trunc_ln156             (trunc            ) [ 0000000010]
add_ln156_12            (add              ) [ 0000000000]
store_ln156             (store            ) [ 0000000000]
call_ln156              (call             ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln156      (specloopname     ) [ 0000000000]
v_35_loc_load           (load             ) [ 0000000000]
t_33_loc_load           (load             ) [ 0000000000]
zext_ln157              (zext             ) [ 0000000000]
zext_ln163              (zext             ) [ 0000000000]
c_addr_24               (getelementptr    ) [ 0000000000]
store_ln163             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln156                (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="R_X">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.1_Pipeline_VITIS_LOOP_144_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.1_Pipeline_VITIS_LOOP_157_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="indvars_iv31_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv31/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="u_016_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_016/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="v_017_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_017/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="t_33_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="v_35_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="v_114_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="u_29_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_29/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="v_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvars_iv_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_24_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_24/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="c_addr_23_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_23/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/5 store_ln168/6 store_ln163/9 "/>
</bind>
</comp>

<comp id="95" class="1004" name="c_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="c_addr_24_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_24/9 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_mp_mul_1_Pipeline_VITIS_LOOP_144_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="2"/>
<pin id="115" dir="0" index="2" bw="4" slack="2"/>
<pin id="116" dir="0" index="3" bw="4" slack="0"/>
<pin id="117" dir="0" index="4" bw="64" slack="0"/>
<pin id="118" dir="0" index="5" bw="3" slack="1"/>
<pin id="119" dir="0" index="6" bw="64" slack="0"/>
<pin id="120" dir="0" index="7" bw="64" slack="2"/>
<pin id="121" dir="0" index="8" bw="64" slack="2"/>
<pin id="122" dir="0" index="9" bw="4" slack="2"/>
<pin id="123" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln143/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_mp_mul_1_Pipeline_VITIS_LOOP_157_4_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="0" index="2" bw="64" slack="1"/>
<pin id="131" dir="0" index="3" bw="4" slack="0"/>
<pin id="132" dir="0" index="4" bw="64" slack="0"/>
<pin id="133" dir="0" index="5" bw="4" slack="1"/>
<pin id="134" dir="0" index="6" bw="64" slack="0"/>
<pin id="135" dir="0" index="7" bw="64" slack="3"/>
<pin id="136" dir="0" index="8" bw="64" slack="2"/>
<pin id="137" dir="0" index="9" bw="3" slack="3"/>
<pin id="138" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln156/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/6 v_load61/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln140_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln140_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="4" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln139_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_89_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_89/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="u_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="v_211_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_211/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln143_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln143_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln143_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln139_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="1"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln139_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln0_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln140_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln140_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="indvars_iv31_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="2"/>
<pin id="218" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv31_load/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln143_12_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_12/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln143_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="2"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="v_114_loc_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="4"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_loc_load/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln150_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="3"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_90_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_90/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln156_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln156_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln139_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="1"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="u_29_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="2"/>
<pin id="261" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_29_load/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvars_iv_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="2"/>
<pin id="265" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln156_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln156_12_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156_12/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln156_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="2"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="v_35_loc_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="5"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_loc_load/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="t_33_loc_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="5"/>
<pin id="288" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_loc_load/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln157_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln163_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="3"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/9 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln140_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="4"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="302" class="1005" name="indvars_iv31_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv31 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="316" class="1005" name="u_016_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_016 "/>
</bind>
</comp>

<comp id="323" class="1005" name="v_017_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_017 "/>
</bind>
</comp>

<comp id="330" class="1005" name="t_33_loc_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="3"/>
<pin id="332" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_33_loc "/>
</bind>
</comp>

<comp id="336" class="1005" name="v_35_loc_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="3"/>
<pin id="338" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v_35_loc "/>
</bind>
</comp>

<comp id="342" class="1005" name="v_114_loc_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="2"/>
<pin id="344" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_114_loc "/>
</bind>
</comp>

<comp id="348" class="1005" name="u_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="2"/>
<pin id="350" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="353" class="1005" name="v_211_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="2"/>
<pin id="355" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_211 "/>
</bind>
</comp>

<comp id="361" class="1005" name="trunc_ln143_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="1"/>
<pin id="363" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln143 "/>
</bind>
</comp>

<comp id="367" class="1005" name="u_29_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_29 "/>
</bind>
</comp>

<comp id="374" class="1005" name="v_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="381" class="1005" name="indvars_iv_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="388" class="1005" name="i_24_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="395" class="1005" name="indvars_iv31_load_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="1"/>
<pin id="397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv31_load "/>
</bind>
</comp>

<comp id="400" class="1005" name="i_90_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="1"/>
<pin id="402" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_90 "/>
</bind>
</comp>

<comp id="409" class="1005" name="v_load_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="417" class="1005" name="trunc_ln156_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="1"/>
<pin id="419" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln156 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="425" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 albl/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="429" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 albh/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="433" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 ahbl/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="437" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 ahbh/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="103"><net_src comp="95" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="127" pin=4"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="127" pin=6"/></net>

<net id="145"><net_src comp="142" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="179"><net_src comp="166" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="166" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="166" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="181" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="172" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="169" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="112" pin=3"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="239" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="127" pin=3"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="275"><net_src comp="263" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="12" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="301"><net_src comp="289" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="38" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="312"><net_src comp="42" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="319"><net_src comp="46" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="112" pin=9"/></net>

<net id="326"><net_src comp="50" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="112" pin=8"/></net>

<net id="333"><net_src comp="54" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="127" pin=9"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="339"><net_src comp="58" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="127" pin=7"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="345"><net_src comp="62" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="112" pin=7"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="351"><net_src comp="169" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="356"><net_src comp="172" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="364"><net_src comp="187" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="112" pin=5"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="370"><net_src comp="66" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="377"><net_src comp="70" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="127" pin=8"/></net>

<net id="384"><net_src comp="74" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="391"><net_src comp="78" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="398"><net_src comp="216" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="112" pin=3"/></net>

<net id="403"><net_src comp="239" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="127" pin=5"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="412"><net_src comp="142" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="420"><net_src comp="266" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="127" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: R_X | {}
	Port: c | {5 6 9 }
 - Input state : 
	Port: mp_mul.1 : a | {3 4 7 8 }
	Port: mp_mul.1 : R_X | {3 4 7 8 }
  - Chain level:
	State 1
		store_ln140 : 1
		store_ln140 : 1
		store_ln139 : 1
		store_ln0 : 1
	State 2
		icmp_ln143 : 1
		add_ln143 : 1
		br_ln143 : 2
		trunc_ln143 : 1
		store_ln139 : 2
		store_ln139 : 1
		store_ln0 : 1
		store_ln140 : 1
		store_ln140 : 1
	State 3
		call_ln143 : 1
		add_ln143_12 : 1
		store_ln143 : 2
	State 4
	State 5
		c_addr_23 : 1
		store_ln150 : 2
	State 6
		icmp_ln156 : 1
		br_ln156 : 2
		add_ln156 : 1
		store_ln139 : 2
		store_ln168 : 1
	State 7
		trunc_ln156 : 1
		call_ln156 : 2
		add_ln156_12 : 1
		store_ln156 : 2
	State 8
	State 9
		zext_ln157 : 1
		c_addr_24 : 1
		store_ln163 : 2
		store_ln140 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_mp_mul_1_Pipeline_VITIS_LOOP_144_2_fu_112 |    16   |  15.88  |   1708  |   1531  |
|          | grp_mp_mul_1_Pipeline_VITIS_LOOP_157_4_fu_127 |    16   |  15.88  |   1711  |   1529  |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                   grp_fu_422                  |    4    |    0    |   165   |    50   |
|    mul   |                   grp_fu_426                  |    4    |    0    |   165   |    50   |
|          |                   grp_fu_430                  |    4    |    0    |   165   |    50   |
|          |                   grp_fu_434                  |    4    |    0    |   165   |    50   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                add_ln143_fu_181               |    0    |    0    |    0    |    13   |
|    add   |              add_ln143_12_fu_220              |    0    |    0    |    0    |    13   |
|          |                add_ln156_fu_248               |    0    |    0    |    0    |    13   |
|          |              add_ln156_12_fu_271              |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln143_fu_175               |    0    |    0    |    0    |    13   |
|          |               icmp_ln156_fu_242               |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln143_fu_187              |    0    |    0    |    0    |    0    |
|          |               trunc_ln156_fu_266              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln150_fu_235               |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln157_fu_289               |    0    |    0    |    0    |    0    |
|          |               zext_ln163_fu_293               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    48   |  31.76  |   4079  |   3338  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_24_reg_388      |    4   |
|       i_90_reg_400      |    4   |
|        i_reg_309        |    4   |
|indvars_iv31_load_reg_395|    4   |
|   indvars_iv31_reg_302  |    4   |
|    indvars_iv_reg_381   |    4   |
|     t_33_loc_reg_330    |    3   |
|   trunc_ln143_reg_361   |    3   |
|   trunc_ln156_reg_417   |    3   |
|      u_016_reg_316      |    4   |
|       u_29_reg_367      |    4   |
|        u_reg_348        |    4   |
|      v_017_reg_323      |   64   |
|    v_114_loc_reg_342    |   64   |
|      v_211_reg_353      |   64   |
|     v_35_loc_reg_336    |   64   |
|      v_load_reg_409     |   64   |
|        v_reg_374        |   64   |
+-------------------------+--------+
|          Total          |   429  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                grp_access_fu_89               |  p0  |   3  |   4  |   12   ||    0    ||    14   |
|                grp_access_fu_89               |  p1  |   3  |  64  |   192  ||    0    ||    14   |
| grp_mp_mul_1_Pipeline_VITIS_LOOP_144_2_fu_112 |  p3  |   2  |   4  |    8   ||    0    ||    9    |
| grp_mp_mul_1_Pipeline_VITIS_LOOP_157_4_fu_127 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Total                     |      |      |      |   218  ||  6.5906 ||    0    ||    46   |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   31   |  4079  |  3338  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   46   |
|  Register |    -   |    -   |   429  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   38   |  4508  |  3384  |
+-----------+--------+--------+--------+--------+
