// Seed: 4019288275
module module_0 (
    input tri1 id_0,
    output logic id_1,
    input supply0 id_2,
    output logic id_3
);
  initial begin : LABEL_0
    id_3 <= -1;
    id_1 = 1 ? id_2 & -1 : 1;
  end
endmodule
module module_0 (
    input wor module_1,
    input wire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri id_4,
    input wand id_5,
    input supply0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    input supply0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    input uwire id_13,
    output supply1 id_14,
    output uwire id_15,
    output tri0 id_16,
    input tri1 id_17,
    output supply1 id_18,
    input supply1 id_19,
    input tri id_20,
    output wire id_21,
    output uwire id_22,
    output wor id_23,
    output tri0 id_24,
    output logic id_25
);
  module_0 modCall_1 (
      id_1,
      id_25,
      id_3,
      id_25
  );
  assign modCall_1.id_1 = 0;
  initial if (-1) id_25 <= id_19;
  nand primCall (
      id_2,
      id_8,
      id_9,
      id_13,
      id_6,
      id_3,
      id_5,
      id_1,
      id_17,
      id_19,
      id_20,
      id_12,
      id_7,
      id_11,
      id_10
  );
endmodule
