
e-paper_18x5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f97c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000be20  0800fa40  0800fa40  00010a40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b860  0801b860  0001d340  2**0
                  CONTENTS
  4 .ARM          00000008  0801b860  0801b860  0001c860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b868  0801b868  0001d340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b868  0801b868  0001c868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801b86c  0801b86c  0001c86c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000340  20000000  0801b870  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000408  20000340  0801bbb0  0001d340  2**2
                  ALLOC
 10 ._user_heap_stack 00001900  20000748  0801bbb0  0001d748  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001d340  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fdd5  00000000  00000000  0001d368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cd8  00000000  00000000  0003d13d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001998  00000000  00000000  00041e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001387  00000000  00000000  000437b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000252f7  00000000  00000000  00044b37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000250d9  00000000  00000000  00069e2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d543f  00000000  00000000  0008ef07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164346  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a74  00000000  00000000  0016438c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0016ae00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000340 	.word	0x20000340
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800fa24 	.word	0x0800fa24

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000344 	.word	0x20000344
 8000104:	0800fa24 	.word	0x0800fa24

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f891 	bl	8001564 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ffd1 	bl	80013f4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f883 	bl	8001564 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f879 	bl	8001564 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fffb 	bl	800147c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fff1 	bl	800147c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__clzsi2>:
 80004a8:	211c      	movs	r1, #28
 80004aa:	2301      	movs	r3, #1
 80004ac:	041b      	lsls	r3, r3, #16
 80004ae:	4298      	cmp	r0, r3
 80004b0:	d301      	bcc.n	80004b6 <__clzsi2+0xe>
 80004b2:	0c00      	lsrs	r0, r0, #16
 80004b4:	3910      	subs	r1, #16
 80004b6:	0a1b      	lsrs	r3, r3, #8
 80004b8:	4298      	cmp	r0, r3
 80004ba:	d301      	bcc.n	80004c0 <__clzsi2+0x18>
 80004bc:	0a00      	lsrs	r0, r0, #8
 80004be:	3908      	subs	r1, #8
 80004c0:	091b      	lsrs	r3, r3, #4
 80004c2:	4298      	cmp	r0, r3
 80004c4:	d301      	bcc.n	80004ca <__clzsi2+0x22>
 80004c6:	0900      	lsrs	r0, r0, #4
 80004c8:	3904      	subs	r1, #4
 80004ca:	a202      	add	r2, pc, #8	@ (adr r2, 80004d4 <__clzsi2+0x2c>)
 80004cc:	5c10      	ldrb	r0, [r2, r0]
 80004ce:	1840      	adds	r0, r0, r1
 80004d0:	4770      	bx	lr
 80004d2:	46c0      	nop			@ (mov r8, r8)
 80004d4:	02020304 	.word	0x02020304
 80004d8:	01010101 	.word	0x01010101
	...

080004e4 <__aeabi_uldivmod>:
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d111      	bne.n	800050c <__aeabi_uldivmod+0x28>
 80004e8:	2a00      	cmp	r2, #0
 80004ea:	d10f      	bne.n	800050c <__aeabi_uldivmod+0x28>
 80004ec:	2900      	cmp	r1, #0
 80004ee:	d100      	bne.n	80004f2 <__aeabi_uldivmod+0xe>
 80004f0:	2800      	cmp	r0, #0
 80004f2:	d002      	beq.n	80004fa <__aeabi_uldivmod+0x16>
 80004f4:	2100      	movs	r1, #0
 80004f6:	43c9      	mvns	r1, r1
 80004f8:	0008      	movs	r0, r1
 80004fa:	b407      	push	{r0, r1, r2}
 80004fc:	4802      	ldr	r0, [pc, #8]	@ (8000508 <__aeabi_uldivmod+0x24>)
 80004fe:	a102      	add	r1, pc, #8	@ (adr r1, 8000508 <__aeabi_uldivmod+0x24>)
 8000500:	1840      	adds	r0, r0, r1
 8000502:	9002      	str	r0, [sp, #8]
 8000504:	bd03      	pop	{r0, r1, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)
 8000508:	ffffff21 	.word	0xffffff21
 800050c:	b403      	push	{r0, r1}
 800050e:	4668      	mov	r0, sp
 8000510:	b501      	push	{r0, lr}
 8000512:	9802      	ldr	r0, [sp, #8]
 8000514:	f000 f824 	bl	8000560 <__udivmoddi4>
 8000518:	9b01      	ldr	r3, [sp, #4]
 800051a:	469e      	mov	lr, r3
 800051c:	b002      	add	sp, #8
 800051e:	bc0c      	pop	{r2, r3}
 8000520:	4770      	bx	lr
 8000522:	46c0      	nop			@ (mov r8, r8)

08000524 <__aeabi_d2uiz>:
 8000524:	b570      	push	{r4, r5, r6, lr}
 8000526:	2200      	movs	r2, #0
 8000528:	4b0c      	ldr	r3, [pc, #48]	@ (800055c <__aeabi_d2uiz+0x38>)
 800052a:	0004      	movs	r4, r0
 800052c:	000d      	movs	r5, r1
 800052e:	f7ff ffb1 	bl	8000494 <__aeabi_dcmpge>
 8000532:	2800      	cmp	r0, #0
 8000534:	d104      	bne.n	8000540 <__aeabi_d2uiz+0x1c>
 8000536:	0020      	movs	r0, r4
 8000538:	0029      	movs	r1, r5
 800053a:	f001 ff0b 	bl	8002354 <__aeabi_d2iz>
 800053e:	bd70      	pop	{r4, r5, r6, pc}
 8000540:	4b06      	ldr	r3, [pc, #24]	@ (800055c <__aeabi_d2uiz+0x38>)
 8000542:	2200      	movs	r2, #0
 8000544:	0020      	movs	r0, r4
 8000546:	0029      	movs	r1, r5
 8000548:	f001 fb46 	bl	8001bd8 <__aeabi_dsub>
 800054c:	f001 ff02 	bl	8002354 <__aeabi_d2iz>
 8000550:	2380      	movs	r3, #128	@ 0x80
 8000552:	061b      	lsls	r3, r3, #24
 8000554:	469c      	mov	ip, r3
 8000556:	4460      	add	r0, ip
 8000558:	e7f1      	b.n	800053e <__aeabi_d2uiz+0x1a>
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	41e00000 	.word	0x41e00000

08000560 <__udivmoddi4>:
 8000560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000562:	4657      	mov	r7, sl
 8000564:	464e      	mov	r6, r9
 8000566:	4645      	mov	r5, r8
 8000568:	46de      	mov	lr, fp
 800056a:	b5e0      	push	{r5, r6, r7, lr}
 800056c:	0004      	movs	r4, r0
 800056e:	000d      	movs	r5, r1
 8000570:	4692      	mov	sl, r2
 8000572:	4699      	mov	r9, r3
 8000574:	b083      	sub	sp, #12
 8000576:	428b      	cmp	r3, r1
 8000578:	d830      	bhi.n	80005dc <__udivmoddi4+0x7c>
 800057a:	d02d      	beq.n	80005d8 <__udivmoddi4+0x78>
 800057c:	4649      	mov	r1, r9
 800057e:	4650      	mov	r0, sl
 8000580:	f001 ff76 	bl	8002470 <__clzdi2>
 8000584:	0029      	movs	r1, r5
 8000586:	0006      	movs	r6, r0
 8000588:	0020      	movs	r0, r4
 800058a:	f001 ff71 	bl	8002470 <__clzdi2>
 800058e:	1a33      	subs	r3, r6, r0
 8000590:	4698      	mov	r8, r3
 8000592:	3b20      	subs	r3, #32
 8000594:	d434      	bmi.n	8000600 <__udivmoddi4+0xa0>
 8000596:	469b      	mov	fp, r3
 8000598:	4653      	mov	r3, sl
 800059a:	465a      	mov	r2, fp
 800059c:	4093      	lsls	r3, r2
 800059e:	4642      	mov	r2, r8
 80005a0:	001f      	movs	r7, r3
 80005a2:	4653      	mov	r3, sl
 80005a4:	4093      	lsls	r3, r2
 80005a6:	001e      	movs	r6, r3
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d83b      	bhi.n	8000624 <__udivmoddi4+0xc4>
 80005ac:	42af      	cmp	r7, r5
 80005ae:	d100      	bne.n	80005b2 <__udivmoddi4+0x52>
 80005b0:	e079      	b.n	80006a6 <__udivmoddi4+0x146>
 80005b2:	465b      	mov	r3, fp
 80005b4:	1ba4      	subs	r4, r4, r6
 80005b6:	41bd      	sbcs	r5, r7
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	da00      	bge.n	80005be <__udivmoddi4+0x5e>
 80005bc:	e076      	b.n	80006ac <__udivmoddi4+0x14c>
 80005be:	2200      	movs	r2, #0
 80005c0:	2300      	movs	r3, #0
 80005c2:	9200      	str	r2, [sp, #0]
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2301      	movs	r3, #1
 80005c8:	465a      	mov	r2, fp
 80005ca:	4093      	lsls	r3, r2
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	2301      	movs	r3, #1
 80005d0:	4642      	mov	r2, r8
 80005d2:	4093      	lsls	r3, r2
 80005d4:	9300      	str	r3, [sp, #0]
 80005d6:	e029      	b.n	800062c <__udivmoddi4+0xcc>
 80005d8:	4282      	cmp	r2, r0
 80005da:	d9cf      	bls.n	800057c <__udivmoddi4+0x1c>
 80005dc:	2200      	movs	r2, #0
 80005de:	2300      	movs	r3, #0
 80005e0:	9200      	str	r2, [sp, #0]
 80005e2:	9301      	str	r3, [sp, #4]
 80005e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <__udivmoddi4+0x8e>
 80005ea:	601c      	str	r4, [r3, #0]
 80005ec:	605d      	str	r5, [r3, #4]
 80005ee:	9800      	ldr	r0, [sp, #0]
 80005f0:	9901      	ldr	r1, [sp, #4]
 80005f2:	b003      	add	sp, #12
 80005f4:	bcf0      	pop	{r4, r5, r6, r7}
 80005f6:	46bb      	mov	fp, r7
 80005f8:	46b2      	mov	sl, r6
 80005fa:	46a9      	mov	r9, r5
 80005fc:	46a0      	mov	r8, r4
 80005fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000600:	4642      	mov	r2, r8
 8000602:	469b      	mov	fp, r3
 8000604:	2320      	movs	r3, #32
 8000606:	1a9b      	subs	r3, r3, r2
 8000608:	4652      	mov	r2, sl
 800060a:	40da      	lsrs	r2, r3
 800060c:	4641      	mov	r1, r8
 800060e:	0013      	movs	r3, r2
 8000610:	464a      	mov	r2, r9
 8000612:	408a      	lsls	r2, r1
 8000614:	0017      	movs	r7, r2
 8000616:	4642      	mov	r2, r8
 8000618:	431f      	orrs	r7, r3
 800061a:	4653      	mov	r3, sl
 800061c:	4093      	lsls	r3, r2
 800061e:	001e      	movs	r6, r3
 8000620:	42af      	cmp	r7, r5
 8000622:	d9c3      	bls.n	80005ac <__udivmoddi4+0x4c>
 8000624:	2200      	movs	r2, #0
 8000626:	2300      	movs	r3, #0
 8000628:	9200      	str	r2, [sp, #0]
 800062a:	9301      	str	r3, [sp, #4]
 800062c:	4643      	mov	r3, r8
 800062e:	2b00      	cmp	r3, #0
 8000630:	d0d8      	beq.n	80005e4 <__udivmoddi4+0x84>
 8000632:	07fb      	lsls	r3, r7, #31
 8000634:	0872      	lsrs	r2, r6, #1
 8000636:	431a      	orrs	r2, r3
 8000638:	4646      	mov	r6, r8
 800063a:	087b      	lsrs	r3, r7, #1
 800063c:	e00e      	b.n	800065c <__udivmoddi4+0xfc>
 800063e:	42ab      	cmp	r3, r5
 8000640:	d101      	bne.n	8000646 <__udivmoddi4+0xe6>
 8000642:	42a2      	cmp	r2, r4
 8000644:	d80c      	bhi.n	8000660 <__udivmoddi4+0x100>
 8000646:	1aa4      	subs	r4, r4, r2
 8000648:	419d      	sbcs	r5, r3
 800064a:	2001      	movs	r0, #1
 800064c:	1924      	adds	r4, r4, r4
 800064e:	416d      	adcs	r5, r5
 8000650:	2100      	movs	r1, #0
 8000652:	3e01      	subs	r6, #1
 8000654:	1824      	adds	r4, r4, r0
 8000656:	414d      	adcs	r5, r1
 8000658:	2e00      	cmp	r6, #0
 800065a:	d006      	beq.n	800066a <__udivmoddi4+0x10a>
 800065c:	42ab      	cmp	r3, r5
 800065e:	d9ee      	bls.n	800063e <__udivmoddi4+0xde>
 8000660:	3e01      	subs	r6, #1
 8000662:	1924      	adds	r4, r4, r4
 8000664:	416d      	adcs	r5, r5
 8000666:	2e00      	cmp	r6, #0
 8000668:	d1f8      	bne.n	800065c <__udivmoddi4+0xfc>
 800066a:	9800      	ldr	r0, [sp, #0]
 800066c:	9901      	ldr	r1, [sp, #4]
 800066e:	465b      	mov	r3, fp
 8000670:	1900      	adds	r0, r0, r4
 8000672:	4169      	adcs	r1, r5
 8000674:	2b00      	cmp	r3, #0
 8000676:	db24      	blt.n	80006c2 <__udivmoddi4+0x162>
 8000678:	002b      	movs	r3, r5
 800067a:	465a      	mov	r2, fp
 800067c:	4644      	mov	r4, r8
 800067e:	40d3      	lsrs	r3, r2
 8000680:	002a      	movs	r2, r5
 8000682:	40e2      	lsrs	r2, r4
 8000684:	001c      	movs	r4, r3
 8000686:	465b      	mov	r3, fp
 8000688:	0015      	movs	r5, r2
 800068a:	2b00      	cmp	r3, #0
 800068c:	db2a      	blt.n	80006e4 <__udivmoddi4+0x184>
 800068e:	0026      	movs	r6, r4
 8000690:	409e      	lsls	r6, r3
 8000692:	0033      	movs	r3, r6
 8000694:	0026      	movs	r6, r4
 8000696:	4647      	mov	r7, r8
 8000698:	40be      	lsls	r6, r7
 800069a:	0032      	movs	r2, r6
 800069c:	1a80      	subs	r0, r0, r2
 800069e:	4199      	sbcs	r1, r3
 80006a0:	9000      	str	r0, [sp, #0]
 80006a2:	9101      	str	r1, [sp, #4]
 80006a4:	e79e      	b.n	80005e4 <__udivmoddi4+0x84>
 80006a6:	42a3      	cmp	r3, r4
 80006a8:	d8bc      	bhi.n	8000624 <__udivmoddi4+0xc4>
 80006aa:	e782      	b.n	80005b2 <__udivmoddi4+0x52>
 80006ac:	4642      	mov	r2, r8
 80006ae:	2320      	movs	r3, #32
 80006b0:	2100      	movs	r1, #0
 80006b2:	1a9b      	subs	r3, r3, r2
 80006b4:	2200      	movs	r2, #0
 80006b6:	9100      	str	r1, [sp, #0]
 80006b8:	9201      	str	r2, [sp, #4]
 80006ba:	2201      	movs	r2, #1
 80006bc:	40da      	lsrs	r2, r3
 80006be:	9201      	str	r2, [sp, #4]
 80006c0:	e785      	b.n	80005ce <__udivmoddi4+0x6e>
 80006c2:	4642      	mov	r2, r8
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	002a      	movs	r2, r5
 80006ca:	4646      	mov	r6, r8
 80006cc:	409a      	lsls	r2, r3
 80006ce:	0023      	movs	r3, r4
 80006d0:	40f3      	lsrs	r3, r6
 80006d2:	4644      	mov	r4, r8
 80006d4:	4313      	orrs	r3, r2
 80006d6:	002a      	movs	r2, r5
 80006d8:	40e2      	lsrs	r2, r4
 80006da:	001c      	movs	r4, r3
 80006dc:	465b      	mov	r3, fp
 80006de:	0015      	movs	r5, r2
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	dad4      	bge.n	800068e <__udivmoddi4+0x12e>
 80006e4:	4642      	mov	r2, r8
 80006e6:	002f      	movs	r7, r5
 80006e8:	2320      	movs	r3, #32
 80006ea:	0026      	movs	r6, r4
 80006ec:	4097      	lsls	r7, r2
 80006ee:	1a9b      	subs	r3, r3, r2
 80006f0:	40de      	lsrs	r6, r3
 80006f2:	003b      	movs	r3, r7
 80006f4:	4333      	orrs	r3, r6
 80006f6:	e7cd      	b.n	8000694 <__udivmoddi4+0x134>

080006f8 <__aeabi_dadd>:
 80006f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006fa:	4657      	mov	r7, sl
 80006fc:	464e      	mov	r6, r9
 80006fe:	4645      	mov	r5, r8
 8000700:	46de      	mov	lr, fp
 8000702:	b5e0      	push	{r5, r6, r7, lr}
 8000704:	b083      	sub	sp, #12
 8000706:	9000      	str	r0, [sp, #0]
 8000708:	9101      	str	r1, [sp, #4]
 800070a:	030c      	lsls	r4, r1, #12
 800070c:	004f      	lsls	r7, r1, #1
 800070e:	0fce      	lsrs	r6, r1, #31
 8000710:	0a61      	lsrs	r1, r4, #9
 8000712:	9c00      	ldr	r4, [sp, #0]
 8000714:	031d      	lsls	r5, r3, #12
 8000716:	0f64      	lsrs	r4, r4, #29
 8000718:	430c      	orrs	r4, r1
 800071a:	9900      	ldr	r1, [sp, #0]
 800071c:	9200      	str	r2, [sp, #0]
 800071e:	9301      	str	r3, [sp, #4]
 8000720:	00c8      	lsls	r0, r1, #3
 8000722:	0059      	lsls	r1, r3, #1
 8000724:	0d4b      	lsrs	r3, r1, #21
 8000726:	4699      	mov	r9, r3
 8000728:	9a00      	ldr	r2, [sp, #0]
 800072a:	9b01      	ldr	r3, [sp, #4]
 800072c:	0a6d      	lsrs	r5, r5, #9
 800072e:	0fd9      	lsrs	r1, r3, #31
 8000730:	0f53      	lsrs	r3, r2, #29
 8000732:	432b      	orrs	r3, r5
 8000734:	469a      	mov	sl, r3
 8000736:	9b00      	ldr	r3, [sp, #0]
 8000738:	0d7f      	lsrs	r7, r7, #21
 800073a:	00da      	lsls	r2, r3, #3
 800073c:	4694      	mov	ip, r2
 800073e:	464a      	mov	r2, r9
 8000740:	46b0      	mov	r8, r6
 8000742:	1aba      	subs	r2, r7, r2
 8000744:	428e      	cmp	r6, r1
 8000746:	d100      	bne.n	800074a <__aeabi_dadd+0x52>
 8000748:	e0b0      	b.n	80008ac <__aeabi_dadd+0x1b4>
 800074a:	2a00      	cmp	r2, #0
 800074c:	dc00      	bgt.n	8000750 <__aeabi_dadd+0x58>
 800074e:	e078      	b.n	8000842 <__aeabi_dadd+0x14a>
 8000750:	4649      	mov	r1, r9
 8000752:	2900      	cmp	r1, #0
 8000754:	d100      	bne.n	8000758 <__aeabi_dadd+0x60>
 8000756:	e0e9      	b.n	800092c <__aeabi_dadd+0x234>
 8000758:	49c9      	ldr	r1, [pc, #804]	@ (8000a80 <__aeabi_dadd+0x388>)
 800075a:	428f      	cmp	r7, r1
 800075c:	d100      	bne.n	8000760 <__aeabi_dadd+0x68>
 800075e:	e195      	b.n	8000a8c <__aeabi_dadd+0x394>
 8000760:	2501      	movs	r5, #1
 8000762:	2a38      	cmp	r2, #56	@ 0x38
 8000764:	dc16      	bgt.n	8000794 <__aeabi_dadd+0x9c>
 8000766:	2180      	movs	r1, #128	@ 0x80
 8000768:	4653      	mov	r3, sl
 800076a:	0409      	lsls	r1, r1, #16
 800076c:	430b      	orrs	r3, r1
 800076e:	469a      	mov	sl, r3
 8000770:	2a1f      	cmp	r2, #31
 8000772:	dd00      	ble.n	8000776 <__aeabi_dadd+0x7e>
 8000774:	e1e7      	b.n	8000b46 <__aeabi_dadd+0x44e>
 8000776:	2120      	movs	r1, #32
 8000778:	4655      	mov	r5, sl
 800077a:	1a8b      	subs	r3, r1, r2
 800077c:	4661      	mov	r1, ip
 800077e:	409d      	lsls	r5, r3
 8000780:	40d1      	lsrs	r1, r2
 8000782:	430d      	orrs	r5, r1
 8000784:	4661      	mov	r1, ip
 8000786:	4099      	lsls	r1, r3
 8000788:	1e4b      	subs	r3, r1, #1
 800078a:	4199      	sbcs	r1, r3
 800078c:	4653      	mov	r3, sl
 800078e:	40d3      	lsrs	r3, r2
 8000790:	430d      	orrs	r5, r1
 8000792:	1ae4      	subs	r4, r4, r3
 8000794:	1b45      	subs	r5, r0, r5
 8000796:	42a8      	cmp	r0, r5
 8000798:	4180      	sbcs	r0, r0
 800079a:	4240      	negs	r0, r0
 800079c:	1a24      	subs	r4, r4, r0
 800079e:	0223      	lsls	r3, r4, #8
 80007a0:	d400      	bmi.n	80007a4 <__aeabi_dadd+0xac>
 80007a2:	e10f      	b.n	80009c4 <__aeabi_dadd+0x2cc>
 80007a4:	0264      	lsls	r4, r4, #9
 80007a6:	0a64      	lsrs	r4, r4, #9
 80007a8:	2c00      	cmp	r4, #0
 80007aa:	d100      	bne.n	80007ae <__aeabi_dadd+0xb6>
 80007ac:	e139      	b.n	8000a22 <__aeabi_dadd+0x32a>
 80007ae:	0020      	movs	r0, r4
 80007b0:	f7ff fe7a 	bl	80004a8 <__clzsi2>
 80007b4:	0003      	movs	r3, r0
 80007b6:	3b08      	subs	r3, #8
 80007b8:	2120      	movs	r1, #32
 80007ba:	0028      	movs	r0, r5
 80007bc:	1aca      	subs	r2, r1, r3
 80007be:	40d0      	lsrs	r0, r2
 80007c0:	409c      	lsls	r4, r3
 80007c2:	0002      	movs	r2, r0
 80007c4:	409d      	lsls	r5, r3
 80007c6:	4322      	orrs	r2, r4
 80007c8:	429f      	cmp	r7, r3
 80007ca:	dd00      	ble.n	80007ce <__aeabi_dadd+0xd6>
 80007cc:	e173      	b.n	8000ab6 <__aeabi_dadd+0x3be>
 80007ce:	1bd8      	subs	r0, r3, r7
 80007d0:	3001      	adds	r0, #1
 80007d2:	1a09      	subs	r1, r1, r0
 80007d4:	002c      	movs	r4, r5
 80007d6:	408d      	lsls	r5, r1
 80007d8:	40c4      	lsrs	r4, r0
 80007da:	1e6b      	subs	r3, r5, #1
 80007dc:	419d      	sbcs	r5, r3
 80007de:	0013      	movs	r3, r2
 80007e0:	40c2      	lsrs	r2, r0
 80007e2:	408b      	lsls	r3, r1
 80007e4:	4325      	orrs	r5, r4
 80007e6:	2700      	movs	r7, #0
 80007e8:	0014      	movs	r4, r2
 80007ea:	431d      	orrs	r5, r3
 80007ec:	076b      	lsls	r3, r5, #29
 80007ee:	d009      	beq.n	8000804 <__aeabi_dadd+0x10c>
 80007f0:	230f      	movs	r3, #15
 80007f2:	402b      	ands	r3, r5
 80007f4:	2b04      	cmp	r3, #4
 80007f6:	d005      	beq.n	8000804 <__aeabi_dadd+0x10c>
 80007f8:	1d2b      	adds	r3, r5, #4
 80007fa:	42ab      	cmp	r3, r5
 80007fc:	41ad      	sbcs	r5, r5
 80007fe:	426d      	negs	r5, r5
 8000800:	1964      	adds	r4, r4, r5
 8000802:	001d      	movs	r5, r3
 8000804:	0223      	lsls	r3, r4, #8
 8000806:	d400      	bmi.n	800080a <__aeabi_dadd+0x112>
 8000808:	e12d      	b.n	8000a66 <__aeabi_dadd+0x36e>
 800080a:	4a9d      	ldr	r2, [pc, #628]	@ (8000a80 <__aeabi_dadd+0x388>)
 800080c:	3701      	adds	r7, #1
 800080e:	4297      	cmp	r7, r2
 8000810:	d100      	bne.n	8000814 <__aeabi_dadd+0x11c>
 8000812:	e0d3      	b.n	80009bc <__aeabi_dadd+0x2c4>
 8000814:	4646      	mov	r6, r8
 8000816:	499b      	ldr	r1, [pc, #620]	@ (8000a84 <__aeabi_dadd+0x38c>)
 8000818:	08ed      	lsrs	r5, r5, #3
 800081a:	4021      	ands	r1, r4
 800081c:	074a      	lsls	r2, r1, #29
 800081e:	432a      	orrs	r2, r5
 8000820:	057c      	lsls	r4, r7, #21
 8000822:	024d      	lsls	r5, r1, #9
 8000824:	0b2d      	lsrs	r5, r5, #12
 8000826:	0d64      	lsrs	r4, r4, #21
 8000828:	0524      	lsls	r4, r4, #20
 800082a:	432c      	orrs	r4, r5
 800082c:	07f6      	lsls	r6, r6, #31
 800082e:	4334      	orrs	r4, r6
 8000830:	0010      	movs	r0, r2
 8000832:	0021      	movs	r1, r4
 8000834:	b003      	add	sp, #12
 8000836:	bcf0      	pop	{r4, r5, r6, r7}
 8000838:	46bb      	mov	fp, r7
 800083a:	46b2      	mov	sl, r6
 800083c:	46a9      	mov	r9, r5
 800083e:	46a0      	mov	r8, r4
 8000840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000842:	2a00      	cmp	r2, #0
 8000844:	d100      	bne.n	8000848 <__aeabi_dadd+0x150>
 8000846:	e084      	b.n	8000952 <__aeabi_dadd+0x25a>
 8000848:	464a      	mov	r2, r9
 800084a:	1bd2      	subs	r2, r2, r7
 800084c:	2f00      	cmp	r7, #0
 800084e:	d000      	beq.n	8000852 <__aeabi_dadd+0x15a>
 8000850:	e16d      	b.n	8000b2e <__aeabi_dadd+0x436>
 8000852:	0025      	movs	r5, r4
 8000854:	4305      	orrs	r5, r0
 8000856:	d100      	bne.n	800085a <__aeabi_dadd+0x162>
 8000858:	e127      	b.n	8000aaa <__aeabi_dadd+0x3b2>
 800085a:	1e56      	subs	r6, r2, #1
 800085c:	2a01      	cmp	r2, #1
 800085e:	d100      	bne.n	8000862 <__aeabi_dadd+0x16a>
 8000860:	e23b      	b.n	8000cda <__aeabi_dadd+0x5e2>
 8000862:	4d87      	ldr	r5, [pc, #540]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000864:	42aa      	cmp	r2, r5
 8000866:	d100      	bne.n	800086a <__aeabi_dadd+0x172>
 8000868:	e26a      	b.n	8000d40 <__aeabi_dadd+0x648>
 800086a:	2501      	movs	r5, #1
 800086c:	2e38      	cmp	r6, #56	@ 0x38
 800086e:	dc12      	bgt.n	8000896 <__aeabi_dadd+0x19e>
 8000870:	0032      	movs	r2, r6
 8000872:	2a1f      	cmp	r2, #31
 8000874:	dd00      	ble.n	8000878 <__aeabi_dadd+0x180>
 8000876:	e1f8      	b.n	8000c6a <__aeabi_dadd+0x572>
 8000878:	2620      	movs	r6, #32
 800087a:	0025      	movs	r5, r4
 800087c:	1ab6      	subs	r6, r6, r2
 800087e:	0007      	movs	r7, r0
 8000880:	4653      	mov	r3, sl
 8000882:	40b0      	lsls	r0, r6
 8000884:	40d4      	lsrs	r4, r2
 8000886:	40b5      	lsls	r5, r6
 8000888:	40d7      	lsrs	r7, r2
 800088a:	1e46      	subs	r6, r0, #1
 800088c:	41b0      	sbcs	r0, r6
 800088e:	1b1b      	subs	r3, r3, r4
 8000890:	469a      	mov	sl, r3
 8000892:	433d      	orrs	r5, r7
 8000894:	4305      	orrs	r5, r0
 8000896:	4662      	mov	r2, ip
 8000898:	1b55      	subs	r5, r2, r5
 800089a:	45ac      	cmp	ip, r5
 800089c:	4192      	sbcs	r2, r2
 800089e:	4653      	mov	r3, sl
 80008a0:	4252      	negs	r2, r2
 80008a2:	000e      	movs	r6, r1
 80008a4:	464f      	mov	r7, r9
 80008a6:	4688      	mov	r8, r1
 80008a8:	1a9c      	subs	r4, r3, r2
 80008aa:	e778      	b.n	800079e <__aeabi_dadd+0xa6>
 80008ac:	2a00      	cmp	r2, #0
 80008ae:	dc00      	bgt.n	80008b2 <__aeabi_dadd+0x1ba>
 80008b0:	e08e      	b.n	80009d0 <__aeabi_dadd+0x2d8>
 80008b2:	4649      	mov	r1, r9
 80008b4:	2900      	cmp	r1, #0
 80008b6:	d175      	bne.n	80009a4 <__aeabi_dadd+0x2ac>
 80008b8:	4661      	mov	r1, ip
 80008ba:	4653      	mov	r3, sl
 80008bc:	4319      	orrs	r1, r3
 80008be:	d100      	bne.n	80008c2 <__aeabi_dadd+0x1ca>
 80008c0:	e0f6      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 80008c2:	1e51      	subs	r1, r2, #1
 80008c4:	2a01      	cmp	r2, #1
 80008c6:	d100      	bne.n	80008ca <__aeabi_dadd+0x1d2>
 80008c8:	e191      	b.n	8000bee <__aeabi_dadd+0x4f6>
 80008ca:	4d6d      	ldr	r5, [pc, #436]	@ (8000a80 <__aeabi_dadd+0x388>)
 80008cc:	42aa      	cmp	r2, r5
 80008ce:	d100      	bne.n	80008d2 <__aeabi_dadd+0x1da>
 80008d0:	e0dc      	b.n	8000a8c <__aeabi_dadd+0x394>
 80008d2:	2501      	movs	r5, #1
 80008d4:	2938      	cmp	r1, #56	@ 0x38
 80008d6:	dc14      	bgt.n	8000902 <__aeabi_dadd+0x20a>
 80008d8:	000a      	movs	r2, r1
 80008da:	2a1f      	cmp	r2, #31
 80008dc:	dd00      	ble.n	80008e0 <__aeabi_dadd+0x1e8>
 80008de:	e1a2      	b.n	8000c26 <__aeabi_dadd+0x52e>
 80008e0:	2120      	movs	r1, #32
 80008e2:	4653      	mov	r3, sl
 80008e4:	1a89      	subs	r1, r1, r2
 80008e6:	408b      	lsls	r3, r1
 80008e8:	001d      	movs	r5, r3
 80008ea:	4663      	mov	r3, ip
 80008ec:	40d3      	lsrs	r3, r2
 80008ee:	431d      	orrs	r5, r3
 80008f0:	4663      	mov	r3, ip
 80008f2:	408b      	lsls	r3, r1
 80008f4:	0019      	movs	r1, r3
 80008f6:	1e4b      	subs	r3, r1, #1
 80008f8:	4199      	sbcs	r1, r3
 80008fa:	4653      	mov	r3, sl
 80008fc:	40d3      	lsrs	r3, r2
 80008fe:	430d      	orrs	r5, r1
 8000900:	18e4      	adds	r4, r4, r3
 8000902:	182d      	adds	r5, r5, r0
 8000904:	4285      	cmp	r5, r0
 8000906:	4180      	sbcs	r0, r0
 8000908:	4240      	negs	r0, r0
 800090a:	1824      	adds	r4, r4, r0
 800090c:	0223      	lsls	r3, r4, #8
 800090e:	d559      	bpl.n	80009c4 <__aeabi_dadd+0x2cc>
 8000910:	4b5b      	ldr	r3, [pc, #364]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000912:	3701      	adds	r7, #1
 8000914:	429f      	cmp	r7, r3
 8000916:	d051      	beq.n	80009bc <__aeabi_dadd+0x2c4>
 8000918:	2101      	movs	r1, #1
 800091a:	4b5a      	ldr	r3, [pc, #360]	@ (8000a84 <__aeabi_dadd+0x38c>)
 800091c:	086a      	lsrs	r2, r5, #1
 800091e:	401c      	ands	r4, r3
 8000920:	4029      	ands	r1, r5
 8000922:	430a      	orrs	r2, r1
 8000924:	07e5      	lsls	r5, r4, #31
 8000926:	4315      	orrs	r5, r2
 8000928:	0864      	lsrs	r4, r4, #1
 800092a:	e75f      	b.n	80007ec <__aeabi_dadd+0xf4>
 800092c:	4661      	mov	r1, ip
 800092e:	4653      	mov	r3, sl
 8000930:	4319      	orrs	r1, r3
 8000932:	d100      	bne.n	8000936 <__aeabi_dadd+0x23e>
 8000934:	e0bc      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 8000936:	1e51      	subs	r1, r2, #1
 8000938:	2a01      	cmp	r2, #1
 800093a:	d100      	bne.n	800093e <__aeabi_dadd+0x246>
 800093c:	e164      	b.n	8000c08 <__aeabi_dadd+0x510>
 800093e:	4d50      	ldr	r5, [pc, #320]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000940:	42aa      	cmp	r2, r5
 8000942:	d100      	bne.n	8000946 <__aeabi_dadd+0x24e>
 8000944:	e16a      	b.n	8000c1c <__aeabi_dadd+0x524>
 8000946:	2501      	movs	r5, #1
 8000948:	2938      	cmp	r1, #56	@ 0x38
 800094a:	dd00      	ble.n	800094e <__aeabi_dadd+0x256>
 800094c:	e722      	b.n	8000794 <__aeabi_dadd+0x9c>
 800094e:	000a      	movs	r2, r1
 8000950:	e70e      	b.n	8000770 <__aeabi_dadd+0x78>
 8000952:	4a4d      	ldr	r2, [pc, #308]	@ (8000a88 <__aeabi_dadd+0x390>)
 8000954:	1c7d      	adds	r5, r7, #1
 8000956:	4215      	tst	r5, r2
 8000958:	d000      	beq.n	800095c <__aeabi_dadd+0x264>
 800095a:	e0d0      	b.n	8000afe <__aeabi_dadd+0x406>
 800095c:	0025      	movs	r5, r4
 800095e:	4662      	mov	r2, ip
 8000960:	4653      	mov	r3, sl
 8000962:	4305      	orrs	r5, r0
 8000964:	431a      	orrs	r2, r3
 8000966:	2f00      	cmp	r7, #0
 8000968:	d000      	beq.n	800096c <__aeabi_dadd+0x274>
 800096a:	e137      	b.n	8000bdc <__aeabi_dadd+0x4e4>
 800096c:	2d00      	cmp	r5, #0
 800096e:	d100      	bne.n	8000972 <__aeabi_dadd+0x27a>
 8000970:	e1a8      	b.n	8000cc4 <__aeabi_dadd+0x5cc>
 8000972:	2a00      	cmp	r2, #0
 8000974:	d100      	bne.n	8000978 <__aeabi_dadd+0x280>
 8000976:	e16a      	b.n	8000c4e <__aeabi_dadd+0x556>
 8000978:	4663      	mov	r3, ip
 800097a:	1ac5      	subs	r5, r0, r3
 800097c:	4653      	mov	r3, sl
 800097e:	1ae2      	subs	r2, r4, r3
 8000980:	42a8      	cmp	r0, r5
 8000982:	419b      	sbcs	r3, r3
 8000984:	425b      	negs	r3, r3
 8000986:	1ad3      	subs	r3, r2, r3
 8000988:	021a      	lsls	r2, r3, #8
 800098a:	d400      	bmi.n	800098e <__aeabi_dadd+0x296>
 800098c:	e203      	b.n	8000d96 <__aeabi_dadd+0x69e>
 800098e:	4663      	mov	r3, ip
 8000990:	1a1d      	subs	r5, r3, r0
 8000992:	45ac      	cmp	ip, r5
 8000994:	4192      	sbcs	r2, r2
 8000996:	4653      	mov	r3, sl
 8000998:	4252      	negs	r2, r2
 800099a:	1b1c      	subs	r4, r3, r4
 800099c:	000e      	movs	r6, r1
 800099e:	4688      	mov	r8, r1
 80009a0:	1aa4      	subs	r4, r4, r2
 80009a2:	e723      	b.n	80007ec <__aeabi_dadd+0xf4>
 80009a4:	4936      	ldr	r1, [pc, #216]	@ (8000a80 <__aeabi_dadd+0x388>)
 80009a6:	428f      	cmp	r7, r1
 80009a8:	d070      	beq.n	8000a8c <__aeabi_dadd+0x394>
 80009aa:	2501      	movs	r5, #1
 80009ac:	2a38      	cmp	r2, #56	@ 0x38
 80009ae:	dca8      	bgt.n	8000902 <__aeabi_dadd+0x20a>
 80009b0:	2180      	movs	r1, #128	@ 0x80
 80009b2:	4653      	mov	r3, sl
 80009b4:	0409      	lsls	r1, r1, #16
 80009b6:	430b      	orrs	r3, r1
 80009b8:	469a      	mov	sl, r3
 80009ba:	e78e      	b.n	80008da <__aeabi_dadd+0x1e2>
 80009bc:	003c      	movs	r4, r7
 80009be:	2500      	movs	r5, #0
 80009c0:	2200      	movs	r2, #0
 80009c2:	e731      	b.n	8000828 <__aeabi_dadd+0x130>
 80009c4:	2307      	movs	r3, #7
 80009c6:	402b      	ands	r3, r5
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d000      	beq.n	80009ce <__aeabi_dadd+0x2d6>
 80009cc:	e710      	b.n	80007f0 <__aeabi_dadd+0xf8>
 80009ce:	e093      	b.n	8000af8 <__aeabi_dadd+0x400>
 80009d0:	2a00      	cmp	r2, #0
 80009d2:	d074      	beq.n	8000abe <__aeabi_dadd+0x3c6>
 80009d4:	464a      	mov	r2, r9
 80009d6:	1bd2      	subs	r2, r2, r7
 80009d8:	2f00      	cmp	r7, #0
 80009da:	d100      	bne.n	80009de <__aeabi_dadd+0x2e6>
 80009dc:	e0c7      	b.n	8000b6e <__aeabi_dadd+0x476>
 80009de:	4928      	ldr	r1, [pc, #160]	@ (8000a80 <__aeabi_dadd+0x388>)
 80009e0:	4589      	cmp	r9, r1
 80009e2:	d100      	bne.n	80009e6 <__aeabi_dadd+0x2ee>
 80009e4:	e185      	b.n	8000cf2 <__aeabi_dadd+0x5fa>
 80009e6:	2501      	movs	r5, #1
 80009e8:	2a38      	cmp	r2, #56	@ 0x38
 80009ea:	dc12      	bgt.n	8000a12 <__aeabi_dadd+0x31a>
 80009ec:	2180      	movs	r1, #128	@ 0x80
 80009ee:	0409      	lsls	r1, r1, #16
 80009f0:	430c      	orrs	r4, r1
 80009f2:	2a1f      	cmp	r2, #31
 80009f4:	dd00      	ble.n	80009f8 <__aeabi_dadd+0x300>
 80009f6:	e1ab      	b.n	8000d50 <__aeabi_dadd+0x658>
 80009f8:	2120      	movs	r1, #32
 80009fa:	0025      	movs	r5, r4
 80009fc:	1a89      	subs	r1, r1, r2
 80009fe:	0007      	movs	r7, r0
 8000a00:	4088      	lsls	r0, r1
 8000a02:	408d      	lsls	r5, r1
 8000a04:	40d7      	lsrs	r7, r2
 8000a06:	1e41      	subs	r1, r0, #1
 8000a08:	4188      	sbcs	r0, r1
 8000a0a:	40d4      	lsrs	r4, r2
 8000a0c:	433d      	orrs	r5, r7
 8000a0e:	4305      	orrs	r5, r0
 8000a10:	44a2      	add	sl, r4
 8000a12:	4465      	add	r5, ip
 8000a14:	4565      	cmp	r5, ip
 8000a16:	4192      	sbcs	r2, r2
 8000a18:	4252      	negs	r2, r2
 8000a1a:	4452      	add	r2, sl
 8000a1c:	0014      	movs	r4, r2
 8000a1e:	464f      	mov	r7, r9
 8000a20:	e774      	b.n	800090c <__aeabi_dadd+0x214>
 8000a22:	0028      	movs	r0, r5
 8000a24:	f7ff fd40 	bl	80004a8 <__clzsi2>
 8000a28:	0003      	movs	r3, r0
 8000a2a:	3318      	adds	r3, #24
 8000a2c:	2b1f      	cmp	r3, #31
 8000a2e:	dc00      	bgt.n	8000a32 <__aeabi_dadd+0x33a>
 8000a30:	e6c2      	b.n	80007b8 <__aeabi_dadd+0xc0>
 8000a32:	002a      	movs	r2, r5
 8000a34:	3808      	subs	r0, #8
 8000a36:	4082      	lsls	r2, r0
 8000a38:	429f      	cmp	r7, r3
 8000a3a:	dd00      	ble.n	8000a3e <__aeabi_dadd+0x346>
 8000a3c:	e0a9      	b.n	8000b92 <__aeabi_dadd+0x49a>
 8000a3e:	1bdb      	subs	r3, r3, r7
 8000a40:	1c58      	adds	r0, r3, #1
 8000a42:	281f      	cmp	r0, #31
 8000a44:	dc00      	bgt.n	8000a48 <__aeabi_dadd+0x350>
 8000a46:	e1ac      	b.n	8000da2 <__aeabi_dadd+0x6aa>
 8000a48:	0015      	movs	r5, r2
 8000a4a:	3b1f      	subs	r3, #31
 8000a4c:	40dd      	lsrs	r5, r3
 8000a4e:	2820      	cmp	r0, #32
 8000a50:	d005      	beq.n	8000a5e <__aeabi_dadd+0x366>
 8000a52:	2340      	movs	r3, #64	@ 0x40
 8000a54:	1a1b      	subs	r3, r3, r0
 8000a56:	409a      	lsls	r2, r3
 8000a58:	1e53      	subs	r3, r2, #1
 8000a5a:	419a      	sbcs	r2, r3
 8000a5c:	4315      	orrs	r5, r2
 8000a5e:	2307      	movs	r3, #7
 8000a60:	2700      	movs	r7, #0
 8000a62:	402b      	ands	r3, r5
 8000a64:	e7b0      	b.n	80009c8 <__aeabi_dadd+0x2d0>
 8000a66:	08ed      	lsrs	r5, r5, #3
 8000a68:	4b05      	ldr	r3, [pc, #20]	@ (8000a80 <__aeabi_dadd+0x388>)
 8000a6a:	0762      	lsls	r2, r4, #29
 8000a6c:	432a      	orrs	r2, r5
 8000a6e:	08e4      	lsrs	r4, r4, #3
 8000a70:	429f      	cmp	r7, r3
 8000a72:	d00f      	beq.n	8000a94 <__aeabi_dadd+0x39c>
 8000a74:	0324      	lsls	r4, r4, #12
 8000a76:	0b25      	lsrs	r5, r4, #12
 8000a78:	057c      	lsls	r4, r7, #21
 8000a7a:	0d64      	lsrs	r4, r4, #21
 8000a7c:	e6d4      	b.n	8000828 <__aeabi_dadd+0x130>
 8000a7e:	46c0      	nop			@ (mov r8, r8)
 8000a80:	000007ff 	.word	0x000007ff
 8000a84:	ff7fffff 	.word	0xff7fffff
 8000a88:	000007fe 	.word	0x000007fe
 8000a8c:	08c0      	lsrs	r0, r0, #3
 8000a8e:	0762      	lsls	r2, r4, #29
 8000a90:	4302      	orrs	r2, r0
 8000a92:	08e4      	lsrs	r4, r4, #3
 8000a94:	0013      	movs	r3, r2
 8000a96:	4323      	orrs	r3, r4
 8000a98:	d100      	bne.n	8000a9c <__aeabi_dadd+0x3a4>
 8000a9a:	e186      	b.n	8000daa <__aeabi_dadd+0x6b2>
 8000a9c:	2580      	movs	r5, #128	@ 0x80
 8000a9e:	032d      	lsls	r5, r5, #12
 8000aa0:	4325      	orrs	r5, r4
 8000aa2:	032d      	lsls	r5, r5, #12
 8000aa4:	4cc3      	ldr	r4, [pc, #780]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000aa6:	0b2d      	lsrs	r5, r5, #12
 8000aa8:	e6be      	b.n	8000828 <__aeabi_dadd+0x130>
 8000aaa:	4660      	mov	r0, ip
 8000aac:	4654      	mov	r4, sl
 8000aae:	000e      	movs	r6, r1
 8000ab0:	0017      	movs	r7, r2
 8000ab2:	08c5      	lsrs	r5, r0, #3
 8000ab4:	e7d8      	b.n	8000a68 <__aeabi_dadd+0x370>
 8000ab6:	4cc0      	ldr	r4, [pc, #768]	@ (8000db8 <__aeabi_dadd+0x6c0>)
 8000ab8:	1aff      	subs	r7, r7, r3
 8000aba:	4014      	ands	r4, r2
 8000abc:	e696      	b.n	80007ec <__aeabi_dadd+0xf4>
 8000abe:	4abf      	ldr	r2, [pc, #764]	@ (8000dbc <__aeabi_dadd+0x6c4>)
 8000ac0:	1c79      	adds	r1, r7, #1
 8000ac2:	4211      	tst	r1, r2
 8000ac4:	d16b      	bne.n	8000b9e <__aeabi_dadd+0x4a6>
 8000ac6:	0022      	movs	r2, r4
 8000ac8:	4302      	orrs	r2, r0
 8000aca:	2f00      	cmp	r7, #0
 8000acc:	d000      	beq.n	8000ad0 <__aeabi_dadd+0x3d8>
 8000ace:	e0db      	b.n	8000c88 <__aeabi_dadd+0x590>
 8000ad0:	2a00      	cmp	r2, #0
 8000ad2:	d100      	bne.n	8000ad6 <__aeabi_dadd+0x3de>
 8000ad4:	e12d      	b.n	8000d32 <__aeabi_dadd+0x63a>
 8000ad6:	4662      	mov	r2, ip
 8000ad8:	4653      	mov	r3, sl
 8000ada:	431a      	orrs	r2, r3
 8000adc:	d100      	bne.n	8000ae0 <__aeabi_dadd+0x3e8>
 8000ade:	e0b6      	b.n	8000c4e <__aeabi_dadd+0x556>
 8000ae0:	4663      	mov	r3, ip
 8000ae2:	18c5      	adds	r5, r0, r3
 8000ae4:	4285      	cmp	r5, r0
 8000ae6:	4180      	sbcs	r0, r0
 8000ae8:	4454      	add	r4, sl
 8000aea:	4240      	negs	r0, r0
 8000aec:	1824      	adds	r4, r4, r0
 8000aee:	0223      	lsls	r3, r4, #8
 8000af0:	d502      	bpl.n	8000af8 <__aeabi_dadd+0x400>
 8000af2:	000f      	movs	r7, r1
 8000af4:	4bb0      	ldr	r3, [pc, #704]	@ (8000db8 <__aeabi_dadd+0x6c0>)
 8000af6:	401c      	ands	r4, r3
 8000af8:	003a      	movs	r2, r7
 8000afa:	0028      	movs	r0, r5
 8000afc:	e7d8      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 8000afe:	4662      	mov	r2, ip
 8000b00:	1a85      	subs	r5, r0, r2
 8000b02:	42a8      	cmp	r0, r5
 8000b04:	4192      	sbcs	r2, r2
 8000b06:	4653      	mov	r3, sl
 8000b08:	4252      	negs	r2, r2
 8000b0a:	4691      	mov	r9, r2
 8000b0c:	1ae3      	subs	r3, r4, r3
 8000b0e:	001a      	movs	r2, r3
 8000b10:	464b      	mov	r3, r9
 8000b12:	1ad2      	subs	r2, r2, r3
 8000b14:	0013      	movs	r3, r2
 8000b16:	4691      	mov	r9, r2
 8000b18:	021a      	lsls	r2, r3, #8
 8000b1a:	d454      	bmi.n	8000bc6 <__aeabi_dadd+0x4ce>
 8000b1c:	464a      	mov	r2, r9
 8000b1e:	464c      	mov	r4, r9
 8000b20:	432a      	orrs	r2, r5
 8000b22:	d000      	beq.n	8000b26 <__aeabi_dadd+0x42e>
 8000b24:	e640      	b.n	80007a8 <__aeabi_dadd+0xb0>
 8000b26:	2600      	movs	r6, #0
 8000b28:	2400      	movs	r4, #0
 8000b2a:	2500      	movs	r5, #0
 8000b2c:	e67c      	b.n	8000828 <__aeabi_dadd+0x130>
 8000b2e:	4da1      	ldr	r5, [pc, #644]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000b30:	45a9      	cmp	r9, r5
 8000b32:	d100      	bne.n	8000b36 <__aeabi_dadd+0x43e>
 8000b34:	e090      	b.n	8000c58 <__aeabi_dadd+0x560>
 8000b36:	2501      	movs	r5, #1
 8000b38:	2a38      	cmp	r2, #56	@ 0x38
 8000b3a:	dd00      	ble.n	8000b3e <__aeabi_dadd+0x446>
 8000b3c:	e6ab      	b.n	8000896 <__aeabi_dadd+0x19e>
 8000b3e:	2580      	movs	r5, #128	@ 0x80
 8000b40:	042d      	lsls	r5, r5, #16
 8000b42:	432c      	orrs	r4, r5
 8000b44:	e695      	b.n	8000872 <__aeabi_dadd+0x17a>
 8000b46:	0011      	movs	r1, r2
 8000b48:	4655      	mov	r5, sl
 8000b4a:	3920      	subs	r1, #32
 8000b4c:	40cd      	lsrs	r5, r1
 8000b4e:	46a9      	mov	r9, r5
 8000b50:	2a20      	cmp	r2, #32
 8000b52:	d006      	beq.n	8000b62 <__aeabi_dadd+0x46a>
 8000b54:	2140      	movs	r1, #64	@ 0x40
 8000b56:	4653      	mov	r3, sl
 8000b58:	1a8a      	subs	r2, r1, r2
 8000b5a:	4093      	lsls	r3, r2
 8000b5c:	4662      	mov	r2, ip
 8000b5e:	431a      	orrs	r2, r3
 8000b60:	4694      	mov	ip, r2
 8000b62:	4665      	mov	r5, ip
 8000b64:	1e6b      	subs	r3, r5, #1
 8000b66:	419d      	sbcs	r5, r3
 8000b68:	464b      	mov	r3, r9
 8000b6a:	431d      	orrs	r5, r3
 8000b6c:	e612      	b.n	8000794 <__aeabi_dadd+0x9c>
 8000b6e:	0021      	movs	r1, r4
 8000b70:	4301      	orrs	r1, r0
 8000b72:	d100      	bne.n	8000b76 <__aeabi_dadd+0x47e>
 8000b74:	e0c4      	b.n	8000d00 <__aeabi_dadd+0x608>
 8000b76:	1e51      	subs	r1, r2, #1
 8000b78:	2a01      	cmp	r2, #1
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_dadd+0x486>
 8000b7c:	e0fb      	b.n	8000d76 <__aeabi_dadd+0x67e>
 8000b7e:	4d8d      	ldr	r5, [pc, #564]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000b80:	42aa      	cmp	r2, r5
 8000b82:	d100      	bne.n	8000b86 <__aeabi_dadd+0x48e>
 8000b84:	e0b5      	b.n	8000cf2 <__aeabi_dadd+0x5fa>
 8000b86:	2501      	movs	r5, #1
 8000b88:	2938      	cmp	r1, #56	@ 0x38
 8000b8a:	dd00      	ble.n	8000b8e <__aeabi_dadd+0x496>
 8000b8c:	e741      	b.n	8000a12 <__aeabi_dadd+0x31a>
 8000b8e:	000a      	movs	r2, r1
 8000b90:	e72f      	b.n	80009f2 <__aeabi_dadd+0x2fa>
 8000b92:	4c89      	ldr	r4, [pc, #548]	@ (8000db8 <__aeabi_dadd+0x6c0>)
 8000b94:	1aff      	subs	r7, r7, r3
 8000b96:	4014      	ands	r4, r2
 8000b98:	0762      	lsls	r2, r4, #29
 8000b9a:	08e4      	lsrs	r4, r4, #3
 8000b9c:	e76a      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000b9e:	4a85      	ldr	r2, [pc, #532]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000ba0:	4291      	cmp	r1, r2
 8000ba2:	d100      	bne.n	8000ba6 <__aeabi_dadd+0x4ae>
 8000ba4:	e0e3      	b.n	8000d6e <__aeabi_dadd+0x676>
 8000ba6:	4663      	mov	r3, ip
 8000ba8:	18c2      	adds	r2, r0, r3
 8000baa:	4282      	cmp	r2, r0
 8000bac:	4180      	sbcs	r0, r0
 8000bae:	0023      	movs	r3, r4
 8000bb0:	4240      	negs	r0, r0
 8000bb2:	4453      	add	r3, sl
 8000bb4:	181b      	adds	r3, r3, r0
 8000bb6:	07dd      	lsls	r5, r3, #31
 8000bb8:	085c      	lsrs	r4, r3, #1
 8000bba:	2307      	movs	r3, #7
 8000bbc:	0852      	lsrs	r2, r2, #1
 8000bbe:	4315      	orrs	r5, r2
 8000bc0:	000f      	movs	r7, r1
 8000bc2:	402b      	ands	r3, r5
 8000bc4:	e700      	b.n	80009c8 <__aeabi_dadd+0x2d0>
 8000bc6:	4663      	mov	r3, ip
 8000bc8:	1a1d      	subs	r5, r3, r0
 8000bca:	45ac      	cmp	ip, r5
 8000bcc:	4192      	sbcs	r2, r2
 8000bce:	4653      	mov	r3, sl
 8000bd0:	4252      	negs	r2, r2
 8000bd2:	1b1c      	subs	r4, r3, r4
 8000bd4:	000e      	movs	r6, r1
 8000bd6:	4688      	mov	r8, r1
 8000bd8:	1aa4      	subs	r4, r4, r2
 8000bda:	e5e5      	b.n	80007a8 <__aeabi_dadd+0xb0>
 8000bdc:	2d00      	cmp	r5, #0
 8000bde:	d000      	beq.n	8000be2 <__aeabi_dadd+0x4ea>
 8000be0:	e091      	b.n	8000d06 <__aeabi_dadd+0x60e>
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d138      	bne.n	8000c58 <__aeabi_dadd+0x560>
 8000be6:	2480      	movs	r4, #128	@ 0x80
 8000be8:	2600      	movs	r6, #0
 8000bea:	0324      	lsls	r4, r4, #12
 8000bec:	e756      	b.n	8000a9c <__aeabi_dadd+0x3a4>
 8000bee:	4663      	mov	r3, ip
 8000bf0:	18c5      	adds	r5, r0, r3
 8000bf2:	4285      	cmp	r5, r0
 8000bf4:	4180      	sbcs	r0, r0
 8000bf6:	4454      	add	r4, sl
 8000bf8:	4240      	negs	r0, r0
 8000bfa:	1824      	adds	r4, r4, r0
 8000bfc:	2701      	movs	r7, #1
 8000bfe:	0223      	lsls	r3, r4, #8
 8000c00:	d400      	bmi.n	8000c04 <__aeabi_dadd+0x50c>
 8000c02:	e6df      	b.n	80009c4 <__aeabi_dadd+0x2cc>
 8000c04:	2702      	movs	r7, #2
 8000c06:	e687      	b.n	8000918 <__aeabi_dadd+0x220>
 8000c08:	4663      	mov	r3, ip
 8000c0a:	1ac5      	subs	r5, r0, r3
 8000c0c:	42a8      	cmp	r0, r5
 8000c0e:	4180      	sbcs	r0, r0
 8000c10:	4653      	mov	r3, sl
 8000c12:	4240      	negs	r0, r0
 8000c14:	1ae4      	subs	r4, r4, r3
 8000c16:	2701      	movs	r7, #1
 8000c18:	1a24      	subs	r4, r4, r0
 8000c1a:	e5c0      	b.n	800079e <__aeabi_dadd+0xa6>
 8000c1c:	0762      	lsls	r2, r4, #29
 8000c1e:	08c0      	lsrs	r0, r0, #3
 8000c20:	4302      	orrs	r2, r0
 8000c22:	08e4      	lsrs	r4, r4, #3
 8000c24:	e736      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000c26:	0011      	movs	r1, r2
 8000c28:	4653      	mov	r3, sl
 8000c2a:	3920      	subs	r1, #32
 8000c2c:	40cb      	lsrs	r3, r1
 8000c2e:	4699      	mov	r9, r3
 8000c30:	2a20      	cmp	r2, #32
 8000c32:	d006      	beq.n	8000c42 <__aeabi_dadd+0x54a>
 8000c34:	2140      	movs	r1, #64	@ 0x40
 8000c36:	4653      	mov	r3, sl
 8000c38:	1a8a      	subs	r2, r1, r2
 8000c3a:	4093      	lsls	r3, r2
 8000c3c:	4662      	mov	r2, ip
 8000c3e:	431a      	orrs	r2, r3
 8000c40:	4694      	mov	ip, r2
 8000c42:	4665      	mov	r5, ip
 8000c44:	1e6b      	subs	r3, r5, #1
 8000c46:	419d      	sbcs	r5, r3
 8000c48:	464b      	mov	r3, r9
 8000c4a:	431d      	orrs	r5, r3
 8000c4c:	e659      	b.n	8000902 <__aeabi_dadd+0x20a>
 8000c4e:	0762      	lsls	r2, r4, #29
 8000c50:	08c0      	lsrs	r0, r0, #3
 8000c52:	4302      	orrs	r2, r0
 8000c54:	08e4      	lsrs	r4, r4, #3
 8000c56:	e70d      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000c58:	4653      	mov	r3, sl
 8000c5a:	075a      	lsls	r2, r3, #29
 8000c5c:	4663      	mov	r3, ip
 8000c5e:	08d8      	lsrs	r0, r3, #3
 8000c60:	4653      	mov	r3, sl
 8000c62:	000e      	movs	r6, r1
 8000c64:	4302      	orrs	r2, r0
 8000c66:	08dc      	lsrs	r4, r3, #3
 8000c68:	e714      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000c6a:	0015      	movs	r5, r2
 8000c6c:	0026      	movs	r6, r4
 8000c6e:	3d20      	subs	r5, #32
 8000c70:	40ee      	lsrs	r6, r5
 8000c72:	2a20      	cmp	r2, #32
 8000c74:	d003      	beq.n	8000c7e <__aeabi_dadd+0x586>
 8000c76:	2540      	movs	r5, #64	@ 0x40
 8000c78:	1aaa      	subs	r2, r5, r2
 8000c7a:	4094      	lsls	r4, r2
 8000c7c:	4320      	orrs	r0, r4
 8000c7e:	1e42      	subs	r2, r0, #1
 8000c80:	4190      	sbcs	r0, r2
 8000c82:	0005      	movs	r5, r0
 8000c84:	4335      	orrs	r5, r6
 8000c86:	e606      	b.n	8000896 <__aeabi_dadd+0x19e>
 8000c88:	2a00      	cmp	r2, #0
 8000c8a:	d07c      	beq.n	8000d86 <__aeabi_dadd+0x68e>
 8000c8c:	4662      	mov	r2, ip
 8000c8e:	4653      	mov	r3, sl
 8000c90:	08c0      	lsrs	r0, r0, #3
 8000c92:	431a      	orrs	r2, r3
 8000c94:	d100      	bne.n	8000c98 <__aeabi_dadd+0x5a0>
 8000c96:	e6fa      	b.n	8000a8e <__aeabi_dadd+0x396>
 8000c98:	0762      	lsls	r2, r4, #29
 8000c9a:	4310      	orrs	r0, r2
 8000c9c:	2280      	movs	r2, #128	@ 0x80
 8000c9e:	08e4      	lsrs	r4, r4, #3
 8000ca0:	0312      	lsls	r2, r2, #12
 8000ca2:	4214      	tst	r4, r2
 8000ca4:	d008      	beq.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000ca6:	08d9      	lsrs	r1, r3, #3
 8000ca8:	4211      	tst	r1, r2
 8000caa:	d105      	bne.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000cac:	4663      	mov	r3, ip
 8000cae:	08d8      	lsrs	r0, r3, #3
 8000cb0:	4653      	mov	r3, sl
 8000cb2:	000c      	movs	r4, r1
 8000cb4:	075b      	lsls	r3, r3, #29
 8000cb6:	4318      	orrs	r0, r3
 8000cb8:	0f42      	lsrs	r2, r0, #29
 8000cba:	00c0      	lsls	r0, r0, #3
 8000cbc:	08c0      	lsrs	r0, r0, #3
 8000cbe:	0752      	lsls	r2, r2, #29
 8000cc0:	4302      	orrs	r2, r0
 8000cc2:	e6e7      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	d100      	bne.n	8000cca <__aeabi_dadd+0x5d2>
 8000cc8:	e72d      	b.n	8000b26 <__aeabi_dadd+0x42e>
 8000cca:	4663      	mov	r3, ip
 8000ccc:	08d8      	lsrs	r0, r3, #3
 8000cce:	4653      	mov	r3, sl
 8000cd0:	075a      	lsls	r2, r3, #29
 8000cd2:	000e      	movs	r6, r1
 8000cd4:	4302      	orrs	r2, r0
 8000cd6:	08dc      	lsrs	r4, r3, #3
 8000cd8:	e6cc      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000cda:	4663      	mov	r3, ip
 8000cdc:	1a1d      	subs	r5, r3, r0
 8000cde:	45ac      	cmp	ip, r5
 8000ce0:	4192      	sbcs	r2, r2
 8000ce2:	4653      	mov	r3, sl
 8000ce4:	4252      	negs	r2, r2
 8000ce6:	1b1c      	subs	r4, r3, r4
 8000ce8:	000e      	movs	r6, r1
 8000cea:	4688      	mov	r8, r1
 8000cec:	1aa4      	subs	r4, r4, r2
 8000cee:	3701      	adds	r7, #1
 8000cf0:	e555      	b.n	800079e <__aeabi_dadd+0xa6>
 8000cf2:	4663      	mov	r3, ip
 8000cf4:	08d9      	lsrs	r1, r3, #3
 8000cf6:	4653      	mov	r3, sl
 8000cf8:	075a      	lsls	r2, r3, #29
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	08dc      	lsrs	r4, r3, #3
 8000cfe:	e6c9      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000d00:	4660      	mov	r0, ip
 8000d02:	4654      	mov	r4, sl
 8000d04:	e6d4      	b.n	8000ab0 <__aeabi_dadd+0x3b8>
 8000d06:	08c0      	lsrs	r0, r0, #3
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	d100      	bne.n	8000d0e <__aeabi_dadd+0x616>
 8000d0c:	e6bf      	b.n	8000a8e <__aeabi_dadd+0x396>
 8000d0e:	0762      	lsls	r2, r4, #29
 8000d10:	4310      	orrs	r0, r2
 8000d12:	2280      	movs	r2, #128	@ 0x80
 8000d14:	08e4      	lsrs	r4, r4, #3
 8000d16:	0312      	lsls	r2, r2, #12
 8000d18:	4214      	tst	r4, r2
 8000d1a:	d0cd      	beq.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000d1c:	08dd      	lsrs	r5, r3, #3
 8000d1e:	4215      	tst	r5, r2
 8000d20:	d1ca      	bne.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000d22:	4663      	mov	r3, ip
 8000d24:	08d8      	lsrs	r0, r3, #3
 8000d26:	4653      	mov	r3, sl
 8000d28:	075b      	lsls	r3, r3, #29
 8000d2a:	000e      	movs	r6, r1
 8000d2c:	002c      	movs	r4, r5
 8000d2e:	4318      	orrs	r0, r3
 8000d30:	e7c2      	b.n	8000cb8 <__aeabi_dadd+0x5c0>
 8000d32:	4663      	mov	r3, ip
 8000d34:	08d9      	lsrs	r1, r3, #3
 8000d36:	4653      	mov	r3, sl
 8000d38:	075a      	lsls	r2, r3, #29
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	08dc      	lsrs	r4, r3, #3
 8000d3e:	e699      	b.n	8000a74 <__aeabi_dadd+0x37c>
 8000d40:	4663      	mov	r3, ip
 8000d42:	08d8      	lsrs	r0, r3, #3
 8000d44:	4653      	mov	r3, sl
 8000d46:	075a      	lsls	r2, r3, #29
 8000d48:	000e      	movs	r6, r1
 8000d4a:	4302      	orrs	r2, r0
 8000d4c:	08dc      	lsrs	r4, r3, #3
 8000d4e:	e6a1      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000d50:	0011      	movs	r1, r2
 8000d52:	0027      	movs	r7, r4
 8000d54:	3920      	subs	r1, #32
 8000d56:	40cf      	lsrs	r7, r1
 8000d58:	2a20      	cmp	r2, #32
 8000d5a:	d003      	beq.n	8000d64 <__aeabi_dadd+0x66c>
 8000d5c:	2140      	movs	r1, #64	@ 0x40
 8000d5e:	1a8a      	subs	r2, r1, r2
 8000d60:	4094      	lsls	r4, r2
 8000d62:	4320      	orrs	r0, r4
 8000d64:	1e42      	subs	r2, r0, #1
 8000d66:	4190      	sbcs	r0, r2
 8000d68:	0005      	movs	r5, r0
 8000d6a:	433d      	orrs	r5, r7
 8000d6c:	e651      	b.n	8000a12 <__aeabi_dadd+0x31a>
 8000d6e:	000c      	movs	r4, r1
 8000d70:	2500      	movs	r5, #0
 8000d72:	2200      	movs	r2, #0
 8000d74:	e558      	b.n	8000828 <__aeabi_dadd+0x130>
 8000d76:	4460      	add	r0, ip
 8000d78:	4560      	cmp	r0, ip
 8000d7a:	4192      	sbcs	r2, r2
 8000d7c:	4454      	add	r4, sl
 8000d7e:	4252      	negs	r2, r2
 8000d80:	0005      	movs	r5, r0
 8000d82:	18a4      	adds	r4, r4, r2
 8000d84:	e73a      	b.n	8000bfc <__aeabi_dadd+0x504>
 8000d86:	4653      	mov	r3, sl
 8000d88:	075a      	lsls	r2, r3, #29
 8000d8a:	4663      	mov	r3, ip
 8000d8c:	08d9      	lsrs	r1, r3, #3
 8000d8e:	4653      	mov	r3, sl
 8000d90:	430a      	orrs	r2, r1
 8000d92:	08dc      	lsrs	r4, r3, #3
 8000d94:	e67e      	b.n	8000a94 <__aeabi_dadd+0x39c>
 8000d96:	001a      	movs	r2, r3
 8000d98:	001c      	movs	r4, r3
 8000d9a:	432a      	orrs	r2, r5
 8000d9c:	d000      	beq.n	8000da0 <__aeabi_dadd+0x6a8>
 8000d9e:	e6ab      	b.n	8000af8 <__aeabi_dadd+0x400>
 8000da0:	e6c1      	b.n	8000b26 <__aeabi_dadd+0x42e>
 8000da2:	2120      	movs	r1, #32
 8000da4:	2500      	movs	r5, #0
 8000da6:	1a09      	subs	r1, r1, r0
 8000da8:	e519      	b.n	80007de <__aeabi_dadd+0xe6>
 8000daa:	2200      	movs	r2, #0
 8000dac:	2500      	movs	r5, #0
 8000dae:	4c01      	ldr	r4, [pc, #4]	@ (8000db4 <__aeabi_dadd+0x6bc>)
 8000db0:	e53a      	b.n	8000828 <__aeabi_dadd+0x130>
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	000007ff 	.word	0x000007ff
 8000db8:	ff7fffff 	.word	0xff7fffff
 8000dbc:	000007fe 	.word	0x000007fe

08000dc0 <__aeabi_ddiv>:
 8000dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dc2:	46de      	mov	lr, fp
 8000dc4:	4645      	mov	r5, r8
 8000dc6:	4657      	mov	r7, sl
 8000dc8:	464e      	mov	r6, r9
 8000dca:	b5e0      	push	{r5, r6, r7, lr}
 8000dcc:	b087      	sub	sp, #28
 8000dce:	9200      	str	r2, [sp, #0]
 8000dd0:	9301      	str	r3, [sp, #4]
 8000dd2:	030b      	lsls	r3, r1, #12
 8000dd4:	0b1b      	lsrs	r3, r3, #12
 8000dd6:	469b      	mov	fp, r3
 8000dd8:	0fca      	lsrs	r2, r1, #31
 8000dda:	004b      	lsls	r3, r1, #1
 8000ddc:	0004      	movs	r4, r0
 8000dde:	4680      	mov	r8, r0
 8000de0:	0d5b      	lsrs	r3, r3, #21
 8000de2:	9202      	str	r2, [sp, #8]
 8000de4:	d100      	bne.n	8000de8 <__aeabi_ddiv+0x28>
 8000de6:	e16a      	b.n	80010be <__aeabi_ddiv+0x2fe>
 8000de8:	4ad4      	ldr	r2, [pc, #848]	@ (800113c <__aeabi_ddiv+0x37c>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d100      	bne.n	8000df0 <__aeabi_ddiv+0x30>
 8000dee:	e18c      	b.n	800110a <__aeabi_ddiv+0x34a>
 8000df0:	4659      	mov	r1, fp
 8000df2:	0f42      	lsrs	r2, r0, #29
 8000df4:	00c9      	lsls	r1, r1, #3
 8000df6:	430a      	orrs	r2, r1
 8000df8:	2180      	movs	r1, #128	@ 0x80
 8000dfa:	0409      	lsls	r1, r1, #16
 8000dfc:	4311      	orrs	r1, r2
 8000dfe:	00c2      	lsls	r2, r0, #3
 8000e00:	4690      	mov	r8, r2
 8000e02:	4acf      	ldr	r2, [pc, #828]	@ (8001140 <__aeabi_ddiv+0x380>)
 8000e04:	4689      	mov	r9, r1
 8000e06:	4692      	mov	sl, r2
 8000e08:	449a      	add	sl, r3
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2400      	movs	r4, #0
 8000e0e:	9303      	str	r3, [sp, #12]
 8000e10:	9e00      	ldr	r6, [sp, #0]
 8000e12:	9f01      	ldr	r7, [sp, #4]
 8000e14:	033b      	lsls	r3, r7, #12
 8000e16:	0b1b      	lsrs	r3, r3, #12
 8000e18:	469b      	mov	fp, r3
 8000e1a:	007b      	lsls	r3, r7, #1
 8000e1c:	0030      	movs	r0, r6
 8000e1e:	0d5b      	lsrs	r3, r3, #21
 8000e20:	0ffd      	lsrs	r5, r7, #31
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d100      	bne.n	8000e28 <__aeabi_ddiv+0x68>
 8000e26:	e128      	b.n	800107a <__aeabi_ddiv+0x2ba>
 8000e28:	4ac4      	ldr	r2, [pc, #784]	@ (800113c <__aeabi_ddiv+0x37c>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_ddiv+0x70>
 8000e2e:	e177      	b.n	8001120 <__aeabi_ddiv+0x360>
 8000e30:	4659      	mov	r1, fp
 8000e32:	0f72      	lsrs	r2, r6, #29
 8000e34:	00c9      	lsls	r1, r1, #3
 8000e36:	430a      	orrs	r2, r1
 8000e38:	2180      	movs	r1, #128	@ 0x80
 8000e3a:	0409      	lsls	r1, r1, #16
 8000e3c:	4311      	orrs	r1, r2
 8000e3e:	468b      	mov	fp, r1
 8000e40:	49bf      	ldr	r1, [pc, #764]	@ (8001140 <__aeabi_ddiv+0x380>)
 8000e42:	00f2      	lsls	r2, r6, #3
 8000e44:	468c      	mov	ip, r1
 8000e46:	4651      	mov	r1, sl
 8000e48:	4463      	add	r3, ip
 8000e4a:	1acb      	subs	r3, r1, r3
 8000e4c:	469a      	mov	sl, r3
 8000e4e:	2300      	movs	r3, #0
 8000e50:	9e02      	ldr	r6, [sp, #8]
 8000e52:	406e      	eors	r6, r5
 8000e54:	2c0f      	cmp	r4, #15
 8000e56:	d827      	bhi.n	8000ea8 <__aeabi_ddiv+0xe8>
 8000e58:	49ba      	ldr	r1, [pc, #744]	@ (8001144 <__aeabi_ddiv+0x384>)
 8000e5a:	00a4      	lsls	r4, r4, #2
 8000e5c:	5909      	ldr	r1, [r1, r4]
 8000e5e:	468f      	mov	pc, r1
 8000e60:	46cb      	mov	fp, r9
 8000e62:	4642      	mov	r2, r8
 8000e64:	9e02      	ldr	r6, [sp, #8]
 8000e66:	9b03      	ldr	r3, [sp, #12]
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d016      	beq.n	8000e9a <__aeabi_ddiv+0xda>
 8000e6c:	2b03      	cmp	r3, #3
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_ddiv+0xb2>
 8000e70:	e2a6      	b.n	80013c0 <__aeabi_ddiv+0x600>
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d000      	beq.n	8000e78 <__aeabi_ddiv+0xb8>
 8000e76:	e0df      	b.n	8001038 <__aeabi_ddiv+0x278>
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	2400      	movs	r4, #0
 8000e7e:	4690      	mov	r8, r2
 8000e80:	051b      	lsls	r3, r3, #20
 8000e82:	4323      	orrs	r3, r4
 8000e84:	07f6      	lsls	r6, r6, #31
 8000e86:	4333      	orrs	r3, r6
 8000e88:	4640      	mov	r0, r8
 8000e8a:	0019      	movs	r1, r3
 8000e8c:	b007      	add	sp, #28
 8000e8e:	bcf0      	pop	{r4, r5, r6, r7}
 8000e90:	46bb      	mov	fp, r7
 8000e92:	46b2      	mov	sl, r6
 8000e94:	46a9      	mov	r9, r5
 8000e96:	46a0      	mov	r8, r4
 8000e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2400      	movs	r4, #0
 8000e9e:	4690      	mov	r8, r2
 8000ea0:	4ba6      	ldr	r3, [pc, #664]	@ (800113c <__aeabi_ddiv+0x37c>)
 8000ea2:	e7ed      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 8000ea4:	002e      	movs	r6, r5
 8000ea6:	e7df      	b.n	8000e68 <__aeabi_ddiv+0xa8>
 8000ea8:	45cb      	cmp	fp, r9
 8000eaa:	d200      	bcs.n	8000eae <__aeabi_ddiv+0xee>
 8000eac:	e1d4      	b.n	8001258 <__aeabi_ddiv+0x498>
 8000eae:	d100      	bne.n	8000eb2 <__aeabi_ddiv+0xf2>
 8000eb0:	e1cf      	b.n	8001252 <__aeabi_ddiv+0x492>
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	425b      	negs	r3, r3
 8000eb6:	469c      	mov	ip, r3
 8000eb8:	4644      	mov	r4, r8
 8000eba:	4648      	mov	r0, r9
 8000ebc:	2700      	movs	r7, #0
 8000ebe:	44e2      	add	sl, ip
 8000ec0:	465b      	mov	r3, fp
 8000ec2:	0e15      	lsrs	r5, r2, #24
 8000ec4:	021b      	lsls	r3, r3, #8
 8000ec6:	431d      	orrs	r5, r3
 8000ec8:	0c19      	lsrs	r1, r3, #16
 8000eca:	042b      	lsls	r3, r5, #16
 8000ecc:	0212      	lsls	r2, r2, #8
 8000ece:	9500      	str	r5, [sp, #0]
 8000ed0:	0c1d      	lsrs	r5, r3, #16
 8000ed2:	4691      	mov	r9, r2
 8000ed4:	9102      	str	r1, [sp, #8]
 8000ed6:	9503      	str	r5, [sp, #12]
 8000ed8:	f7ff f9b8 	bl	800024c <__aeabi_uidivmod>
 8000edc:	0002      	movs	r2, r0
 8000ede:	436a      	muls	r2, r5
 8000ee0:	040b      	lsls	r3, r1, #16
 8000ee2:	0c21      	lsrs	r1, r4, #16
 8000ee4:	4680      	mov	r8, r0
 8000ee6:	4319      	orrs	r1, r3
 8000ee8:	428a      	cmp	r2, r1
 8000eea:	d909      	bls.n	8000f00 <__aeabi_ddiv+0x140>
 8000eec:	9d00      	ldr	r5, [sp, #0]
 8000eee:	2301      	movs	r3, #1
 8000ef0:	46ac      	mov	ip, r5
 8000ef2:	425b      	negs	r3, r3
 8000ef4:	4461      	add	r1, ip
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	44e0      	add	r8, ip
 8000efa:	428d      	cmp	r5, r1
 8000efc:	d800      	bhi.n	8000f00 <__aeabi_ddiv+0x140>
 8000efe:	e1fb      	b.n	80012f8 <__aeabi_ddiv+0x538>
 8000f00:	1a88      	subs	r0, r1, r2
 8000f02:	9902      	ldr	r1, [sp, #8]
 8000f04:	f7ff f9a2 	bl	800024c <__aeabi_uidivmod>
 8000f08:	9a03      	ldr	r2, [sp, #12]
 8000f0a:	0424      	lsls	r4, r4, #16
 8000f0c:	4342      	muls	r2, r0
 8000f0e:	0409      	lsls	r1, r1, #16
 8000f10:	0c24      	lsrs	r4, r4, #16
 8000f12:	0003      	movs	r3, r0
 8000f14:	430c      	orrs	r4, r1
 8000f16:	42a2      	cmp	r2, r4
 8000f18:	d906      	bls.n	8000f28 <__aeabi_ddiv+0x168>
 8000f1a:	9900      	ldr	r1, [sp, #0]
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	468c      	mov	ip, r1
 8000f20:	4464      	add	r4, ip
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	d800      	bhi.n	8000f28 <__aeabi_ddiv+0x168>
 8000f26:	e1e1      	b.n	80012ec <__aeabi_ddiv+0x52c>
 8000f28:	1aa0      	subs	r0, r4, r2
 8000f2a:	4642      	mov	r2, r8
 8000f2c:	0412      	lsls	r2, r2, #16
 8000f2e:	431a      	orrs	r2, r3
 8000f30:	4693      	mov	fp, r2
 8000f32:	464b      	mov	r3, r9
 8000f34:	4659      	mov	r1, fp
 8000f36:	0c1b      	lsrs	r3, r3, #16
 8000f38:	001d      	movs	r5, r3
 8000f3a:	9304      	str	r3, [sp, #16]
 8000f3c:	040b      	lsls	r3, r1, #16
 8000f3e:	4649      	mov	r1, r9
 8000f40:	0409      	lsls	r1, r1, #16
 8000f42:	0c09      	lsrs	r1, r1, #16
 8000f44:	000c      	movs	r4, r1
 8000f46:	0c1b      	lsrs	r3, r3, #16
 8000f48:	435c      	muls	r4, r3
 8000f4a:	0c12      	lsrs	r2, r2, #16
 8000f4c:	436b      	muls	r3, r5
 8000f4e:	4688      	mov	r8, r1
 8000f50:	4351      	muls	r1, r2
 8000f52:	436a      	muls	r2, r5
 8000f54:	0c25      	lsrs	r5, r4, #16
 8000f56:	46ac      	mov	ip, r5
 8000f58:	185b      	adds	r3, r3, r1
 8000f5a:	4463      	add	r3, ip
 8000f5c:	4299      	cmp	r1, r3
 8000f5e:	d903      	bls.n	8000f68 <__aeabi_ddiv+0x1a8>
 8000f60:	2180      	movs	r1, #128	@ 0x80
 8000f62:	0249      	lsls	r1, r1, #9
 8000f64:	468c      	mov	ip, r1
 8000f66:	4462      	add	r2, ip
 8000f68:	0c19      	lsrs	r1, r3, #16
 8000f6a:	0424      	lsls	r4, r4, #16
 8000f6c:	041b      	lsls	r3, r3, #16
 8000f6e:	0c24      	lsrs	r4, r4, #16
 8000f70:	188a      	adds	r2, r1, r2
 8000f72:	191c      	adds	r4, r3, r4
 8000f74:	4290      	cmp	r0, r2
 8000f76:	d302      	bcc.n	8000f7e <__aeabi_ddiv+0x1be>
 8000f78:	d116      	bne.n	8000fa8 <__aeabi_ddiv+0x1e8>
 8000f7a:	42a7      	cmp	r7, r4
 8000f7c:	d214      	bcs.n	8000fa8 <__aeabi_ddiv+0x1e8>
 8000f7e:	465b      	mov	r3, fp
 8000f80:	9d00      	ldr	r5, [sp, #0]
 8000f82:	3b01      	subs	r3, #1
 8000f84:	444f      	add	r7, r9
 8000f86:	9305      	str	r3, [sp, #20]
 8000f88:	454f      	cmp	r7, r9
 8000f8a:	419b      	sbcs	r3, r3
 8000f8c:	46ac      	mov	ip, r5
 8000f8e:	425b      	negs	r3, r3
 8000f90:	4463      	add	r3, ip
 8000f92:	18c0      	adds	r0, r0, r3
 8000f94:	4285      	cmp	r5, r0
 8000f96:	d300      	bcc.n	8000f9a <__aeabi_ddiv+0x1da>
 8000f98:	e1a1      	b.n	80012de <__aeabi_ddiv+0x51e>
 8000f9a:	4282      	cmp	r2, r0
 8000f9c:	d900      	bls.n	8000fa0 <__aeabi_ddiv+0x1e0>
 8000f9e:	e1f6      	b.n	800138e <__aeabi_ddiv+0x5ce>
 8000fa0:	d100      	bne.n	8000fa4 <__aeabi_ddiv+0x1e4>
 8000fa2:	e1f1      	b.n	8001388 <__aeabi_ddiv+0x5c8>
 8000fa4:	9b05      	ldr	r3, [sp, #20]
 8000fa6:	469b      	mov	fp, r3
 8000fa8:	1b3c      	subs	r4, r7, r4
 8000faa:	42a7      	cmp	r7, r4
 8000fac:	41bf      	sbcs	r7, r7
 8000fae:	9d00      	ldr	r5, [sp, #0]
 8000fb0:	1a80      	subs	r0, r0, r2
 8000fb2:	427f      	negs	r7, r7
 8000fb4:	1bc0      	subs	r0, r0, r7
 8000fb6:	4285      	cmp	r5, r0
 8000fb8:	d100      	bne.n	8000fbc <__aeabi_ddiv+0x1fc>
 8000fba:	e1d0      	b.n	800135e <__aeabi_ddiv+0x59e>
 8000fbc:	9902      	ldr	r1, [sp, #8]
 8000fbe:	f7ff f945 	bl	800024c <__aeabi_uidivmod>
 8000fc2:	9a03      	ldr	r2, [sp, #12]
 8000fc4:	040b      	lsls	r3, r1, #16
 8000fc6:	4342      	muls	r2, r0
 8000fc8:	0c21      	lsrs	r1, r4, #16
 8000fca:	0007      	movs	r7, r0
 8000fcc:	4319      	orrs	r1, r3
 8000fce:	428a      	cmp	r2, r1
 8000fd0:	d900      	bls.n	8000fd4 <__aeabi_ddiv+0x214>
 8000fd2:	e178      	b.n	80012c6 <__aeabi_ddiv+0x506>
 8000fd4:	1a88      	subs	r0, r1, r2
 8000fd6:	9902      	ldr	r1, [sp, #8]
 8000fd8:	f7ff f938 	bl	800024c <__aeabi_uidivmod>
 8000fdc:	9a03      	ldr	r2, [sp, #12]
 8000fde:	0424      	lsls	r4, r4, #16
 8000fe0:	4342      	muls	r2, r0
 8000fe2:	0409      	lsls	r1, r1, #16
 8000fe4:	0c24      	lsrs	r4, r4, #16
 8000fe6:	0003      	movs	r3, r0
 8000fe8:	430c      	orrs	r4, r1
 8000fea:	42a2      	cmp	r2, r4
 8000fec:	d900      	bls.n	8000ff0 <__aeabi_ddiv+0x230>
 8000fee:	e15d      	b.n	80012ac <__aeabi_ddiv+0x4ec>
 8000ff0:	4641      	mov	r1, r8
 8000ff2:	1aa4      	subs	r4, r4, r2
 8000ff4:	043a      	lsls	r2, r7, #16
 8000ff6:	431a      	orrs	r2, r3
 8000ff8:	9d04      	ldr	r5, [sp, #16]
 8000ffa:	0413      	lsls	r3, r2, #16
 8000ffc:	0c1b      	lsrs	r3, r3, #16
 8000ffe:	4359      	muls	r1, r3
 8001000:	4647      	mov	r7, r8
 8001002:	436b      	muls	r3, r5
 8001004:	469c      	mov	ip, r3
 8001006:	0c10      	lsrs	r0, r2, #16
 8001008:	4347      	muls	r7, r0
 800100a:	0c0b      	lsrs	r3, r1, #16
 800100c:	44bc      	add	ip, r7
 800100e:	4463      	add	r3, ip
 8001010:	4368      	muls	r0, r5
 8001012:	429f      	cmp	r7, r3
 8001014:	d903      	bls.n	800101e <__aeabi_ddiv+0x25e>
 8001016:	2580      	movs	r5, #128	@ 0x80
 8001018:	026d      	lsls	r5, r5, #9
 800101a:	46ac      	mov	ip, r5
 800101c:	4460      	add	r0, ip
 800101e:	0c1f      	lsrs	r7, r3, #16
 8001020:	0409      	lsls	r1, r1, #16
 8001022:	041b      	lsls	r3, r3, #16
 8001024:	0c09      	lsrs	r1, r1, #16
 8001026:	183f      	adds	r7, r7, r0
 8001028:	185b      	adds	r3, r3, r1
 800102a:	42bc      	cmp	r4, r7
 800102c:	d200      	bcs.n	8001030 <__aeabi_ddiv+0x270>
 800102e:	e102      	b.n	8001236 <__aeabi_ddiv+0x476>
 8001030:	d100      	bne.n	8001034 <__aeabi_ddiv+0x274>
 8001032:	e0fd      	b.n	8001230 <__aeabi_ddiv+0x470>
 8001034:	2301      	movs	r3, #1
 8001036:	431a      	orrs	r2, r3
 8001038:	4b43      	ldr	r3, [pc, #268]	@ (8001148 <__aeabi_ddiv+0x388>)
 800103a:	4453      	add	r3, sl
 800103c:	2b00      	cmp	r3, #0
 800103e:	dc00      	bgt.n	8001042 <__aeabi_ddiv+0x282>
 8001040:	e0ae      	b.n	80011a0 <__aeabi_ddiv+0x3e0>
 8001042:	0751      	lsls	r1, r2, #29
 8001044:	d000      	beq.n	8001048 <__aeabi_ddiv+0x288>
 8001046:	e198      	b.n	800137a <__aeabi_ddiv+0x5ba>
 8001048:	4659      	mov	r1, fp
 800104a:	01c9      	lsls	r1, r1, #7
 800104c:	d506      	bpl.n	800105c <__aeabi_ddiv+0x29c>
 800104e:	4659      	mov	r1, fp
 8001050:	4b3e      	ldr	r3, [pc, #248]	@ (800114c <__aeabi_ddiv+0x38c>)
 8001052:	4019      	ands	r1, r3
 8001054:	2380      	movs	r3, #128	@ 0x80
 8001056:	468b      	mov	fp, r1
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	4453      	add	r3, sl
 800105c:	493c      	ldr	r1, [pc, #240]	@ (8001150 <__aeabi_ddiv+0x390>)
 800105e:	428b      	cmp	r3, r1
 8001060:	dd00      	ble.n	8001064 <__aeabi_ddiv+0x2a4>
 8001062:	e71a      	b.n	8000e9a <__aeabi_ddiv+0xda>
 8001064:	4659      	mov	r1, fp
 8001066:	08d2      	lsrs	r2, r2, #3
 8001068:	0749      	lsls	r1, r1, #29
 800106a:	4311      	orrs	r1, r2
 800106c:	465a      	mov	r2, fp
 800106e:	055b      	lsls	r3, r3, #21
 8001070:	0254      	lsls	r4, r2, #9
 8001072:	4688      	mov	r8, r1
 8001074:	0b24      	lsrs	r4, r4, #12
 8001076:	0d5b      	lsrs	r3, r3, #21
 8001078:	e702      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800107a:	465a      	mov	r2, fp
 800107c:	9b00      	ldr	r3, [sp, #0]
 800107e:	431a      	orrs	r2, r3
 8001080:	d100      	bne.n	8001084 <__aeabi_ddiv+0x2c4>
 8001082:	e07e      	b.n	8001182 <__aeabi_ddiv+0x3c2>
 8001084:	465b      	mov	r3, fp
 8001086:	2b00      	cmp	r3, #0
 8001088:	d100      	bne.n	800108c <__aeabi_ddiv+0x2cc>
 800108a:	e100      	b.n	800128e <__aeabi_ddiv+0x4ce>
 800108c:	4658      	mov	r0, fp
 800108e:	f7ff fa0b 	bl	80004a8 <__clzsi2>
 8001092:	0002      	movs	r2, r0
 8001094:	0003      	movs	r3, r0
 8001096:	3a0b      	subs	r2, #11
 8001098:	271d      	movs	r7, #29
 800109a:	9e00      	ldr	r6, [sp, #0]
 800109c:	1aba      	subs	r2, r7, r2
 800109e:	0019      	movs	r1, r3
 80010a0:	4658      	mov	r0, fp
 80010a2:	40d6      	lsrs	r6, r2
 80010a4:	3908      	subs	r1, #8
 80010a6:	4088      	lsls	r0, r1
 80010a8:	0032      	movs	r2, r6
 80010aa:	4302      	orrs	r2, r0
 80010ac:	4693      	mov	fp, r2
 80010ae:	9a00      	ldr	r2, [sp, #0]
 80010b0:	408a      	lsls	r2, r1
 80010b2:	4928      	ldr	r1, [pc, #160]	@ (8001154 <__aeabi_ddiv+0x394>)
 80010b4:	4453      	add	r3, sl
 80010b6:	468a      	mov	sl, r1
 80010b8:	449a      	add	sl, r3
 80010ba:	2300      	movs	r3, #0
 80010bc:	e6c8      	b.n	8000e50 <__aeabi_ddiv+0x90>
 80010be:	465b      	mov	r3, fp
 80010c0:	4303      	orrs	r3, r0
 80010c2:	4699      	mov	r9, r3
 80010c4:	d056      	beq.n	8001174 <__aeabi_ddiv+0x3b4>
 80010c6:	465b      	mov	r3, fp
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d100      	bne.n	80010ce <__aeabi_ddiv+0x30e>
 80010cc:	e0cd      	b.n	800126a <__aeabi_ddiv+0x4aa>
 80010ce:	4658      	mov	r0, fp
 80010d0:	f7ff f9ea 	bl	80004a8 <__clzsi2>
 80010d4:	230b      	movs	r3, #11
 80010d6:	425b      	negs	r3, r3
 80010d8:	469c      	mov	ip, r3
 80010da:	0002      	movs	r2, r0
 80010dc:	4484      	add	ip, r0
 80010de:	4666      	mov	r6, ip
 80010e0:	231d      	movs	r3, #29
 80010e2:	1b9b      	subs	r3, r3, r6
 80010e4:	0026      	movs	r6, r4
 80010e6:	0011      	movs	r1, r2
 80010e8:	4658      	mov	r0, fp
 80010ea:	40de      	lsrs	r6, r3
 80010ec:	3908      	subs	r1, #8
 80010ee:	4088      	lsls	r0, r1
 80010f0:	0033      	movs	r3, r6
 80010f2:	4303      	orrs	r3, r0
 80010f4:	4699      	mov	r9, r3
 80010f6:	0023      	movs	r3, r4
 80010f8:	408b      	lsls	r3, r1
 80010fa:	4698      	mov	r8, r3
 80010fc:	4b16      	ldr	r3, [pc, #88]	@ (8001158 <__aeabi_ddiv+0x398>)
 80010fe:	2400      	movs	r4, #0
 8001100:	1a9b      	subs	r3, r3, r2
 8001102:	469a      	mov	sl, r3
 8001104:	2300      	movs	r3, #0
 8001106:	9303      	str	r3, [sp, #12]
 8001108:	e682      	b.n	8000e10 <__aeabi_ddiv+0x50>
 800110a:	465a      	mov	r2, fp
 800110c:	4302      	orrs	r2, r0
 800110e:	4691      	mov	r9, r2
 8001110:	d12a      	bne.n	8001168 <__aeabi_ddiv+0x3a8>
 8001112:	2200      	movs	r2, #0
 8001114:	469a      	mov	sl, r3
 8001116:	2302      	movs	r3, #2
 8001118:	4690      	mov	r8, r2
 800111a:	2408      	movs	r4, #8
 800111c:	9303      	str	r3, [sp, #12]
 800111e:	e677      	b.n	8000e10 <__aeabi_ddiv+0x50>
 8001120:	465a      	mov	r2, fp
 8001122:	9b00      	ldr	r3, [sp, #0]
 8001124:	431a      	orrs	r2, r3
 8001126:	4b0d      	ldr	r3, [pc, #52]	@ (800115c <__aeabi_ddiv+0x39c>)
 8001128:	469c      	mov	ip, r3
 800112a:	44e2      	add	sl, ip
 800112c:	2a00      	cmp	r2, #0
 800112e:	d117      	bne.n	8001160 <__aeabi_ddiv+0x3a0>
 8001130:	2302      	movs	r3, #2
 8001132:	431c      	orrs	r4, r3
 8001134:	2300      	movs	r3, #0
 8001136:	469b      	mov	fp, r3
 8001138:	3302      	adds	r3, #2
 800113a:	e689      	b.n	8000e50 <__aeabi_ddiv+0x90>
 800113c:	000007ff 	.word	0x000007ff
 8001140:	fffffc01 	.word	0xfffffc01
 8001144:	0800ff00 	.word	0x0800ff00
 8001148:	000003ff 	.word	0x000003ff
 800114c:	feffffff 	.word	0xfeffffff
 8001150:	000007fe 	.word	0x000007fe
 8001154:	000003f3 	.word	0x000003f3
 8001158:	fffffc0d 	.word	0xfffffc0d
 800115c:	fffff801 	.word	0xfffff801
 8001160:	2303      	movs	r3, #3
 8001162:	0032      	movs	r2, r6
 8001164:	431c      	orrs	r4, r3
 8001166:	e673      	b.n	8000e50 <__aeabi_ddiv+0x90>
 8001168:	469a      	mov	sl, r3
 800116a:	2303      	movs	r3, #3
 800116c:	46d9      	mov	r9, fp
 800116e:	240c      	movs	r4, #12
 8001170:	9303      	str	r3, [sp, #12]
 8001172:	e64d      	b.n	8000e10 <__aeabi_ddiv+0x50>
 8001174:	2300      	movs	r3, #0
 8001176:	4698      	mov	r8, r3
 8001178:	469a      	mov	sl, r3
 800117a:	3301      	adds	r3, #1
 800117c:	2404      	movs	r4, #4
 800117e:	9303      	str	r3, [sp, #12]
 8001180:	e646      	b.n	8000e10 <__aeabi_ddiv+0x50>
 8001182:	2301      	movs	r3, #1
 8001184:	431c      	orrs	r4, r3
 8001186:	2300      	movs	r3, #0
 8001188:	469b      	mov	fp, r3
 800118a:	3301      	adds	r3, #1
 800118c:	e660      	b.n	8000e50 <__aeabi_ddiv+0x90>
 800118e:	2300      	movs	r3, #0
 8001190:	2480      	movs	r4, #128	@ 0x80
 8001192:	4698      	mov	r8, r3
 8001194:	2600      	movs	r6, #0
 8001196:	4b92      	ldr	r3, [pc, #584]	@ (80013e0 <__aeabi_ddiv+0x620>)
 8001198:	0324      	lsls	r4, r4, #12
 800119a:	e671      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800119c:	2201      	movs	r2, #1
 800119e:	4252      	negs	r2, r2
 80011a0:	2101      	movs	r1, #1
 80011a2:	1ac9      	subs	r1, r1, r3
 80011a4:	2938      	cmp	r1, #56	@ 0x38
 80011a6:	dd00      	ble.n	80011aa <__aeabi_ddiv+0x3ea>
 80011a8:	e666      	b.n	8000e78 <__aeabi_ddiv+0xb8>
 80011aa:	291f      	cmp	r1, #31
 80011ac:	dc00      	bgt.n	80011b0 <__aeabi_ddiv+0x3f0>
 80011ae:	e0ab      	b.n	8001308 <__aeabi_ddiv+0x548>
 80011b0:	201f      	movs	r0, #31
 80011b2:	4240      	negs	r0, r0
 80011b4:	1ac3      	subs	r3, r0, r3
 80011b6:	4658      	mov	r0, fp
 80011b8:	40d8      	lsrs	r0, r3
 80011ba:	0003      	movs	r3, r0
 80011bc:	2920      	cmp	r1, #32
 80011be:	d004      	beq.n	80011ca <__aeabi_ddiv+0x40a>
 80011c0:	4658      	mov	r0, fp
 80011c2:	4988      	ldr	r1, [pc, #544]	@ (80013e4 <__aeabi_ddiv+0x624>)
 80011c4:	4451      	add	r1, sl
 80011c6:	4088      	lsls	r0, r1
 80011c8:	4302      	orrs	r2, r0
 80011ca:	1e51      	subs	r1, r2, #1
 80011cc:	418a      	sbcs	r2, r1
 80011ce:	431a      	orrs	r2, r3
 80011d0:	2307      	movs	r3, #7
 80011d2:	0019      	movs	r1, r3
 80011d4:	2400      	movs	r4, #0
 80011d6:	4011      	ands	r1, r2
 80011d8:	4213      	tst	r3, r2
 80011da:	d00c      	beq.n	80011f6 <__aeabi_ddiv+0x436>
 80011dc:	230f      	movs	r3, #15
 80011de:	4013      	ands	r3, r2
 80011e0:	2b04      	cmp	r3, #4
 80011e2:	d100      	bne.n	80011e6 <__aeabi_ddiv+0x426>
 80011e4:	e0f9      	b.n	80013da <__aeabi_ddiv+0x61a>
 80011e6:	1d11      	adds	r1, r2, #4
 80011e8:	4291      	cmp	r1, r2
 80011ea:	419b      	sbcs	r3, r3
 80011ec:	000a      	movs	r2, r1
 80011ee:	425b      	negs	r3, r3
 80011f0:	0759      	lsls	r1, r3, #29
 80011f2:	025b      	lsls	r3, r3, #9
 80011f4:	0b1c      	lsrs	r4, r3, #12
 80011f6:	08d2      	lsrs	r2, r2, #3
 80011f8:	430a      	orrs	r2, r1
 80011fa:	4690      	mov	r8, r2
 80011fc:	2300      	movs	r3, #0
 80011fe:	e63f      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 8001200:	2480      	movs	r4, #128	@ 0x80
 8001202:	464b      	mov	r3, r9
 8001204:	0324      	lsls	r4, r4, #12
 8001206:	4223      	tst	r3, r4
 8001208:	d009      	beq.n	800121e <__aeabi_ddiv+0x45e>
 800120a:	465b      	mov	r3, fp
 800120c:	4223      	tst	r3, r4
 800120e:	d106      	bne.n	800121e <__aeabi_ddiv+0x45e>
 8001210:	431c      	orrs	r4, r3
 8001212:	0324      	lsls	r4, r4, #12
 8001214:	002e      	movs	r6, r5
 8001216:	4690      	mov	r8, r2
 8001218:	4b71      	ldr	r3, [pc, #452]	@ (80013e0 <__aeabi_ddiv+0x620>)
 800121a:	0b24      	lsrs	r4, r4, #12
 800121c:	e630      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800121e:	2480      	movs	r4, #128	@ 0x80
 8001220:	464b      	mov	r3, r9
 8001222:	0324      	lsls	r4, r4, #12
 8001224:	431c      	orrs	r4, r3
 8001226:	0324      	lsls	r4, r4, #12
 8001228:	9e02      	ldr	r6, [sp, #8]
 800122a:	4b6d      	ldr	r3, [pc, #436]	@ (80013e0 <__aeabi_ddiv+0x620>)
 800122c:	0b24      	lsrs	r4, r4, #12
 800122e:	e627      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 8001230:	2b00      	cmp	r3, #0
 8001232:	d100      	bne.n	8001236 <__aeabi_ddiv+0x476>
 8001234:	e700      	b.n	8001038 <__aeabi_ddiv+0x278>
 8001236:	9800      	ldr	r0, [sp, #0]
 8001238:	1e51      	subs	r1, r2, #1
 800123a:	4684      	mov	ip, r0
 800123c:	4464      	add	r4, ip
 800123e:	4284      	cmp	r4, r0
 8001240:	d200      	bcs.n	8001244 <__aeabi_ddiv+0x484>
 8001242:	e084      	b.n	800134e <__aeabi_ddiv+0x58e>
 8001244:	42bc      	cmp	r4, r7
 8001246:	d200      	bcs.n	800124a <__aeabi_ddiv+0x48a>
 8001248:	e0ae      	b.n	80013a8 <__aeabi_ddiv+0x5e8>
 800124a:	d100      	bne.n	800124e <__aeabi_ddiv+0x48e>
 800124c:	e0c1      	b.n	80013d2 <__aeabi_ddiv+0x612>
 800124e:	000a      	movs	r2, r1
 8001250:	e6f0      	b.n	8001034 <__aeabi_ddiv+0x274>
 8001252:	4542      	cmp	r2, r8
 8001254:	d900      	bls.n	8001258 <__aeabi_ddiv+0x498>
 8001256:	e62c      	b.n	8000eb2 <__aeabi_ddiv+0xf2>
 8001258:	464b      	mov	r3, r9
 800125a:	07dc      	lsls	r4, r3, #31
 800125c:	0858      	lsrs	r0, r3, #1
 800125e:	4643      	mov	r3, r8
 8001260:	085b      	lsrs	r3, r3, #1
 8001262:	431c      	orrs	r4, r3
 8001264:	4643      	mov	r3, r8
 8001266:	07df      	lsls	r7, r3, #31
 8001268:	e62a      	b.n	8000ec0 <__aeabi_ddiv+0x100>
 800126a:	f7ff f91d 	bl	80004a8 <__clzsi2>
 800126e:	2315      	movs	r3, #21
 8001270:	469c      	mov	ip, r3
 8001272:	4484      	add	ip, r0
 8001274:	0002      	movs	r2, r0
 8001276:	4663      	mov	r3, ip
 8001278:	3220      	adds	r2, #32
 800127a:	2b1c      	cmp	r3, #28
 800127c:	dc00      	bgt.n	8001280 <__aeabi_ddiv+0x4c0>
 800127e:	e72e      	b.n	80010de <__aeabi_ddiv+0x31e>
 8001280:	0023      	movs	r3, r4
 8001282:	3808      	subs	r0, #8
 8001284:	4083      	lsls	r3, r0
 8001286:	4699      	mov	r9, r3
 8001288:	2300      	movs	r3, #0
 800128a:	4698      	mov	r8, r3
 800128c:	e736      	b.n	80010fc <__aeabi_ddiv+0x33c>
 800128e:	f7ff f90b 	bl	80004a8 <__clzsi2>
 8001292:	0002      	movs	r2, r0
 8001294:	0003      	movs	r3, r0
 8001296:	3215      	adds	r2, #21
 8001298:	3320      	adds	r3, #32
 800129a:	2a1c      	cmp	r2, #28
 800129c:	dc00      	bgt.n	80012a0 <__aeabi_ddiv+0x4e0>
 800129e:	e6fb      	b.n	8001098 <__aeabi_ddiv+0x2d8>
 80012a0:	9900      	ldr	r1, [sp, #0]
 80012a2:	3808      	subs	r0, #8
 80012a4:	4081      	lsls	r1, r0
 80012a6:	2200      	movs	r2, #0
 80012a8:	468b      	mov	fp, r1
 80012aa:	e702      	b.n	80010b2 <__aeabi_ddiv+0x2f2>
 80012ac:	9900      	ldr	r1, [sp, #0]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	468c      	mov	ip, r1
 80012b2:	4464      	add	r4, ip
 80012b4:	42a1      	cmp	r1, r4
 80012b6:	d900      	bls.n	80012ba <__aeabi_ddiv+0x4fa>
 80012b8:	e69a      	b.n	8000ff0 <__aeabi_ddiv+0x230>
 80012ba:	42a2      	cmp	r2, r4
 80012bc:	d800      	bhi.n	80012c0 <__aeabi_ddiv+0x500>
 80012be:	e697      	b.n	8000ff0 <__aeabi_ddiv+0x230>
 80012c0:	1e83      	subs	r3, r0, #2
 80012c2:	4464      	add	r4, ip
 80012c4:	e694      	b.n	8000ff0 <__aeabi_ddiv+0x230>
 80012c6:	46ac      	mov	ip, r5
 80012c8:	4461      	add	r1, ip
 80012ca:	3f01      	subs	r7, #1
 80012cc:	428d      	cmp	r5, r1
 80012ce:	d900      	bls.n	80012d2 <__aeabi_ddiv+0x512>
 80012d0:	e680      	b.n	8000fd4 <__aeabi_ddiv+0x214>
 80012d2:	428a      	cmp	r2, r1
 80012d4:	d800      	bhi.n	80012d8 <__aeabi_ddiv+0x518>
 80012d6:	e67d      	b.n	8000fd4 <__aeabi_ddiv+0x214>
 80012d8:	1e87      	subs	r7, r0, #2
 80012da:	4461      	add	r1, ip
 80012dc:	e67a      	b.n	8000fd4 <__aeabi_ddiv+0x214>
 80012de:	4285      	cmp	r5, r0
 80012e0:	d000      	beq.n	80012e4 <__aeabi_ddiv+0x524>
 80012e2:	e65f      	b.n	8000fa4 <__aeabi_ddiv+0x1e4>
 80012e4:	45b9      	cmp	r9, r7
 80012e6:	d900      	bls.n	80012ea <__aeabi_ddiv+0x52a>
 80012e8:	e65c      	b.n	8000fa4 <__aeabi_ddiv+0x1e4>
 80012ea:	e656      	b.n	8000f9a <__aeabi_ddiv+0x1da>
 80012ec:	42a2      	cmp	r2, r4
 80012ee:	d800      	bhi.n	80012f2 <__aeabi_ddiv+0x532>
 80012f0:	e61a      	b.n	8000f28 <__aeabi_ddiv+0x168>
 80012f2:	1e83      	subs	r3, r0, #2
 80012f4:	4464      	add	r4, ip
 80012f6:	e617      	b.n	8000f28 <__aeabi_ddiv+0x168>
 80012f8:	428a      	cmp	r2, r1
 80012fa:	d800      	bhi.n	80012fe <__aeabi_ddiv+0x53e>
 80012fc:	e600      	b.n	8000f00 <__aeabi_ddiv+0x140>
 80012fe:	46ac      	mov	ip, r5
 8001300:	1e83      	subs	r3, r0, #2
 8001302:	4698      	mov	r8, r3
 8001304:	4461      	add	r1, ip
 8001306:	e5fb      	b.n	8000f00 <__aeabi_ddiv+0x140>
 8001308:	4837      	ldr	r0, [pc, #220]	@ (80013e8 <__aeabi_ddiv+0x628>)
 800130a:	0014      	movs	r4, r2
 800130c:	4450      	add	r0, sl
 800130e:	4082      	lsls	r2, r0
 8001310:	465b      	mov	r3, fp
 8001312:	0017      	movs	r7, r2
 8001314:	4083      	lsls	r3, r0
 8001316:	40cc      	lsrs	r4, r1
 8001318:	1e7a      	subs	r2, r7, #1
 800131a:	4197      	sbcs	r7, r2
 800131c:	4323      	orrs	r3, r4
 800131e:	433b      	orrs	r3, r7
 8001320:	001a      	movs	r2, r3
 8001322:	465b      	mov	r3, fp
 8001324:	40cb      	lsrs	r3, r1
 8001326:	0751      	lsls	r1, r2, #29
 8001328:	d009      	beq.n	800133e <__aeabi_ddiv+0x57e>
 800132a:	210f      	movs	r1, #15
 800132c:	4011      	ands	r1, r2
 800132e:	2904      	cmp	r1, #4
 8001330:	d005      	beq.n	800133e <__aeabi_ddiv+0x57e>
 8001332:	1d11      	adds	r1, r2, #4
 8001334:	4291      	cmp	r1, r2
 8001336:	4192      	sbcs	r2, r2
 8001338:	4252      	negs	r2, r2
 800133a:	189b      	adds	r3, r3, r2
 800133c:	000a      	movs	r2, r1
 800133e:	0219      	lsls	r1, r3, #8
 8001340:	d400      	bmi.n	8001344 <__aeabi_ddiv+0x584>
 8001342:	e755      	b.n	80011f0 <__aeabi_ddiv+0x430>
 8001344:	2200      	movs	r2, #0
 8001346:	2301      	movs	r3, #1
 8001348:	2400      	movs	r4, #0
 800134a:	4690      	mov	r8, r2
 800134c:	e598      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 800134e:	000a      	movs	r2, r1
 8001350:	42bc      	cmp	r4, r7
 8001352:	d000      	beq.n	8001356 <__aeabi_ddiv+0x596>
 8001354:	e66e      	b.n	8001034 <__aeabi_ddiv+0x274>
 8001356:	454b      	cmp	r3, r9
 8001358:	d000      	beq.n	800135c <__aeabi_ddiv+0x59c>
 800135a:	e66b      	b.n	8001034 <__aeabi_ddiv+0x274>
 800135c:	e66c      	b.n	8001038 <__aeabi_ddiv+0x278>
 800135e:	4b23      	ldr	r3, [pc, #140]	@ (80013ec <__aeabi_ddiv+0x62c>)
 8001360:	4a23      	ldr	r2, [pc, #140]	@ (80013f0 <__aeabi_ddiv+0x630>)
 8001362:	4453      	add	r3, sl
 8001364:	4592      	cmp	sl, r2
 8001366:	da00      	bge.n	800136a <__aeabi_ddiv+0x5aa>
 8001368:	e718      	b.n	800119c <__aeabi_ddiv+0x3dc>
 800136a:	2101      	movs	r1, #1
 800136c:	4249      	negs	r1, r1
 800136e:	1d0a      	adds	r2, r1, #4
 8001370:	428a      	cmp	r2, r1
 8001372:	4189      	sbcs	r1, r1
 8001374:	4249      	negs	r1, r1
 8001376:	448b      	add	fp, r1
 8001378:	e666      	b.n	8001048 <__aeabi_ddiv+0x288>
 800137a:	210f      	movs	r1, #15
 800137c:	4011      	ands	r1, r2
 800137e:	2904      	cmp	r1, #4
 8001380:	d100      	bne.n	8001384 <__aeabi_ddiv+0x5c4>
 8001382:	e661      	b.n	8001048 <__aeabi_ddiv+0x288>
 8001384:	0011      	movs	r1, r2
 8001386:	e7f2      	b.n	800136e <__aeabi_ddiv+0x5ae>
 8001388:	42bc      	cmp	r4, r7
 800138a:	d800      	bhi.n	800138e <__aeabi_ddiv+0x5ce>
 800138c:	e60a      	b.n	8000fa4 <__aeabi_ddiv+0x1e4>
 800138e:	2302      	movs	r3, #2
 8001390:	425b      	negs	r3, r3
 8001392:	469c      	mov	ip, r3
 8001394:	9900      	ldr	r1, [sp, #0]
 8001396:	444f      	add	r7, r9
 8001398:	454f      	cmp	r7, r9
 800139a:	419b      	sbcs	r3, r3
 800139c:	44e3      	add	fp, ip
 800139e:	468c      	mov	ip, r1
 80013a0:	425b      	negs	r3, r3
 80013a2:	4463      	add	r3, ip
 80013a4:	18c0      	adds	r0, r0, r3
 80013a6:	e5ff      	b.n	8000fa8 <__aeabi_ddiv+0x1e8>
 80013a8:	4649      	mov	r1, r9
 80013aa:	9d00      	ldr	r5, [sp, #0]
 80013ac:	0048      	lsls	r0, r1, #1
 80013ae:	4548      	cmp	r0, r9
 80013b0:	4189      	sbcs	r1, r1
 80013b2:	46ac      	mov	ip, r5
 80013b4:	4249      	negs	r1, r1
 80013b6:	4461      	add	r1, ip
 80013b8:	4681      	mov	r9, r0
 80013ba:	3a02      	subs	r2, #2
 80013bc:	1864      	adds	r4, r4, r1
 80013be:	e7c7      	b.n	8001350 <__aeabi_ddiv+0x590>
 80013c0:	2480      	movs	r4, #128	@ 0x80
 80013c2:	465b      	mov	r3, fp
 80013c4:	0324      	lsls	r4, r4, #12
 80013c6:	431c      	orrs	r4, r3
 80013c8:	0324      	lsls	r4, r4, #12
 80013ca:	4690      	mov	r8, r2
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <__aeabi_ddiv+0x620>)
 80013ce:	0b24      	lsrs	r4, r4, #12
 80013d0:	e556      	b.n	8000e80 <__aeabi_ddiv+0xc0>
 80013d2:	4599      	cmp	r9, r3
 80013d4:	d3e8      	bcc.n	80013a8 <__aeabi_ddiv+0x5e8>
 80013d6:	000a      	movs	r2, r1
 80013d8:	e7bd      	b.n	8001356 <__aeabi_ddiv+0x596>
 80013da:	2300      	movs	r3, #0
 80013dc:	e708      	b.n	80011f0 <__aeabi_ddiv+0x430>
 80013de:	46c0      	nop			@ (mov r8, r8)
 80013e0:	000007ff 	.word	0x000007ff
 80013e4:	0000043e 	.word	0x0000043e
 80013e8:	0000041e 	.word	0x0000041e
 80013ec:	000003ff 	.word	0x000003ff
 80013f0:	fffffc02 	.word	0xfffffc02

080013f4 <__eqdf2>:
 80013f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013f6:	4657      	mov	r7, sl
 80013f8:	46de      	mov	lr, fp
 80013fa:	464e      	mov	r6, r9
 80013fc:	4645      	mov	r5, r8
 80013fe:	b5e0      	push	{r5, r6, r7, lr}
 8001400:	000d      	movs	r5, r1
 8001402:	0004      	movs	r4, r0
 8001404:	0fe8      	lsrs	r0, r5, #31
 8001406:	4683      	mov	fp, r0
 8001408:	0309      	lsls	r1, r1, #12
 800140a:	0fd8      	lsrs	r0, r3, #31
 800140c:	0b09      	lsrs	r1, r1, #12
 800140e:	4682      	mov	sl, r0
 8001410:	4819      	ldr	r0, [pc, #100]	@ (8001478 <__eqdf2+0x84>)
 8001412:	468c      	mov	ip, r1
 8001414:	031f      	lsls	r7, r3, #12
 8001416:	0069      	lsls	r1, r5, #1
 8001418:	005e      	lsls	r6, r3, #1
 800141a:	0d49      	lsrs	r1, r1, #21
 800141c:	0b3f      	lsrs	r7, r7, #12
 800141e:	0d76      	lsrs	r6, r6, #21
 8001420:	4281      	cmp	r1, r0
 8001422:	d018      	beq.n	8001456 <__eqdf2+0x62>
 8001424:	4286      	cmp	r6, r0
 8001426:	d00f      	beq.n	8001448 <__eqdf2+0x54>
 8001428:	2001      	movs	r0, #1
 800142a:	42b1      	cmp	r1, r6
 800142c:	d10d      	bne.n	800144a <__eqdf2+0x56>
 800142e:	45bc      	cmp	ip, r7
 8001430:	d10b      	bne.n	800144a <__eqdf2+0x56>
 8001432:	4294      	cmp	r4, r2
 8001434:	d109      	bne.n	800144a <__eqdf2+0x56>
 8001436:	45d3      	cmp	fp, sl
 8001438:	d01c      	beq.n	8001474 <__eqdf2+0x80>
 800143a:	2900      	cmp	r1, #0
 800143c:	d105      	bne.n	800144a <__eqdf2+0x56>
 800143e:	4660      	mov	r0, ip
 8001440:	4320      	orrs	r0, r4
 8001442:	1e43      	subs	r3, r0, #1
 8001444:	4198      	sbcs	r0, r3
 8001446:	e000      	b.n	800144a <__eqdf2+0x56>
 8001448:	2001      	movs	r0, #1
 800144a:	bcf0      	pop	{r4, r5, r6, r7}
 800144c:	46bb      	mov	fp, r7
 800144e:	46b2      	mov	sl, r6
 8001450:	46a9      	mov	r9, r5
 8001452:	46a0      	mov	r8, r4
 8001454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001456:	2001      	movs	r0, #1
 8001458:	428e      	cmp	r6, r1
 800145a:	d1f6      	bne.n	800144a <__eqdf2+0x56>
 800145c:	4661      	mov	r1, ip
 800145e:	4339      	orrs	r1, r7
 8001460:	000f      	movs	r7, r1
 8001462:	4317      	orrs	r7, r2
 8001464:	4327      	orrs	r7, r4
 8001466:	d1f0      	bne.n	800144a <__eqdf2+0x56>
 8001468:	465b      	mov	r3, fp
 800146a:	4652      	mov	r2, sl
 800146c:	1a98      	subs	r0, r3, r2
 800146e:	1e43      	subs	r3, r0, #1
 8001470:	4198      	sbcs	r0, r3
 8001472:	e7ea      	b.n	800144a <__eqdf2+0x56>
 8001474:	2000      	movs	r0, #0
 8001476:	e7e8      	b.n	800144a <__eqdf2+0x56>
 8001478:	000007ff 	.word	0x000007ff

0800147c <__gedf2>:
 800147c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800147e:	4657      	mov	r7, sl
 8001480:	464e      	mov	r6, r9
 8001482:	4645      	mov	r5, r8
 8001484:	46de      	mov	lr, fp
 8001486:	b5e0      	push	{r5, r6, r7, lr}
 8001488:	000d      	movs	r5, r1
 800148a:	030f      	lsls	r7, r1, #12
 800148c:	0b39      	lsrs	r1, r7, #12
 800148e:	b083      	sub	sp, #12
 8001490:	0004      	movs	r4, r0
 8001492:	4680      	mov	r8, r0
 8001494:	9101      	str	r1, [sp, #4]
 8001496:	0058      	lsls	r0, r3, #1
 8001498:	0fe9      	lsrs	r1, r5, #31
 800149a:	4f31      	ldr	r7, [pc, #196]	@ (8001560 <__gedf2+0xe4>)
 800149c:	0d40      	lsrs	r0, r0, #21
 800149e:	468c      	mov	ip, r1
 80014a0:	006e      	lsls	r6, r5, #1
 80014a2:	0319      	lsls	r1, r3, #12
 80014a4:	4682      	mov	sl, r0
 80014a6:	4691      	mov	r9, r2
 80014a8:	0d76      	lsrs	r6, r6, #21
 80014aa:	0b09      	lsrs	r1, r1, #12
 80014ac:	0fd8      	lsrs	r0, r3, #31
 80014ae:	42be      	cmp	r6, r7
 80014b0:	d01f      	beq.n	80014f2 <__gedf2+0x76>
 80014b2:	45ba      	cmp	sl, r7
 80014b4:	d00f      	beq.n	80014d6 <__gedf2+0x5a>
 80014b6:	2e00      	cmp	r6, #0
 80014b8:	d12f      	bne.n	800151a <__gedf2+0x9e>
 80014ba:	4655      	mov	r5, sl
 80014bc:	9e01      	ldr	r6, [sp, #4]
 80014be:	4334      	orrs	r4, r6
 80014c0:	2d00      	cmp	r5, #0
 80014c2:	d127      	bne.n	8001514 <__gedf2+0x98>
 80014c4:	430a      	orrs	r2, r1
 80014c6:	d03a      	beq.n	800153e <__gedf2+0xc2>
 80014c8:	2c00      	cmp	r4, #0
 80014ca:	d145      	bne.n	8001558 <__gedf2+0xdc>
 80014cc:	2800      	cmp	r0, #0
 80014ce:	d11a      	bne.n	8001506 <__gedf2+0x8a>
 80014d0:	2001      	movs	r0, #1
 80014d2:	4240      	negs	r0, r0
 80014d4:	e017      	b.n	8001506 <__gedf2+0x8a>
 80014d6:	4311      	orrs	r1, r2
 80014d8:	d13b      	bne.n	8001552 <__gedf2+0xd6>
 80014da:	2e00      	cmp	r6, #0
 80014dc:	d102      	bne.n	80014e4 <__gedf2+0x68>
 80014de:	9f01      	ldr	r7, [sp, #4]
 80014e0:	4327      	orrs	r7, r4
 80014e2:	d0f3      	beq.n	80014cc <__gedf2+0x50>
 80014e4:	4584      	cmp	ip, r0
 80014e6:	d109      	bne.n	80014fc <__gedf2+0x80>
 80014e8:	4663      	mov	r3, ip
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0f0      	beq.n	80014d0 <__gedf2+0x54>
 80014ee:	4660      	mov	r0, ip
 80014f0:	e009      	b.n	8001506 <__gedf2+0x8a>
 80014f2:	9f01      	ldr	r7, [sp, #4]
 80014f4:	4327      	orrs	r7, r4
 80014f6:	d12c      	bne.n	8001552 <__gedf2+0xd6>
 80014f8:	45b2      	cmp	sl, r6
 80014fa:	d024      	beq.n	8001546 <__gedf2+0xca>
 80014fc:	4663      	mov	r3, ip
 80014fe:	2002      	movs	r0, #2
 8001500:	3b01      	subs	r3, #1
 8001502:	4018      	ands	r0, r3
 8001504:	3801      	subs	r0, #1
 8001506:	b003      	add	sp, #12
 8001508:	bcf0      	pop	{r4, r5, r6, r7}
 800150a:	46bb      	mov	fp, r7
 800150c:	46b2      	mov	sl, r6
 800150e:	46a9      	mov	r9, r5
 8001510:	46a0      	mov	r8, r4
 8001512:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001514:	2c00      	cmp	r4, #0
 8001516:	d0d9      	beq.n	80014cc <__gedf2+0x50>
 8001518:	e7e4      	b.n	80014e4 <__gedf2+0x68>
 800151a:	4654      	mov	r4, sl
 800151c:	2c00      	cmp	r4, #0
 800151e:	d0ed      	beq.n	80014fc <__gedf2+0x80>
 8001520:	4584      	cmp	ip, r0
 8001522:	d1eb      	bne.n	80014fc <__gedf2+0x80>
 8001524:	4556      	cmp	r6, sl
 8001526:	dce9      	bgt.n	80014fc <__gedf2+0x80>
 8001528:	dbde      	blt.n	80014e8 <__gedf2+0x6c>
 800152a:	9b01      	ldr	r3, [sp, #4]
 800152c:	428b      	cmp	r3, r1
 800152e:	d8e5      	bhi.n	80014fc <__gedf2+0x80>
 8001530:	d1da      	bne.n	80014e8 <__gedf2+0x6c>
 8001532:	45c8      	cmp	r8, r9
 8001534:	d8e2      	bhi.n	80014fc <__gedf2+0x80>
 8001536:	2000      	movs	r0, #0
 8001538:	45c8      	cmp	r8, r9
 800153a:	d2e4      	bcs.n	8001506 <__gedf2+0x8a>
 800153c:	e7d4      	b.n	80014e8 <__gedf2+0x6c>
 800153e:	2000      	movs	r0, #0
 8001540:	2c00      	cmp	r4, #0
 8001542:	d0e0      	beq.n	8001506 <__gedf2+0x8a>
 8001544:	e7da      	b.n	80014fc <__gedf2+0x80>
 8001546:	4311      	orrs	r1, r2
 8001548:	d103      	bne.n	8001552 <__gedf2+0xd6>
 800154a:	4584      	cmp	ip, r0
 800154c:	d1d6      	bne.n	80014fc <__gedf2+0x80>
 800154e:	2000      	movs	r0, #0
 8001550:	e7d9      	b.n	8001506 <__gedf2+0x8a>
 8001552:	2002      	movs	r0, #2
 8001554:	4240      	negs	r0, r0
 8001556:	e7d6      	b.n	8001506 <__gedf2+0x8a>
 8001558:	4584      	cmp	ip, r0
 800155a:	d0e6      	beq.n	800152a <__gedf2+0xae>
 800155c:	e7ce      	b.n	80014fc <__gedf2+0x80>
 800155e:	46c0      	nop			@ (mov r8, r8)
 8001560:	000007ff 	.word	0x000007ff

08001564 <__ledf2>:
 8001564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001566:	4657      	mov	r7, sl
 8001568:	464e      	mov	r6, r9
 800156a:	4645      	mov	r5, r8
 800156c:	46de      	mov	lr, fp
 800156e:	b5e0      	push	{r5, r6, r7, lr}
 8001570:	000d      	movs	r5, r1
 8001572:	030f      	lsls	r7, r1, #12
 8001574:	0004      	movs	r4, r0
 8001576:	4680      	mov	r8, r0
 8001578:	0fe8      	lsrs	r0, r5, #31
 800157a:	0b39      	lsrs	r1, r7, #12
 800157c:	4684      	mov	ip, r0
 800157e:	b083      	sub	sp, #12
 8001580:	0058      	lsls	r0, r3, #1
 8001582:	4f30      	ldr	r7, [pc, #192]	@ (8001644 <__ledf2+0xe0>)
 8001584:	0d40      	lsrs	r0, r0, #21
 8001586:	9101      	str	r1, [sp, #4]
 8001588:	031e      	lsls	r6, r3, #12
 800158a:	0069      	lsls	r1, r5, #1
 800158c:	4682      	mov	sl, r0
 800158e:	4691      	mov	r9, r2
 8001590:	0d49      	lsrs	r1, r1, #21
 8001592:	0b36      	lsrs	r6, r6, #12
 8001594:	0fd8      	lsrs	r0, r3, #31
 8001596:	42b9      	cmp	r1, r7
 8001598:	d020      	beq.n	80015dc <__ledf2+0x78>
 800159a:	45ba      	cmp	sl, r7
 800159c:	d00f      	beq.n	80015be <__ledf2+0x5a>
 800159e:	2900      	cmp	r1, #0
 80015a0:	d12b      	bne.n	80015fa <__ledf2+0x96>
 80015a2:	9901      	ldr	r1, [sp, #4]
 80015a4:	430c      	orrs	r4, r1
 80015a6:	4651      	mov	r1, sl
 80015a8:	2900      	cmp	r1, #0
 80015aa:	d137      	bne.n	800161c <__ledf2+0xb8>
 80015ac:	4332      	orrs	r2, r6
 80015ae:	d038      	beq.n	8001622 <__ledf2+0xbe>
 80015b0:	2c00      	cmp	r4, #0
 80015b2:	d144      	bne.n	800163e <__ledf2+0xda>
 80015b4:	2800      	cmp	r0, #0
 80015b6:	d119      	bne.n	80015ec <__ledf2+0x88>
 80015b8:	2001      	movs	r0, #1
 80015ba:	4240      	negs	r0, r0
 80015bc:	e016      	b.n	80015ec <__ledf2+0x88>
 80015be:	4316      	orrs	r6, r2
 80015c0:	d113      	bne.n	80015ea <__ledf2+0x86>
 80015c2:	2900      	cmp	r1, #0
 80015c4:	d102      	bne.n	80015cc <__ledf2+0x68>
 80015c6:	9f01      	ldr	r7, [sp, #4]
 80015c8:	4327      	orrs	r7, r4
 80015ca:	d0f3      	beq.n	80015b4 <__ledf2+0x50>
 80015cc:	4584      	cmp	ip, r0
 80015ce:	d020      	beq.n	8001612 <__ledf2+0xae>
 80015d0:	4663      	mov	r3, ip
 80015d2:	2002      	movs	r0, #2
 80015d4:	3b01      	subs	r3, #1
 80015d6:	4018      	ands	r0, r3
 80015d8:	3801      	subs	r0, #1
 80015da:	e007      	b.n	80015ec <__ledf2+0x88>
 80015dc:	9f01      	ldr	r7, [sp, #4]
 80015de:	4327      	orrs	r7, r4
 80015e0:	d103      	bne.n	80015ea <__ledf2+0x86>
 80015e2:	458a      	cmp	sl, r1
 80015e4:	d1f4      	bne.n	80015d0 <__ledf2+0x6c>
 80015e6:	4316      	orrs	r6, r2
 80015e8:	d01f      	beq.n	800162a <__ledf2+0xc6>
 80015ea:	2002      	movs	r0, #2
 80015ec:	b003      	add	sp, #12
 80015ee:	bcf0      	pop	{r4, r5, r6, r7}
 80015f0:	46bb      	mov	fp, r7
 80015f2:	46b2      	mov	sl, r6
 80015f4:	46a9      	mov	r9, r5
 80015f6:	46a0      	mov	r8, r4
 80015f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015fa:	4654      	mov	r4, sl
 80015fc:	2c00      	cmp	r4, #0
 80015fe:	d0e7      	beq.n	80015d0 <__ledf2+0x6c>
 8001600:	4584      	cmp	ip, r0
 8001602:	d1e5      	bne.n	80015d0 <__ledf2+0x6c>
 8001604:	4551      	cmp	r1, sl
 8001606:	dce3      	bgt.n	80015d0 <__ledf2+0x6c>
 8001608:	db03      	blt.n	8001612 <__ledf2+0xae>
 800160a:	9b01      	ldr	r3, [sp, #4]
 800160c:	42b3      	cmp	r3, r6
 800160e:	d8df      	bhi.n	80015d0 <__ledf2+0x6c>
 8001610:	d00f      	beq.n	8001632 <__ledf2+0xce>
 8001612:	4663      	mov	r3, ip
 8001614:	2b00      	cmp	r3, #0
 8001616:	d0cf      	beq.n	80015b8 <__ledf2+0x54>
 8001618:	4660      	mov	r0, ip
 800161a:	e7e7      	b.n	80015ec <__ledf2+0x88>
 800161c:	2c00      	cmp	r4, #0
 800161e:	d0c9      	beq.n	80015b4 <__ledf2+0x50>
 8001620:	e7d4      	b.n	80015cc <__ledf2+0x68>
 8001622:	2000      	movs	r0, #0
 8001624:	2c00      	cmp	r4, #0
 8001626:	d0e1      	beq.n	80015ec <__ledf2+0x88>
 8001628:	e7d2      	b.n	80015d0 <__ledf2+0x6c>
 800162a:	4584      	cmp	ip, r0
 800162c:	d1d0      	bne.n	80015d0 <__ledf2+0x6c>
 800162e:	2000      	movs	r0, #0
 8001630:	e7dc      	b.n	80015ec <__ledf2+0x88>
 8001632:	45c8      	cmp	r8, r9
 8001634:	d8cc      	bhi.n	80015d0 <__ledf2+0x6c>
 8001636:	2000      	movs	r0, #0
 8001638:	45c8      	cmp	r8, r9
 800163a:	d2d7      	bcs.n	80015ec <__ledf2+0x88>
 800163c:	e7e9      	b.n	8001612 <__ledf2+0xae>
 800163e:	4584      	cmp	ip, r0
 8001640:	d0e3      	beq.n	800160a <__ledf2+0xa6>
 8001642:	e7c5      	b.n	80015d0 <__ledf2+0x6c>
 8001644:	000007ff 	.word	0x000007ff

08001648 <__aeabi_dmul>:
 8001648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164a:	4657      	mov	r7, sl
 800164c:	46de      	mov	lr, fp
 800164e:	464e      	mov	r6, r9
 8001650:	4645      	mov	r5, r8
 8001652:	b5e0      	push	{r5, r6, r7, lr}
 8001654:	001f      	movs	r7, r3
 8001656:	030b      	lsls	r3, r1, #12
 8001658:	0b1b      	lsrs	r3, r3, #12
 800165a:	0016      	movs	r6, r2
 800165c:	469a      	mov	sl, r3
 800165e:	0fca      	lsrs	r2, r1, #31
 8001660:	004b      	lsls	r3, r1, #1
 8001662:	0004      	movs	r4, r0
 8001664:	4693      	mov	fp, r2
 8001666:	b087      	sub	sp, #28
 8001668:	0d5b      	lsrs	r3, r3, #21
 800166a:	d100      	bne.n	800166e <__aeabi_dmul+0x26>
 800166c:	e0d5      	b.n	800181a <__aeabi_dmul+0x1d2>
 800166e:	4abb      	ldr	r2, [pc, #748]	@ (800195c <__aeabi_dmul+0x314>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d100      	bne.n	8001676 <__aeabi_dmul+0x2e>
 8001674:	e0f8      	b.n	8001868 <__aeabi_dmul+0x220>
 8001676:	4651      	mov	r1, sl
 8001678:	0f42      	lsrs	r2, r0, #29
 800167a:	00c9      	lsls	r1, r1, #3
 800167c:	430a      	orrs	r2, r1
 800167e:	2180      	movs	r1, #128	@ 0x80
 8001680:	0409      	lsls	r1, r1, #16
 8001682:	4311      	orrs	r1, r2
 8001684:	00c2      	lsls	r2, r0, #3
 8001686:	4691      	mov	r9, r2
 8001688:	4ab5      	ldr	r2, [pc, #724]	@ (8001960 <__aeabi_dmul+0x318>)
 800168a:	468a      	mov	sl, r1
 800168c:	189d      	adds	r5, r3, r2
 800168e:	2300      	movs	r3, #0
 8001690:	4698      	mov	r8, r3
 8001692:	9302      	str	r3, [sp, #8]
 8001694:	033c      	lsls	r4, r7, #12
 8001696:	007b      	lsls	r3, r7, #1
 8001698:	0ffa      	lsrs	r2, r7, #31
 800169a:	0030      	movs	r0, r6
 800169c:	0b24      	lsrs	r4, r4, #12
 800169e:	0d5b      	lsrs	r3, r3, #21
 80016a0:	9200      	str	r2, [sp, #0]
 80016a2:	d100      	bne.n	80016a6 <__aeabi_dmul+0x5e>
 80016a4:	e096      	b.n	80017d4 <__aeabi_dmul+0x18c>
 80016a6:	4aad      	ldr	r2, [pc, #692]	@ (800195c <__aeabi_dmul+0x314>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d031      	beq.n	8001710 <__aeabi_dmul+0xc8>
 80016ac:	0f72      	lsrs	r2, r6, #29
 80016ae:	00e4      	lsls	r4, r4, #3
 80016b0:	4322      	orrs	r2, r4
 80016b2:	2480      	movs	r4, #128	@ 0x80
 80016b4:	0424      	lsls	r4, r4, #16
 80016b6:	4314      	orrs	r4, r2
 80016b8:	4aa9      	ldr	r2, [pc, #676]	@ (8001960 <__aeabi_dmul+0x318>)
 80016ba:	00f0      	lsls	r0, r6, #3
 80016bc:	4694      	mov	ip, r2
 80016be:	4463      	add	r3, ip
 80016c0:	195b      	adds	r3, r3, r5
 80016c2:	1c5a      	adds	r2, r3, #1
 80016c4:	9201      	str	r2, [sp, #4]
 80016c6:	4642      	mov	r2, r8
 80016c8:	2600      	movs	r6, #0
 80016ca:	2a0a      	cmp	r2, #10
 80016cc:	dc42      	bgt.n	8001754 <__aeabi_dmul+0x10c>
 80016ce:	465a      	mov	r2, fp
 80016d0:	9900      	ldr	r1, [sp, #0]
 80016d2:	404a      	eors	r2, r1
 80016d4:	4693      	mov	fp, r2
 80016d6:	4642      	mov	r2, r8
 80016d8:	2a02      	cmp	r2, #2
 80016da:	dc32      	bgt.n	8001742 <__aeabi_dmul+0xfa>
 80016dc:	3a01      	subs	r2, #1
 80016de:	2a01      	cmp	r2, #1
 80016e0:	d900      	bls.n	80016e4 <__aeabi_dmul+0x9c>
 80016e2:	e149      	b.n	8001978 <__aeabi_dmul+0x330>
 80016e4:	2e02      	cmp	r6, #2
 80016e6:	d100      	bne.n	80016ea <__aeabi_dmul+0xa2>
 80016e8:	e0ca      	b.n	8001880 <__aeabi_dmul+0x238>
 80016ea:	2e01      	cmp	r6, #1
 80016ec:	d13d      	bne.n	800176a <__aeabi_dmul+0x122>
 80016ee:	2300      	movs	r3, #0
 80016f0:	2400      	movs	r4, #0
 80016f2:	2200      	movs	r2, #0
 80016f4:	0010      	movs	r0, r2
 80016f6:	465a      	mov	r2, fp
 80016f8:	051b      	lsls	r3, r3, #20
 80016fa:	4323      	orrs	r3, r4
 80016fc:	07d2      	lsls	r2, r2, #31
 80016fe:	4313      	orrs	r3, r2
 8001700:	0019      	movs	r1, r3
 8001702:	b007      	add	sp, #28
 8001704:	bcf0      	pop	{r4, r5, r6, r7}
 8001706:	46bb      	mov	fp, r7
 8001708:	46b2      	mov	sl, r6
 800170a:	46a9      	mov	r9, r5
 800170c:	46a0      	mov	r8, r4
 800170e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001710:	4b92      	ldr	r3, [pc, #584]	@ (800195c <__aeabi_dmul+0x314>)
 8001712:	4326      	orrs	r6, r4
 8001714:	18eb      	adds	r3, r5, r3
 8001716:	2e00      	cmp	r6, #0
 8001718:	d100      	bne.n	800171c <__aeabi_dmul+0xd4>
 800171a:	e0bb      	b.n	8001894 <__aeabi_dmul+0x24c>
 800171c:	2203      	movs	r2, #3
 800171e:	4641      	mov	r1, r8
 8001720:	4311      	orrs	r1, r2
 8001722:	465a      	mov	r2, fp
 8001724:	4688      	mov	r8, r1
 8001726:	9900      	ldr	r1, [sp, #0]
 8001728:	404a      	eors	r2, r1
 800172a:	2180      	movs	r1, #128	@ 0x80
 800172c:	0109      	lsls	r1, r1, #4
 800172e:	468c      	mov	ip, r1
 8001730:	0029      	movs	r1, r5
 8001732:	4461      	add	r1, ip
 8001734:	9101      	str	r1, [sp, #4]
 8001736:	4641      	mov	r1, r8
 8001738:	290a      	cmp	r1, #10
 800173a:	dd00      	ble.n	800173e <__aeabi_dmul+0xf6>
 800173c:	e233      	b.n	8001ba6 <__aeabi_dmul+0x55e>
 800173e:	4693      	mov	fp, r2
 8001740:	2603      	movs	r6, #3
 8001742:	4642      	mov	r2, r8
 8001744:	2701      	movs	r7, #1
 8001746:	4097      	lsls	r7, r2
 8001748:	21a6      	movs	r1, #166	@ 0xa6
 800174a:	003a      	movs	r2, r7
 800174c:	00c9      	lsls	r1, r1, #3
 800174e:	400a      	ands	r2, r1
 8001750:	420f      	tst	r7, r1
 8001752:	d031      	beq.n	80017b8 <__aeabi_dmul+0x170>
 8001754:	9e02      	ldr	r6, [sp, #8]
 8001756:	2e02      	cmp	r6, #2
 8001758:	d100      	bne.n	800175c <__aeabi_dmul+0x114>
 800175a:	e235      	b.n	8001bc8 <__aeabi_dmul+0x580>
 800175c:	2e03      	cmp	r6, #3
 800175e:	d100      	bne.n	8001762 <__aeabi_dmul+0x11a>
 8001760:	e1d2      	b.n	8001b08 <__aeabi_dmul+0x4c0>
 8001762:	4654      	mov	r4, sl
 8001764:	4648      	mov	r0, r9
 8001766:	2e01      	cmp	r6, #1
 8001768:	d0c1      	beq.n	80016ee <__aeabi_dmul+0xa6>
 800176a:	9a01      	ldr	r2, [sp, #4]
 800176c:	4b7d      	ldr	r3, [pc, #500]	@ (8001964 <__aeabi_dmul+0x31c>)
 800176e:	4694      	mov	ip, r2
 8001770:	4463      	add	r3, ip
 8001772:	2b00      	cmp	r3, #0
 8001774:	dc00      	bgt.n	8001778 <__aeabi_dmul+0x130>
 8001776:	e0c0      	b.n	80018fa <__aeabi_dmul+0x2b2>
 8001778:	0742      	lsls	r2, r0, #29
 800177a:	d009      	beq.n	8001790 <__aeabi_dmul+0x148>
 800177c:	220f      	movs	r2, #15
 800177e:	4002      	ands	r2, r0
 8001780:	2a04      	cmp	r2, #4
 8001782:	d005      	beq.n	8001790 <__aeabi_dmul+0x148>
 8001784:	1d02      	adds	r2, r0, #4
 8001786:	4282      	cmp	r2, r0
 8001788:	4180      	sbcs	r0, r0
 800178a:	4240      	negs	r0, r0
 800178c:	1824      	adds	r4, r4, r0
 800178e:	0010      	movs	r0, r2
 8001790:	01e2      	lsls	r2, r4, #7
 8001792:	d506      	bpl.n	80017a2 <__aeabi_dmul+0x15a>
 8001794:	4b74      	ldr	r3, [pc, #464]	@ (8001968 <__aeabi_dmul+0x320>)
 8001796:	9a01      	ldr	r2, [sp, #4]
 8001798:	401c      	ands	r4, r3
 800179a:	2380      	movs	r3, #128	@ 0x80
 800179c:	4694      	mov	ip, r2
 800179e:	00db      	lsls	r3, r3, #3
 80017a0:	4463      	add	r3, ip
 80017a2:	4a72      	ldr	r2, [pc, #456]	@ (800196c <__aeabi_dmul+0x324>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	dc6b      	bgt.n	8001880 <__aeabi_dmul+0x238>
 80017a8:	0762      	lsls	r2, r4, #29
 80017aa:	08c0      	lsrs	r0, r0, #3
 80017ac:	0264      	lsls	r4, r4, #9
 80017ae:	055b      	lsls	r3, r3, #21
 80017b0:	4302      	orrs	r2, r0
 80017b2:	0b24      	lsrs	r4, r4, #12
 80017b4:	0d5b      	lsrs	r3, r3, #21
 80017b6:	e79d      	b.n	80016f4 <__aeabi_dmul+0xac>
 80017b8:	2190      	movs	r1, #144	@ 0x90
 80017ba:	0089      	lsls	r1, r1, #2
 80017bc:	420f      	tst	r7, r1
 80017be:	d163      	bne.n	8001888 <__aeabi_dmul+0x240>
 80017c0:	2288      	movs	r2, #136	@ 0x88
 80017c2:	423a      	tst	r2, r7
 80017c4:	d100      	bne.n	80017c8 <__aeabi_dmul+0x180>
 80017c6:	e0d7      	b.n	8001978 <__aeabi_dmul+0x330>
 80017c8:	9b00      	ldr	r3, [sp, #0]
 80017ca:	46a2      	mov	sl, r4
 80017cc:	469b      	mov	fp, r3
 80017ce:	4681      	mov	r9, r0
 80017d0:	9602      	str	r6, [sp, #8]
 80017d2:	e7bf      	b.n	8001754 <__aeabi_dmul+0x10c>
 80017d4:	0023      	movs	r3, r4
 80017d6:	4333      	orrs	r3, r6
 80017d8:	d100      	bne.n	80017dc <__aeabi_dmul+0x194>
 80017da:	e07f      	b.n	80018dc <__aeabi_dmul+0x294>
 80017dc:	2c00      	cmp	r4, #0
 80017de:	d100      	bne.n	80017e2 <__aeabi_dmul+0x19a>
 80017e0:	e1ad      	b.n	8001b3e <__aeabi_dmul+0x4f6>
 80017e2:	0020      	movs	r0, r4
 80017e4:	f7fe fe60 	bl	80004a8 <__clzsi2>
 80017e8:	0002      	movs	r2, r0
 80017ea:	0003      	movs	r3, r0
 80017ec:	3a0b      	subs	r2, #11
 80017ee:	201d      	movs	r0, #29
 80017f0:	0019      	movs	r1, r3
 80017f2:	1a82      	subs	r2, r0, r2
 80017f4:	0030      	movs	r0, r6
 80017f6:	3908      	subs	r1, #8
 80017f8:	40d0      	lsrs	r0, r2
 80017fa:	408c      	lsls	r4, r1
 80017fc:	4304      	orrs	r4, r0
 80017fe:	0030      	movs	r0, r6
 8001800:	4088      	lsls	r0, r1
 8001802:	4a5b      	ldr	r2, [pc, #364]	@ (8001970 <__aeabi_dmul+0x328>)
 8001804:	1aeb      	subs	r3, r5, r3
 8001806:	4694      	mov	ip, r2
 8001808:	4463      	add	r3, ip
 800180a:	1c5a      	adds	r2, r3, #1
 800180c:	9201      	str	r2, [sp, #4]
 800180e:	4642      	mov	r2, r8
 8001810:	2600      	movs	r6, #0
 8001812:	2a0a      	cmp	r2, #10
 8001814:	dc00      	bgt.n	8001818 <__aeabi_dmul+0x1d0>
 8001816:	e75a      	b.n	80016ce <__aeabi_dmul+0x86>
 8001818:	e79c      	b.n	8001754 <__aeabi_dmul+0x10c>
 800181a:	4653      	mov	r3, sl
 800181c:	4303      	orrs	r3, r0
 800181e:	4699      	mov	r9, r3
 8001820:	d054      	beq.n	80018cc <__aeabi_dmul+0x284>
 8001822:	4653      	mov	r3, sl
 8001824:	2b00      	cmp	r3, #0
 8001826:	d100      	bne.n	800182a <__aeabi_dmul+0x1e2>
 8001828:	e177      	b.n	8001b1a <__aeabi_dmul+0x4d2>
 800182a:	4650      	mov	r0, sl
 800182c:	f7fe fe3c 	bl	80004a8 <__clzsi2>
 8001830:	230b      	movs	r3, #11
 8001832:	425b      	negs	r3, r3
 8001834:	469c      	mov	ip, r3
 8001836:	0002      	movs	r2, r0
 8001838:	4484      	add	ip, r0
 800183a:	0011      	movs	r1, r2
 800183c:	4650      	mov	r0, sl
 800183e:	3908      	subs	r1, #8
 8001840:	4088      	lsls	r0, r1
 8001842:	231d      	movs	r3, #29
 8001844:	4680      	mov	r8, r0
 8001846:	4660      	mov	r0, ip
 8001848:	1a1b      	subs	r3, r3, r0
 800184a:	0020      	movs	r0, r4
 800184c:	40d8      	lsrs	r0, r3
 800184e:	0003      	movs	r3, r0
 8001850:	4640      	mov	r0, r8
 8001852:	4303      	orrs	r3, r0
 8001854:	469a      	mov	sl, r3
 8001856:	0023      	movs	r3, r4
 8001858:	408b      	lsls	r3, r1
 800185a:	4699      	mov	r9, r3
 800185c:	2300      	movs	r3, #0
 800185e:	4d44      	ldr	r5, [pc, #272]	@ (8001970 <__aeabi_dmul+0x328>)
 8001860:	4698      	mov	r8, r3
 8001862:	1aad      	subs	r5, r5, r2
 8001864:	9302      	str	r3, [sp, #8]
 8001866:	e715      	b.n	8001694 <__aeabi_dmul+0x4c>
 8001868:	4652      	mov	r2, sl
 800186a:	4302      	orrs	r2, r0
 800186c:	4691      	mov	r9, r2
 800186e:	d126      	bne.n	80018be <__aeabi_dmul+0x276>
 8001870:	2200      	movs	r2, #0
 8001872:	001d      	movs	r5, r3
 8001874:	2302      	movs	r3, #2
 8001876:	4692      	mov	sl, r2
 8001878:	3208      	adds	r2, #8
 800187a:	4690      	mov	r8, r2
 800187c:	9302      	str	r3, [sp, #8]
 800187e:	e709      	b.n	8001694 <__aeabi_dmul+0x4c>
 8001880:	2400      	movs	r4, #0
 8001882:	2200      	movs	r2, #0
 8001884:	4b35      	ldr	r3, [pc, #212]	@ (800195c <__aeabi_dmul+0x314>)
 8001886:	e735      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001888:	2300      	movs	r3, #0
 800188a:	2480      	movs	r4, #128	@ 0x80
 800188c:	469b      	mov	fp, r3
 800188e:	0324      	lsls	r4, r4, #12
 8001890:	4b32      	ldr	r3, [pc, #200]	@ (800195c <__aeabi_dmul+0x314>)
 8001892:	e72f      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001894:	2202      	movs	r2, #2
 8001896:	4641      	mov	r1, r8
 8001898:	4311      	orrs	r1, r2
 800189a:	2280      	movs	r2, #128	@ 0x80
 800189c:	0112      	lsls	r2, r2, #4
 800189e:	4694      	mov	ip, r2
 80018a0:	002a      	movs	r2, r5
 80018a2:	4462      	add	r2, ip
 80018a4:	4688      	mov	r8, r1
 80018a6:	9201      	str	r2, [sp, #4]
 80018a8:	290a      	cmp	r1, #10
 80018aa:	dd00      	ble.n	80018ae <__aeabi_dmul+0x266>
 80018ac:	e752      	b.n	8001754 <__aeabi_dmul+0x10c>
 80018ae:	465a      	mov	r2, fp
 80018b0:	2000      	movs	r0, #0
 80018b2:	9900      	ldr	r1, [sp, #0]
 80018b4:	0004      	movs	r4, r0
 80018b6:	404a      	eors	r2, r1
 80018b8:	4693      	mov	fp, r2
 80018ba:	2602      	movs	r6, #2
 80018bc:	e70b      	b.n	80016d6 <__aeabi_dmul+0x8e>
 80018be:	220c      	movs	r2, #12
 80018c0:	001d      	movs	r5, r3
 80018c2:	2303      	movs	r3, #3
 80018c4:	4681      	mov	r9, r0
 80018c6:	4690      	mov	r8, r2
 80018c8:	9302      	str	r3, [sp, #8]
 80018ca:	e6e3      	b.n	8001694 <__aeabi_dmul+0x4c>
 80018cc:	2300      	movs	r3, #0
 80018ce:	469a      	mov	sl, r3
 80018d0:	3304      	adds	r3, #4
 80018d2:	4698      	mov	r8, r3
 80018d4:	3b03      	subs	r3, #3
 80018d6:	2500      	movs	r5, #0
 80018d8:	9302      	str	r3, [sp, #8]
 80018da:	e6db      	b.n	8001694 <__aeabi_dmul+0x4c>
 80018dc:	4642      	mov	r2, r8
 80018de:	3301      	adds	r3, #1
 80018e0:	431a      	orrs	r2, r3
 80018e2:	002b      	movs	r3, r5
 80018e4:	4690      	mov	r8, r2
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	9201      	str	r2, [sp, #4]
 80018ea:	4642      	mov	r2, r8
 80018ec:	2400      	movs	r4, #0
 80018ee:	2000      	movs	r0, #0
 80018f0:	2601      	movs	r6, #1
 80018f2:	2a0a      	cmp	r2, #10
 80018f4:	dc00      	bgt.n	80018f8 <__aeabi_dmul+0x2b0>
 80018f6:	e6ea      	b.n	80016ce <__aeabi_dmul+0x86>
 80018f8:	e72c      	b.n	8001754 <__aeabi_dmul+0x10c>
 80018fa:	2201      	movs	r2, #1
 80018fc:	1ad2      	subs	r2, r2, r3
 80018fe:	2a38      	cmp	r2, #56	@ 0x38
 8001900:	dd00      	ble.n	8001904 <__aeabi_dmul+0x2bc>
 8001902:	e6f4      	b.n	80016ee <__aeabi_dmul+0xa6>
 8001904:	2a1f      	cmp	r2, #31
 8001906:	dc00      	bgt.n	800190a <__aeabi_dmul+0x2c2>
 8001908:	e12a      	b.n	8001b60 <__aeabi_dmul+0x518>
 800190a:	211f      	movs	r1, #31
 800190c:	4249      	negs	r1, r1
 800190e:	1acb      	subs	r3, r1, r3
 8001910:	0021      	movs	r1, r4
 8001912:	40d9      	lsrs	r1, r3
 8001914:	000b      	movs	r3, r1
 8001916:	2a20      	cmp	r2, #32
 8001918:	d005      	beq.n	8001926 <__aeabi_dmul+0x2de>
 800191a:	4a16      	ldr	r2, [pc, #88]	@ (8001974 <__aeabi_dmul+0x32c>)
 800191c:	9d01      	ldr	r5, [sp, #4]
 800191e:	4694      	mov	ip, r2
 8001920:	4465      	add	r5, ip
 8001922:	40ac      	lsls	r4, r5
 8001924:	4320      	orrs	r0, r4
 8001926:	1e42      	subs	r2, r0, #1
 8001928:	4190      	sbcs	r0, r2
 800192a:	4318      	orrs	r0, r3
 800192c:	2307      	movs	r3, #7
 800192e:	0019      	movs	r1, r3
 8001930:	2400      	movs	r4, #0
 8001932:	4001      	ands	r1, r0
 8001934:	4203      	tst	r3, r0
 8001936:	d00c      	beq.n	8001952 <__aeabi_dmul+0x30a>
 8001938:	230f      	movs	r3, #15
 800193a:	4003      	ands	r3, r0
 800193c:	2b04      	cmp	r3, #4
 800193e:	d100      	bne.n	8001942 <__aeabi_dmul+0x2fa>
 8001940:	e140      	b.n	8001bc4 <__aeabi_dmul+0x57c>
 8001942:	1d03      	adds	r3, r0, #4
 8001944:	4283      	cmp	r3, r0
 8001946:	41a4      	sbcs	r4, r4
 8001948:	0018      	movs	r0, r3
 800194a:	4264      	negs	r4, r4
 800194c:	0761      	lsls	r1, r4, #29
 800194e:	0264      	lsls	r4, r4, #9
 8001950:	0b24      	lsrs	r4, r4, #12
 8001952:	08c2      	lsrs	r2, r0, #3
 8001954:	2300      	movs	r3, #0
 8001956:	430a      	orrs	r2, r1
 8001958:	e6cc      	b.n	80016f4 <__aeabi_dmul+0xac>
 800195a:	46c0      	nop			@ (mov r8, r8)
 800195c:	000007ff 	.word	0x000007ff
 8001960:	fffffc01 	.word	0xfffffc01
 8001964:	000003ff 	.word	0x000003ff
 8001968:	feffffff 	.word	0xfeffffff
 800196c:	000007fe 	.word	0x000007fe
 8001970:	fffffc0d 	.word	0xfffffc0d
 8001974:	0000043e 	.word	0x0000043e
 8001978:	4649      	mov	r1, r9
 800197a:	464a      	mov	r2, r9
 800197c:	0409      	lsls	r1, r1, #16
 800197e:	0c09      	lsrs	r1, r1, #16
 8001980:	000d      	movs	r5, r1
 8001982:	0c16      	lsrs	r6, r2, #16
 8001984:	0c02      	lsrs	r2, r0, #16
 8001986:	0400      	lsls	r0, r0, #16
 8001988:	0c00      	lsrs	r0, r0, #16
 800198a:	4345      	muls	r5, r0
 800198c:	46ac      	mov	ip, r5
 800198e:	0005      	movs	r5, r0
 8001990:	4375      	muls	r5, r6
 8001992:	46a8      	mov	r8, r5
 8001994:	0015      	movs	r5, r2
 8001996:	000f      	movs	r7, r1
 8001998:	4375      	muls	r5, r6
 800199a:	9200      	str	r2, [sp, #0]
 800199c:	9502      	str	r5, [sp, #8]
 800199e:	002a      	movs	r2, r5
 80019a0:	9d00      	ldr	r5, [sp, #0]
 80019a2:	436f      	muls	r7, r5
 80019a4:	4665      	mov	r5, ip
 80019a6:	0c2d      	lsrs	r5, r5, #16
 80019a8:	46a9      	mov	r9, r5
 80019aa:	4447      	add	r7, r8
 80019ac:	444f      	add	r7, r9
 80019ae:	45b8      	cmp	r8, r7
 80019b0:	d905      	bls.n	80019be <__aeabi_dmul+0x376>
 80019b2:	0015      	movs	r5, r2
 80019b4:	2280      	movs	r2, #128	@ 0x80
 80019b6:	0252      	lsls	r2, r2, #9
 80019b8:	4690      	mov	r8, r2
 80019ba:	4445      	add	r5, r8
 80019bc:	9502      	str	r5, [sp, #8]
 80019be:	0c3d      	lsrs	r5, r7, #16
 80019c0:	9503      	str	r5, [sp, #12]
 80019c2:	4665      	mov	r5, ip
 80019c4:	042d      	lsls	r5, r5, #16
 80019c6:	043f      	lsls	r7, r7, #16
 80019c8:	0c2d      	lsrs	r5, r5, #16
 80019ca:	46ac      	mov	ip, r5
 80019cc:	003d      	movs	r5, r7
 80019ce:	4465      	add	r5, ip
 80019d0:	9504      	str	r5, [sp, #16]
 80019d2:	0c25      	lsrs	r5, r4, #16
 80019d4:	0424      	lsls	r4, r4, #16
 80019d6:	0c24      	lsrs	r4, r4, #16
 80019d8:	46ac      	mov	ip, r5
 80019da:	0025      	movs	r5, r4
 80019dc:	4375      	muls	r5, r6
 80019de:	46a8      	mov	r8, r5
 80019e0:	4665      	mov	r5, ip
 80019e2:	000f      	movs	r7, r1
 80019e4:	4369      	muls	r1, r5
 80019e6:	4441      	add	r1, r8
 80019e8:	4689      	mov	r9, r1
 80019ea:	4367      	muls	r7, r4
 80019ec:	0c39      	lsrs	r1, r7, #16
 80019ee:	4449      	add	r1, r9
 80019f0:	436e      	muls	r6, r5
 80019f2:	4588      	cmp	r8, r1
 80019f4:	d903      	bls.n	80019fe <__aeabi_dmul+0x3b6>
 80019f6:	2280      	movs	r2, #128	@ 0x80
 80019f8:	0252      	lsls	r2, r2, #9
 80019fa:	4690      	mov	r8, r2
 80019fc:	4446      	add	r6, r8
 80019fe:	0c0d      	lsrs	r5, r1, #16
 8001a00:	46a8      	mov	r8, r5
 8001a02:	0035      	movs	r5, r6
 8001a04:	4445      	add	r5, r8
 8001a06:	9505      	str	r5, [sp, #20]
 8001a08:	9d03      	ldr	r5, [sp, #12]
 8001a0a:	043f      	lsls	r7, r7, #16
 8001a0c:	46a8      	mov	r8, r5
 8001a0e:	0c3f      	lsrs	r7, r7, #16
 8001a10:	0409      	lsls	r1, r1, #16
 8001a12:	19c9      	adds	r1, r1, r7
 8001a14:	4488      	add	r8, r1
 8001a16:	4645      	mov	r5, r8
 8001a18:	9503      	str	r5, [sp, #12]
 8001a1a:	4655      	mov	r5, sl
 8001a1c:	042e      	lsls	r6, r5, #16
 8001a1e:	0c36      	lsrs	r6, r6, #16
 8001a20:	0c2f      	lsrs	r7, r5, #16
 8001a22:	0035      	movs	r5, r6
 8001a24:	4345      	muls	r5, r0
 8001a26:	4378      	muls	r0, r7
 8001a28:	4681      	mov	r9, r0
 8001a2a:	0038      	movs	r0, r7
 8001a2c:	46a8      	mov	r8, r5
 8001a2e:	0c2d      	lsrs	r5, r5, #16
 8001a30:	46aa      	mov	sl, r5
 8001a32:	9a00      	ldr	r2, [sp, #0]
 8001a34:	4350      	muls	r0, r2
 8001a36:	4372      	muls	r2, r6
 8001a38:	444a      	add	r2, r9
 8001a3a:	4452      	add	r2, sl
 8001a3c:	4591      	cmp	r9, r2
 8001a3e:	d903      	bls.n	8001a48 <__aeabi_dmul+0x400>
 8001a40:	2580      	movs	r5, #128	@ 0x80
 8001a42:	026d      	lsls	r5, r5, #9
 8001a44:	46a9      	mov	r9, r5
 8001a46:	4448      	add	r0, r9
 8001a48:	0c15      	lsrs	r5, r2, #16
 8001a4a:	46a9      	mov	r9, r5
 8001a4c:	4645      	mov	r5, r8
 8001a4e:	042d      	lsls	r5, r5, #16
 8001a50:	0c2d      	lsrs	r5, r5, #16
 8001a52:	46a8      	mov	r8, r5
 8001a54:	4665      	mov	r5, ip
 8001a56:	437d      	muls	r5, r7
 8001a58:	0412      	lsls	r2, r2, #16
 8001a5a:	4448      	add	r0, r9
 8001a5c:	4490      	add	r8, r2
 8001a5e:	46a9      	mov	r9, r5
 8001a60:	0032      	movs	r2, r6
 8001a62:	4665      	mov	r5, ip
 8001a64:	4362      	muls	r2, r4
 8001a66:	436e      	muls	r6, r5
 8001a68:	437c      	muls	r4, r7
 8001a6a:	0c17      	lsrs	r7, r2, #16
 8001a6c:	1936      	adds	r6, r6, r4
 8001a6e:	19bf      	adds	r7, r7, r6
 8001a70:	42bc      	cmp	r4, r7
 8001a72:	d903      	bls.n	8001a7c <__aeabi_dmul+0x434>
 8001a74:	2480      	movs	r4, #128	@ 0x80
 8001a76:	0264      	lsls	r4, r4, #9
 8001a78:	46a4      	mov	ip, r4
 8001a7a:	44e1      	add	r9, ip
 8001a7c:	9c02      	ldr	r4, [sp, #8]
 8001a7e:	9e03      	ldr	r6, [sp, #12]
 8001a80:	46a4      	mov	ip, r4
 8001a82:	9d05      	ldr	r5, [sp, #20]
 8001a84:	4466      	add	r6, ip
 8001a86:	428e      	cmp	r6, r1
 8001a88:	4189      	sbcs	r1, r1
 8001a8a:	46ac      	mov	ip, r5
 8001a8c:	0412      	lsls	r2, r2, #16
 8001a8e:	043c      	lsls	r4, r7, #16
 8001a90:	0c12      	lsrs	r2, r2, #16
 8001a92:	18a2      	adds	r2, r4, r2
 8001a94:	4462      	add	r2, ip
 8001a96:	4249      	negs	r1, r1
 8001a98:	1854      	adds	r4, r2, r1
 8001a9a:	4446      	add	r6, r8
 8001a9c:	46a4      	mov	ip, r4
 8001a9e:	4546      	cmp	r6, r8
 8001aa0:	41a4      	sbcs	r4, r4
 8001aa2:	4682      	mov	sl, r0
 8001aa4:	4264      	negs	r4, r4
 8001aa6:	46a0      	mov	r8, r4
 8001aa8:	42aa      	cmp	r2, r5
 8001aaa:	4192      	sbcs	r2, r2
 8001aac:	458c      	cmp	ip, r1
 8001aae:	4189      	sbcs	r1, r1
 8001ab0:	44e2      	add	sl, ip
 8001ab2:	44d0      	add	r8, sl
 8001ab4:	4249      	negs	r1, r1
 8001ab6:	4252      	negs	r2, r2
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	45a0      	cmp	r8, r4
 8001abc:	41a4      	sbcs	r4, r4
 8001abe:	4582      	cmp	sl, r0
 8001ac0:	4189      	sbcs	r1, r1
 8001ac2:	4264      	negs	r4, r4
 8001ac4:	4249      	negs	r1, r1
 8001ac6:	430c      	orrs	r4, r1
 8001ac8:	4641      	mov	r1, r8
 8001aca:	0c3f      	lsrs	r7, r7, #16
 8001acc:	19d2      	adds	r2, r2, r7
 8001ace:	1912      	adds	r2, r2, r4
 8001ad0:	0dcc      	lsrs	r4, r1, #23
 8001ad2:	9904      	ldr	r1, [sp, #16]
 8001ad4:	0270      	lsls	r0, r6, #9
 8001ad6:	4308      	orrs	r0, r1
 8001ad8:	1e41      	subs	r1, r0, #1
 8001ada:	4188      	sbcs	r0, r1
 8001adc:	4641      	mov	r1, r8
 8001ade:	444a      	add	r2, r9
 8001ae0:	0df6      	lsrs	r6, r6, #23
 8001ae2:	0252      	lsls	r2, r2, #9
 8001ae4:	4330      	orrs	r0, r6
 8001ae6:	0249      	lsls	r1, r1, #9
 8001ae8:	4314      	orrs	r4, r2
 8001aea:	4308      	orrs	r0, r1
 8001aec:	01d2      	lsls	r2, r2, #7
 8001aee:	d535      	bpl.n	8001b5c <__aeabi_dmul+0x514>
 8001af0:	2201      	movs	r2, #1
 8001af2:	0843      	lsrs	r3, r0, #1
 8001af4:	4002      	ands	r2, r0
 8001af6:	4313      	orrs	r3, r2
 8001af8:	07e0      	lsls	r0, r4, #31
 8001afa:	4318      	orrs	r0, r3
 8001afc:	0864      	lsrs	r4, r4, #1
 8001afe:	e634      	b.n	800176a <__aeabi_dmul+0x122>
 8001b00:	9b00      	ldr	r3, [sp, #0]
 8001b02:	46a2      	mov	sl, r4
 8001b04:	469b      	mov	fp, r3
 8001b06:	4681      	mov	r9, r0
 8001b08:	2480      	movs	r4, #128	@ 0x80
 8001b0a:	4653      	mov	r3, sl
 8001b0c:	0324      	lsls	r4, r4, #12
 8001b0e:	431c      	orrs	r4, r3
 8001b10:	0324      	lsls	r4, r4, #12
 8001b12:	464a      	mov	r2, r9
 8001b14:	4b2e      	ldr	r3, [pc, #184]	@ (8001bd0 <__aeabi_dmul+0x588>)
 8001b16:	0b24      	lsrs	r4, r4, #12
 8001b18:	e5ec      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001b1a:	f7fe fcc5 	bl	80004a8 <__clzsi2>
 8001b1e:	2315      	movs	r3, #21
 8001b20:	469c      	mov	ip, r3
 8001b22:	4484      	add	ip, r0
 8001b24:	0002      	movs	r2, r0
 8001b26:	4663      	mov	r3, ip
 8001b28:	3220      	adds	r2, #32
 8001b2a:	2b1c      	cmp	r3, #28
 8001b2c:	dc00      	bgt.n	8001b30 <__aeabi_dmul+0x4e8>
 8001b2e:	e684      	b.n	800183a <__aeabi_dmul+0x1f2>
 8001b30:	2300      	movs	r3, #0
 8001b32:	4699      	mov	r9, r3
 8001b34:	0023      	movs	r3, r4
 8001b36:	3808      	subs	r0, #8
 8001b38:	4083      	lsls	r3, r0
 8001b3a:	469a      	mov	sl, r3
 8001b3c:	e68e      	b.n	800185c <__aeabi_dmul+0x214>
 8001b3e:	f7fe fcb3 	bl	80004a8 <__clzsi2>
 8001b42:	0002      	movs	r2, r0
 8001b44:	0003      	movs	r3, r0
 8001b46:	3215      	adds	r2, #21
 8001b48:	3320      	adds	r3, #32
 8001b4a:	2a1c      	cmp	r2, #28
 8001b4c:	dc00      	bgt.n	8001b50 <__aeabi_dmul+0x508>
 8001b4e:	e64e      	b.n	80017ee <__aeabi_dmul+0x1a6>
 8001b50:	0002      	movs	r2, r0
 8001b52:	0034      	movs	r4, r6
 8001b54:	3a08      	subs	r2, #8
 8001b56:	2000      	movs	r0, #0
 8001b58:	4094      	lsls	r4, r2
 8001b5a:	e652      	b.n	8001802 <__aeabi_dmul+0x1ba>
 8001b5c:	9301      	str	r3, [sp, #4]
 8001b5e:	e604      	b.n	800176a <__aeabi_dmul+0x122>
 8001b60:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd4 <__aeabi_dmul+0x58c>)
 8001b62:	0021      	movs	r1, r4
 8001b64:	469c      	mov	ip, r3
 8001b66:	0003      	movs	r3, r0
 8001b68:	9d01      	ldr	r5, [sp, #4]
 8001b6a:	40d3      	lsrs	r3, r2
 8001b6c:	4465      	add	r5, ip
 8001b6e:	40a9      	lsls	r1, r5
 8001b70:	4319      	orrs	r1, r3
 8001b72:	0003      	movs	r3, r0
 8001b74:	40ab      	lsls	r3, r5
 8001b76:	1e58      	subs	r0, r3, #1
 8001b78:	4183      	sbcs	r3, r0
 8001b7a:	4319      	orrs	r1, r3
 8001b7c:	0008      	movs	r0, r1
 8001b7e:	40d4      	lsrs	r4, r2
 8001b80:	074b      	lsls	r3, r1, #29
 8001b82:	d009      	beq.n	8001b98 <__aeabi_dmul+0x550>
 8001b84:	230f      	movs	r3, #15
 8001b86:	400b      	ands	r3, r1
 8001b88:	2b04      	cmp	r3, #4
 8001b8a:	d005      	beq.n	8001b98 <__aeabi_dmul+0x550>
 8001b8c:	1d0b      	adds	r3, r1, #4
 8001b8e:	428b      	cmp	r3, r1
 8001b90:	4180      	sbcs	r0, r0
 8001b92:	4240      	negs	r0, r0
 8001b94:	1824      	adds	r4, r4, r0
 8001b96:	0018      	movs	r0, r3
 8001b98:	0223      	lsls	r3, r4, #8
 8001b9a:	d400      	bmi.n	8001b9e <__aeabi_dmul+0x556>
 8001b9c:	e6d6      	b.n	800194c <__aeabi_dmul+0x304>
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	2400      	movs	r4, #0
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	e5a6      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001ba6:	290f      	cmp	r1, #15
 8001ba8:	d1aa      	bne.n	8001b00 <__aeabi_dmul+0x4b8>
 8001baa:	2380      	movs	r3, #128	@ 0x80
 8001bac:	4652      	mov	r2, sl
 8001bae:	031b      	lsls	r3, r3, #12
 8001bb0:	421a      	tst	r2, r3
 8001bb2:	d0a9      	beq.n	8001b08 <__aeabi_dmul+0x4c0>
 8001bb4:	421c      	tst	r4, r3
 8001bb6:	d1a7      	bne.n	8001b08 <__aeabi_dmul+0x4c0>
 8001bb8:	431c      	orrs	r4, r3
 8001bba:	9b00      	ldr	r3, [sp, #0]
 8001bbc:	0002      	movs	r2, r0
 8001bbe:	469b      	mov	fp, r3
 8001bc0:	4b03      	ldr	r3, [pc, #12]	@ (8001bd0 <__aeabi_dmul+0x588>)
 8001bc2:	e597      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001bc4:	2400      	movs	r4, #0
 8001bc6:	e6c1      	b.n	800194c <__aeabi_dmul+0x304>
 8001bc8:	2400      	movs	r4, #0
 8001bca:	4b01      	ldr	r3, [pc, #4]	@ (8001bd0 <__aeabi_dmul+0x588>)
 8001bcc:	0022      	movs	r2, r4
 8001bce:	e591      	b.n	80016f4 <__aeabi_dmul+0xac>
 8001bd0:	000007ff 	.word	0x000007ff
 8001bd4:	0000041e 	.word	0x0000041e

08001bd8 <__aeabi_dsub>:
 8001bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bda:	464e      	mov	r6, r9
 8001bdc:	4645      	mov	r5, r8
 8001bde:	46de      	mov	lr, fp
 8001be0:	4657      	mov	r7, sl
 8001be2:	b5e0      	push	{r5, r6, r7, lr}
 8001be4:	b085      	sub	sp, #20
 8001be6:	9000      	str	r0, [sp, #0]
 8001be8:	9101      	str	r1, [sp, #4]
 8001bea:	030c      	lsls	r4, r1, #12
 8001bec:	004f      	lsls	r7, r1, #1
 8001bee:	0fce      	lsrs	r6, r1, #31
 8001bf0:	0a61      	lsrs	r1, r4, #9
 8001bf2:	9c00      	ldr	r4, [sp, #0]
 8001bf4:	46b0      	mov	r8, r6
 8001bf6:	0f64      	lsrs	r4, r4, #29
 8001bf8:	430c      	orrs	r4, r1
 8001bfa:	9900      	ldr	r1, [sp, #0]
 8001bfc:	0d7f      	lsrs	r7, r7, #21
 8001bfe:	00c8      	lsls	r0, r1, #3
 8001c00:	0011      	movs	r1, r2
 8001c02:	001a      	movs	r2, r3
 8001c04:	031b      	lsls	r3, r3, #12
 8001c06:	469c      	mov	ip, r3
 8001c08:	9100      	str	r1, [sp, #0]
 8001c0a:	9201      	str	r2, [sp, #4]
 8001c0c:	0051      	lsls	r1, r2, #1
 8001c0e:	0d4b      	lsrs	r3, r1, #21
 8001c10:	4699      	mov	r9, r3
 8001c12:	9b01      	ldr	r3, [sp, #4]
 8001c14:	9d00      	ldr	r5, [sp, #0]
 8001c16:	0fd9      	lsrs	r1, r3, #31
 8001c18:	4663      	mov	r3, ip
 8001c1a:	0f6a      	lsrs	r2, r5, #29
 8001c1c:	0a5b      	lsrs	r3, r3, #9
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	00ea      	lsls	r2, r5, #3
 8001c22:	4694      	mov	ip, r2
 8001c24:	4693      	mov	fp, r2
 8001c26:	4ac1      	ldr	r2, [pc, #772]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001c28:	9003      	str	r0, [sp, #12]
 8001c2a:	9302      	str	r3, [sp, #8]
 8001c2c:	4591      	cmp	r9, r2
 8001c2e:	d100      	bne.n	8001c32 <__aeabi_dsub+0x5a>
 8001c30:	e0cd      	b.n	8001dce <__aeabi_dsub+0x1f6>
 8001c32:	2501      	movs	r5, #1
 8001c34:	4069      	eors	r1, r5
 8001c36:	464d      	mov	r5, r9
 8001c38:	1b7d      	subs	r5, r7, r5
 8001c3a:	46aa      	mov	sl, r5
 8001c3c:	428e      	cmp	r6, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x6a>
 8001c40:	e080      	b.n	8001d44 <__aeabi_dsub+0x16c>
 8001c42:	2d00      	cmp	r5, #0
 8001c44:	dc00      	bgt.n	8001c48 <__aeabi_dsub+0x70>
 8001c46:	e335      	b.n	80022b4 <__aeabi_dsub+0x6dc>
 8001c48:	4649      	mov	r1, r9
 8001c4a:	2900      	cmp	r1, #0
 8001c4c:	d100      	bne.n	8001c50 <__aeabi_dsub+0x78>
 8001c4e:	e0df      	b.n	8001e10 <__aeabi_dsub+0x238>
 8001c50:	4297      	cmp	r7, r2
 8001c52:	d100      	bne.n	8001c56 <__aeabi_dsub+0x7e>
 8001c54:	e194      	b.n	8001f80 <__aeabi_dsub+0x3a8>
 8001c56:	4652      	mov	r2, sl
 8001c58:	2501      	movs	r5, #1
 8001c5a:	2a38      	cmp	r2, #56	@ 0x38
 8001c5c:	dc19      	bgt.n	8001c92 <__aeabi_dsub+0xba>
 8001c5e:	2280      	movs	r2, #128	@ 0x80
 8001c60:	9b02      	ldr	r3, [sp, #8]
 8001c62:	0412      	lsls	r2, r2, #16
 8001c64:	4313      	orrs	r3, r2
 8001c66:	9302      	str	r3, [sp, #8]
 8001c68:	4652      	mov	r2, sl
 8001c6a:	2a1f      	cmp	r2, #31
 8001c6c:	dd00      	ble.n	8001c70 <__aeabi_dsub+0x98>
 8001c6e:	e1e3      	b.n	8002038 <__aeabi_dsub+0x460>
 8001c70:	4653      	mov	r3, sl
 8001c72:	2220      	movs	r2, #32
 8001c74:	4661      	mov	r1, ip
 8001c76:	9d02      	ldr	r5, [sp, #8]
 8001c78:	1ad2      	subs	r2, r2, r3
 8001c7a:	4095      	lsls	r5, r2
 8001c7c:	40d9      	lsrs	r1, r3
 8001c7e:	430d      	orrs	r5, r1
 8001c80:	4661      	mov	r1, ip
 8001c82:	4091      	lsls	r1, r2
 8001c84:	000a      	movs	r2, r1
 8001c86:	1e51      	subs	r1, r2, #1
 8001c88:	418a      	sbcs	r2, r1
 8001c8a:	4315      	orrs	r5, r2
 8001c8c:	9a02      	ldr	r2, [sp, #8]
 8001c8e:	40da      	lsrs	r2, r3
 8001c90:	1aa4      	subs	r4, r4, r2
 8001c92:	1b45      	subs	r5, r0, r5
 8001c94:	42a8      	cmp	r0, r5
 8001c96:	4180      	sbcs	r0, r0
 8001c98:	4240      	negs	r0, r0
 8001c9a:	1a24      	subs	r4, r4, r0
 8001c9c:	0223      	lsls	r3, r4, #8
 8001c9e:	d400      	bmi.n	8001ca2 <__aeabi_dsub+0xca>
 8001ca0:	e13d      	b.n	8001f1e <__aeabi_dsub+0x346>
 8001ca2:	0264      	lsls	r4, r4, #9
 8001ca4:	0a64      	lsrs	r4, r4, #9
 8001ca6:	2c00      	cmp	r4, #0
 8001ca8:	d100      	bne.n	8001cac <__aeabi_dsub+0xd4>
 8001caa:	e147      	b.n	8001f3c <__aeabi_dsub+0x364>
 8001cac:	0020      	movs	r0, r4
 8001cae:	f7fe fbfb 	bl	80004a8 <__clzsi2>
 8001cb2:	0003      	movs	r3, r0
 8001cb4:	3b08      	subs	r3, #8
 8001cb6:	2120      	movs	r1, #32
 8001cb8:	0028      	movs	r0, r5
 8001cba:	1aca      	subs	r2, r1, r3
 8001cbc:	40d0      	lsrs	r0, r2
 8001cbe:	409c      	lsls	r4, r3
 8001cc0:	0002      	movs	r2, r0
 8001cc2:	409d      	lsls	r5, r3
 8001cc4:	4322      	orrs	r2, r4
 8001cc6:	429f      	cmp	r7, r3
 8001cc8:	dd00      	ble.n	8001ccc <__aeabi_dsub+0xf4>
 8001cca:	e177      	b.n	8001fbc <__aeabi_dsub+0x3e4>
 8001ccc:	1bd8      	subs	r0, r3, r7
 8001cce:	3001      	adds	r0, #1
 8001cd0:	1a09      	subs	r1, r1, r0
 8001cd2:	002c      	movs	r4, r5
 8001cd4:	408d      	lsls	r5, r1
 8001cd6:	40c4      	lsrs	r4, r0
 8001cd8:	1e6b      	subs	r3, r5, #1
 8001cda:	419d      	sbcs	r5, r3
 8001cdc:	0013      	movs	r3, r2
 8001cde:	40c2      	lsrs	r2, r0
 8001ce0:	408b      	lsls	r3, r1
 8001ce2:	4325      	orrs	r5, r4
 8001ce4:	2700      	movs	r7, #0
 8001ce6:	0014      	movs	r4, r2
 8001ce8:	431d      	orrs	r5, r3
 8001cea:	076b      	lsls	r3, r5, #29
 8001cec:	d009      	beq.n	8001d02 <__aeabi_dsub+0x12a>
 8001cee:	230f      	movs	r3, #15
 8001cf0:	402b      	ands	r3, r5
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	d005      	beq.n	8001d02 <__aeabi_dsub+0x12a>
 8001cf6:	1d2b      	adds	r3, r5, #4
 8001cf8:	42ab      	cmp	r3, r5
 8001cfa:	41ad      	sbcs	r5, r5
 8001cfc:	426d      	negs	r5, r5
 8001cfe:	1964      	adds	r4, r4, r5
 8001d00:	001d      	movs	r5, r3
 8001d02:	0223      	lsls	r3, r4, #8
 8001d04:	d400      	bmi.n	8001d08 <__aeabi_dsub+0x130>
 8001d06:	e140      	b.n	8001f8a <__aeabi_dsub+0x3b2>
 8001d08:	4a88      	ldr	r2, [pc, #544]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001d0a:	3701      	adds	r7, #1
 8001d0c:	4297      	cmp	r7, r2
 8001d0e:	d100      	bne.n	8001d12 <__aeabi_dsub+0x13a>
 8001d10:	e101      	b.n	8001f16 <__aeabi_dsub+0x33e>
 8001d12:	2601      	movs	r6, #1
 8001d14:	4643      	mov	r3, r8
 8001d16:	4986      	ldr	r1, [pc, #536]	@ (8001f30 <__aeabi_dsub+0x358>)
 8001d18:	08ed      	lsrs	r5, r5, #3
 8001d1a:	4021      	ands	r1, r4
 8001d1c:	074a      	lsls	r2, r1, #29
 8001d1e:	432a      	orrs	r2, r5
 8001d20:	057c      	lsls	r4, r7, #21
 8001d22:	024d      	lsls	r5, r1, #9
 8001d24:	0b2d      	lsrs	r5, r5, #12
 8001d26:	0d64      	lsrs	r4, r4, #21
 8001d28:	401e      	ands	r6, r3
 8001d2a:	0524      	lsls	r4, r4, #20
 8001d2c:	432c      	orrs	r4, r5
 8001d2e:	07f6      	lsls	r6, r6, #31
 8001d30:	4334      	orrs	r4, r6
 8001d32:	0010      	movs	r0, r2
 8001d34:	0021      	movs	r1, r4
 8001d36:	b005      	add	sp, #20
 8001d38:	bcf0      	pop	{r4, r5, r6, r7}
 8001d3a:	46bb      	mov	fp, r7
 8001d3c:	46b2      	mov	sl, r6
 8001d3e:	46a9      	mov	r9, r5
 8001d40:	46a0      	mov	r8, r4
 8001d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d44:	2d00      	cmp	r5, #0
 8001d46:	dc00      	bgt.n	8001d4a <__aeabi_dsub+0x172>
 8001d48:	e2d0      	b.n	80022ec <__aeabi_dsub+0x714>
 8001d4a:	4649      	mov	r1, r9
 8001d4c:	2900      	cmp	r1, #0
 8001d4e:	d000      	beq.n	8001d52 <__aeabi_dsub+0x17a>
 8001d50:	e0d4      	b.n	8001efc <__aeabi_dsub+0x324>
 8001d52:	4661      	mov	r1, ip
 8001d54:	9b02      	ldr	r3, [sp, #8]
 8001d56:	4319      	orrs	r1, r3
 8001d58:	d100      	bne.n	8001d5c <__aeabi_dsub+0x184>
 8001d5a:	e12b      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8001d5c:	1e69      	subs	r1, r5, #1
 8001d5e:	2d01      	cmp	r5, #1
 8001d60:	d100      	bne.n	8001d64 <__aeabi_dsub+0x18c>
 8001d62:	e1d9      	b.n	8002118 <__aeabi_dsub+0x540>
 8001d64:	4295      	cmp	r5, r2
 8001d66:	d100      	bne.n	8001d6a <__aeabi_dsub+0x192>
 8001d68:	e10a      	b.n	8001f80 <__aeabi_dsub+0x3a8>
 8001d6a:	2501      	movs	r5, #1
 8001d6c:	2938      	cmp	r1, #56	@ 0x38
 8001d6e:	dc17      	bgt.n	8001da0 <__aeabi_dsub+0x1c8>
 8001d70:	468a      	mov	sl, r1
 8001d72:	4653      	mov	r3, sl
 8001d74:	2b1f      	cmp	r3, #31
 8001d76:	dd00      	ble.n	8001d7a <__aeabi_dsub+0x1a2>
 8001d78:	e1e7      	b.n	800214a <__aeabi_dsub+0x572>
 8001d7a:	2220      	movs	r2, #32
 8001d7c:	1ad2      	subs	r2, r2, r3
 8001d7e:	9b02      	ldr	r3, [sp, #8]
 8001d80:	4661      	mov	r1, ip
 8001d82:	4093      	lsls	r3, r2
 8001d84:	001d      	movs	r5, r3
 8001d86:	4653      	mov	r3, sl
 8001d88:	40d9      	lsrs	r1, r3
 8001d8a:	4663      	mov	r3, ip
 8001d8c:	4093      	lsls	r3, r2
 8001d8e:	001a      	movs	r2, r3
 8001d90:	430d      	orrs	r5, r1
 8001d92:	1e51      	subs	r1, r2, #1
 8001d94:	418a      	sbcs	r2, r1
 8001d96:	4653      	mov	r3, sl
 8001d98:	4315      	orrs	r5, r2
 8001d9a:	9a02      	ldr	r2, [sp, #8]
 8001d9c:	40da      	lsrs	r2, r3
 8001d9e:	18a4      	adds	r4, r4, r2
 8001da0:	182d      	adds	r5, r5, r0
 8001da2:	4285      	cmp	r5, r0
 8001da4:	4180      	sbcs	r0, r0
 8001da6:	4240      	negs	r0, r0
 8001da8:	1824      	adds	r4, r4, r0
 8001daa:	0223      	lsls	r3, r4, #8
 8001dac:	d400      	bmi.n	8001db0 <__aeabi_dsub+0x1d8>
 8001dae:	e0b6      	b.n	8001f1e <__aeabi_dsub+0x346>
 8001db0:	4b5e      	ldr	r3, [pc, #376]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001db2:	3701      	adds	r7, #1
 8001db4:	429f      	cmp	r7, r3
 8001db6:	d100      	bne.n	8001dba <__aeabi_dsub+0x1e2>
 8001db8:	e0ad      	b.n	8001f16 <__aeabi_dsub+0x33e>
 8001dba:	2101      	movs	r1, #1
 8001dbc:	4b5c      	ldr	r3, [pc, #368]	@ (8001f30 <__aeabi_dsub+0x358>)
 8001dbe:	086a      	lsrs	r2, r5, #1
 8001dc0:	401c      	ands	r4, r3
 8001dc2:	4029      	ands	r1, r5
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	07e5      	lsls	r5, r4, #31
 8001dc8:	4315      	orrs	r5, r2
 8001dca:	0864      	lsrs	r4, r4, #1
 8001dcc:	e78d      	b.n	8001cea <__aeabi_dsub+0x112>
 8001dce:	4a59      	ldr	r2, [pc, #356]	@ (8001f34 <__aeabi_dsub+0x35c>)
 8001dd0:	9b02      	ldr	r3, [sp, #8]
 8001dd2:	4692      	mov	sl, r2
 8001dd4:	4662      	mov	r2, ip
 8001dd6:	44ba      	add	sl, r7
 8001dd8:	431a      	orrs	r2, r3
 8001dda:	d02c      	beq.n	8001e36 <__aeabi_dsub+0x25e>
 8001ddc:	428e      	cmp	r6, r1
 8001dde:	d02e      	beq.n	8001e3e <__aeabi_dsub+0x266>
 8001de0:	4652      	mov	r2, sl
 8001de2:	2a00      	cmp	r2, #0
 8001de4:	d060      	beq.n	8001ea8 <__aeabi_dsub+0x2d0>
 8001de6:	2f00      	cmp	r7, #0
 8001de8:	d100      	bne.n	8001dec <__aeabi_dsub+0x214>
 8001dea:	e0db      	b.n	8001fa4 <__aeabi_dsub+0x3cc>
 8001dec:	4663      	mov	r3, ip
 8001dee:	000e      	movs	r6, r1
 8001df0:	9c02      	ldr	r4, [sp, #8]
 8001df2:	08d8      	lsrs	r0, r3, #3
 8001df4:	0762      	lsls	r2, r4, #29
 8001df6:	4302      	orrs	r2, r0
 8001df8:	08e4      	lsrs	r4, r4, #3
 8001dfa:	0013      	movs	r3, r2
 8001dfc:	4323      	orrs	r3, r4
 8001dfe:	d100      	bne.n	8001e02 <__aeabi_dsub+0x22a>
 8001e00:	e254      	b.n	80022ac <__aeabi_dsub+0x6d4>
 8001e02:	2580      	movs	r5, #128	@ 0x80
 8001e04:	032d      	lsls	r5, r5, #12
 8001e06:	4325      	orrs	r5, r4
 8001e08:	032d      	lsls	r5, r5, #12
 8001e0a:	4c48      	ldr	r4, [pc, #288]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001e0c:	0b2d      	lsrs	r5, r5, #12
 8001e0e:	e78c      	b.n	8001d2a <__aeabi_dsub+0x152>
 8001e10:	4661      	mov	r1, ip
 8001e12:	9b02      	ldr	r3, [sp, #8]
 8001e14:	4319      	orrs	r1, r3
 8001e16:	d100      	bne.n	8001e1a <__aeabi_dsub+0x242>
 8001e18:	e0cc      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8001e1a:	0029      	movs	r1, r5
 8001e1c:	3901      	subs	r1, #1
 8001e1e:	2d01      	cmp	r5, #1
 8001e20:	d100      	bne.n	8001e24 <__aeabi_dsub+0x24c>
 8001e22:	e188      	b.n	8002136 <__aeabi_dsub+0x55e>
 8001e24:	4295      	cmp	r5, r2
 8001e26:	d100      	bne.n	8001e2a <__aeabi_dsub+0x252>
 8001e28:	e0aa      	b.n	8001f80 <__aeabi_dsub+0x3a8>
 8001e2a:	2501      	movs	r5, #1
 8001e2c:	2938      	cmp	r1, #56	@ 0x38
 8001e2e:	dd00      	ble.n	8001e32 <__aeabi_dsub+0x25a>
 8001e30:	e72f      	b.n	8001c92 <__aeabi_dsub+0xba>
 8001e32:	468a      	mov	sl, r1
 8001e34:	e718      	b.n	8001c68 <__aeabi_dsub+0x90>
 8001e36:	2201      	movs	r2, #1
 8001e38:	4051      	eors	r1, r2
 8001e3a:	428e      	cmp	r6, r1
 8001e3c:	d1d0      	bne.n	8001de0 <__aeabi_dsub+0x208>
 8001e3e:	4653      	mov	r3, sl
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d100      	bne.n	8001e46 <__aeabi_dsub+0x26e>
 8001e44:	e0be      	b.n	8001fc4 <__aeabi_dsub+0x3ec>
 8001e46:	2f00      	cmp	r7, #0
 8001e48:	d000      	beq.n	8001e4c <__aeabi_dsub+0x274>
 8001e4a:	e138      	b.n	80020be <__aeabi_dsub+0x4e6>
 8001e4c:	46ca      	mov	sl, r9
 8001e4e:	0022      	movs	r2, r4
 8001e50:	4302      	orrs	r2, r0
 8001e52:	d100      	bne.n	8001e56 <__aeabi_dsub+0x27e>
 8001e54:	e1e2      	b.n	800221c <__aeabi_dsub+0x644>
 8001e56:	4653      	mov	r3, sl
 8001e58:	1e59      	subs	r1, r3, #1
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d100      	bne.n	8001e60 <__aeabi_dsub+0x288>
 8001e5e:	e20d      	b.n	800227c <__aeabi_dsub+0x6a4>
 8001e60:	4a32      	ldr	r2, [pc, #200]	@ (8001f2c <__aeabi_dsub+0x354>)
 8001e62:	4592      	cmp	sl, r2
 8001e64:	d100      	bne.n	8001e68 <__aeabi_dsub+0x290>
 8001e66:	e1d2      	b.n	800220e <__aeabi_dsub+0x636>
 8001e68:	2701      	movs	r7, #1
 8001e6a:	2938      	cmp	r1, #56	@ 0x38
 8001e6c:	dc13      	bgt.n	8001e96 <__aeabi_dsub+0x2be>
 8001e6e:	291f      	cmp	r1, #31
 8001e70:	dd00      	ble.n	8001e74 <__aeabi_dsub+0x29c>
 8001e72:	e1ee      	b.n	8002252 <__aeabi_dsub+0x67a>
 8001e74:	2220      	movs	r2, #32
 8001e76:	9b02      	ldr	r3, [sp, #8]
 8001e78:	1a52      	subs	r2, r2, r1
 8001e7a:	0025      	movs	r5, r4
 8001e7c:	0007      	movs	r7, r0
 8001e7e:	469a      	mov	sl, r3
 8001e80:	40cc      	lsrs	r4, r1
 8001e82:	4090      	lsls	r0, r2
 8001e84:	4095      	lsls	r5, r2
 8001e86:	40cf      	lsrs	r7, r1
 8001e88:	44a2      	add	sl, r4
 8001e8a:	1e42      	subs	r2, r0, #1
 8001e8c:	4190      	sbcs	r0, r2
 8001e8e:	4653      	mov	r3, sl
 8001e90:	432f      	orrs	r7, r5
 8001e92:	4307      	orrs	r7, r0
 8001e94:	9302      	str	r3, [sp, #8]
 8001e96:	003d      	movs	r5, r7
 8001e98:	4465      	add	r5, ip
 8001e9a:	4565      	cmp	r5, ip
 8001e9c:	4192      	sbcs	r2, r2
 8001e9e:	9b02      	ldr	r3, [sp, #8]
 8001ea0:	4252      	negs	r2, r2
 8001ea2:	464f      	mov	r7, r9
 8001ea4:	18d4      	adds	r4, r2, r3
 8001ea6:	e780      	b.n	8001daa <__aeabi_dsub+0x1d2>
 8001ea8:	4a23      	ldr	r2, [pc, #140]	@ (8001f38 <__aeabi_dsub+0x360>)
 8001eaa:	1c7d      	adds	r5, r7, #1
 8001eac:	4215      	tst	r5, r2
 8001eae:	d000      	beq.n	8001eb2 <__aeabi_dsub+0x2da>
 8001eb0:	e0aa      	b.n	8002008 <__aeabi_dsub+0x430>
 8001eb2:	4662      	mov	r2, ip
 8001eb4:	0025      	movs	r5, r4
 8001eb6:	9b02      	ldr	r3, [sp, #8]
 8001eb8:	4305      	orrs	r5, r0
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	2f00      	cmp	r7, #0
 8001ebe:	d000      	beq.n	8001ec2 <__aeabi_dsub+0x2ea>
 8001ec0:	e0f5      	b.n	80020ae <__aeabi_dsub+0x4d6>
 8001ec2:	2d00      	cmp	r5, #0
 8001ec4:	d100      	bne.n	8001ec8 <__aeabi_dsub+0x2f0>
 8001ec6:	e16b      	b.n	80021a0 <__aeabi_dsub+0x5c8>
 8001ec8:	2a00      	cmp	r2, #0
 8001eca:	d100      	bne.n	8001ece <__aeabi_dsub+0x2f6>
 8001ecc:	e152      	b.n	8002174 <__aeabi_dsub+0x59c>
 8001ece:	4663      	mov	r3, ip
 8001ed0:	1ac5      	subs	r5, r0, r3
 8001ed2:	9b02      	ldr	r3, [sp, #8]
 8001ed4:	1ae2      	subs	r2, r4, r3
 8001ed6:	42a8      	cmp	r0, r5
 8001ed8:	419b      	sbcs	r3, r3
 8001eda:	425b      	negs	r3, r3
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	021a      	lsls	r2, r3, #8
 8001ee0:	d400      	bmi.n	8001ee4 <__aeabi_dsub+0x30c>
 8001ee2:	e1d5      	b.n	8002290 <__aeabi_dsub+0x6b8>
 8001ee4:	4663      	mov	r3, ip
 8001ee6:	1a1d      	subs	r5, r3, r0
 8001ee8:	45ac      	cmp	ip, r5
 8001eea:	4192      	sbcs	r2, r2
 8001eec:	2601      	movs	r6, #1
 8001eee:	9b02      	ldr	r3, [sp, #8]
 8001ef0:	4252      	negs	r2, r2
 8001ef2:	1b1c      	subs	r4, r3, r4
 8001ef4:	4688      	mov	r8, r1
 8001ef6:	1aa4      	subs	r4, r4, r2
 8001ef8:	400e      	ands	r6, r1
 8001efa:	e6f6      	b.n	8001cea <__aeabi_dsub+0x112>
 8001efc:	4297      	cmp	r7, r2
 8001efe:	d03f      	beq.n	8001f80 <__aeabi_dsub+0x3a8>
 8001f00:	4652      	mov	r2, sl
 8001f02:	2501      	movs	r5, #1
 8001f04:	2a38      	cmp	r2, #56	@ 0x38
 8001f06:	dd00      	ble.n	8001f0a <__aeabi_dsub+0x332>
 8001f08:	e74a      	b.n	8001da0 <__aeabi_dsub+0x1c8>
 8001f0a:	2280      	movs	r2, #128	@ 0x80
 8001f0c:	9b02      	ldr	r3, [sp, #8]
 8001f0e:	0412      	lsls	r2, r2, #16
 8001f10:	4313      	orrs	r3, r2
 8001f12:	9302      	str	r3, [sp, #8]
 8001f14:	e72d      	b.n	8001d72 <__aeabi_dsub+0x19a>
 8001f16:	003c      	movs	r4, r7
 8001f18:	2500      	movs	r5, #0
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	e705      	b.n	8001d2a <__aeabi_dsub+0x152>
 8001f1e:	2307      	movs	r3, #7
 8001f20:	402b      	ands	r3, r5
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d000      	beq.n	8001f28 <__aeabi_dsub+0x350>
 8001f26:	e6e2      	b.n	8001cee <__aeabi_dsub+0x116>
 8001f28:	e06b      	b.n	8002002 <__aeabi_dsub+0x42a>
 8001f2a:	46c0      	nop			@ (mov r8, r8)
 8001f2c:	000007ff 	.word	0x000007ff
 8001f30:	ff7fffff 	.word	0xff7fffff
 8001f34:	fffff801 	.word	0xfffff801
 8001f38:	000007fe 	.word	0x000007fe
 8001f3c:	0028      	movs	r0, r5
 8001f3e:	f7fe fab3 	bl	80004a8 <__clzsi2>
 8001f42:	0003      	movs	r3, r0
 8001f44:	3318      	adds	r3, #24
 8001f46:	2b1f      	cmp	r3, #31
 8001f48:	dc00      	bgt.n	8001f4c <__aeabi_dsub+0x374>
 8001f4a:	e6b4      	b.n	8001cb6 <__aeabi_dsub+0xde>
 8001f4c:	002a      	movs	r2, r5
 8001f4e:	3808      	subs	r0, #8
 8001f50:	4082      	lsls	r2, r0
 8001f52:	429f      	cmp	r7, r3
 8001f54:	dd00      	ble.n	8001f58 <__aeabi_dsub+0x380>
 8001f56:	e0b9      	b.n	80020cc <__aeabi_dsub+0x4f4>
 8001f58:	1bdb      	subs	r3, r3, r7
 8001f5a:	1c58      	adds	r0, r3, #1
 8001f5c:	281f      	cmp	r0, #31
 8001f5e:	dc00      	bgt.n	8001f62 <__aeabi_dsub+0x38a>
 8001f60:	e1a0      	b.n	80022a4 <__aeabi_dsub+0x6cc>
 8001f62:	0015      	movs	r5, r2
 8001f64:	3b1f      	subs	r3, #31
 8001f66:	40dd      	lsrs	r5, r3
 8001f68:	2820      	cmp	r0, #32
 8001f6a:	d005      	beq.n	8001f78 <__aeabi_dsub+0x3a0>
 8001f6c:	2340      	movs	r3, #64	@ 0x40
 8001f6e:	1a1b      	subs	r3, r3, r0
 8001f70:	409a      	lsls	r2, r3
 8001f72:	1e53      	subs	r3, r2, #1
 8001f74:	419a      	sbcs	r2, r3
 8001f76:	4315      	orrs	r5, r2
 8001f78:	2307      	movs	r3, #7
 8001f7a:	2700      	movs	r7, #0
 8001f7c:	402b      	ands	r3, r5
 8001f7e:	e7d0      	b.n	8001f22 <__aeabi_dsub+0x34a>
 8001f80:	08c0      	lsrs	r0, r0, #3
 8001f82:	0762      	lsls	r2, r4, #29
 8001f84:	4302      	orrs	r2, r0
 8001f86:	08e4      	lsrs	r4, r4, #3
 8001f88:	e737      	b.n	8001dfa <__aeabi_dsub+0x222>
 8001f8a:	08ea      	lsrs	r2, r5, #3
 8001f8c:	0763      	lsls	r3, r4, #29
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	4bd3      	ldr	r3, [pc, #844]	@ (80022e0 <__aeabi_dsub+0x708>)
 8001f92:	08e4      	lsrs	r4, r4, #3
 8001f94:	429f      	cmp	r7, r3
 8001f96:	d100      	bne.n	8001f9a <__aeabi_dsub+0x3c2>
 8001f98:	e72f      	b.n	8001dfa <__aeabi_dsub+0x222>
 8001f9a:	0324      	lsls	r4, r4, #12
 8001f9c:	0b25      	lsrs	r5, r4, #12
 8001f9e:	057c      	lsls	r4, r7, #21
 8001fa0:	0d64      	lsrs	r4, r4, #21
 8001fa2:	e6c2      	b.n	8001d2a <__aeabi_dsub+0x152>
 8001fa4:	46ca      	mov	sl, r9
 8001fa6:	0022      	movs	r2, r4
 8001fa8:	4302      	orrs	r2, r0
 8001faa:	d158      	bne.n	800205e <__aeabi_dsub+0x486>
 8001fac:	4663      	mov	r3, ip
 8001fae:	000e      	movs	r6, r1
 8001fb0:	9c02      	ldr	r4, [sp, #8]
 8001fb2:	9303      	str	r3, [sp, #12]
 8001fb4:	9b03      	ldr	r3, [sp, #12]
 8001fb6:	4657      	mov	r7, sl
 8001fb8:	08da      	lsrs	r2, r3, #3
 8001fba:	e7e7      	b.n	8001f8c <__aeabi_dsub+0x3b4>
 8001fbc:	4cc9      	ldr	r4, [pc, #804]	@ (80022e4 <__aeabi_dsub+0x70c>)
 8001fbe:	1aff      	subs	r7, r7, r3
 8001fc0:	4014      	ands	r4, r2
 8001fc2:	e692      	b.n	8001cea <__aeabi_dsub+0x112>
 8001fc4:	4dc8      	ldr	r5, [pc, #800]	@ (80022e8 <__aeabi_dsub+0x710>)
 8001fc6:	1c7a      	adds	r2, r7, #1
 8001fc8:	422a      	tst	r2, r5
 8001fca:	d000      	beq.n	8001fce <__aeabi_dsub+0x3f6>
 8001fcc:	e084      	b.n	80020d8 <__aeabi_dsub+0x500>
 8001fce:	0022      	movs	r2, r4
 8001fd0:	4302      	orrs	r2, r0
 8001fd2:	2f00      	cmp	r7, #0
 8001fd4:	d000      	beq.n	8001fd8 <__aeabi_dsub+0x400>
 8001fd6:	e0ef      	b.n	80021b8 <__aeabi_dsub+0x5e0>
 8001fd8:	2a00      	cmp	r2, #0
 8001fda:	d100      	bne.n	8001fde <__aeabi_dsub+0x406>
 8001fdc:	e0e5      	b.n	80021aa <__aeabi_dsub+0x5d2>
 8001fde:	4662      	mov	r2, ip
 8001fe0:	9902      	ldr	r1, [sp, #8]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0x410>
 8001fe6:	e0c5      	b.n	8002174 <__aeabi_dsub+0x59c>
 8001fe8:	4663      	mov	r3, ip
 8001fea:	18c5      	adds	r5, r0, r3
 8001fec:	468c      	mov	ip, r1
 8001fee:	4285      	cmp	r5, r0
 8001ff0:	4180      	sbcs	r0, r0
 8001ff2:	4464      	add	r4, ip
 8001ff4:	4240      	negs	r0, r0
 8001ff6:	1824      	adds	r4, r4, r0
 8001ff8:	0223      	lsls	r3, r4, #8
 8001ffa:	d502      	bpl.n	8002002 <__aeabi_dsub+0x42a>
 8001ffc:	4bb9      	ldr	r3, [pc, #740]	@ (80022e4 <__aeabi_dsub+0x70c>)
 8001ffe:	3701      	adds	r7, #1
 8002000:	401c      	ands	r4, r3
 8002002:	46ba      	mov	sl, r7
 8002004:	9503      	str	r5, [sp, #12]
 8002006:	e7d5      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8002008:	4662      	mov	r2, ip
 800200a:	1a85      	subs	r5, r0, r2
 800200c:	42a8      	cmp	r0, r5
 800200e:	4192      	sbcs	r2, r2
 8002010:	4252      	negs	r2, r2
 8002012:	4691      	mov	r9, r2
 8002014:	9b02      	ldr	r3, [sp, #8]
 8002016:	1ae3      	subs	r3, r4, r3
 8002018:	001a      	movs	r2, r3
 800201a:	464b      	mov	r3, r9
 800201c:	1ad2      	subs	r2, r2, r3
 800201e:	0013      	movs	r3, r2
 8002020:	4691      	mov	r9, r2
 8002022:	021a      	lsls	r2, r3, #8
 8002024:	d46c      	bmi.n	8002100 <__aeabi_dsub+0x528>
 8002026:	464a      	mov	r2, r9
 8002028:	464c      	mov	r4, r9
 800202a:	432a      	orrs	r2, r5
 800202c:	d000      	beq.n	8002030 <__aeabi_dsub+0x458>
 800202e:	e63a      	b.n	8001ca6 <__aeabi_dsub+0xce>
 8002030:	2600      	movs	r6, #0
 8002032:	2400      	movs	r4, #0
 8002034:	2500      	movs	r5, #0
 8002036:	e678      	b.n	8001d2a <__aeabi_dsub+0x152>
 8002038:	9902      	ldr	r1, [sp, #8]
 800203a:	4653      	mov	r3, sl
 800203c:	000d      	movs	r5, r1
 800203e:	3a20      	subs	r2, #32
 8002040:	40d5      	lsrs	r5, r2
 8002042:	2b20      	cmp	r3, #32
 8002044:	d006      	beq.n	8002054 <__aeabi_dsub+0x47c>
 8002046:	2240      	movs	r2, #64	@ 0x40
 8002048:	1ad2      	subs	r2, r2, r3
 800204a:	000b      	movs	r3, r1
 800204c:	4093      	lsls	r3, r2
 800204e:	4662      	mov	r2, ip
 8002050:	431a      	orrs	r2, r3
 8002052:	4693      	mov	fp, r2
 8002054:	465b      	mov	r3, fp
 8002056:	1e5a      	subs	r2, r3, #1
 8002058:	4193      	sbcs	r3, r2
 800205a:	431d      	orrs	r5, r3
 800205c:	e619      	b.n	8001c92 <__aeabi_dsub+0xba>
 800205e:	4653      	mov	r3, sl
 8002060:	1e5a      	subs	r2, r3, #1
 8002062:	2b01      	cmp	r3, #1
 8002064:	d100      	bne.n	8002068 <__aeabi_dsub+0x490>
 8002066:	e0c6      	b.n	80021f6 <__aeabi_dsub+0x61e>
 8002068:	4e9d      	ldr	r6, [pc, #628]	@ (80022e0 <__aeabi_dsub+0x708>)
 800206a:	45b2      	cmp	sl, r6
 800206c:	d100      	bne.n	8002070 <__aeabi_dsub+0x498>
 800206e:	e6bd      	b.n	8001dec <__aeabi_dsub+0x214>
 8002070:	4688      	mov	r8, r1
 8002072:	000e      	movs	r6, r1
 8002074:	2501      	movs	r5, #1
 8002076:	2a38      	cmp	r2, #56	@ 0x38
 8002078:	dc10      	bgt.n	800209c <__aeabi_dsub+0x4c4>
 800207a:	2a1f      	cmp	r2, #31
 800207c:	dc7f      	bgt.n	800217e <__aeabi_dsub+0x5a6>
 800207e:	2120      	movs	r1, #32
 8002080:	0025      	movs	r5, r4
 8002082:	1a89      	subs	r1, r1, r2
 8002084:	0007      	movs	r7, r0
 8002086:	4088      	lsls	r0, r1
 8002088:	408d      	lsls	r5, r1
 800208a:	40d7      	lsrs	r7, r2
 800208c:	40d4      	lsrs	r4, r2
 800208e:	1e41      	subs	r1, r0, #1
 8002090:	4188      	sbcs	r0, r1
 8002092:	9b02      	ldr	r3, [sp, #8]
 8002094:	433d      	orrs	r5, r7
 8002096:	1b1b      	subs	r3, r3, r4
 8002098:	4305      	orrs	r5, r0
 800209a:	9302      	str	r3, [sp, #8]
 800209c:	4662      	mov	r2, ip
 800209e:	1b55      	subs	r5, r2, r5
 80020a0:	45ac      	cmp	ip, r5
 80020a2:	4192      	sbcs	r2, r2
 80020a4:	9b02      	ldr	r3, [sp, #8]
 80020a6:	4252      	negs	r2, r2
 80020a8:	464f      	mov	r7, r9
 80020aa:	1a9c      	subs	r4, r3, r2
 80020ac:	e5f6      	b.n	8001c9c <__aeabi_dsub+0xc4>
 80020ae:	2d00      	cmp	r5, #0
 80020b0:	d000      	beq.n	80020b4 <__aeabi_dsub+0x4dc>
 80020b2:	e0b7      	b.n	8002224 <__aeabi_dsub+0x64c>
 80020b4:	2a00      	cmp	r2, #0
 80020b6:	d100      	bne.n	80020ba <__aeabi_dsub+0x4e2>
 80020b8:	e0f0      	b.n	800229c <__aeabi_dsub+0x6c4>
 80020ba:	2601      	movs	r6, #1
 80020bc:	400e      	ands	r6, r1
 80020be:	4663      	mov	r3, ip
 80020c0:	9802      	ldr	r0, [sp, #8]
 80020c2:	08d9      	lsrs	r1, r3, #3
 80020c4:	0742      	lsls	r2, r0, #29
 80020c6:	430a      	orrs	r2, r1
 80020c8:	08c4      	lsrs	r4, r0, #3
 80020ca:	e696      	b.n	8001dfa <__aeabi_dsub+0x222>
 80020cc:	4c85      	ldr	r4, [pc, #532]	@ (80022e4 <__aeabi_dsub+0x70c>)
 80020ce:	1aff      	subs	r7, r7, r3
 80020d0:	4014      	ands	r4, r2
 80020d2:	0762      	lsls	r2, r4, #29
 80020d4:	08e4      	lsrs	r4, r4, #3
 80020d6:	e760      	b.n	8001f9a <__aeabi_dsub+0x3c2>
 80020d8:	4981      	ldr	r1, [pc, #516]	@ (80022e0 <__aeabi_dsub+0x708>)
 80020da:	428a      	cmp	r2, r1
 80020dc:	d100      	bne.n	80020e0 <__aeabi_dsub+0x508>
 80020de:	e0c9      	b.n	8002274 <__aeabi_dsub+0x69c>
 80020e0:	4663      	mov	r3, ip
 80020e2:	18c1      	adds	r1, r0, r3
 80020e4:	4281      	cmp	r1, r0
 80020e6:	4180      	sbcs	r0, r0
 80020e8:	9b02      	ldr	r3, [sp, #8]
 80020ea:	4240      	negs	r0, r0
 80020ec:	18e3      	adds	r3, r4, r3
 80020ee:	181b      	adds	r3, r3, r0
 80020f0:	07dd      	lsls	r5, r3, #31
 80020f2:	085c      	lsrs	r4, r3, #1
 80020f4:	2307      	movs	r3, #7
 80020f6:	0849      	lsrs	r1, r1, #1
 80020f8:	430d      	orrs	r5, r1
 80020fa:	0017      	movs	r7, r2
 80020fc:	402b      	ands	r3, r5
 80020fe:	e710      	b.n	8001f22 <__aeabi_dsub+0x34a>
 8002100:	4663      	mov	r3, ip
 8002102:	1a1d      	subs	r5, r3, r0
 8002104:	45ac      	cmp	ip, r5
 8002106:	4192      	sbcs	r2, r2
 8002108:	2601      	movs	r6, #1
 800210a:	9b02      	ldr	r3, [sp, #8]
 800210c:	4252      	negs	r2, r2
 800210e:	1b1c      	subs	r4, r3, r4
 8002110:	4688      	mov	r8, r1
 8002112:	1aa4      	subs	r4, r4, r2
 8002114:	400e      	ands	r6, r1
 8002116:	e5c6      	b.n	8001ca6 <__aeabi_dsub+0xce>
 8002118:	4663      	mov	r3, ip
 800211a:	18c5      	adds	r5, r0, r3
 800211c:	9b02      	ldr	r3, [sp, #8]
 800211e:	4285      	cmp	r5, r0
 8002120:	4180      	sbcs	r0, r0
 8002122:	469c      	mov	ip, r3
 8002124:	4240      	negs	r0, r0
 8002126:	4464      	add	r4, ip
 8002128:	1824      	adds	r4, r4, r0
 800212a:	2701      	movs	r7, #1
 800212c:	0223      	lsls	r3, r4, #8
 800212e:	d400      	bmi.n	8002132 <__aeabi_dsub+0x55a>
 8002130:	e6f5      	b.n	8001f1e <__aeabi_dsub+0x346>
 8002132:	2702      	movs	r7, #2
 8002134:	e641      	b.n	8001dba <__aeabi_dsub+0x1e2>
 8002136:	4663      	mov	r3, ip
 8002138:	1ac5      	subs	r5, r0, r3
 800213a:	42a8      	cmp	r0, r5
 800213c:	4180      	sbcs	r0, r0
 800213e:	9b02      	ldr	r3, [sp, #8]
 8002140:	4240      	negs	r0, r0
 8002142:	1ae4      	subs	r4, r4, r3
 8002144:	2701      	movs	r7, #1
 8002146:	1a24      	subs	r4, r4, r0
 8002148:	e5a8      	b.n	8001c9c <__aeabi_dsub+0xc4>
 800214a:	9d02      	ldr	r5, [sp, #8]
 800214c:	4652      	mov	r2, sl
 800214e:	002b      	movs	r3, r5
 8002150:	3a20      	subs	r2, #32
 8002152:	40d3      	lsrs	r3, r2
 8002154:	0019      	movs	r1, r3
 8002156:	4653      	mov	r3, sl
 8002158:	2b20      	cmp	r3, #32
 800215a:	d006      	beq.n	800216a <__aeabi_dsub+0x592>
 800215c:	2240      	movs	r2, #64	@ 0x40
 800215e:	1ad2      	subs	r2, r2, r3
 8002160:	002b      	movs	r3, r5
 8002162:	4093      	lsls	r3, r2
 8002164:	4662      	mov	r2, ip
 8002166:	431a      	orrs	r2, r3
 8002168:	4693      	mov	fp, r2
 800216a:	465d      	mov	r5, fp
 800216c:	1e6b      	subs	r3, r5, #1
 800216e:	419d      	sbcs	r5, r3
 8002170:	430d      	orrs	r5, r1
 8002172:	e615      	b.n	8001da0 <__aeabi_dsub+0x1c8>
 8002174:	0762      	lsls	r2, r4, #29
 8002176:	08c0      	lsrs	r0, r0, #3
 8002178:	4302      	orrs	r2, r0
 800217a:	08e4      	lsrs	r4, r4, #3
 800217c:	e70d      	b.n	8001f9a <__aeabi_dsub+0x3c2>
 800217e:	0011      	movs	r1, r2
 8002180:	0027      	movs	r7, r4
 8002182:	3920      	subs	r1, #32
 8002184:	40cf      	lsrs	r7, r1
 8002186:	2a20      	cmp	r2, #32
 8002188:	d005      	beq.n	8002196 <__aeabi_dsub+0x5be>
 800218a:	2140      	movs	r1, #64	@ 0x40
 800218c:	1a8a      	subs	r2, r1, r2
 800218e:	4094      	lsls	r4, r2
 8002190:	0025      	movs	r5, r4
 8002192:	4305      	orrs	r5, r0
 8002194:	9503      	str	r5, [sp, #12]
 8002196:	9d03      	ldr	r5, [sp, #12]
 8002198:	1e6a      	subs	r2, r5, #1
 800219a:	4195      	sbcs	r5, r2
 800219c:	433d      	orrs	r5, r7
 800219e:	e77d      	b.n	800209c <__aeabi_dsub+0x4c4>
 80021a0:	2a00      	cmp	r2, #0
 80021a2:	d100      	bne.n	80021a6 <__aeabi_dsub+0x5ce>
 80021a4:	e744      	b.n	8002030 <__aeabi_dsub+0x458>
 80021a6:	2601      	movs	r6, #1
 80021a8:	400e      	ands	r6, r1
 80021aa:	4663      	mov	r3, ip
 80021ac:	08d9      	lsrs	r1, r3, #3
 80021ae:	9b02      	ldr	r3, [sp, #8]
 80021b0:	075a      	lsls	r2, r3, #29
 80021b2:	430a      	orrs	r2, r1
 80021b4:	08dc      	lsrs	r4, r3, #3
 80021b6:	e6f0      	b.n	8001f9a <__aeabi_dsub+0x3c2>
 80021b8:	2a00      	cmp	r2, #0
 80021ba:	d028      	beq.n	800220e <__aeabi_dsub+0x636>
 80021bc:	4662      	mov	r2, ip
 80021be:	9f02      	ldr	r7, [sp, #8]
 80021c0:	08c0      	lsrs	r0, r0, #3
 80021c2:	433a      	orrs	r2, r7
 80021c4:	d100      	bne.n	80021c8 <__aeabi_dsub+0x5f0>
 80021c6:	e6dc      	b.n	8001f82 <__aeabi_dsub+0x3aa>
 80021c8:	0762      	lsls	r2, r4, #29
 80021ca:	4310      	orrs	r0, r2
 80021cc:	2280      	movs	r2, #128	@ 0x80
 80021ce:	08e4      	lsrs	r4, r4, #3
 80021d0:	0312      	lsls	r2, r2, #12
 80021d2:	4214      	tst	r4, r2
 80021d4:	d009      	beq.n	80021ea <__aeabi_dsub+0x612>
 80021d6:	08fd      	lsrs	r5, r7, #3
 80021d8:	4215      	tst	r5, r2
 80021da:	d106      	bne.n	80021ea <__aeabi_dsub+0x612>
 80021dc:	4663      	mov	r3, ip
 80021de:	2601      	movs	r6, #1
 80021e0:	002c      	movs	r4, r5
 80021e2:	08d8      	lsrs	r0, r3, #3
 80021e4:	077b      	lsls	r3, r7, #29
 80021e6:	4318      	orrs	r0, r3
 80021e8:	400e      	ands	r6, r1
 80021ea:	0f42      	lsrs	r2, r0, #29
 80021ec:	00c0      	lsls	r0, r0, #3
 80021ee:	08c0      	lsrs	r0, r0, #3
 80021f0:	0752      	lsls	r2, r2, #29
 80021f2:	4302      	orrs	r2, r0
 80021f4:	e601      	b.n	8001dfa <__aeabi_dsub+0x222>
 80021f6:	4663      	mov	r3, ip
 80021f8:	1a1d      	subs	r5, r3, r0
 80021fa:	45ac      	cmp	ip, r5
 80021fc:	4192      	sbcs	r2, r2
 80021fe:	9b02      	ldr	r3, [sp, #8]
 8002200:	4252      	negs	r2, r2
 8002202:	1b1c      	subs	r4, r3, r4
 8002204:	000e      	movs	r6, r1
 8002206:	4688      	mov	r8, r1
 8002208:	2701      	movs	r7, #1
 800220a:	1aa4      	subs	r4, r4, r2
 800220c:	e546      	b.n	8001c9c <__aeabi_dsub+0xc4>
 800220e:	4663      	mov	r3, ip
 8002210:	08d9      	lsrs	r1, r3, #3
 8002212:	9b02      	ldr	r3, [sp, #8]
 8002214:	075a      	lsls	r2, r3, #29
 8002216:	430a      	orrs	r2, r1
 8002218:	08dc      	lsrs	r4, r3, #3
 800221a:	e5ee      	b.n	8001dfa <__aeabi_dsub+0x222>
 800221c:	4663      	mov	r3, ip
 800221e:	9c02      	ldr	r4, [sp, #8]
 8002220:	9303      	str	r3, [sp, #12]
 8002222:	e6c7      	b.n	8001fb4 <__aeabi_dsub+0x3dc>
 8002224:	08c0      	lsrs	r0, r0, #3
 8002226:	2a00      	cmp	r2, #0
 8002228:	d100      	bne.n	800222c <__aeabi_dsub+0x654>
 800222a:	e6aa      	b.n	8001f82 <__aeabi_dsub+0x3aa>
 800222c:	0762      	lsls	r2, r4, #29
 800222e:	4310      	orrs	r0, r2
 8002230:	2280      	movs	r2, #128	@ 0x80
 8002232:	08e4      	lsrs	r4, r4, #3
 8002234:	0312      	lsls	r2, r2, #12
 8002236:	4214      	tst	r4, r2
 8002238:	d0d7      	beq.n	80021ea <__aeabi_dsub+0x612>
 800223a:	9f02      	ldr	r7, [sp, #8]
 800223c:	08fd      	lsrs	r5, r7, #3
 800223e:	4215      	tst	r5, r2
 8002240:	d1d3      	bne.n	80021ea <__aeabi_dsub+0x612>
 8002242:	4663      	mov	r3, ip
 8002244:	2601      	movs	r6, #1
 8002246:	08d8      	lsrs	r0, r3, #3
 8002248:	077b      	lsls	r3, r7, #29
 800224a:	002c      	movs	r4, r5
 800224c:	4318      	orrs	r0, r3
 800224e:	400e      	ands	r6, r1
 8002250:	e7cb      	b.n	80021ea <__aeabi_dsub+0x612>
 8002252:	000a      	movs	r2, r1
 8002254:	0027      	movs	r7, r4
 8002256:	3a20      	subs	r2, #32
 8002258:	40d7      	lsrs	r7, r2
 800225a:	2920      	cmp	r1, #32
 800225c:	d005      	beq.n	800226a <__aeabi_dsub+0x692>
 800225e:	2240      	movs	r2, #64	@ 0x40
 8002260:	1a52      	subs	r2, r2, r1
 8002262:	4094      	lsls	r4, r2
 8002264:	0025      	movs	r5, r4
 8002266:	4305      	orrs	r5, r0
 8002268:	9503      	str	r5, [sp, #12]
 800226a:	9d03      	ldr	r5, [sp, #12]
 800226c:	1e6a      	subs	r2, r5, #1
 800226e:	4195      	sbcs	r5, r2
 8002270:	432f      	orrs	r7, r5
 8002272:	e610      	b.n	8001e96 <__aeabi_dsub+0x2be>
 8002274:	0014      	movs	r4, r2
 8002276:	2500      	movs	r5, #0
 8002278:	2200      	movs	r2, #0
 800227a:	e556      	b.n	8001d2a <__aeabi_dsub+0x152>
 800227c:	9b02      	ldr	r3, [sp, #8]
 800227e:	4460      	add	r0, ip
 8002280:	4699      	mov	r9, r3
 8002282:	4560      	cmp	r0, ip
 8002284:	4192      	sbcs	r2, r2
 8002286:	444c      	add	r4, r9
 8002288:	4252      	negs	r2, r2
 800228a:	0005      	movs	r5, r0
 800228c:	18a4      	adds	r4, r4, r2
 800228e:	e74c      	b.n	800212a <__aeabi_dsub+0x552>
 8002290:	001a      	movs	r2, r3
 8002292:	001c      	movs	r4, r3
 8002294:	432a      	orrs	r2, r5
 8002296:	d000      	beq.n	800229a <__aeabi_dsub+0x6c2>
 8002298:	e6b3      	b.n	8002002 <__aeabi_dsub+0x42a>
 800229a:	e6c9      	b.n	8002030 <__aeabi_dsub+0x458>
 800229c:	2480      	movs	r4, #128	@ 0x80
 800229e:	2600      	movs	r6, #0
 80022a0:	0324      	lsls	r4, r4, #12
 80022a2:	e5ae      	b.n	8001e02 <__aeabi_dsub+0x22a>
 80022a4:	2120      	movs	r1, #32
 80022a6:	2500      	movs	r5, #0
 80022a8:	1a09      	subs	r1, r1, r0
 80022aa:	e517      	b.n	8001cdc <__aeabi_dsub+0x104>
 80022ac:	2200      	movs	r2, #0
 80022ae:	2500      	movs	r5, #0
 80022b0:	4c0b      	ldr	r4, [pc, #44]	@ (80022e0 <__aeabi_dsub+0x708>)
 80022b2:	e53a      	b.n	8001d2a <__aeabi_dsub+0x152>
 80022b4:	2d00      	cmp	r5, #0
 80022b6:	d100      	bne.n	80022ba <__aeabi_dsub+0x6e2>
 80022b8:	e5f6      	b.n	8001ea8 <__aeabi_dsub+0x2d0>
 80022ba:	464b      	mov	r3, r9
 80022bc:	1bda      	subs	r2, r3, r7
 80022be:	4692      	mov	sl, r2
 80022c0:	2f00      	cmp	r7, #0
 80022c2:	d100      	bne.n	80022c6 <__aeabi_dsub+0x6ee>
 80022c4:	e66f      	b.n	8001fa6 <__aeabi_dsub+0x3ce>
 80022c6:	2a38      	cmp	r2, #56	@ 0x38
 80022c8:	dc05      	bgt.n	80022d6 <__aeabi_dsub+0x6fe>
 80022ca:	2680      	movs	r6, #128	@ 0x80
 80022cc:	0436      	lsls	r6, r6, #16
 80022ce:	4334      	orrs	r4, r6
 80022d0:	4688      	mov	r8, r1
 80022d2:	000e      	movs	r6, r1
 80022d4:	e6d1      	b.n	800207a <__aeabi_dsub+0x4a2>
 80022d6:	4688      	mov	r8, r1
 80022d8:	000e      	movs	r6, r1
 80022da:	2501      	movs	r5, #1
 80022dc:	e6de      	b.n	800209c <__aeabi_dsub+0x4c4>
 80022de:	46c0      	nop			@ (mov r8, r8)
 80022e0:	000007ff 	.word	0x000007ff
 80022e4:	ff7fffff 	.word	0xff7fffff
 80022e8:	000007fe 	.word	0x000007fe
 80022ec:	2d00      	cmp	r5, #0
 80022ee:	d100      	bne.n	80022f2 <__aeabi_dsub+0x71a>
 80022f0:	e668      	b.n	8001fc4 <__aeabi_dsub+0x3ec>
 80022f2:	464b      	mov	r3, r9
 80022f4:	1bd9      	subs	r1, r3, r7
 80022f6:	2f00      	cmp	r7, #0
 80022f8:	d101      	bne.n	80022fe <__aeabi_dsub+0x726>
 80022fa:	468a      	mov	sl, r1
 80022fc:	e5a7      	b.n	8001e4e <__aeabi_dsub+0x276>
 80022fe:	2701      	movs	r7, #1
 8002300:	2938      	cmp	r1, #56	@ 0x38
 8002302:	dd00      	ble.n	8002306 <__aeabi_dsub+0x72e>
 8002304:	e5c7      	b.n	8001e96 <__aeabi_dsub+0x2be>
 8002306:	2280      	movs	r2, #128	@ 0x80
 8002308:	0412      	lsls	r2, r2, #16
 800230a:	4314      	orrs	r4, r2
 800230c:	e5af      	b.n	8001e6e <__aeabi_dsub+0x296>
 800230e:	46c0      	nop			@ (mov r8, r8)

08002310 <__aeabi_dcmpun>:
 8002310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002312:	46c6      	mov	lr, r8
 8002314:	031e      	lsls	r6, r3, #12
 8002316:	0b36      	lsrs	r6, r6, #12
 8002318:	46b0      	mov	r8, r6
 800231a:	4e0d      	ldr	r6, [pc, #52]	@ (8002350 <__aeabi_dcmpun+0x40>)
 800231c:	030c      	lsls	r4, r1, #12
 800231e:	004d      	lsls	r5, r1, #1
 8002320:	005f      	lsls	r7, r3, #1
 8002322:	b500      	push	{lr}
 8002324:	0b24      	lsrs	r4, r4, #12
 8002326:	0d6d      	lsrs	r5, r5, #21
 8002328:	0d7f      	lsrs	r7, r7, #21
 800232a:	42b5      	cmp	r5, r6
 800232c:	d00b      	beq.n	8002346 <__aeabi_dcmpun+0x36>
 800232e:	4908      	ldr	r1, [pc, #32]	@ (8002350 <__aeabi_dcmpun+0x40>)
 8002330:	2000      	movs	r0, #0
 8002332:	428f      	cmp	r7, r1
 8002334:	d104      	bne.n	8002340 <__aeabi_dcmpun+0x30>
 8002336:	4646      	mov	r6, r8
 8002338:	4316      	orrs	r6, r2
 800233a:	0030      	movs	r0, r6
 800233c:	1e43      	subs	r3, r0, #1
 800233e:	4198      	sbcs	r0, r3
 8002340:	bc80      	pop	{r7}
 8002342:	46b8      	mov	r8, r7
 8002344:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002346:	4304      	orrs	r4, r0
 8002348:	2001      	movs	r0, #1
 800234a:	2c00      	cmp	r4, #0
 800234c:	d1f8      	bne.n	8002340 <__aeabi_dcmpun+0x30>
 800234e:	e7ee      	b.n	800232e <__aeabi_dcmpun+0x1e>
 8002350:	000007ff 	.word	0x000007ff

08002354 <__aeabi_d2iz>:
 8002354:	000b      	movs	r3, r1
 8002356:	0002      	movs	r2, r0
 8002358:	b570      	push	{r4, r5, r6, lr}
 800235a:	4d16      	ldr	r5, [pc, #88]	@ (80023b4 <__aeabi_d2iz+0x60>)
 800235c:	030c      	lsls	r4, r1, #12
 800235e:	b082      	sub	sp, #8
 8002360:	0049      	lsls	r1, r1, #1
 8002362:	2000      	movs	r0, #0
 8002364:	9200      	str	r2, [sp, #0]
 8002366:	9301      	str	r3, [sp, #4]
 8002368:	0b24      	lsrs	r4, r4, #12
 800236a:	0d49      	lsrs	r1, r1, #21
 800236c:	0fde      	lsrs	r6, r3, #31
 800236e:	42a9      	cmp	r1, r5
 8002370:	dd04      	ble.n	800237c <__aeabi_d2iz+0x28>
 8002372:	4811      	ldr	r0, [pc, #68]	@ (80023b8 <__aeabi_d2iz+0x64>)
 8002374:	4281      	cmp	r1, r0
 8002376:	dd03      	ble.n	8002380 <__aeabi_d2iz+0x2c>
 8002378:	4b10      	ldr	r3, [pc, #64]	@ (80023bc <__aeabi_d2iz+0x68>)
 800237a:	18f0      	adds	r0, r6, r3
 800237c:	b002      	add	sp, #8
 800237e:	bd70      	pop	{r4, r5, r6, pc}
 8002380:	2080      	movs	r0, #128	@ 0x80
 8002382:	0340      	lsls	r0, r0, #13
 8002384:	4320      	orrs	r0, r4
 8002386:	4c0e      	ldr	r4, [pc, #56]	@ (80023c0 <__aeabi_d2iz+0x6c>)
 8002388:	1a64      	subs	r4, r4, r1
 800238a:	2c1f      	cmp	r4, #31
 800238c:	dd08      	ble.n	80023a0 <__aeabi_d2iz+0x4c>
 800238e:	4b0d      	ldr	r3, [pc, #52]	@ (80023c4 <__aeabi_d2iz+0x70>)
 8002390:	1a5b      	subs	r3, r3, r1
 8002392:	40d8      	lsrs	r0, r3
 8002394:	0003      	movs	r3, r0
 8002396:	4258      	negs	r0, r3
 8002398:	2e00      	cmp	r6, #0
 800239a:	d1ef      	bne.n	800237c <__aeabi_d2iz+0x28>
 800239c:	0018      	movs	r0, r3
 800239e:	e7ed      	b.n	800237c <__aeabi_d2iz+0x28>
 80023a0:	4b09      	ldr	r3, [pc, #36]	@ (80023c8 <__aeabi_d2iz+0x74>)
 80023a2:	9a00      	ldr	r2, [sp, #0]
 80023a4:	469c      	mov	ip, r3
 80023a6:	0003      	movs	r3, r0
 80023a8:	4461      	add	r1, ip
 80023aa:	408b      	lsls	r3, r1
 80023ac:	40e2      	lsrs	r2, r4
 80023ae:	4313      	orrs	r3, r2
 80023b0:	e7f1      	b.n	8002396 <__aeabi_d2iz+0x42>
 80023b2:	46c0      	nop			@ (mov r8, r8)
 80023b4:	000003fe 	.word	0x000003fe
 80023b8:	0000041d 	.word	0x0000041d
 80023bc:	7fffffff 	.word	0x7fffffff
 80023c0:	00000433 	.word	0x00000433
 80023c4:	00000413 	.word	0x00000413
 80023c8:	fffffbed 	.word	0xfffffbed

080023cc <__aeabi_i2d>:
 80023cc:	b570      	push	{r4, r5, r6, lr}
 80023ce:	2800      	cmp	r0, #0
 80023d0:	d016      	beq.n	8002400 <__aeabi_i2d+0x34>
 80023d2:	17c3      	asrs	r3, r0, #31
 80023d4:	18c5      	adds	r5, r0, r3
 80023d6:	405d      	eors	r5, r3
 80023d8:	0fc4      	lsrs	r4, r0, #31
 80023da:	0028      	movs	r0, r5
 80023dc:	f7fe f864 	bl	80004a8 <__clzsi2>
 80023e0:	4b10      	ldr	r3, [pc, #64]	@ (8002424 <__aeabi_i2d+0x58>)
 80023e2:	1a1b      	subs	r3, r3, r0
 80023e4:	055b      	lsls	r3, r3, #21
 80023e6:	0d5b      	lsrs	r3, r3, #21
 80023e8:	280a      	cmp	r0, #10
 80023ea:	dc14      	bgt.n	8002416 <__aeabi_i2d+0x4a>
 80023ec:	0002      	movs	r2, r0
 80023ee:	002e      	movs	r6, r5
 80023f0:	3215      	adds	r2, #21
 80023f2:	4096      	lsls	r6, r2
 80023f4:	220b      	movs	r2, #11
 80023f6:	1a12      	subs	r2, r2, r0
 80023f8:	40d5      	lsrs	r5, r2
 80023fa:	032d      	lsls	r5, r5, #12
 80023fc:	0b2d      	lsrs	r5, r5, #12
 80023fe:	e003      	b.n	8002408 <__aeabi_i2d+0x3c>
 8002400:	2400      	movs	r4, #0
 8002402:	2300      	movs	r3, #0
 8002404:	2500      	movs	r5, #0
 8002406:	2600      	movs	r6, #0
 8002408:	051b      	lsls	r3, r3, #20
 800240a:	432b      	orrs	r3, r5
 800240c:	07e4      	lsls	r4, r4, #31
 800240e:	4323      	orrs	r3, r4
 8002410:	0030      	movs	r0, r6
 8002412:	0019      	movs	r1, r3
 8002414:	bd70      	pop	{r4, r5, r6, pc}
 8002416:	380b      	subs	r0, #11
 8002418:	4085      	lsls	r5, r0
 800241a:	032d      	lsls	r5, r5, #12
 800241c:	2600      	movs	r6, #0
 800241e:	0b2d      	lsrs	r5, r5, #12
 8002420:	e7f2      	b.n	8002408 <__aeabi_i2d+0x3c>
 8002422:	46c0      	nop			@ (mov r8, r8)
 8002424:	0000041e 	.word	0x0000041e

08002428 <__aeabi_ui2d>:
 8002428:	b510      	push	{r4, lr}
 800242a:	1e04      	subs	r4, r0, #0
 800242c:	d010      	beq.n	8002450 <__aeabi_ui2d+0x28>
 800242e:	f7fe f83b 	bl	80004a8 <__clzsi2>
 8002432:	4b0e      	ldr	r3, [pc, #56]	@ (800246c <__aeabi_ui2d+0x44>)
 8002434:	1a1b      	subs	r3, r3, r0
 8002436:	055b      	lsls	r3, r3, #21
 8002438:	0d5b      	lsrs	r3, r3, #21
 800243a:	280a      	cmp	r0, #10
 800243c:	dc0f      	bgt.n	800245e <__aeabi_ui2d+0x36>
 800243e:	220b      	movs	r2, #11
 8002440:	0021      	movs	r1, r4
 8002442:	1a12      	subs	r2, r2, r0
 8002444:	40d1      	lsrs	r1, r2
 8002446:	3015      	adds	r0, #21
 8002448:	030a      	lsls	r2, r1, #12
 800244a:	4084      	lsls	r4, r0
 800244c:	0b12      	lsrs	r2, r2, #12
 800244e:	e001      	b.n	8002454 <__aeabi_ui2d+0x2c>
 8002450:	2300      	movs	r3, #0
 8002452:	2200      	movs	r2, #0
 8002454:	051b      	lsls	r3, r3, #20
 8002456:	4313      	orrs	r3, r2
 8002458:	0020      	movs	r0, r4
 800245a:	0019      	movs	r1, r3
 800245c:	bd10      	pop	{r4, pc}
 800245e:	0022      	movs	r2, r4
 8002460:	380b      	subs	r0, #11
 8002462:	4082      	lsls	r2, r0
 8002464:	0312      	lsls	r2, r2, #12
 8002466:	2400      	movs	r4, #0
 8002468:	0b12      	lsrs	r2, r2, #12
 800246a:	e7f3      	b.n	8002454 <__aeabi_ui2d+0x2c>
 800246c:	0000041e 	.word	0x0000041e

08002470 <__clzdi2>:
 8002470:	b510      	push	{r4, lr}
 8002472:	2900      	cmp	r1, #0
 8002474:	d103      	bne.n	800247e <__clzdi2+0xe>
 8002476:	f7fe f817 	bl	80004a8 <__clzsi2>
 800247a:	3020      	adds	r0, #32
 800247c:	e002      	b.n	8002484 <__clzdi2+0x14>
 800247e:	0008      	movs	r0, r1
 8002480:	f7fe f812 	bl	80004a8 <__clzsi2>
 8002484:	bd10      	pop	{r4, pc}
 8002486:	46c0      	nop			@ (mov r8, r8)

08002488 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	2201      	movs	r2, #1
 8002496:	4013      	ands	r3, r2
 8002498:	2b01      	cmp	r3, #1
 800249a:	d101      	bne.n	80024a0 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800249c:	2301      	movs	r3, #1
 800249e:	e000      	b.n	80024a2 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	0018      	movs	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	b002      	add	sp, #8
 80024a8:	bd80      	pop	{r7, pc}

080024aa <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b082      	sub	sp, #8
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	2202      	movs	r2, #2
 80024b8:	4013      	ands	r3, r2
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d101      	bne.n	80024c2 <LL_SPI_IsActiveFlag_TXE+0x18>
 80024be:	2301      	movs	r3, #1
 80024c0:	e000      	b.n	80024c4 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	0018      	movs	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	b002      	add	sp, #8
 80024ca:	bd80      	pop	{r7, pc}

080024cc <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	330c      	adds	r3, #12
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	b2db      	uxtb	r3, r3
}
 80024dc:	0018      	movs	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	b002      	add	sp, #8
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	000a      	movs	r2, r1
 80024ee:	1cfb      	adds	r3, r7, #3
 80024f0:	701a      	strb	r2, [r3, #0]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	330c      	adds	r3, #12
 80024f6:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	1cfa      	adds	r2, r7, #3
 80024fc:	7812      	ldrb	r2, [r2, #0]
 80024fe:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8002500:	46c0      	nop			@ (mov r8, r8)
 8002502:	46bd      	mov	sp, r7
 8002504:	b004      	add	sp, #16
 8002506:	bd80      	pop	{r7, pc}

08002508 <spi_select_slave>:
 * @brief True if we've set the RTC from the cloud time
 */
// bool timeSet = false;

static inline void spi_select_slave(bool select)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	0002      	movs	r2, r0
 8002510:	1dfb      	adds	r3, r7, #7
 8002512:	701a      	strb	r2, [r3, #0]
    if (select)
 8002514:	1dfb      	adds	r3, r7, #7
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d004      	beq.n	8002526 <spi_select_slave+0x1e>
    {
        RTC_H();
 800251c:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <spi_select_slave+0x30>)
 800251e:	2280      	movs	r2, #128	@ 0x80
 8002520:	01d2      	lsls	r2, r2, #7
 8002522:	619a      	str	r2, [r3, #24]
    }
    else
    {
        RTC_L();
    }
}
 8002524:	e003      	b.n	800252e <spi_select_slave+0x26>
        RTC_L();
 8002526:	4b04      	ldr	r3, [pc, #16]	@ (8002538 <spi_select_slave+0x30>)
 8002528:	2280      	movs	r2, #128	@ 0x80
 800252a:	05d2      	lsls	r2, r2, #23
 800252c:	619a      	str	r2, [r3, #24]
}
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	46bd      	mov	sp, r7
 8002532:	b002      	add	sp, #8
 8002534:	bd80      	pop	{r7, pc}
 8002536:	46c0      	nop			@ (mov r8, r8)
 8002538:	50000400 	.word	0x50000400

0800253c <resetConfig>:

    return (value & REG_OSC_STATUS_OMODE) != 0;
}

bool resetConfig(uint32_t flags)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
    printf("resetConfig(0x%08lx)\n", flags);
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	4b3f      	ldr	r3, [pc, #252]	@ (8002644 <resetConfig+0x108>)
 8002548:	0011      	movs	r1, r2
 800254a:	0018      	movs	r0, r3
 800254c:	f003 f8ce 	bl	80056ec <printf_>

    // Reset configuration registers to default values
    write_rtc_register(REG_STATUS, REG_STATUS_DEFAULT);
 8002550:	230f      	movs	r3, #15
 8002552:	2200      	movs	r2, #0
 8002554:	0011      	movs	r1, r2
 8002556:	0018      	movs	r0, r3
 8002558:	f000 fc54 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_CTRL_1, REG_CTRL_1_DEFAULT);
 800255c:	2310      	movs	r3, #16
 800255e:	2212      	movs	r2, #18
 8002560:	0011      	movs	r1, r2
 8002562:	0018      	movs	r0, r3
 8002564:	f000 fc4e 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_CTRL_2, REG_CTRL_2_DEFAULT);
 8002568:	2311      	movs	r3, #17
 800256a:	223c      	movs	r2, #60	@ 0x3c
 800256c:	0011      	movs	r1, r2
 800256e:	0018      	movs	r0, r3
 8002570:	f000 fc48 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_INT_MASK, REG_INT_MASK_DEFAULT);
 8002574:	2312      	movs	r3, #18
 8002576:	22e0      	movs	r2, #224	@ 0xe0
 8002578:	0011      	movs	r1, r2
 800257a:	0018      	movs	r0, r3
 800257c:	f000 fc42 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_SQW, REG_SQW_DEFAULT);
 8002580:	2313      	movs	r3, #19
 8002582:	2226      	movs	r2, #38	@ 0x26
 8002584:	0011      	movs	r1, r2
 8002586:	0018      	movs	r0, r3
 8002588:	f000 fc3c 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_SLEEP_CTRL, REG_SLEEP_CTRL_DEFAULT);
 800258c:	2317      	movs	r3, #23
 800258e:	2200      	movs	r2, #0
 8002590:	0011      	movs	r1, r2
 8002592:	0018      	movs	r0, r3
 8002594:	f000 fc36 	bl	8002e04 <write_rtc_register>

    if ((flags & RESET_PRESERVE_REPEATING_TIMER) != 0)
 8002598:	2201      	movs	r2, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4013      	ands	r3, r2
 800259e:	d010      	beq.n	80025c2 <resetConfig+0x86>
    {
        maskRegister(REG_TIMER_CTRL, ~REG_TIMER_CTRL_RPT_MASK, REG_TIMER_CTRL_DEFAULT & ~REG_TIMER_CTRL_RPT_MASK, false);
 80025a0:	2018      	movs	r0, #24
 80025a2:	231c      	movs	r3, #28
 80025a4:	43db      	mvns	r3, r3
 80025a6:	b2d9      	uxtb	r1, r3
 80025a8:	231c      	movs	r3, #28
 80025aa:	b25b      	sxtb	r3, r3
 80025ac:	43db      	mvns	r3, r3
 80025ae:	b25b      	sxtb	r3, r3
 80025b0:	2223      	movs	r2, #35	@ 0x23
 80025b2:	b252      	sxtb	r2, r2
 80025b4:	4013      	ands	r3, r2
 80025b6:	b25b      	sxtb	r3, r3
 80025b8:	b2da      	uxtb	r2, r3
 80025ba:	2300      	movs	r3, #0
 80025bc:	f000 fa54 	bl	8002a68 <maskRegister>
 80025c0:	e005      	b.n	80025ce <resetConfig+0x92>
    }
    else
    {
        write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_DEFAULT);
 80025c2:	2318      	movs	r3, #24
 80025c4:	2223      	movs	r2, #35	@ 0x23
 80025c6:	0011      	movs	r1, r2
 80025c8:	0018      	movs	r0, r3
 80025ca:	f000 fc1b 	bl	8002e04 <write_rtc_register>
    }

    write_rtc_register(REG_TIMER, REG_TIMER_DEFAULT);
 80025ce:	2319      	movs	r3, #25
 80025d0:	2200      	movs	r2, #0
 80025d2:	0011      	movs	r1, r2
 80025d4:	0018      	movs	r0, r3
 80025d6:	f000 fc15 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_TIMER_INITIAL, REG_TIMER_INITIAL_DEFAULT);
 80025da:	231a      	movs	r3, #26
 80025dc:	2200      	movs	r2, #0
 80025de:	0011      	movs	r1, r2
 80025e0:	0018      	movs	r0, r3
 80025e2:	f000 fc0f 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_WDT, REG_WDT_DEFAULT);
 80025e6:	231b      	movs	r3, #27
 80025e8:	2200      	movs	r2, #0
 80025ea:	0011      	movs	r1, r2
 80025ec:	0018      	movs	r0, r3
 80025ee:	f000 fc09 	bl	8002e04 <write_rtc_register>

    uint8_t oscCtrl = REG_OSC_CTRL_DEFAULT;
 80025f2:	200f      	movs	r0, #15
 80025f4:	183b      	adds	r3, r7, r0
 80025f6:	2200      	movs	r2, #0
 80025f8:	701a      	strb	r2, [r3, #0]
    if ((flags & RESET_DISABLE_XT) != 0)
 80025fa:	2202      	movs	r2, #2
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4013      	ands	r3, r2
 8002600:	d008      	beq.n	8002614 <resetConfig+0xd8>
    {
        // If disabling XT oscillator, set OSEL to 1 (RC oscillator)
        // Also enable FOS so if the XT oscillator fails, it will switch to RC (just in case)
        // and ACAL to 0 (however REG_OSC_CTRL_DEFAULT already sets ACAL to 0)
        oscCtrl |= REG_OSC_CTRL_OSEL | REG_OSC_CTRL_FOS;
 8002602:	2280      	movs	r2, #128	@ 0x80
 8002604:	2308      	movs	r3, #8
 8002606:	4313      	orrs	r3, r2
 8002608:	b2d9      	uxtb	r1, r3
 800260a:	183b      	adds	r3, r7, r0
 800260c:	183a      	adds	r2, r7, r0
 800260e:	7812      	ldrb	r2, [r2, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	701a      	strb	r2, [r3, #0]
    }
    // write_rtc_register(REG_OSC_CTRL, oscCtrl);
    // write_rtc_register(REG_TRICKLE, REG_TRICKLE_DEFAULT);
    write_rtc_register(REG_BREF_CTRL, REG_BREF_CTRL_DEFAULT);
 8002614:	2321      	movs	r3, #33	@ 0x21
 8002616:	22f0      	movs	r2, #240	@ 0xf0
 8002618:	0011      	movs	r1, r2
 800261a:	0018      	movs	r0, r3
 800261c:	f000 fbf2 	bl	8002e04 <write_rtc_register>
    write_rtc_register(REG_AFCTRL, REG_AFCTRL_DEFAULT);
 8002620:	2326      	movs	r3, #38	@ 0x26
 8002622:	2200      	movs	r2, #0
 8002624:	0011      	movs	r1, r2
 8002626:	0018      	movs	r0, r3
 8002628:	f000 fbec 	bl	8002e04 <write_rtc_register>
    // write_rtc_register(REG_BATMODE_IO, REG_BATMODE_IO_DEFAULT);
    write_rtc_register(REG_OCTRL, REG_OCTRL_DEFAULT);
 800262c:	2330      	movs	r3, #48	@ 0x30
 800262e:	2200      	movs	r2, #0
 8002630:	0011      	movs	r1, r2
 8002632:	0018      	movs	r0, r3
 8002634:	f000 fbe6 	bl	8002e04 <write_rtc_register>

    return true;
 8002638:	2301      	movs	r3, #1
}
 800263a:	0018      	movs	r0, r3
 800263c:	46bd      	mov	sp, r7
 800263e:	b004      	add	sp, #16
 8002640:	bd80      	pop	{r7, pc}
 8002642:	46c0      	nop			@ (mov r8, r8)
 8002644:	0800fa84 	.word	0x0800fa84

08002648 <setWDT>:

    return true;
}

bool setWDT(int seconds)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
    bool bResult = false;
 8002650:	230f      	movs	r3, #15
 8002652:	18fb      	adds	r3, r7, r3
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]
    // printf("setWDT %d\n", seconds);

    if (seconds < 0)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	da02      	bge.n	8002664 <setWDT+0x1c>
    {
        seconds = watchdogSecs;
 800265e:	4b2d      	ldr	r3, [pc, #180]	@ (8002714 <setWDT+0xcc>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	607b      	str	r3, [r7, #4]
    }

    if (seconds == 0)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d112      	bne.n	8002690 <setWDT+0x48>
    {
        // Disable WDT
        bResult = write_rtc_register(REG_WDT, 0x00);
 800266a:	231b      	movs	r3, #27
 800266c:	2100      	movs	r1, #0
 800266e:	0018      	movs	r0, r3
 8002670:	f000 fbc8 	bl	8002e04 <write_rtc_register>
 8002674:	0003      	movs	r3, r0
 8002676:	001a      	movs	r2, r3
 8002678:	230f      	movs	r3, #15
 800267a:	18fb      	adds	r3, r7, r3
 800267c:	1e51      	subs	r1, r2, #1
 800267e:	418a      	sbcs	r2, r1
 8002680:	701a      	strb	r2, [r3, #0]

        watchdogSecs = 0;
 8002682:	4b24      	ldr	r3, [pc, #144]	@ (8002714 <setWDT+0xcc>)
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]
        watchdogUpdatePeriod = 0;
 8002688:	4b23      	ldr	r3, [pc, #140]	@ (8002718 <setWDT+0xd0>)
 800268a:	2200      	movs	r2, #0
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	e03a      	b.n	8002706 <setWDT+0xbe>
    }
    else
    {
        // Use 1/4 Hz clock
        int fourSecs = seconds / 4;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	da00      	bge.n	8002698 <setWDT+0x50>
 8002696:	3303      	adds	r3, #3
 8002698:	109b      	asrs	r3, r3, #2
 800269a:	60bb      	str	r3, [r7, #8]
        if (fourSecs < 1)
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	dc01      	bgt.n	80026a6 <setWDT+0x5e>
        {
            fourSecs = 1;
 80026a2:	2301      	movs	r3, #1
 80026a4:	60bb      	str	r3, [r7, #8]
        }
        if (fourSecs > 31)
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	2b1f      	cmp	r3, #31
 80026aa:	dd01      	ble.n	80026b0 <setWDT+0x68>
        {
            fourSecs = 31;
 80026ac:	231f      	movs	r3, #31
 80026ae:	60bb      	str	r3, [r7, #8]
        }
        bResult = write_rtc_register(REG_WDT, REG_WDT_RESET | (fourSecs << 2) | REG_WDT_WRB_1_4_HZ);
 80026b0:	201b      	movs	r0, #27
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	b25a      	sxtb	r2, r3
 80026b8:	2380      	movs	r3, #128	@ 0x80
 80026ba:	b25b      	sxtb	r3, r3
 80026bc:	4313      	orrs	r3, r2
 80026be:	b25a      	sxtb	r2, r3
 80026c0:	2303      	movs	r3, #3
 80026c2:	b25b      	sxtb	r3, r3
 80026c4:	4313      	orrs	r3, r2
 80026c6:	b25b      	sxtb	r3, r3
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	0019      	movs	r1, r3
 80026cc:	f000 fb9a 	bl	8002e04 <write_rtc_register>
 80026d0:	0003      	movs	r3, r0
 80026d2:	001a      	movs	r2, r3
 80026d4:	200f      	movs	r0, #15
 80026d6:	183b      	adds	r3, r7, r0
 80026d8:	1e51      	subs	r1, r2, #1
 80026da:	418a      	sbcs	r2, r1
 80026dc:	701a      	strb	r2, [r3, #0]

        printf("watchdog set fourSecs=%d bResult=%d\n", fourSecs, bResult);
 80026de:	183b      	adds	r3, r7, r0
 80026e0:	781a      	ldrb	r2, [r3, #0]
 80026e2:	68b9      	ldr	r1, [r7, #8]
 80026e4:	4b0d      	ldr	r3, [pc, #52]	@ (800271c <setWDT+0xd4>)
 80026e6:	0018      	movs	r0, r3
 80026e8:	f003 f800 	bl	80056ec <printf_>

        watchdogSecs = seconds;
 80026ec:	4b09      	ldr	r3, [pc, #36]	@ (8002714 <setWDT+0xcc>)
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	601a      	str	r2, [r3, #0]

        // Update watchdog half way through period
        watchdogUpdatePeriod = (fourSecs * 2000);
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	0013      	movs	r3, r2
 80026f6:	015b      	lsls	r3, r3, #5
 80026f8:	1a9b      	subs	r3, r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	189b      	adds	r3, r3, r2
 80026fe:	011b      	lsls	r3, r3, #4
 8002700:	001a      	movs	r2, r3
 8002702:	4b05      	ldr	r3, [pc, #20]	@ (8002718 <setWDT+0xd0>)
 8002704:	601a      	str	r2, [r3, #0]
    }

    return bResult;
 8002706:	230f      	movs	r3, #15
 8002708:	18fb      	adds	r3, r7, r3
 800270a:	781b      	ldrb	r3, [r3, #0]
}
 800270c:	0018      	movs	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	b004      	add	sp, #16
 8002712:	bd80      	pop	{r7, pc}
 8002714:	2000035c 	.word	0x2000035c
 8002718:	20000360 	.word	0x20000360
 800271c:	0800fae4 	.word	0x0800fae4

08002720 <deepPowerDown>:

    return true;
}

bool deepPowerDown(int seconds)
{
 8002720:	b5b0      	push	{r4, r5, r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
    const char *errorMsg = "failure in deepPowerDown %d\n";
 8002728:	4b6e      	ldr	r3, [pc, #440]	@ (80028e4 <deepPowerDown+0x1c4>)
 800272a:	617b      	str	r3, [r7, #20]
    bool bResult;

    printf("deepPowerDown %d\n", seconds);
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	4b6e      	ldr	r3, [pc, #440]	@ (80028e8 <deepPowerDown+0x1c8>)
 8002730:	0011      	movs	r1, r2
 8002732:	0018      	movs	r0, r3
 8002734:	f002 ffda 	bl	80056ec <printf_>

    // Disable watchdog
    bResult = setWDT(0);
 8002738:	2513      	movs	r5, #19
 800273a:	197c      	adds	r4, r7, r5
 800273c:	2000      	movs	r0, #0
 800273e:	f7ff ff83 	bl	8002648 <setWDT>
 8002742:	0003      	movs	r3, r0
 8002744:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 8002746:	197b      	adds	r3, r7, r5
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2201      	movs	r2, #1
 800274c:	4053      	eors	r3, r2
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b00      	cmp	r3, #0
 8002752:	d009      	beq.n	8002768 <deepPowerDown+0x48>
    {
        printf(errorMsg, __LINE__);
 8002754:	2346      	movs	r3, #70	@ 0x46
 8002756:	33ff      	adds	r3, #255	@ 0xff
 8002758:	001a      	movs	r2, r3
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	0011      	movs	r1, r2
 800275e:	0018      	movs	r0, r3
 8002760:	f002 ffc4 	bl	80056ec <printf_>
        return false;
 8002764:	2300      	movs	r3, #0
 8002766:	e0b8      	b.n	80028da <deepPowerDown+0x1ba>
    }

    bResult = setCountdownTimer(seconds, false);
 8002768:	2513      	movs	r5, #19
 800276a:	197c      	adds	r4, r7, r5
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2100      	movs	r1, #0
 8002770:	0018      	movs	r0, r3
 8002772:	f000 f8bf 	bl	80028f4 <setCountdownTimer>
 8002776:	0003      	movs	r3, r0
 8002778:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 800277a:	197b      	adds	r3, r7, r5
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	2201      	movs	r2, #1
 8002780:	4053      	eors	r3, r2
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b00      	cmp	r3, #0
 8002786:	d008      	beq.n	800279a <deepPowerDown+0x7a>
    {
        printf(errorMsg, __LINE__);
 8002788:	23a6      	movs	r3, #166	@ 0xa6
 800278a:	005a      	lsls	r2, r3, #1
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	0011      	movs	r1, r2
 8002790:	0018      	movs	r0, r3
 8002792:	f002 ffab 	bl	80056ec <printf_>
        return false;
 8002796:	2300      	movs	r3, #0
 8002798:	e09f      	b.n	80028da <deepPowerDown+0x1ba>
    }

    // Make sure STOP (stop clocking system is 0, otherwise sleep mode cannot be entered)
    // PWR2 = 1 (low resistance power switch)
    // (also would probably work with PWR2 = 0, as nIRQ2 should be high-true for sleep mode)
    bResult = maskRegister(REG_CTRL_1, (uint8_t) ~(REG_CTRL_1_STOP | REG_CTRL_1_RSP), REG_CTRL_1_PWR2, 0);
 800279a:	2010      	movs	r0, #16
 800279c:	2280      	movs	r2, #128	@ 0x80
 800279e:	2308      	movs	r3, #8
 80027a0:	4313      	orrs	r3, r2
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	b2d9      	uxtb	r1, r3
 80027a8:	2202      	movs	r2, #2
 80027aa:	2513      	movs	r5, #19
 80027ac:	197c      	adds	r4, r7, r5
 80027ae:	2300      	movs	r3, #0
 80027b0:	f000 f95a 	bl	8002a68 <maskRegister>
 80027b4:	0003      	movs	r3, r0
 80027b6:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 80027b8:	197b      	adds	r3, r7, r5
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	2201      	movs	r2, #1
 80027be:	4053      	eors	r3, r2
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d008      	beq.n	80027d8 <deepPowerDown+0xb8>
    {
        printf(errorMsg, __LINE__);
 80027c6:	23ab      	movs	r3, #171	@ 0xab
 80027c8:	005a      	lsls	r2, r3, #1
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	0011      	movs	r1, r2
 80027ce:	0018      	movs	r0, r3
 80027d0:	f002 ff8c 	bl	80056ec <printf_>
        return false;
 80027d4:	2300      	movs	r3, #0
 80027d6:	e080      	b.n	80028da <deepPowerDown+0x1ba>
    }

    // Disable the I/O interface in sleep
    bResult = setRegisterBit(REG_OSC_CTRL, REG_OSC_CTRL_PWGT, 0);
 80027d8:	231c      	movs	r3, #28
 80027da:	2104      	movs	r1, #4
 80027dc:	2513      	movs	r5, #19
 80027de:	197c      	adds	r4, r7, r5
 80027e0:	2200      	movs	r2, #0
 80027e2:	0018      	movs	r0, r3
 80027e4:	f000 f9a0 	bl	8002b28 <setRegisterBit>
 80027e8:	0003      	movs	r3, r0
 80027ea:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 80027ec:	197b      	adds	r3, r7, r5
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	2201      	movs	r2, #1
 80027f2:	4053      	eors	r3, r2
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d008      	beq.n	800280c <deepPowerDown+0xec>
    {
        printf(errorMsg, __LINE__);
 80027fa:	23af      	movs	r3, #175	@ 0xaf
 80027fc:	005a      	lsls	r2, r3, #1
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	0011      	movs	r1, r2
 8002802:	0018      	movs	r0, r3
 8002804:	f002 ff72 	bl	80056ec <printf_>
        return false;
 8002808:	2300      	movs	r3, #0
 800280a:	e066      	b.n	80028da <deepPowerDown+0x1ba>
    }

    // OUT2S = 6 to enable sleep mode
    bResult = maskRegister(REG_CTRL_2, (uint8_t)~REG_CTRL_2_OUT2S_MASK, REG_CTRL_2_OUT2S_SLEEP, 0);
 800280c:	2011      	movs	r0, #17
 800280e:	231c      	movs	r3, #28
 8002810:	43db      	mvns	r3, r3
 8002812:	b2d9      	uxtb	r1, r3
 8002814:	2218      	movs	r2, #24
 8002816:	2513      	movs	r5, #19
 8002818:	197c      	adds	r4, r7, r5
 800281a:	2300      	movs	r3, #0
 800281c:	f000 f924 	bl	8002a68 <maskRegister>
 8002820:	0003      	movs	r3, r0
 8002822:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 8002824:	197b      	adds	r3, r7, r5
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	2201      	movs	r2, #1
 800282a:	4053      	eors	r3, r2
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d008      	beq.n	8002844 <deepPowerDown+0x124>
    {
        printf(errorMsg, __LINE__);
 8002832:	23b3      	movs	r3, #179	@ 0xb3
 8002834:	005a      	lsls	r2, r3, #1
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	0011      	movs	r1, r2
 800283a:	0018      	movs	r0, r3
 800283c:	f002 ff56 	bl	80056ec <printf_>
        return false;
 8002840:	2300      	movs	r3, #0
 8002842:	e04a      	b.n	80028da <deepPowerDown+0x1ba>
    }
    //    hex_dump();
    HAL_Delay(1);
 8002844:	2001      	movs	r0, #1
 8002846:	f003 fbcf 	bl	8005fe8 <HAL_Delay>
    // Enter sleep mode
    bResult = write_rtc_register(REG_SLEEP_CTRL, REG_SLEEP_CTRL_SLP | REG_SLEEP_CTRL_SLRES); // REG_SLEEP_CTRL_SLP | 0x01
 800284a:	2017      	movs	r0, #23
 800284c:	2280      	movs	r2, #128	@ 0x80
 800284e:	2340      	movs	r3, #64	@ 0x40
 8002850:	4313      	orrs	r3, r2
 8002852:	b2db      	uxtb	r3, r3
 8002854:	0019      	movs	r1, r3
 8002856:	f000 fad5 	bl	8002e04 <write_rtc_register>
 800285a:	0003      	movs	r3, r0
 800285c:	001a      	movs	r2, r3
 800285e:	2013      	movs	r0, #19
 8002860:	183b      	adds	r3, r7, r0
 8002862:	1e51      	subs	r1, r2, #1
 8002864:	418a      	sbcs	r2, r1
 8002866:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 8002868:	183b      	adds	r3, r7, r0
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2201      	movs	r2, #1
 800286e:	4053      	eors	r3, r2
 8002870:	b2db      	uxtb	r3, r3
 8002872:	2b00      	cmp	r3, #0
 8002874:	d009      	beq.n	800288a <deepPowerDown+0x16a>
    {
        printf(errorMsg, __LINE__);
 8002876:	2370      	movs	r3, #112	@ 0x70
 8002878:	33ff      	adds	r3, #255	@ 0xff
 800287a:	001a      	movs	r2, r3
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	0011      	movs	r1, r2
 8002880:	0018      	movs	r0, r3
 8002882:	f002 ff33 	bl	80056ec <printf_>
        return false;
 8002886:	2300      	movs	r3, #0
 8002888:	e027      	b.n	80028da <deepPowerDown+0x1ba>
    }
    // bResult = write_rtc_register(REG_TIMER_CTRL, 0xc2); // enable
    // _log.trace("delay in case we didn't power down");
    uint32_t start = HAL_GetTick();
 800288a:	f003 fba3 	bl	8005fd4 <HAL_GetTick>
 800288e:	0003      	movs	r3, r0
 8002890:	60fb      	str	r3, [r7, #12]
    while ((HAL_GetTick() - start) < (uint32_t)(seconds * 1000))
 8002892:	e00f      	b.n	80028b4 <deepPowerDown+0x194>
    {
        printf("REG_SLEEP_CTRL=0x%2x\n", read_rtc_register(REG_SLEEP_CTRL));
 8002894:	2317      	movs	r3, #23
 8002896:	0018      	movs	r0, r3
 8002898:	f000 fa82 	bl	8002da0 <read_rtc_register>
 800289c:	0003      	movs	r3, r0
 800289e:	001a      	movs	r2, r3
 80028a0:	4b12      	ldr	r3, [pc, #72]	@ (80028ec <deepPowerDown+0x1cc>)
 80028a2:	0011      	movs	r1, r2
 80028a4:	0018      	movs	r0, r3
 80028a6:	f002 ff21 	bl	80056ec <printf_>
        HAL_Delay(1000);
 80028aa:	23fa      	movs	r3, #250	@ 0xfa
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	0018      	movs	r0, r3
 80028b0:	f003 fb9a 	bl	8005fe8 <HAL_Delay>
    while ((HAL_GetTick() - start) < (uint32_t)(seconds * 1000))
 80028b4:	f003 fb8e 	bl	8005fd4 <HAL_GetTick>
 80028b8:	0002      	movs	r2, r0
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	1ad1      	subs	r1, r2, r3
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	0013      	movs	r3, r2
 80028c2:	015b      	lsls	r3, r3, #5
 80028c4:	1a9b      	subs	r3, r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	189b      	adds	r3, r3, r2
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	4299      	cmp	r1, r3
 80028ce:	d3e1      	bcc.n	8002894 <deepPowerDown+0x174>
    }

    printf("didn't power down\n");
 80028d0:	4b07      	ldr	r3, [pc, #28]	@ (80028f0 <deepPowerDown+0x1d0>)
 80028d2:	0018      	movs	r0, r3
 80028d4:	f002 ff0a 	bl	80056ec <printf_>

    return true;
 80028d8:	2301      	movs	r3, #1
}
 80028da:	0018      	movs	r0, r3
 80028dc:	46bd      	mov	sp, r7
 80028de:	b006      	add	sp, #24
 80028e0:	bdb0      	pop	{r4, r5, r7, pc}
 80028e2:	46c0      	nop			@ (mov r8, r8)
 80028e4:	0800fb5c 	.word	0x0800fb5c
 80028e8:	0800fb7c 	.word	0x0800fb7c
 80028ec:	0800fb90 	.word	0x0800fb90
 80028f0:	0800fba8 	.word	0x0800fba8

080028f4 <setCountdownTimer>:

bool setCountdownTimer(int value, bool minutes)
{
 80028f4:	b5b0      	push	{r4, r5, r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	000a      	movs	r2, r1
 80028fe:	1cfb      	adds	r3, r7, #3
 8002900:	701a      	strb	r2, [r3, #0]
    const char *errorMsg = "failure in setCountdownTimer %d\n";
 8002902:	4b58      	ldr	r3, [pc, #352]	@ (8002a64 <setCountdownTimer+0x170>)
 8002904:	60fb      	str	r3, [r7, #12]
    bool bResult;

    // Clear any pending interrupts
    bResult = write_rtc_register(REG_STATUS, REG_STATUS_DEFAULT);
 8002906:	230f      	movs	r3, #15
 8002908:	2200      	movs	r2, #0
 800290a:	0011      	movs	r1, r2
 800290c:	0018      	movs	r0, r3
 800290e:	f000 fa79 	bl	8002e04 <write_rtc_register>
 8002912:	0003      	movs	r3, r0
 8002914:	001a      	movs	r2, r3
 8002916:	200b      	movs	r0, #11
 8002918:	183b      	adds	r3, r7, r0
 800291a:	1e51      	subs	r1, r2, #1
 800291c:	418a      	sbcs	r2, r1
 800291e:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 8002920:	183b      	adds	r3, r7, r0
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	2201      	movs	r2, #1
 8002926:	4053      	eors	r3, r2
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d009      	beq.n	8002942 <setCountdownTimer+0x4e>
    {
        printf(errorMsg, __LINE__);
 800292e:	238a      	movs	r3, #138	@ 0x8a
 8002930:	33ff      	adds	r3, #255	@ 0xff
 8002932:	001a      	movs	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	0011      	movs	r1, r2
 8002938:	0018      	movs	r0, r3
 800293a:	f002 fed7 	bl	80056ec <printf_>
        return false;
 800293e:	2300      	movs	r3, #0
 8002940:	e08c      	b.n	8002a5c <setCountdownTimer+0x168>
    }

    // Stop countdown timer if already running since it can't be set while running
    bResult = write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_DEFAULT);
 8002942:	2318      	movs	r3, #24
 8002944:	2223      	movs	r2, #35	@ 0x23
 8002946:	0011      	movs	r1, r2
 8002948:	0018      	movs	r0, r3
 800294a:	f000 fa5b 	bl	8002e04 <write_rtc_register>
 800294e:	0003      	movs	r3, r0
 8002950:	001a      	movs	r2, r3
 8002952:	200b      	movs	r0, #11
 8002954:	183b      	adds	r3, r7, r0
 8002956:	1e51      	subs	r1, r2, #1
 8002958:	418a      	sbcs	r2, r1
 800295a:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 800295c:	183b      	adds	r3, r7, r0
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	2201      	movs	r2, #1
 8002962:	4053      	eors	r3, r2
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b00      	cmp	r3, #0
 8002968:	d009      	beq.n	800297e <setCountdownTimer+0x8a>
    {
        printf(errorMsg, __LINE__);
 800296a:	2392      	movs	r3, #146	@ 0x92
 800296c:	33ff      	adds	r3, #255	@ 0xff
 800296e:	001a      	movs	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	0011      	movs	r1, r2
 8002974:	0018      	movs	r0, r3
 8002976:	f002 feb9 	bl	80056ec <printf_>
        return false;
 800297a:	2300      	movs	r3, #0
 800297c:	e06e      	b.n	8002a5c <setCountdownTimer+0x168>
    }

    // Set countdown timer duration
    if (value < 1)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2b00      	cmp	r3, #0
 8002982:	dc01      	bgt.n	8002988 <setCountdownTimer+0x94>
    {
        value = 1;
 8002984:	2301      	movs	r3, #1
 8002986:	607b      	str	r3, [r7, #4]
    }
    if (value > 255)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2bff      	cmp	r3, #255	@ 0xff
 800298c:	dd01      	ble.n	8002992 <setCountdownTimer+0x9e>
    {
        value = 255;
 800298e:	23ff      	movs	r3, #255	@ 0xff
 8002990:	607b      	str	r3, [r7, #4]
    }
    bResult = write_rtc_register(REG_TIMER, (uint8_t)value);
 8002992:	2219      	movs	r2, #25
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	b2db      	uxtb	r3, r3
 8002998:	0019      	movs	r1, r3
 800299a:	0010      	movs	r0, r2
 800299c:	f000 fa32 	bl	8002e04 <write_rtc_register>
 80029a0:	0003      	movs	r3, r0
 80029a2:	001a      	movs	r2, r3
 80029a4:	200b      	movs	r0, #11
 80029a6:	183b      	adds	r3, r7, r0
 80029a8:	1e51      	subs	r1, r2, #1
 80029aa:	418a      	sbcs	r2, r1
 80029ac:	701a      	strb	r2, [r3, #0]
    if (!bResult)
 80029ae:	183b      	adds	r3, r7, r0
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	2201      	movs	r2, #1
 80029b4:	4053      	eors	r3, r2
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d009      	beq.n	80029d0 <setCountdownTimer+0xdc>
    {
        printf(errorMsg, __LINE__);
 80029bc:	23a2      	movs	r3, #162	@ 0xa2
 80029be:	33ff      	adds	r3, #255	@ 0xff
 80029c0:	001a      	movs	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	0011      	movs	r1, r2
 80029c6:	0018      	movs	r0, r3
 80029c8:	f002 fe90 	bl	80056ec <printf_>
        return false;
 80029cc:	2300      	movs	r3, #0
 80029ce:	e045      	b.n	8002a5c <setCountdownTimer+0x168>
    }

    // Enable countdown timer interrupt (TIE = 1) in IntMask
    bResult = setRegisterBit(REG_INT_MASK, REG_INT_MASK_TIE, 0);
 80029d0:	2312      	movs	r3, #18
 80029d2:	2108      	movs	r1, #8
 80029d4:	250b      	movs	r5, #11
 80029d6:	197c      	adds	r4, r7, r5
 80029d8:	2200      	movs	r2, #0
 80029da:	0018      	movs	r0, r3
 80029dc:	f000 f8a4 	bl	8002b28 <setRegisterBit>
 80029e0:	0003      	movs	r3, r0
 80029e2:	7023      	strb	r3, [r4, #0]
    if (!bResult)
 80029e4:	197b      	adds	r3, r7, r5
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	2201      	movs	r2, #1
 80029ea:	4053      	eors	r3, r2
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d009      	beq.n	8002a06 <setCountdownTimer+0x112>
    {
        printf(errorMsg, __LINE__);
 80029f2:	23aa      	movs	r3, #170	@ 0xaa
 80029f4:	33ff      	adds	r3, #255	@ 0xff
 80029f6:	001a      	movs	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	0011      	movs	r1, r2
 80029fc:	0018      	movs	r0, r3
 80029fe:	f002 fe75 	bl	80056ec <printf_>
        return false;
 8002a02:	2300      	movs	r3, #0
 8002a04:	e02a      	b.n	8002a5c <setCountdownTimer+0x168>
    }

    // Set the TFS frequency to 1/60 Hz for minutes or 1 Hz for seconds
    uint8_t tfs = (minutes ? REG_TIMER_CTRL_TFS_1_60 : REG_TIMER_CTRL_TFS_1);
 8002a06:	1cfb      	adds	r3, r7, #3
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <setCountdownTimer+0x11e>
 8002a0e:	2203      	movs	r2, #3
 8002a10:	e000      	b.n	8002a14 <setCountdownTimer+0x120>
 8002a12:	2202      	movs	r2, #2
 8002a14:	210a      	movs	r1, #10
 8002a16:	187b      	adds	r3, r7, r1
 8002a18:	701a      	strb	r2, [r3, #0]

    // Enable countdown timer (TE = 1) in countdown timer control register
    bResult = write_rtc_register(REG_TIMER_CTRL, REG_TIMER_CTRL_TE | tfs);
 8002a1a:	2018      	movs	r0, #24
 8002a1c:	2280      	movs	r2, #128	@ 0x80
 8002a1e:	187b      	adds	r3, r7, r1
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	0019      	movs	r1, r3
 8002a28:	f000 f9ec 	bl	8002e04 <write_rtc_register>
 8002a2c:	0003      	movs	r3, r0
 8002a2e:	001a      	movs	r2, r3
 8002a30:	200b      	movs	r0, #11
 8002a32:	183b      	adds	r3, r7, r0
 8002a34:	1e51      	subs	r1, r2, #1
 8002a36:	418a      	sbcs	r2, r1
 8002a38:	701a      	strb	r2, [r3, #0]
    // bResult = write_rtc_register(REG_TIMER_CTRL, 0x42); // 0xc2

    if (!bResult)
 8002a3a:	183b      	adds	r3, r7, r0
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	4053      	eors	r3, r2
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d008      	beq.n	8002a5a <setCountdownTimer+0x166>
    {
        printf(errorMsg, __LINE__);
 8002a48:	23db      	movs	r3, #219	@ 0xdb
 8002a4a:	005a      	lsls	r2, r3, #1
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	0011      	movs	r1, r2
 8002a50:	0018      	movs	r0, r3
 8002a52:	f002 fe4b 	bl	80056ec <printf_>
        return false;
 8002a56:	2300      	movs	r3, #0
 8002a58:	e000      	b.n	8002a5c <setCountdownTimer+0x168>
    }

    return true;
 8002a5a:	2301      	movs	r3, #1
}
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	b004      	add	sp, #16
 8002a62:	bdb0      	pop	{r4, r5, r7, pc}
 8002a64:	0800fbbc 	.word	0x0800fbbc

08002a68 <maskRegister>:

bool maskRegister(uint8_t regAddr, uint8_t andValue, uint8_t orValue, bool lock)
{
 8002a68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	0005      	movs	r5, r0
 8002a70:	000c      	movs	r4, r1
 8002a72:	0010      	movs	r0, r2
 8002a74:	0019      	movs	r1, r3
 8002a76:	1dfb      	adds	r3, r7, #7
 8002a78:	1c2a      	adds	r2, r5, #0
 8002a7a:	701a      	strb	r2, [r3, #0]
 8002a7c:	1dbb      	adds	r3, r7, #6
 8002a7e:	1c22      	adds	r2, r4, #0
 8002a80:	701a      	strb	r2, [r3, #0]
 8002a82:	1d7b      	adds	r3, r7, #5
 8002a84:	1c02      	adds	r2, r0, #0
 8002a86:	701a      	strb	r2, [r3, #0]
 8002a88:	1d3b      	adds	r3, r7, #4
 8002a8a:	1c0a      	adds	r2, r1, #0
 8002a8c:	701a      	strb	r2, [r3, #0]
    bool bResult = false;
 8002a8e:	250f      	movs	r5, #15
 8002a90:	197b      	adds	r3, r7, r5
 8002a92:	2200      	movs	r2, #0
 8002a94:	701a      	strb	r2, [r3, #0]

    uint8_t value;

    value = read_rtc_register(regAddr);
 8002a96:	260e      	movs	r6, #14
 8002a98:	19bc      	adds	r4, r7, r6
 8002a9a:	1dfb      	adds	r3, r7, #7
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f000 f97e 	bl	8002da0 <read_rtc_register>
 8002aa4:	0003      	movs	r3, r0
 8002aa6:	7023      	strb	r3, [r4, #0]

    uint8_t newValue = (value & andValue) | orValue;
 8002aa8:	19bb      	adds	r3, r7, r6
 8002aaa:	1dba      	adds	r2, r7, #6
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	7812      	ldrb	r2, [r2, #0]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	b2d9      	uxtb	r1, r3
 8002ab4:	200d      	movs	r0, #13
 8002ab6:	183b      	adds	r3, r7, r0
 8002ab8:	1d7a      	adds	r2, r7, #5
 8002aba:	7812      	ldrb	r2, [r2, #0]
 8002abc:	430a      	orrs	r2, r1
 8002abe:	701a      	strb	r2, [r3, #0]

    bResult = write_rtc_register(regAddr, newValue);
 8002ac0:	183b      	adds	r3, r7, r0
 8002ac2:	781a      	ldrb	r2, [r3, #0]
 8002ac4:	1dfb      	adds	r3, r7, #7
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	0011      	movs	r1, r2
 8002aca:	0018      	movs	r0, r3
 8002acc:	f000 f99a 	bl	8002e04 <write_rtc_register>
 8002ad0:	0003      	movs	r3, r0
 8002ad2:	001a      	movs	r2, r3
 8002ad4:	197b      	adds	r3, r7, r5
 8002ad6:	1e51      	subs	r1, r2, #1
 8002ad8:	418a      	sbcs	r2, r1
 8002ada:	701a      	strb	r2, [r3, #0]

    return bResult;
 8002adc:	197b      	adds	r3, r7, r5
 8002ade:	781b      	ldrb	r3, [r3, #0]
}
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	b005      	add	sp, #20
 8002ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002ae8 <clearRegisterBit>:

    return bResult && ((value & bitMask) != 0);
}

bool clearRegisterBit(uint8_t regAddr, uint8_t bitMask, bool lock)
{
 8002ae8:	b590      	push	{r4, r7, lr}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	0004      	movs	r4, r0
 8002af0:	0008      	movs	r0, r1
 8002af2:	0011      	movs	r1, r2
 8002af4:	1dfb      	adds	r3, r7, #7
 8002af6:	1c22      	adds	r2, r4, #0
 8002af8:	701a      	strb	r2, [r3, #0]
 8002afa:	1dbb      	adds	r3, r7, #6
 8002afc:	1c02      	adds	r2, r0, #0
 8002afe:	701a      	strb	r2, [r3, #0]
 8002b00:	1d7b      	adds	r3, r7, #5
 8002b02:	1c0a      	adds	r2, r1, #0
 8002b04:	701a      	strb	r2, [r3, #0]
    return maskRegister(regAddr, ~bitMask, 0x00, lock);
 8002b06:	1dbb      	adds	r3, r7, #6
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	43db      	mvns	r3, r3
 8002b0c:	b2d9      	uxtb	r1, r3
 8002b0e:	1d7b      	adds	r3, r7, #5
 8002b10:	781a      	ldrb	r2, [r3, #0]
 8002b12:	1dfb      	adds	r3, r7, #7
 8002b14:	7818      	ldrb	r0, [r3, #0]
 8002b16:	0013      	movs	r3, r2
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f7ff ffa5 	bl	8002a68 <maskRegister>
 8002b1e:	0003      	movs	r3, r0
}
 8002b20:	0018      	movs	r0, r3
 8002b22:	46bd      	mov	sp, r7
 8002b24:	b003      	add	sp, #12
 8002b26:	bd90      	pop	{r4, r7, pc}

08002b28 <setRegisterBit>:

bool setRegisterBit(uint8_t regAddr, uint8_t bitMask, bool lock)
{
 8002b28:	b590      	push	{r4, r7, lr}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	0004      	movs	r4, r0
 8002b30:	0008      	movs	r0, r1
 8002b32:	0011      	movs	r1, r2
 8002b34:	1dfb      	adds	r3, r7, #7
 8002b36:	1c22      	adds	r2, r4, #0
 8002b38:	701a      	strb	r2, [r3, #0]
 8002b3a:	1dbb      	adds	r3, r7, #6
 8002b3c:	1c02      	adds	r2, r0, #0
 8002b3e:	701a      	strb	r2, [r3, #0]
 8002b40:	1d7b      	adds	r3, r7, #5
 8002b42:	1c0a      	adds	r2, r1, #0
 8002b44:	701a      	strb	r2, [r3, #0]
    return maskRegister(regAddr, 0xff, bitMask, lock);
 8002b46:	1d7b      	adds	r3, r7, #5
 8002b48:	7819      	ldrb	r1, [r3, #0]
 8002b4a:	1dbb      	adds	r3, r7, #6
 8002b4c:	781a      	ldrb	r2, [r3, #0]
 8002b4e:	1dfb      	adds	r3, r7, #7
 8002b50:	7818      	ldrb	r0, [r3, #0]
 8002b52:	000b      	movs	r3, r1
 8002b54:	21ff      	movs	r1, #255	@ 0xff
 8002b56:	f7ff ff87 	bl	8002a68 <maskRegister>
 8002b5a:	0003      	movs	r3, r0
}
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	b003      	add	sp, #12
 8002b62:	bd90      	pop	{r4, r7, pc}

08002b64 <readRam>:
    }
    return bResult;
}

bool readRam(size_t ramAddr, uint8_t *data, size_t dataLen, bool lock)
{
 8002b64:	b5b0      	push	{r4, r5, r7, lr}
 8002b66:	b088      	sub	sp, #32
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
 8002b70:	001a      	movs	r2, r3
 8002b72:	1cfb      	adds	r3, r7, #3
 8002b74:	701a      	strb	r2, [r3, #0]
    bool bResult = true;
 8002b76:	231f      	movs	r3, #31
 8002b78:	18fb      	adds	r3, r7, r3
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	701a      	strb	r2, [r3, #0]

    uint32_t primask_bit = utils_enter_critical_section();
 8002b7e:	f000 f97d 	bl	8002e7c <utils_enter_critical_section>
 8002b82:	0003      	movs	r3, r0
 8002b84:	617b      	str	r3, [r7, #20]

    while (dataLen > 0)
 8002b86:	e047      	b.n	8002c18 <readRam+0xb4>
    {
        size_t count = dataLen;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	61bb      	str	r3, [r7, #24]
        if (count > 32)
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	2b20      	cmp	r3, #32
 8002b90:	d901      	bls.n	8002b96 <readRam+0x32>
        {
            // Too large for a single I2C operation
            count = 32;
 8002b92:	2320      	movs	r3, #32
 8002b94:	61bb      	str	r3, [r7, #24]
        }
        if ((ramAddr < 128) && ((ramAddr + count) > 128))
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2b7f      	cmp	r3, #127	@ 0x7f
 8002b9a:	d808      	bhi.n	8002bae <readRam+0x4a>
 8002b9c:	68fa      	ldr	r2, [r7, #12]
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	18d3      	adds	r3, r2, r3
 8002ba2:	2b80      	cmp	r3, #128	@ 0x80
 8002ba4:	d903      	bls.n	8002bae <readRam+0x4a>
        {
            // Crossing a page boundary
            count = 128 - ramAddr;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2280      	movs	r2, #128	@ 0x80
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	61bb      	str	r3, [r7, #24]
        }
        if (ramAddr < 128)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2b7f      	cmp	r3, #127	@ 0x7f
 8002bb2:	d806      	bhi.n	8002bc2 <readRam+0x5e>
        {
            clearRegisterBit(REG_EXT_ADDR, REG_EXT_ADDR_XADA, 0);
 8002bb4:	233f      	movs	r3, #63	@ 0x3f
 8002bb6:	2104      	movs	r1, #4
 8002bb8:	2200      	movs	r2, #0
 8002bba:	0018      	movs	r0, r3
 8002bbc:	f7ff ff94 	bl	8002ae8 <clearRegisterBit>
 8002bc0:	e005      	b.n	8002bce <readRam+0x6a>
        }
        else
        {
            setRegisterBit(REG_EXT_ADDR, REG_EXT_ADDR_XADA, 0);
 8002bc2:	233f      	movs	r3, #63	@ 0x3f
 8002bc4:	2104      	movs	r1, #4
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	0018      	movs	r0, r3
 8002bca:	f7ff ffad 	bl	8002b28 <setRegisterBit>
        }

        bResult = readRegisters(REG_ALT_RAM + (ramAddr & 0x7f), data, count); // !!!!!!!!!
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	227f      	movs	r2, #127	@ 0x7f
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2280      	movs	r2, #128	@ 0x80
 8002bda:	189b      	adds	r3, r3, r2
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	b2d2      	uxtb	r2, r2
 8002be2:	251f      	movs	r5, #31
 8002be4:	197c      	adds	r4, r7, r5
 8002be6:	68b9      	ldr	r1, [r7, #8]
 8002be8:	0018      	movs	r0, r3
 8002bea:	f000 f965 	bl	8002eb8 <readRegisters>
 8002bee:	0003      	movs	r3, r0
 8002bf0:	7023      	strb	r3, [r4, #0]
        if (!bResult)
 8002bf2:	197b      	adds	r3, r7, r5
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	4053      	eors	r3, r2
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d10f      	bne.n	8002c20 <readRam+0xbc>
        {
            break;
        }
        ramAddr += count;
 8002c00:	68fa      	ldr	r2, [r7, #12]
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	18d3      	adds	r3, r2, r3
 8002c06:	60fb      	str	r3, [r7, #12]
        dataLen -= count;
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	607b      	str	r3, [r7, #4]
        data += count;
 8002c10:	68ba      	ldr	r2, [r7, #8]
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	18d3      	adds	r3, r2, r3
 8002c16:	60bb      	str	r3, [r7, #8]
    while (dataLen > 0)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1b4      	bne.n	8002b88 <readRam+0x24>
 8002c1e:	e000      	b.n	8002c22 <readRam+0xbe>
            break;
 8002c20:	46c0      	nop			@ (mov r8, r8)
    }

    utils_exit_critical_section(primask_bit);
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	0018      	movs	r0, r3
 8002c26:	f000 f938 	bl	8002e9a <utils_exit_critical_section>

    return bResult;
 8002c2a:	231f      	movs	r3, #31
 8002c2c:	18fb      	adds	r3, r7, r3
 8002c2e:	781b      	ldrb	r3, [r3, #0]
}
 8002c30:	0018      	movs	r0, r3
 8002c32:	46bd      	mov	sp, r7
 8002c34:	b008      	add	sp, #32
 8002c36:	bdb0      	pop	{r4, r5, r7, pc}

08002c38 <writeRam>:
 * @param data The buffer containing the data to write
 * @param dataLen The number of bytes to write
 * The dataLen can be larger than the maximum I2C write. Multiple writes will be done if necessary.
 */
bool writeRam(size_t ramAddr, uint8_t *data, size_t dataLen, bool lock) // The initial values of the RAM locations are undefined.
{
 8002c38:	b5b0      	push	{r4, r5, r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]
 8002c44:	001a      	movs	r2, r3
 8002c46:	1cfb      	adds	r3, r7, #3
 8002c48:	701a      	strb	r2, [r3, #0]
    bool bResult = true;
 8002c4a:	2317      	movs	r3, #23
 8002c4c:	18fb      	adds	r3, r7, r3
 8002c4e:	2201      	movs	r2, #1
 8002c50:	701a      	strb	r2, [r3, #0]

    while (dataLen > 0)
 8002c52:	e047      	b.n	8002ce4 <writeRam+0xac>
    {
        size_t count = dataLen;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	613b      	str	r3, [r7, #16]
        if (count > 31)
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	2b1f      	cmp	r3, #31
 8002c5c:	d901      	bls.n	8002c62 <writeRam+0x2a>
        {
            // Too large for a single I2C operation
            count = 31;
 8002c5e:	231f      	movs	r3, #31
 8002c60:	613b      	str	r3, [r7, #16]
        }
        if ((ramAddr < 128) && ((ramAddr + count) > 128))
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2b7f      	cmp	r3, #127	@ 0x7f
 8002c66:	d808      	bhi.n	8002c7a <writeRam+0x42>
 8002c68:	68fa      	ldr	r2, [r7, #12]
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	18d3      	adds	r3, r2, r3
 8002c6e:	2b80      	cmp	r3, #128	@ 0x80
 8002c70:	d903      	bls.n	8002c7a <writeRam+0x42>
        {
            // Crossing a page boundary
            count = 128 - ramAddr;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2280      	movs	r2, #128	@ 0x80
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	613b      	str	r3, [r7, #16]
        }
        if (ramAddr < 128)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8002c7e:	d806      	bhi.n	8002c8e <writeRam+0x56>
        {
            clearRegisterBit(REG_EXT_ADDR, REG_EXT_ADDR_XADA, 0);
 8002c80:	233f      	movs	r3, #63	@ 0x3f
 8002c82:	2104      	movs	r1, #4
 8002c84:	2200      	movs	r2, #0
 8002c86:	0018      	movs	r0, r3
 8002c88:	f7ff ff2e 	bl	8002ae8 <clearRegisterBit>
 8002c8c:	e005      	b.n	8002c9a <writeRam+0x62>
        }
        else
        {
            setRegisterBit(REG_EXT_ADDR, REG_EXT_ADDR_XADA, 0);
 8002c8e:	233f      	movs	r3, #63	@ 0x3f
 8002c90:	2104      	movs	r1, #4
 8002c92:	2200      	movs	r2, #0
 8002c94:	0018      	movs	r0, r3
 8002c96:	f7ff ff47 	bl	8002b28 <setRegisterBit>
        }

        bResult = writeRegisters(REG_ALT_RAM + (ramAddr & 0x7f), data, count);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	227f      	movs	r2, #127	@ 0x7f
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2280      	movs	r2, #128	@ 0x80
 8002ca6:	189b      	adds	r3, r3, r2
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	b2d2      	uxtb	r2, r2
 8002cae:	2517      	movs	r5, #23
 8002cb0:	197c      	adds	r4, r7, r5
 8002cb2:	68b9      	ldr	r1, [r7, #8]
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	f000 f949 	bl	8002f4c <writeRegisters>
 8002cba:	0003      	movs	r3, r0
 8002cbc:	7023      	strb	r3, [r4, #0]
        if (!bResult)
 8002cbe:	197b      	adds	r3, r7, r5
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	4053      	eors	r3, r2
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d10f      	bne.n	8002cec <writeRam+0xb4>
        {
            break;
        }
        ramAddr += count;
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	18d3      	adds	r3, r2, r3
 8002cd2:	60fb      	str	r3, [r7, #12]
        dataLen -= count;
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	607b      	str	r3, [r7, #4]
        data += count;
 8002cdc:	68ba      	ldr	r2, [r7, #8]
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	18d3      	adds	r3, r2, r3
 8002ce2:	60bb      	str	r3, [r7, #8]
    while (dataLen > 0)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1b4      	bne.n	8002c54 <writeRam+0x1c>
 8002cea:	e000      	b.n	8002cee <writeRam+0xb6>
            break;
 8002cec:	46c0      	nop			@ (mov r8, r8)
    }

    return bResult;
 8002cee:	2317      	movs	r3, #23
 8002cf0:	18fb      	adds	r3, r7, r3
 8002cf2:	781b      	ldrb	r3, [r3, #0]
}
 8002cf4:	0018      	movs	r0, r3
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	b006      	add	sp, #24
 8002cfa:	bdb0      	pop	{r4, r5, r7, pc}

08002cfc <SPI1_SendByte>:
{
    return wakeReason;
};

inline static uint8_t SPI1_SendByte(uint8_t data)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	0002      	movs	r2, r0
 8002d04:	1dfb      	adds	r3, r7, #7
 8002d06:	701a      	strb	r2, [r3, #0]
    uint32_t start_time = HAL_GetTick();
 8002d08:	f003 f964 	bl	8005fd4 <HAL_GetTick>
 8002d0c:	0003      	movs	r3, r0
 8002d0e:	60fb      	str	r3, [r7, #12]
    while (LL_SPI_IsActiveFlag_TXE(SPI1) == RESET)
 8002d10:	e00e      	b.n	8002d30 <SPI1_SendByte+0x34>
    {
        if ((HAL_GetTick() - start_time) > 1000)
 8002d12:	f003 f95f 	bl	8005fd4 <HAL_GetTick>
 8002d16:	0002      	movs	r2, r0
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	1ad2      	subs	r2, r2, r3
 8002d1c:	23fa      	movs	r3, #250	@ 0xfa
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d905      	bls.n	8002d30 <SPI1_SendByte+0x34>
        {
            print_error(__func__, __LINE__);
 8002d24:	4a1a      	ldr	r2, [pc, #104]	@ (8002d90 <SPI1_SendByte+0x94>)
 8002d26:	4b1b      	ldr	r3, [pc, #108]	@ (8002d94 <SPI1_SendByte+0x98>)
 8002d28:	0011      	movs	r1, r2
 8002d2a:	0018      	movs	r0, r3
 8002d2c:	f001 f852 	bl	8003dd4 <print_error>
    while (LL_SPI_IsActiveFlag_TXE(SPI1) == RESET)
 8002d30:	4b19      	ldr	r3, [pc, #100]	@ (8002d98 <SPI1_SendByte+0x9c>)
 8002d32:	0018      	movs	r0, r3
 8002d34:	f7ff fbb9 	bl	80024aa <LL_SPI_IsActiveFlag_TXE>
 8002d38:	1e03      	subs	r3, r0, #0
 8002d3a:	d0ea      	beq.n	8002d12 <SPI1_SendByte+0x16>
        }
    }

    LL_SPI_TransmitData8(SPI1, data);
 8002d3c:	1dfb      	adds	r3, r7, #7
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	4a15      	ldr	r2, [pc, #84]	@ (8002d98 <SPI1_SendByte+0x9c>)
 8002d42:	0019      	movs	r1, r3
 8002d44:	0010      	movs	r0, r2
 8002d46:	f7ff fbcd 	bl	80024e4 <LL_SPI_TransmitData8>

    start_time = HAL_GetTick();
 8002d4a:	f003 f943 	bl	8005fd4 <HAL_GetTick>
 8002d4e:	0003      	movs	r3, r0
 8002d50:	60fb      	str	r3, [r7, #12]
    while (LL_SPI_IsActiveFlag_RXNE(SPI1) == RESET)
 8002d52:	e00e      	b.n	8002d72 <SPI1_SendByte+0x76>
    {
        if ((HAL_GetTick() - start_time) > 1000)
 8002d54:	f003 f93e 	bl	8005fd4 <HAL_GetTick>
 8002d58:	0002      	movs	r2, r0
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	1ad2      	subs	r2, r2, r3
 8002d5e:	23fa      	movs	r3, #250	@ 0xfa
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d905      	bls.n	8002d72 <SPI1_SendByte+0x76>
        {
            print_error(__func__, __LINE__);
 8002d66:	4a0d      	ldr	r2, [pc, #52]	@ (8002d9c <SPI1_SendByte+0xa0>)
 8002d68:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <SPI1_SendByte+0x98>)
 8002d6a:	0011      	movs	r1, r2
 8002d6c:	0018      	movs	r0, r3
 8002d6e:	f001 f831 	bl	8003dd4 <print_error>
    while (LL_SPI_IsActiveFlag_RXNE(SPI1) == RESET)
 8002d72:	4b09      	ldr	r3, [pc, #36]	@ (8002d98 <SPI1_SendByte+0x9c>)
 8002d74:	0018      	movs	r0, r3
 8002d76:	f7ff fb87 	bl	8002488 <LL_SPI_IsActiveFlag_RXNE>
 8002d7a:	1e03      	subs	r3, r0, #0
 8002d7c:	d0ea      	beq.n	8002d54 <SPI1_SendByte+0x58>
        }
    }

    return LL_SPI_ReceiveData8(SPI1);
 8002d7e:	4b06      	ldr	r3, [pc, #24]	@ (8002d98 <SPI1_SendByte+0x9c>)
 8002d80:	0018      	movs	r0, r3
 8002d82:	f7ff fba3 	bl	80024cc <LL_SPI_ReceiveData8>
 8002d86:	0003      	movs	r3, r0
}
 8002d88:	0018      	movs	r0, r3
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	b004      	add	sp, #16
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	0000027a 	.word	0x0000027a
 8002d94:	0800ff44 	.word	0x0800ff44
 8002d98:	40013000 	.word	0x40013000
 8002d9c:	00000285 	.word	0x00000285

08002da0 <read_rtc_register>:

inline static uint8_t read_rtc_register(uint8_t reg_addr)
{
 8002da0:	b5b0      	push	{r4, r5, r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	0002      	movs	r2, r0
 8002da8:	1dfb      	adds	r3, r7, #7
 8002daa:	701a      	strb	r2, [r3, #0]
    uint8_t val;
    uint32_t primask_bit = utils_enter_critical_section();
 8002dac:	f000 f866 	bl	8002e7c <utils_enter_critical_section>
 8002db0:	0003      	movs	r3, r0
 8002db2:	60fb      	str	r3, [r7, #12]

    // #define AB1815_SPI_READ(offset) (127 & offset)		127 - 0x7F
    // #define AB1815_SPI_WRITE(offset) (128 | offset)  	128 - 0x80
    uint8_t addr = AB1815_SPI_READ(reg_addr);
 8002db4:	200b      	movs	r0, #11
 8002db6:	183b      	adds	r3, r7, r0
 8002db8:	1dfa      	adds	r2, r7, #7
 8002dba:	7812      	ldrb	r2, [r2, #0]
 8002dbc:	217f      	movs	r1, #127	@ 0x7f
 8002dbe:	400a      	ands	r2, r1
 8002dc0:	701a      	strb	r2, [r3, #0]
    RTC_L();
 8002dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8002e00 <read_rtc_register+0x60>)
 8002dc4:	2280      	movs	r2, #128	@ 0x80
 8002dc6:	05d2      	lsls	r2, r2, #23
 8002dc8:	619a      	str	r2, [r3, #24]
    SPI1_SendByte(addr);
 8002dca:	183b      	adds	r3, r7, r0
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	0018      	movs	r0, r3
 8002dd0:	f7ff ff94 	bl	8002cfc <SPI1_SendByte>
    val = SPI1_SendByte(0x00); // Send DUMMY to read data
 8002dd4:	250a      	movs	r5, #10
 8002dd6:	197c      	adds	r4, r7, r5
 8002dd8:	2000      	movs	r0, #0
 8002dda:	f7ff ff8f 	bl	8002cfc <SPI1_SendByte>
 8002dde:	0003      	movs	r3, r0
 8002de0:	7023      	strb	r3, [r4, #0]
    RTC_H();
 8002de2:	4b07      	ldr	r3, [pc, #28]	@ (8002e00 <read_rtc_register+0x60>)
 8002de4:	2280      	movs	r2, #128	@ 0x80
 8002de6:	01d2      	lsls	r2, r2, #7
 8002de8:	619a      	str	r2, [r3, #24]
    utils_exit_critical_section(primask_bit);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	0018      	movs	r0, r3
 8002dee:	f000 f854 	bl	8002e9a <utils_exit_critical_section>

    return val;
 8002df2:	197b      	adds	r3, r7, r5
 8002df4:	781b      	ldrb	r3, [r3, #0]
}
 8002df6:	0018      	movs	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	b004      	add	sp, #16
 8002dfc:	bdb0      	pop	{r4, r5, r7, pc}
 8002dfe:	46c0      	nop			@ (mov r8, r8)
 8002e00:	50000400 	.word	0x50000400

08002e04 <write_rtc_register>:

inline static uint8_t write_rtc_register(uint8_t offset, uint8_t buf)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	0002      	movs	r2, r0
 8002e0c:	1dfb      	adds	r3, r7, #7
 8002e0e:	701a      	strb	r2, [r3, #0]
 8002e10:	1dbb      	adds	r3, r7, #6
 8002e12:	1c0a      	adds	r2, r1, #0
 8002e14:	701a      	strb	r2, [r3, #0]
    // uint8_t address = AB1815_SPI_WRITE(offset);
    uint8_t address = offset | 0x80;
 8002e16:	230f      	movs	r3, #15
 8002e18:	18fb      	adds	r3, r7, r3
 8002e1a:	1dfa      	adds	r2, r7, #7
 8002e1c:	7812      	ldrb	r2, [r2, #0]
 8002e1e:	2180      	movs	r1, #128	@ 0x80
 8002e20:	4249      	negs	r1, r1
 8002e22:	430a      	orrs	r2, r1
 8002e24:	701a      	strb	r2, [r3, #0]
    uint32_t primask_bit = utils_enter_critical_section();
 8002e26:	f000 f829 	bl	8002e7c <utils_enter_critical_section>
 8002e2a:	0003      	movs	r3, r0
 8002e2c:	60bb      	str	r3, [r7, #8]

    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002e2e:	4b12      	ldr	r3, [pc, #72]	@ (8002e78 <write_rtc_register+0x74>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2240      	movs	r2, #64	@ 0x40
 8002e34:	4013      	ands	r3, r2
 8002e36:	d105      	bne.n	8002e44 <write_rtc_register+0x40>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 8002e38:	4b0f      	ldr	r3, [pc, #60]	@ (8002e78 <write_rtc_register+0x74>)
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	4b0e      	ldr	r3, [pc, #56]	@ (8002e78 <write_rtc_register+0x74>)
 8002e3e:	2140      	movs	r1, #64	@ 0x40
 8002e40:	430a      	orrs	r2, r1
 8002e42:	601a      	str	r2, [r3, #0]
    }
    spi_select_slave(0);
 8002e44:	2000      	movs	r0, #0
 8002e46:	f7ff fb5f 	bl	8002508 <spi_select_slave>
    SPI1_SendByte(address);
 8002e4a:	230f      	movs	r3, #15
 8002e4c:	18fb      	adds	r3, r7, r3
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	0018      	movs	r0, r3
 8002e52:	f7ff ff53 	bl	8002cfc <SPI1_SendByte>
    SPI1_SendByte(buf); // Send Data to write
 8002e56:	1dbb      	adds	r3, r7, #6
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	0018      	movs	r0, r3
 8002e5c:	f7ff ff4e 	bl	8002cfc <SPI1_SendByte>

    spi_select_slave(1);
 8002e60:	2001      	movs	r0, #1
 8002e62:	f7ff fb51 	bl	8002508 <spi_select_slave>
    utils_exit_critical_section(primask_bit);
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	0018      	movs	r0, r3
 8002e6a:	f000 f816 	bl	8002e9a <utils_exit_critical_section>
    return 1;
 8002e6e:	2301      	movs	r3, #1
};
 8002e70:	0018      	movs	r0, r3
 8002e72:	46bd      	mov	sp, r7
 8002e74:	b004      	add	sp, #16
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40013000 	.word	0x40013000

08002e7c <utils_enter_critical_section>:
		printf("# 0x%02x: 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x 0x%02x\r\n", pos, buffer[0], buffer[1], buffer[2], buffer[3], buffer[4], buffer[5], buffer[6], buffer[7]);
	}
}

static inline uint32_t utils_enter_critical_section(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002e82:	f3ef 8310 	mrs	r3, PRIMASK
 8002e86:	603b      	str	r3, [r7, #0]
  return(result);
 8002e88:	683b      	ldr	r3, [r7, #0]
    uint32_t primask_bit = __get_PRIMASK();
 8002e8a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e8c:	b672      	cpsid	i
}
 8002e8e:	46c0      	nop			@ (mov r8, r8)
    __disable_irq();
    return primask_bit;
 8002e90:	687b      	ldr	r3, [r7, #4]
}
 8002e92:	0018      	movs	r0, r3
 8002e94:	46bd      	mov	sp, r7
 8002e96:	b002      	add	sp, #8
 8002e98:	bd80      	pop	{r7, pc}

08002e9a <utils_exit_critical_section>:

static inline void utils_exit_critical_section(uint32_t primask_bit)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b084      	sub	sp, #16
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f383 8810 	msr	PRIMASK, r3
}
 8002eac:	46c0      	nop			@ (mov r8, r8)
    __set_PRIMASK(primask_bit);
}
 8002eae:	46c0      	nop			@ (mov r8, r8)
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	b004      	add	sp, #16
 8002eb4:	bd80      	pop	{r7, pc}
	...

08002eb8 <readRegisters>:
};

// #########################################################################

bool readRegisters(uint8_t offset, uint8_t *buf, uint8_t length)
{
 8002eb8:	b590      	push	{r4, r7, lr}
 8002eba:	b087      	sub	sp, #28
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6039      	str	r1, [r7, #0]
 8002ec0:	0011      	movs	r1, r2
 8002ec2:	1dfb      	adds	r3, r7, #7
 8002ec4:	1c02      	adds	r2, r0, #0
 8002ec6:	701a      	strb	r2, [r3, #0]
 8002ec8:	1dbb      	adds	r3, r7, #6
 8002eca:	1c0a      	adds	r2, r1, #0
 8002ecc:	701a      	strb	r2, [r3, #0]
    uint8_t address = AB1815_SPI_READ(offset);
 8002ece:	2313      	movs	r3, #19
 8002ed0:	18fb      	adds	r3, r7, r3
 8002ed2:	1dfa      	adds	r2, r7, #7
 8002ed4:	7812      	ldrb	r2, [r2, #0]
 8002ed6:	217f      	movs	r1, #127	@ 0x7f
 8002ed8:	400a      	ands	r2, r1
 8002eda:	701a      	strb	r2, [r3, #0]
    uint32_t primask_bit = utils_enter_critical_section();
 8002edc:	f7ff ffce 	bl	8002e7c <utils_enter_critical_section>
 8002ee0:	0003      	movs	r3, r0
 8002ee2:	60fb      	str	r3, [r7, #12]
    spi_select_slave(0);
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	f7ff fb0f 	bl	8002508 <spi_select_slave>

    unsigned int i = 0;
 8002eea:	2300      	movs	r3, #0
 8002eec:	617b      	str	r3, [r7, #20]
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002eee:	4b16      	ldr	r3, [pc, #88]	@ (8002f48 <readRegisters+0x90>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2240      	movs	r2, #64	@ 0x40
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	d105      	bne.n	8002f04 <readRegisters+0x4c>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 8002ef8:	4b13      	ldr	r3, [pc, #76]	@ (8002f48 <readRegisters+0x90>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4b12      	ldr	r3, [pc, #72]	@ (8002f48 <readRegisters+0x90>)
 8002efe:	2140      	movs	r1, #64	@ 0x40
 8002f00:	430a      	orrs	r2, r1
 8002f02:	601a      	str	r2, [r3, #0]
    }

    SPI1_SendByte(address);
 8002f04:	2313      	movs	r3, #19
 8002f06:	18fb      	adds	r3, r7, r3
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	f7ff fef6 	bl	8002cfc <SPI1_SendByte>
    while (i < length)
 8002f10:	e009      	b.n	8002f26 <readRegisters+0x6e>
    {
        buf[i++] = SPI1_SendByte(0x00); // Send DUMMY to read data
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	1c5a      	adds	r2, r3, #1
 8002f16:	617a      	str	r2, [r7, #20]
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	18d4      	adds	r4, r2, r3
 8002f1c:	2000      	movs	r0, #0
 8002f1e:	f7ff feed 	bl	8002cfc <SPI1_SendByte>
 8002f22:	0003      	movs	r3, r0
 8002f24:	7023      	strb	r3, [r4, #0]
    while (i < length)
 8002f26:	1dbb      	adds	r3, r7, #6
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	697a      	ldr	r2, [r7, #20]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d3f0      	bcc.n	8002f12 <readRegisters+0x5a>
    }

    spi_select_slave(1);
 8002f30:	2001      	movs	r0, #1
 8002f32:	f7ff fae9 	bl	8002508 <spi_select_slave>
    utils_exit_critical_section(primask_bit);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	0018      	movs	r0, r3
 8002f3a:	f7ff ffae 	bl	8002e9a <utils_exit_critical_section>
    return true;
 8002f3e:	2301      	movs	r3, #1
};
 8002f40:	0018      	movs	r0, r3
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b007      	add	sp, #28
 8002f46:	bd90      	pop	{r4, r7, pc}
 8002f48:	40013000 	.word	0x40013000

08002f4c <writeRegisters>:

// ##########################################################################
bool writeRegisters(uint8_t offset, uint8_t *buf, uint8_t length)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6039      	str	r1, [r7, #0]
 8002f54:	0011      	movs	r1, r2
 8002f56:	1dfb      	adds	r3, r7, #7
 8002f58:	1c02      	adds	r2, r0, #0
 8002f5a:	701a      	strb	r2, [r3, #0]
 8002f5c:	1dbb      	adds	r3, r7, #6
 8002f5e:	1c0a      	adds	r2, r1, #0
 8002f60:	701a      	strb	r2, [r3, #0]
    uint8_t address = AB1815_SPI_WRITE(offset);
 8002f62:	230e      	movs	r3, #14
 8002f64:	18fb      	adds	r3, r7, r3
 8002f66:	1dfa      	adds	r2, r7, #7
 8002f68:	7812      	ldrb	r2, [r2, #0]
 8002f6a:	2180      	movs	r1, #128	@ 0x80
 8002f6c:	4249      	negs	r1, r1
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	701a      	strb	r2, [r3, #0]

    uint32_t primask_bit = utils_enter_critical_section();
 8002f72:	f7ff ff83 	bl	8002e7c <utils_enter_critical_section>
 8002f76:	0003      	movs	r3, r0
 8002f78:	60bb      	str	r3, [r7, #8]
    spi_select_slave(0);
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	f7ff fac4 	bl	8002508 <spi_select_slave>

    uint8_t i = 0;
 8002f80:	230f      	movs	r3, #15
 8002f82:	18fb      	adds	r3, r7, r3
 8002f84:	2200      	movs	r2, #0
 8002f86:	701a      	strb	r2, [r3, #0]
    if (!((SPI1)->CR1 & SPI_CR1_SPE))
 8002f88:	4b18      	ldr	r3, [pc, #96]	@ (8002fec <writeRegisters+0xa0>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2240      	movs	r2, #64	@ 0x40
 8002f8e:	4013      	ands	r3, r2
 8002f90:	d105      	bne.n	8002f9e <writeRegisters+0x52>
    {
        SPI1->CR1 |= SPI_CR1_SPE;
 8002f92:	4b16      	ldr	r3, [pc, #88]	@ (8002fec <writeRegisters+0xa0>)
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	4b15      	ldr	r3, [pc, #84]	@ (8002fec <writeRegisters+0xa0>)
 8002f98:	2140      	movs	r1, #64	@ 0x40
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	601a      	str	r2, [r3, #0]
    }

    SPI1_SendByte(address);
 8002f9e:	230e      	movs	r3, #14
 8002fa0:	18fb      	adds	r3, r7, r3
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f7ff fea9 	bl	8002cfc <SPI1_SendByte>
    while (i < length)
 8002faa:	e00c      	b.n	8002fc6 <writeRegisters+0x7a>
    {
        SPI1_SendByte(buf[i++]); // Send Data to write
 8002fac:	220f      	movs	r2, #15
 8002fae:	18bb      	adds	r3, r7, r2
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	18ba      	adds	r2, r7, r2
 8002fb4:	1c59      	adds	r1, r3, #1
 8002fb6:	7011      	strb	r1, [r2, #0]
 8002fb8:	001a      	movs	r2, r3
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	189b      	adds	r3, r3, r2
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f7ff fe9b 	bl	8002cfc <SPI1_SendByte>
    while (i < length)
 8002fc6:	230f      	movs	r3, #15
 8002fc8:	18fa      	adds	r2, r7, r3
 8002fca:	1dbb      	adds	r3, r7, #6
 8002fcc:	7812      	ldrb	r2, [r2, #0]
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d3eb      	bcc.n	8002fac <writeRegisters+0x60>
    }

    spi_select_slave(1); // set 1
 8002fd4:	2001      	movs	r0, #1
 8002fd6:	f7ff fa97 	bl	8002508 <spi_select_slave>
    utils_exit_critical_section(primask_bit);
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f7ff ff5c 	bl	8002e9a <utils_exit_critical_section>
    return true;
 8002fe2:	2301      	movs	r3, #1
};
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	b004      	add	sp, #16
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40013000 	.word	0x40013000

08002ff0 <read>:
{
    return setWDT(-1);
}

uint8_t read(uint8_t reg)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	0002      	movs	r2, r0
 8002ff8:	1dfb      	adds	r3, r7, #7
 8002ffa:	701a      	strb	r2, [r3, #0]
    return read_rtc_register(reg);
 8002ffc:	1dfb      	adds	r3, r7, #7
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	0018      	movs	r0, r3
 8003002:	f7ff fecd 	bl	8002da0 <read_rtc_register>
 8003006:	0003      	movs	r3, r0
}
 8003008:	0018      	movs	r0, r3
 800300a:	46bd      	mov	sp, r7
 800300c:	b002      	add	sp, #8
 800300e:	bd80      	pop	{r7, pc}

08003010 <write>:

uint8_t write(uint8_t reg, uint8_t value)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	0002      	movs	r2, r0
 8003018:	1dfb      	adds	r3, r7, #7
 800301a:	701a      	strb	r2, [r3, #0]
 800301c:	1dbb      	adds	r3, r7, #6
 800301e:	1c0a      	adds	r2, r1, #0
 8003020:	701a      	strb	r2, [r3, #0]
    return write_rtc_register(reg, value);
 8003022:	1dbb      	adds	r3, r7, #6
 8003024:	781a      	ldrb	r2, [r3, #0]
 8003026:	1dfb      	adds	r3, r7, #7
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	0011      	movs	r1, r2
 800302c:	0018      	movs	r0, r3
 800302e:	f7ff fee9 	bl	8002e04 <write_rtc_register>
 8003032:	0003      	movs	r3, r0
}
 8003034:	0018      	movs	r0, r3
 8003036:	46bd      	mov	sp, r7
 8003038:	b002      	add	sp, #8
 800303a:	bd80      	pop	{r7, pc}

0800303c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	4a05      	ldr	r2, [pc, #20]	@ (8003060 <LL_ADC_EnableInternalRegulator+0x24>)
 800304a:	4013      	ands	r3, r2
 800304c:	2280      	movs	r2, #128	@ 0x80
 800304e:	0552      	lsls	r2, r2, #21
 8003050:	431a      	orrs	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003056:	46c0      	nop			@ (mov r8, r8)
 8003058:	46bd      	mov	sp, r7
 800305a:	b002      	add	sp, #8
 800305c:	bd80      	pop	{r7, pc}
 800305e:	46c0      	nop			@ (mov r8, r8)
 8003060:	6fffffe8 	.word	0x6fffffe8

08003064 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	4a04      	ldr	r2, [pc, #16]	@ (8003084 <LL_ADC_Enable+0x20>)
 8003072:	4013      	ands	r3, r2
 8003074:	2201      	movs	r2, #1
 8003076:	431a      	orrs	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800307c:	46c0      	nop			@ (mov r8, r8)
 800307e:	46bd      	mov	sp, r7
 8003080:	b002      	add	sp, #8
 8003082:	bd80      	pop	{r7, pc}
 8003084:	7fffffe8 	.word	0x7fffffe8

08003088 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	2201      	movs	r2, #1
 8003096:	4013      	ands	r3, r2
 8003098:	2b01      	cmp	r3, #1
 800309a:	d101      	bne.n	80030a0 <LL_ADC_IsEnabled+0x18>
 800309c:	2301      	movs	r3, #1
 800309e:	e000      	b.n	80030a2 <LL_ADC_IsEnabled+0x1a>
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	0018      	movs	r0, r3
 80030a4:	46bd      	mov	sp, r7
 80030a6:	b002      	add	sp, #8
 80030a8:	bd80      	pop	{r7, pc}

080030aa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b082      	sub	sp, #8
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	2202      	movs	r2, #2
 80030b8:	4013      	ands	r3, r2
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d101      	bne.n	80030c2 <LL_ADC_IsDisableOngoing+0x18>
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <LL_ADC_IsDisableOngoing+0x1a>
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	0018      	movs	r0, r3
 80030c6:	46bd      	mov	sp, r7
 80030c8:	b002      	add	sp, #8
 80030ca:	bd80      	pop	{r7, pc}

080030cc <LL_ADC_StartCalibration>:
  * @rmtoll CR       ADCAL          LL_ADC_StartCalibration
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	4a05      	ldr	r2, [pc, #20]	@ (80030f0 <LL_ADC_StartCalibration+0x24>)
 80030da:	4013      	ands	r3, r2
 80030dc:	2280      	movs	r2, #128	@ 0x80
 80030de:	0612      	lsls	r2, r2, #24
 80030e0:	431a      	orrs	r2, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL);
}
 80030e6:	46c0      	nop			@ (mov r8, r8)
 80030e8:	46bd      	mov	sp, r7
 80030ea:	b002      	add	sp, #8
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	46c0      	nop			@ (mov r8, r8)
 80030f0:	7fffffe8 	.word	0x7fffffe8

080030f4 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(const ADC_TypeDef *ADCx)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	0fdb      	lsrs	r3, r3, #31
 8003102:	07da      	lsls	r2, r3, #31
 8003104:	2380      	movs	r3, #128	@ 0x80
 8003106:	061b      	lsls	r3, r3, #24
 8003108:	429a      	cmp	r2, r3
 800310a:	d101      	bne.n	8003110 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800310c:	2301      	movs	r3, #1
 800310e:	e000      	b.n	8003112 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8003110:	2300      	movs	r3, #0
}
 8003112:	0018      	movs	r0, r3
 8003114:	46bd      	mov	sp, r7
 8003116:	b002      	add	sp, #8
 8003118:	bd80      	pop	{r7, pc}
	...

0800311c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	4a04      	ldr	r2, [pc, #16]	@ (800313c <LL_ADC_REG_StartConversion+0x20>)
 800312a:	4013      	ands	r3, r2
 800312c:	2204      	movs	r2, #4
 800312e:	431a      	orrs	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003134:	46c0      	nop			@ (mov r8, r8)
 8003136:	46bd      	mov	sp, r7
 8003138:	b002      	add	sp, #8
 800313a:	bd80      	pop	{r7, pc}
 800313c:	7fffffe8 	.word	0x7fffffe8

08003140 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	2204      	movs	r2, #4
 800314e:	4013      	ands	r3, r2
 8003150:	2b04      	cmp	r3, #4
 8003152:	d101      	bne.n	8003158 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003154:	2301      	movs	r3, #1
 8003156:	e000      	b.n	800315a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003158:	2300      	movs	r3, #0
}
 800315a:	0018      	movs	r0, r3
 800315c:	46bd      	mov	sp, r7
 800315e:	b002      	add	sp, #8
 8003160:	bd80      	pop	{r7, pc}

08003162 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       DATA           LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(const ADC_TypeDef *ADCx)
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b082      	sub	sp, #8
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA) & 0x00000FFFUL);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316e:	b29b      	uxth	r3, r3
 8003170:	051b      	lsls	r3, r3, #20
 8003172:	0d1b      	lsrs	r3, r3, #20
 8003174:	b29b      	uxth	r3, r3
}
 8003176:	0018      	movs	r0, r3
 8003178:	46bd      	mov	sp, r7
 800317a:	b002      	add	sp, #8
 800317c:	bd80      	pop	{r7, pc}

0800317e <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(const ADC_TypeDef *ADCx)
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b082      	sub	sp, #8
 8003182:	af00      	add	r7, sp, #0
 8003184:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2201      	movs	r2, #1
 800318c:	4013      	ands	r3, r2
 800318e:	2b01      	cmp	r3, #1
 8003190:	d101      	bne.n	8003196 <LL_ADC_IsActiveFlag_ADRDY+0x18>
 8003192:	2301      	movs	r3, #1
 8003194:	e000      	b.n	8003198 <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 8003196:	2300      	movs	r3, #0
}
 8003198:	0018      	movs	r0, r3
 800319a:	46bd      	mov	sp, r7
 800319c:	b002      	add	sp, #8
 800319e:	bd80      	pop	{r7, pc}

080031a0 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2204      	movs	r2, #4
 80031ae:	4013      	ands	r3, r2
 80031b0:	2b04      	cmp	r3, #4
 80031b2:	d101      	bne.n	80031b8 <LL_ADC_IsActiveFlag_EOC+0x18>
 80031b4:	2301      	movs	r3, #1
 80031b6:	e000      	b.n	80031ba <LL_ADC_IsActiveFlag_EOC+0x1a>
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	0018      	movs	r0, r3
 80031bc:	46bd      	mov	sp, r7
 80031be:	b002      	add	sp, #8
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b082      	sub	sp, #8
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2204      	movs	r2, #4
 80031ce:	601a      	str	r2, [r3, #0]
}
 80031d0:	46c0      	nop			@ (mov r8, r8)
 80031d2:	46bd      	mov	sp, r7
 80031d4:	b002      	add	sp, #8
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80031de:	1d3b      	adds	r3, r7, #4
 80031e0:	0018      	movs	r0, r3
 80031e2:	230c      	movs	r3, #12
 80031e4:	001a      	movs	r2, r3
 80031e6:	2100      	movs	r1, #0
 80031e8:	f00a fd08 	bl	800dbfc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 80031ec:	4b32      	ldr	r3, [pc, #200]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 80031ee:	4a33      	ldr	r2, [pc, #204]	@ (80032bc <MX_ADC1_Init+0xe4>)
 80031f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80031f2:	4b31      	ldr	r3, [pc, #196]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 80031f4:	22c0      	movs	r2, #192	@ 0xc0
 80031f6:	0612      	lsls	r2, r2, #24
 80031f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80031fa:	4b2f      	ldr	r3, [pc, #188]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003200:	4b2d      	ldr	r3, [pc, #180]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003202:	2200      	movs	r2, #0
 8003204:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003206:	4b2c      	ldr	r3, [pc, #176]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003208:	2200      	movs	r2, #0
 800320a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800320c:	4b2a      	ldr	r3, [pc, #168]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800320e:	2204      	movs	r2, #4
 8003210:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003212:	4b29      	ldr	r3, [pc, #164]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003214:	2200      	movs	r2, #0
 8003216:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003218:	4b27      	ldr	r3, [pc, #156]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800321a:	2200      	movs	r2, #0
 800321c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800321e:	4b26      	ldr	r3, [pc, #152]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003220:	2200      	movs	r2, #0
 8003222:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8003224:	4b24      	ldr	r3, [pc, #144]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003226:	2201      	movs	r2, #1
 8003228:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800322a:	4b23      	ldr	r3, [pc, #140]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800322c:	2220      	movs	r2, #32
 800322e:	2100      	movs	r1, #0
 8003230:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003232:	4b21      	ldr	r3, [pc, #132]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003234:	2200      	movs	r2, #0
 8003236:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003238:	4b1f      	ldr	r3, [pc, #124]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800323a:	2200      	movs	r2, #0
 800323c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800323e:	4b1e      	ldr	r3, [pc, #120]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003240:	222c      	movs	r2, #44	@ 0x2c
 8003242:	2100      	movs	r1, #0
 8003244:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003246:	4b1c      	ldr	r3, [pc, #112]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003248:	2200      	movs	r2, #0
 800324a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_19CYCLES_5;
 800324c:	4b1a      	ldr	r3, [pc, #104]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800324e:	2204      	movs	r2, #4
 8003250:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 8003252:	4b19      	ldr	r3, [pc, #100]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003254:	2206      	movs	r2, #6
 8003256:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 8003258:	4b17      	ldr	r3, [pc, #92]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800325a:	223c      	movs	r2, #60	@ 0x3c
 800325c:	2101      	movs	r1, #1
 800325e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 8003260:	4b15      	ldr	r3, [pc, #84]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003262:	2208      	movs	r2, #8
 8003264:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 8003266:	4b14      	ldr	r3, [pc, #80]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003268:	2260      	movs	r2, #96	@ 0x60
 800326a:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800326c:	4b12      	ldr	r3, [pc, #72]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800326e:	2200      	movs	r2, #0
 8003270:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003272:	4b11      	ldr	r3, [pc, #68]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 8003274:	2200      	movs	r2, #0
 8003276:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003278:	4b0f      	ldr	r3, [pc, #60]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800327a:	0018      	movs	r0, r3
 800327c:	f002 ffd4 	bl	8006228 <HAL_ADC_Init>
 8003280:	1e03      	subs	r3, r0, #0
 8003282:	d001      	beq.n	8003288 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8003284:	f000 fe22 	bl	8003ecc <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8003288:	1d3b      	adds	r3, r7, #4
 800328a:	4a0d      	ldr	r2, [pc, #52]	@ (80032c0 <MX_ADC1_Init+0xe8>)
 800328c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800328e:	1d3b      	adds	r3, r7, #4
 8003290:	2200      	movs	r2, #0
 8003292:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8003294:	1d3b      	adds	r3, r7, #4
 8003296:	2200      	movs	r2, #0
 8003298:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800329a:	1d3a      	adds	r2, r7, #4
 800329c:	4b06      	ldr	r3, [pc, #24]	@ (80032b8 <MX_ADC1_Init+0xe0>)
 800329e:	0011      	movs	r1, r2
 80032a0:	0018      	movs	r0, r3
 80032a2:	f003 f969 	bl	8006578 <HAL_ADC_ConfigChannel>
 80032a6:	1e03      	subs	r3, r0, #0
 80032a8:	d001      	beq.n	80032ae <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 80032aa:	f000 fe0f 	bl	8003ecc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 80032ae:	46c0      	nop			@ (mov r8, r8)
 80032b0:	46bd      	mov	sp, r7
 80032b2:	b004      	add	sp, #16
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	46c0      	nop			@ (mov r8, r8)
 80032b8:	20000364 	.word	0x20000364
 80032bc:	40012400 	.word	0x40012400
 80032c0:	b0001000 	.word	0xb0001000

080032c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef *adcHandle)
{
 80032c4:	b590      	push	{r4, r7, lr}
 80032c6:	b095      	sub	sp, #84	@ 0x54
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032cc:	240c      	movs	r4, #12
 80032ce:	193b      	adds	r3, r7, r4
 80032d0:	0018      	movs	r0, r3
 80032d2:	2344      	movs	r3, #68	@ 0x44
 80032d4:	001a      	movs	r2, r3
 80032d6:	2100      	movs	r1, #0
 80032d8:	f00a fc90 	bl	800dbfc <memset>
  if (adcHandle->Instance == ADC1)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a11      	ldr	r2, [pc, #68]	@ (8003328 <HAL_ADC_MspInit+0x64>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d11c      	bne.n	8003320 <HAL_ADC_MspInit+0x5c>

    /* USER CODE END ADC1_MspInit 0 */

    /** Initializes the peripherals clocks
     */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80032e6:	193b      	adds	r3, r7, r4
 80032e8:	2280      	movs	r2, #128	@ 0x80
 80032ea:	01d2      	lsls	r2, r2, #7
 80032ec:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80032ee:	193b      	adds	r3, r7, r4
 80032f0:	2200      	movs	r2, #0
 80032f2:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032f4:	193b      	adds	r3, r7, r4
 80032f6:	0018      	movs	r0, r3
 80032f8:	f004 fcda 	bl	8007cb0 <HAL_RCCEx_PeriphCLKConfig>
 80032fc:	1e03      	subs	r3, r0, #0
 80032fe:	d001      	beq.n	8003304 <HAL_ADC_MspInit+0x40>
    {
      Error_Handler();
 8003300:	f000 fde4 	bl	8003ecc <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003304:	4b09      	ldr	r3, [pc, #36]	@ (800332c <HAL_ADC_MspInit+0x68>)
 8003306:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003308:	4b08      	ldr	r3, [pc, #32]	@ (800332c <HAL_ADC_MspInit+0x68>)
 800330a:	2180      	movs	r1, #128	@ 0x80
 800330c:	0349      	lsls	r1, r1, #13
 800330e:	430a      	orrs	r2, r1
 8003310:	661a      	str	r2, [r3, #96]	@ 0x60
 8003312:	4b06      	ldr	r3, [pc, #24]	@ (800332c <HAL_ADC_MspInit+0x68>)
 8003314:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003316:	2380      	movs	r3, #128	@ 0x80
 8003318:	035b      	lsls	r3, r3, #13
 800331a:	4013      	ands	r3, r2
 800331c:	60bb      	str	r3, [r7, #8]
 800331e:	68bb      	ldr	r3, [r7, #8]
    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003320:	46c0      	nop			@ (mov r8, r8)
 8003322:	46bd      	mov	sp, r7
 8003324:	b015      	add	sp, #84	@ 0x54
 8003326:	bd90      	pop	{r4, r7, pc}
 8003328:	40012400 	.word	0x40012400
 800332c:	40021000 	.word	0x40021000

08003330 <get_vbat>:
/* USER CODE BEGIN 1 */

// >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

uint32_t get_vbat(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0
  // printf("get_vbat\n");
  uint32_t Vdda;

  if (ubAdcGrpRegularUnitaryConvStatus != 0)
 8003336:	4b15      	ldr	r3, [pc, #84]	@ (800338c <get_vbat+0x5c>)
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	b2db      	uxtb	r3, r3
 800333c:	2b00      	cmp	r3, #0
 800333e:	d003      	beq.n	8003348 <get_vbat+0x18>
  {
    ubAdcGrpRegularUnitaryConvStatus = 0;
 8003340:	4b12      	ldr	r3, [pc, #72]	@ (800338c <get_vbat+0x5c>)
 8003342:	2200      	movs	r2, #0
 8003344:	701a      	strb	r2, [r3, #0]
 8003346:	e001      	b.n	800334c <get_vbat+0x1c>
  }
  else
  {
    Error_Handler();
 8003348:	f000 fdc0 	bl	8003ecc <Error_Handler>
  }

  /* Init variable containing ADC conversion data */
  uhADCxConvertedData = VAR_CONVERTED_DATA_INIT_VALUE; // VAR_CONVERTED_DATA_INIT_VALUE
 800334c:	4b10      	ldr	r3, [pc, #64]	@ (8003390 <get_vbat+0x60>)
 800334e:	2280      	movs	r2, #128	@ 0x80
 8003350:	0152      	lsls	r2, r2, #5
 8003352:	801a      	strh	r2, [r3, #0]

  /* Perform ADC group regular conversion start, poll for conversion        */
  /* completion.                                                            */
  ConversionStartPoll_ADC_GrpRegular();
 8003354:	f000 f874 	bl	8003440 <ConversionStartPoll_ADC_GrpRegular>

  /* Retrieve ADC conversion data */
  /* (data scale corresponds to ADC resolution: 12 bits) */
  uhADCxConvertedData = LL_ADC_REG_ReadConversionData12(ADC1);
 8003358:	4b0e      	ldr	r3, [pc, #56]	@ (8003394 <get_vbat+0x64>)
 800335a:	0018      	movs	r0, r3
 800335c:	f7ff ff01 	bl	8003162 <LL_ADC_REG_ReadConversionData12>
 8003360:	0003      	movs	r3, r0
 8003362:	001a      	movs	r2, r3
 8003364:	4b0a      	ldr	r3, [pc, #40]	@ (8003390 <get_vbat+0x60>)
 8003366:	801a      	strh	r2, [r3, #0]

  /* Update status variable of ADC unitary conversion */
  ubAdcGrpRegularUnitaryConvStatus = 1;
 8003368:	4b08      	ldr	r3, [pc, #32]	@ (800338c <get_vbat+0x5c>)
 800336a:	2201      	movs	r2, #1
 800336c:	701a      	strb	r2, [r3, #0]

  /* Computation of ADC conversions raw data to physical values           */
  /* using LL ADC driver helper macro.                                    */
  // printf("uhADCxConvertedData:  %d\n", uhADCxConvertedData);

  Vdda = 1220 * 4096 / uhADCxConvertedData;
 800336e:	4b08      	ldr	r3, [pc, #32]	@ (8003390 <get_vbat+0x60>)
 8003370:	881b      	ldrh	r3, [r3, #0]
 8003372:	b29b      	uxth	r3, r3
 8003374:	0019      	movs	r1, r3
 8003376:	4808      	ldr	r0, [pc, #32]	@ (8003398 <get_vbat+0x68>)
 8003378:	f7fc ff6c 	bl	8000254 <__divsi3>
 800337c:	0003      	movs	r3, r0
 800337e:	607b      	str	r3, [r7, #4]
  // printf("Vdda = %d\n", Vdda);
  return Vdda;
 8003380:	687b      	ldr	r3, [r7, #4]
}
 8003382:	0018      	movs	r0, r3
 8003384:	46bd      	mov	sp, r7
 8003386:	b002      	add	sp, #8
 8003388:	bd80      	pop	{r7, pc}
 800338a:	46c0      	nop			@ (mov r8, r8)
 800338c:	20000002 	.word	0x20000002
 8003390:	20000000 	.word	0x20000000
 8003394:	40012400 	.word	0x40012400
 8003398:	004c4000 	.word	0x004c4000

0800339c <Activate_ADC>:
 *                 after this function
 * @param  None
 * @retval None
 */
void Activate_ADC(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
  __IO uint32_t wait_loop_index = 0;
 80033a2:	2300      	movs	r3, #0
 80033a4:	607b      	str	r3, [r7, #4]
  /*       implemented anyway to show the best practice usages                */
  /*       corresponding to reference manual procedure.                       */
  /*       Software can be optimized by removing some of these checks, if     */
  /*       they are not relevant considering previous settings and actions    */
  /*       in user application.                                               */
  if (LL_ADC_IsEnabled(ADC1) == 0)
 80033a6:	4b23      	ldr	r3, [pc, #140]	@ (8003434 <Activate_ADC+0x98>)
 80033a8:	0018      	movs	r0, r3
 80033aa:	f7ff fe6d 	bl	8003088 <LL_ADC_IsEnabled>
 80033ae:	1e03      	subs	r3, r0, #0
 80033b0:	d13b      	bne.n	800342a <Activate_ADC+0x8e>
  {
    /* Disable ADC deep power down (enabled by default after reset state) */
    // LL_ADC_DisableDeepPowerDown(ADC1);

    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(ADC1);
 80033b2:	4b20      	ldr	r3, [pc, #128]	@ (8003434 <Activate_ADC+0x98>)
 80033b4:	0018      	movs	r0, r3
 80033b6:	f7ff fe41 	bl	800303c <LL_ADC_EnableInternalRegulator>
    /* Compute number of CPU cycles to wait for, from delay in us.            */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    /* Note: If system core clock frequency is below 200kHz, wait time        */
    /*       is only a few CPU processing cycles.                             */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 80033ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003438 <Activate_ADC+0x9c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	491f      	ldr	r1, [pc, #124]	@ (800343c <Activate_ADC+0xa0>)
 80033c0:	0018      	movs	r0, r3
 80033c2:	f7fc febd 	bl	8000140 <__udivsi3>
 80033c6:	0003      	movs	r3, r0
 80033c8:	001a      	movs	r2, r3
 80033ca:	0013      	movs	r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	189b      	adds	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	210a      	movs	r1, #10
 80033d4:	0018      	movs	r0, r3
 80033d6:	f7fc feb3 	bl	8000140 <__udivsi3>
 80033da:	0003      	movs	r3, r0
 80033dc:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 80033de:	e002      	b.n	80033e6 <Activate_ADC+0x4a>
    {
      wait_loop_index--;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	3b01      	subs	r3, #1
 80033e4:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d1f9      	bne.n	80033e0 <Activate_ADC+0x44>
    }

    /* Run ADC self calibration */
    LL_ADC_StartCalibration(ADC1);
 80033ec:	4b11      	ldr	r3, [pc, #68]	@ (8003434 <Activate_ADC+0x98>)
 80033ee:	0018      	movs	r0, r3
 80033f0:	f7ff fe6c 	bl	80030cc <LL_ADC_StartCalibration>
/* Poll for ADC effectively calibrated */
#if (USE_TIMEOUT == 1)
    Timeout = ADC_CALIBRATION_TIMEOUT_MS;
#endif /* USE_TIMEOUT */

    while (LL_ADC_IsCalibrationOnGoing(ADC1) != 0)
 80033f4:	46c0      	nop			@ (mov r8, r8)
 80033f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003434 <Activate_ADC+0x98>)
 80033f8:	0018      	movs	r0, r3
 80033fa:	f7ff fe7b 	bl	80030f4 <LL_ADC_IsCalibrationOnGoing>
 80033fe:	1e03      	subs	r3, r0, #0
 8003400:	d1f9      	bne.n	80033f6 <Activate_ADC+0x5a>
    }

    /* Delay between ADC end of calibration and ADC enable.                   */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles (depends on compilation optimization).     */
    wait_loop_index = (ADC_DELAY_CALIB_ENABLE_CPU_CYCLES >> 1);
 8003402:	2320      	movs	r3, #32
 8003404:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 8003406:	e002      	b.n	800340e <Activate_ADC+0x72>
    {
      wait_loop_index--;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3b01      	subs	r3, #1
 800340c:	607b      	str	r3, [r7, #4]
    while (wait_loop_index != 0)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1f9      	bne.n	8003408 <Activate_ADC+0x6c>
    }

    /* Enable ADC */
    LL_ADC_Enable(ADC1);
 8003414:	4b07      	ldr	r3, [pc, #28]	@ (8003434 <Activate_ADC+0x98>)
 8003416:	0018      	movs	r0, r3
 8003418:	f7ff fe24 	bl	8003064 <LL_ADC_Enable>
/* Poll for ADC ready to convert */
#if (USE_TIMEOUT == 1)
    Timeout = ADC_ENABLE_TIMEOUT_MS;
#endif /* USE_TIMEOUT */

    while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == 0)
 800341c:	46c0      	nop			@ (mov r8, r8)
 800341e:	4b05      	ldr	r3, [pc, #20]	@ (8003434 <Activate_ADC+0x98>)
 8003420:	0018      	movs	r0, r3
 8003422:	f7ff feac 	bl	800317e <LL_ADC_IsActiveFlag_ADRDY>
 8003426:	1e03      	subs	r3, r0, #0
 8003428:	d0f9      	beq.n	800341e <Activate_ADC+0x82>
  /*## Operation on ADC hierarchical scope: ADC group injected ###############*/
  /* Note: No operation on ADC group injected performed here.                 */
  /*       ADC group injected conversions to be performed after this function */
  /*       using function:                                                    */
  /*   																		*/
}
 800342a:	46c0      	nop			@ (mov r8, r8)
 800342c:	46bd      	mov	sp, r7
 800342e:	b002      	add	sp, #8
 8003430:	bd80      	pop	{r7, pc}
 8003432:	46c0      	nop			@ (mov r8, r8)
 8003434:	40012400 	.word	0x40012400
 8003438:	20000004 	.word	0x20000004
 800343c:	00030d40 	.word	0x00030d40

08003440 <ConversionStartPoll_ADC_GrpRegular>:
 *         external trigger, ADC group regular conversion stop must be added.
 * @param  None
 * @retval None
 */
void ConversionStartPoll_ADC_GrpRegular(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /*       implemented anyway to show the best practice usages                */
  /*       corresponding to reference manual procedure.                       */
  /*       Software can be optimized by removing some of these checks, if     */
  /*       they are not relevant considering previous settings and actions    */
  /*       in user application.                                               */
  if ((LL_ADC_IsEnabled(ADC1) == 1) &&
 8003444:	4b13      	ldr	r3, [pc, #76]	@ (8003494 <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003446:	0018      	movs	r0, r3
 8003448:	f7ff fe1e 	bl	8003088 <LL_ADC_IsEnabled>
 800344c:	0003      	movs	r3, r0
 800344e:	2b01      	cmp	r3, #1
 8003450:	d110      	bne.n	8003474 <ConversionStartPoll_ADC_GrpRegular+0x34>
      (LL_ADC_IsDisableOngoing(ADC1) == 0) &&
 8003452:	4b10      	ldr	r3, [pc, #64]	@ (8003494 <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003454:	0018      	movs	r0, r3
 8003456:	f7ff fe28 	bl	80030aa <LL_ADC_IsDisableOngoing>
 800345a:	1e03      	subs	r3, r0, #0
  if ((LL_ADC_IsEnabled(ADC1) == 1) &&
 800345c:	d10a      	bne.n	8003474 <ConversionStartPoll_ADC_GrpRegular+0x34>
      (LL_ADC_REG_IsConversionOngoing(ADC1) == 0))
 800345e:	4b0d      	ldr	r3, [pc, #52]	@ (8003494 <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003460:	0018      	movs	r0, r3
 8003462:	f7ff fe6d 	bl	8003140 <LL_ADC_REG_IsConversionOngoing>
 8003466:	1e03      	subs	r3, r0, #0
      (LL_ADC_IsDisableOngoing(ADC1) == 0) &&
 8003468:	d104      	bne.n	8003474 <ConversionStartPoll_ADC_GrpRegular+0x34>
  {
    LL_ADC_REG_StartConversion(ADC1);
 800346a:	4b0a      	ldr	r3, [pc, #40]	@ (8003494 <ConversionStartPoll_ADC_GrpRegular+0x54>)
 800346c:	0018      	movs	r0, r3
 800346e:	f7ff fe55 	bl	800311c <LL_ADC_REG_StartConversion>
 8003472:	e001      	b.n	8003478 <ConversionStartPoll_ADC_GrpRegular+0x38>
  }
  else
  {
    /* Error: ADC conversion start could not be performed */
    Error_Handler();
 8003474:	f000 fd2a 	bl	8003ecc <Error_Handler>

#if (USE_TIMEOUT == 1)
  Timeout = ADC_UNITARY_CONVERSION_TIMEOUT_MS;
#endif /* USE_TIMEOUT */

  while (LL_ADC_IsActiveFlag_EOC(ADC1) == 0)
 8003478:	46c0      	nop			@ (mov r8, r8)
 800347a:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <ConversionStartPoll_ADC_GrpRegular+0x54>)
 800347c:	0018      	movs	r0, r3
 800347e:	f7ff fe8f 	bl	80031a0 <LL_ADC_IsActiveFlag_EOC>
 8003482:	1e03      	subs	r3, r0, #0
 8003484:	d0f9      	beq.n	800347a <ConversionStartPoll_ADC_GrpRegular+0x3a>
      }
    }
#endif /* USE_TIMEOUT */
  }

  LL_ADC_ClearFlag_EOC(ADC1);
 8003486:	4b03      	ldr	r3, [pc, #12]	@ (8003494 <ConversionStartPoll_ADC_GrpRegular+0x54>)
 8003488:	0018      	movs	r0, r3
 800348a:	f7ff fe9a 	bl	80031c2 <LL_ADC_ClearFlag_EOC>
}
 800348e:	46c0      	nop			@ (mov r8, r8)
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	40012400 	.word	0x40012400

08003498 <MX_GPIO_Init>:
/** Configure pins
     PA13 (SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8003498:	b590      	push	{r4, r7, lr}
 800349a:	b08b      	sub	sp, #44	@ 0x2c
 800349c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800349e:	2414      	movs	r4, #20
 80034a0:	193b      	adds	r3, r7, r4
 80034a2:	0018      	movs	r0, r3
 80034a4:	2314      	movs	r3, #20
 80034a6:	001a      	movs	r2, r3
 80034a8:	2100      	movs	r1, #0
 80034aa:	f00a fba7 	bl	800dbfc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ae:	4b78      	ldr	r3, [pc, #480]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034b2:	4b77      	ldr	r3, [pc, #476]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034b4:	2104      	movs	r1, #4
 80034b6:	430a      	orrs	r2, r1
 80034b8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80034ba:	4b75      	ldr	r3, [pc, #468]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034be:	2204      	movs	r2, #4
 80034c0:	4013      	ands	r3, r2
 80034c2:	613b      	str	r3, [r7, #16]
 80034c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80034c6:	4b72      	ldr	r3, [pc, #456]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034ca:	4b71      	ldr	r3, [pc, #452]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034cc:	2120      	movs	r1, #32
 80034ce:	430a      	orrs	r2, r1
 80034d0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80034d2:	4b6f      	ldr	r3, [pc, #444]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d6:	2220      	movs	r2, #32
 80034d8:	4013      	ands	r3, r2
 80034da:	60fb      	str	r3, [r7, #12]
 80034dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80034de:	4b6c      	ldr	r3, [pc, #432]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034e0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034e2:	4b6b      	ldr	r3, [pc, #428]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034e4:	2101      	movs	r1, #1
 80034e6:	430a      	orrs	r2, r1
 80034e8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80034ea:	4b69      	ldr	r3, [pc, #420]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ee:	2201      	movs	r2, #1
 80034f0:	4013      	ands	r3, r2
 80034f2:	60bb      	str	r3, [r7, #8]
 80034f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80034f6:	4b66      	ldr	r3, [pc, #408]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034f8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034fa:	4b65      	ldr	r3, [pc, #404]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 80034fc:	2102      	movs	r1, #2
 80034fe:	430a      	orrs	r2, r1
 8003500:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003502:	4b63      	ldr	r3, [pc, #396]	@ (8003690 <MX_GPIO_Init+0x1f8>)
 8003504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003506:	2202      	movs	r2, #2
 8003508:	4013      	ands	r3, r2
 800350a:	607b      	str	r3, [r7, #4]
 800350c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|WDI_Pin|PAPER_ON_Pin, GPIO_PIN_RESET);
 800350e:	4961      	ldr	r1, [pc, #388]	@ (8003694 <MX_GPIO_Init+0x1fc>)
 8003510:	4b61      	ldr	r3, [pc, #388]	@ (8003698 <MX_GPIO_Init+0x200>)
 8003512:	2200      	movs	r2, #0
 8003514:	0018      	movs	r0, r3
 8003516:	f003 fbc3 	bl	8006ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_RTC_GPIO_Port, CE_RTC_Pin, GPIO_PIN_SET);
 800351a:	2380      	movs	r3, #128	@ 0x80
 800351c:	01db      	lsls	r3, r3, #7
 800351e:	485e      	ldr	r0, [pc, #376]	@ (8003698 <MX_GPIO_Init+0x200>)
 8003520:	2201      	movs	r2, #1
 8003522:	0019      	movs	r1, r3
 8003524:	f003 fbbc 	bl	8006ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D_C_Pin|RST_Pin, GPIO_PIN_RESET);
 8003528:	2390      	movs	r3, #144	@ 0x90
 800352a:	0119      	lsls	r1, r3, #4
 800352c:	23a0      	movs	r3, #160	@ 0xa0
 800352e:	05db      	lsls	r3, r3, #23
 8003530:	2200      	movs	r2, #0
 8003532:	0018      	movs	r0, r3
 8003534:	f003 fbb4 	bl	8006ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CSB_Pin|CS_Pin, GPIO_PIN_SET);
 8003538:	23a0      	movs	r3, #160	@ 0xa0
 800353a:	0159      	lsls	r1, r3, #5
 800353c:	23a0      	movs	r3, #160	@ 0xa0
 800353e:	05db      	lsls	r3, r3, #23
 8003540:	2201      	movs	r2, #1
 8003542:	0018      	movs	r0, r3
 8003544:	f003 fbac 	bl	8006ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003548:	193b      	adds	r3, r7, r4
 800354a:	22e0      	movs	r2, #224	@ 0xe0
 800354c:	0212      	lsls	r2, r2, #8
 800354e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003550:	193b      	adds	r3, r7, r4
 8003552:	2203      	movs	r2, #3
 8003554:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003556:	193b      	adds	r3, r7, r4
 8003558:	2200      	movs	r2, #0
 800355a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800355c:	193b      	adds	r3, r7, r4
 800355e:	4a4f      	ldr	r2, [pc, #316]	@ (800369c <MX_GPIO_Init+0x204>)
 8003560:	0019      	movs	r1, r3
 8003562:	0010      	movs	r0, r2
 8003564:	f003 fa28 	bl	80069b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003568:	193b      	adds	r3, r7, r4
 800356a:	220f      	movs	r2, #15
 800356c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800356e:	193b      	adds	r3, r7, r4
 8003570:	2203      	movs	r2, #3
 8003572:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003574:	193b      	adds	r3, r7, r4
 8003576:	2200      	movs	r2, #0
 8003578:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800357a:	193b      	adds	r3, r7, r4
 800357c:	4a48      	ldr	r2, [pc, #288]	@ (80036a0 <MX_GPIO_Init+0x208>)
 800357e:	0019      	movs	r1, r3
 8003580:	0010      	movs	r0, r2
 8003582:	f003 fa19 	bl	80069b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_15;
 8003586:	193b      	adds	r3, r7, r4
 8003588:	4a46      	ldr	r2, [pc, #280]	@ (80036a4 <MX_GPIO_Init+0x20c>)
 800358a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800358c:	193b      	adds	r3, r7, r4
 800358e:	2203      	movs	r2, #3
 8003590:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003592:	193b      	adds	r3, r7, r4
 8003594:	2200      	movs	r2, #0
 8003596:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003598:	193a      	adds	r2, r7, r4
 800359a:	23a0      	movs	r3, #160	@ 0xa0
 800359c:	05db      	lsls	r3, r3, #23
 800359e:	0011      	movs	r1, r2
 80035a0:	0018      	movs	r0, r3
 80035a2:	f003 fa09 	bl	80069b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB10 PB11
                           PB3 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 80035a6:	193b      	adds	r3, r7, r4
 80035a8:	4a3f      	ldr	r2, [pc, #252]	@ (80036a8 <MX_GPIO_Init+0x210>)
 80035aa:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035ac:	193b      	adds	r3, r7, r4
 80035ae:	2203      	movs	r2, #3
 80035b0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b2:	193b      	adds	r3, r7, r4
 80035b4:	2200      	movs	r2, #0
 80035b6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035b8:	193b      	adds	r3, r7, r4
 80035ba:	4a37      	ldr	r2, [pc, #220]	@ (8003698 <MX_GPIO_Init+0x200>)
 80035bc:	0019      	movs	r1, r3
 80035be:	0010      	movs	r0, r2
 80035c0:	f003 f9fa 	bl	80069b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|WDI_Pin|PAPER_ON_Pin;
 80035c4:	193b      	adds	r3, r7, r4
 80035c6:	4a33      	ldr	r2, [pc, #204]	@ (8003694 <MX_GPIO_Init+0x1fc>)
 80035c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035ca:	193b      	adds	r3, r7, r4
 80035cc:	2201      	movs	r2, #1
 80035ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d0:	193b      	adds	r3, r7, r4
 80035d2:	2200      	movs	r2, #0
 80035d4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035d6:	193b      	adds	r3, r7, r4
 80035d8:	2200      	movs	r2, #0
 80035da:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035dc:	193b      	adds	r3, r7, r4
 80035de:	4a2e      	ldr	r2, [pc, #184]	@ (8003698 <MX_GPIO_Init+0x200>)
 80035e0:	0019      	movs	r1, r3
 80035e2:	0010      	movs	r0, r2
 80035e4:	f003 f9e8 	bl	80069b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NIRQ_Pin;
 80035e8:	0021      	movs	r1, r4
 80035ea:	187b      	adds	r3, r7, r1
 80035ec:	2280      	movs	r2, #128	@ 0x80
 80035ee:	0152      	lsls	r2, r2, #5
 80035f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035f2:	000c      	movs	r4, r1
 80035f4:	193b      	adds	r3, r7, r4
 80035f6:	2200      	movs	r2, #0
 80035f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035fa:	193b      	adds	r3, r7, r4
 80035fc:	2200      	movs	r2, #0
 80035fe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(NIRQ_GPIO_Port, &GPIO_InitStruct);
 8003600:	193b      	adds	r3, r7, r4
 8003602:	4a25      	ldr	r2, [pc, #148]	@ (8003698 <MX_GPIO_Init+0x200>)
 8003604:	0019      	movs	r1, r3
 8003606:	0010      	movs	r0, r2
 8003608:	f003 f9d6 	bl	80069b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CE_RTC_Pin;
 800360c:	0021      	movs	r1, r4
 800360e:	187b      	adds	r3, r7, r1
 8003610:	2280      	movs	r2, #128	@ 0x80
 8003612:	01d2      	lsls	r2, r2, #7
 8003614:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003616:	000c      	movs	r4, r1
 8003618:	193b      	adds	r3, r7, r4
 800361a:	2201      	movs	r2, #1
 800361c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800361e:	193b      	adds	r3, r7, r4
 8003620:	2200      	movs	r2, #0
 8003622:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003624:	193b      	adds	r3, r7, r4
 8003626:	2201      	movs	r2, #1
 8003628:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CE_RTC_GPIO_Port, &GPIO_InitStruct);
 800362a:	193b      	adds	r3, r7, r4
 800362c:	4a1a      	ldr	r2, [pc, #104]	@ (8003698 <MX_GPIO_Init+0x200>)
 800362e:	0019      	movs	r1, r3
 8003630:	0010      	movs	r0, r2
 8003632:	f003 f9c1 	bl	80069b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = D_C_Pin|CSB_Pin|RST_Pin|CS_Pin;
 8003636:	0021      	movs	r1, r4
 8003638:	187b      	adds	r3, r7, r1
 800363a:	22e8      	movs	r2, #232	@ 0xe8
 800363c:	0152      	lsls	r2, r2, #5
 800363e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003640:	000c      	movs	r4, r1
 8003642:	193b      	adds	r3, r7, r4
 8003644:	2201      	movs	r2, #1
 8003646:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003648:	193b      	adds	r3, r7, r4
 800364a:	2200      	movs	r2, #0
 800364c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800364e:	193b      	adds	r3, r7, r4
 8003650:	2200      	movs	r2, #0
 8003652:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003654:	193a      	adds	r2, r7, r4
 8003656:	23a0      	movs	r3, #160	@ 0xa0
 8003658:	05db      	lsls	r3, r3, #23
 800365a:	0011      	movs	r1, r2
 800365c:	0018      	movs	r0, r3
 800365e:	f003 f9ab 	bl	80069b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUSY_Pin;
 8003662:	0021      	movs	r1, r4
 8003664:	187b      	adds	r3, r7, r1
 8003666:	2280      	movs	r2, #128	@ 0x80
 8003668:	0092      	lsls	r2, r2, #2
 800366a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800366c:	187b      	adds	r3, r7, r1
 800366e:	2200      	movs	r2, #0
 8003670:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003672:	187b      	adds	r3, r7, r1
 8003674:	2200      	movs	r2, #0
 8003676:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 8003678:	187a      	adds	r2, r7, r1
 800367a:	23a0      	movs	r3, #160	@ 0xa0
 800367c:	05db      	lsls	r3, r3, #23
 800367e:	0011      	movs	r1, r2
 8003680:	0018      	movs	r0, r3
 8003682:	f003 f999 	bl	80069b8 <HAL_GPIO_Init>

}
 8003686:	46c0      	nop			@ (mov r8, r8)
 8003688:	46bd      	mov	sp, r7
 800368a:	b00b      	add	sp, #44	@ 0x2c
 800368c:	bd90      	pop	{r4, r7, pc}
 800368e:	46c0      	nop			@ (mov r8, r8)
 8003690:	40021000 	.word	0x40021000
 8003694:	0000a002 	.word	0x0000a002
 8003698:	50000400 	.word	0x50000400
 800369c:	50000800 	.word	0x50000800
 80036a0:	50001400 	.word	0x50001400
 80036a4:	00008013 	.word	0x00008013
 80036a8:	00000f3d 	.word	0x00000f3d

080036ac <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80036b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003720 <MX_I2C1_Init+0x74>)
 80036b2:	4a1c      	ldr	r2, [pc, #112]	@ (8003724 <MX_I2C1_Init+0x78>)
 80036b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80036b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003720 <MX_I2C1_Init+0x74>)
 80036b8:	4a1b      	ldr	r2, [pc, #108]	@ (8003728 <MX_I2C1_Init+0x7c>)
 80036ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80036bc:	4b18      	ldr	r3, [pc, #96]	@ (8003720 <MX_I2C1_Init+0x74>)
 80036be:	2200      	movs	r2, #0
 80036c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036c2:	4b17      	ldr	r3, [pc, #92]	@ (8003720 <MX_I2C1_Init+0x74>)
 80036c4:	2201      	movs	r2, #1
 80036c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80036c8:	4b15      	ldr	r3, [pc, #84]	@ (8003720 <MX_I2C1_Init+0x74>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80036ce:	4b14      	ldr	r3, [pc, #80]	@ (8003720 <MX_I2C1_Init+0x74>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80036d4:	4b12      	ldr	r3, [pc, #72]	@ (8003720 <MX_I2C1_Init+0x74>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036da:	4b11      	ldr	r3, [pc, #68]	@ (8003720 <MX_I2C1_Init+0x74>)
 80036dc:	2200      	movs	r2, #0
 80036de:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003720 <MX_I2C1_Init+0x74>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80036e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003720 <MX_I2C1_Init+0x74>)
 80036e8:	0018      	movs	r0, r3
 80036ea:	f003 faf7 	bl	8006cdc <HAL_I2C_Init>
 80036ee:	1e03      	subs	r3, r0, #0
 80036f0:	d001      	beq.n	80036f6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80036f2:	f000 fbeb 	bl	8003ecc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80036f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003720 <MX_I2C1_Init+0x74>)
 80036f8:	2100      	movs	r1, #0
 80036fa:	0018      	movs	r0, r3
 80036fc:	f003 fb94 	bl	8006e28 <HAL_I2CEx_ConfigAnalogFilter>
 8003700:	1e03      	subs	r3, r0, #0
 8003702:	d001      	beq.n	8003708 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003704:	f000 fbe2 	bl	8003ecc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003708:	4b05      	ldr	r3, [pc, #20]	@ (8003720 <MX_I2C1_Init+0x74>)
 800370a:	2100      	movs	r1, #0
 800370c:	0018      	movs	r0, r3
 800370e:	f003 fbd7 	bl	8006ec0 <HAL_I2CEx_ConfigDigitalFilter>
 8003712:	1e03      	subs	r3, r0, #0
 8003714:	d001      	beq.n	800371a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003716:	f000 fbd9 	bl	8003ecc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800371a:	46c0      	nop			@ (mov r8, r8)
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	200003c8 	.word	0x200003c8
 8003724:	40005400 	.word	0x40005400
 8003728:	00303d5b 	.word	0x00303d5b

0800372c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800372c:	b590      	push	{r4, r7, lr}
 800372e:	b09b      	sub	sp, #108	@ 0x6c
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003734:	2354      	movs	r3, #84	@ 0x54
 8003736:	18fb      	adds	r3, r7, r3
 8003738:	0018      	movs	r0, r3
 800373a:	2314      	movs	r3, #20
 800373c:	001a      	movs	r2, r3
 800373e:	2100      	movs	r1, #0
 8003740:	f00a fa5c 	bl	800dbfc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003744:	2410      	movs	r4, #16
 8003746:	193b      	adds	r3, r7, r4
 8003748:	0018      	movs	r0, r3
 800374a:	2344      	movs	r3, #68	@ 0x44
 800374c:	001a      	movs	r2, r3
 800374e:	2100      	movs	r1, #0
 8003750:	f00a fa54 	bl	800dbfc <memset>
  if(i2cHandle->Instance==I2C1)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a22      	ldr	r2, [pc, #136]	@ (80037e4 <HAL_I2C_MspInit+0xb8>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d13d      	bne.n	80037da <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800375e:	193b      	adds	r3, r7, r4
 8003760:	2220      	movs	r2, #32
 8003762:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003764:	193b      	adds	r3, r7, r4
 8003766:	2200      	movs	r2, #0
 8003768:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800376a:	193b      	adds	r3, r7, r4
 800376c:	0018      	movs	r0, r3
 800376e:	f004 fa9f 	bl	8007cb0 <HAL_RCCEx_PeriphCLKConfig>
 8003772:	1e03      	subs	r3, r0, #0
 8003774:	d001      	beq.n	800377a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003776:	f000 fba9 	bl	8003ecc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800377a:	4b1b      	ldr	r3, [pc, #108]	@ (80037e8 <HAL_I2C_MspInit+0xbc>)
 800377c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800377e:	4b1a      	ldr	r3, [pc, #104]	@ (80037e8 <HAL_I2C_MspInit+0xbc>)
 8003780:	2102      	movs	r1, #2
 8003782:	430a      	orrs	r2, r1
 8003784:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003786:	4b18      	ldr	r3, [pc, #96]	@ (80037e8 <HAL_I2C_MspInit+0xbc>)
 8003788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800378a:	2202      	movs	r2, #2
 800378c:	4013      	ands	r3, r2
 800378e:	60fb      	str	r3, [r7, #12]
 8003790:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003792:	2154      	movs	r1, #84	@ 0x54
 8003794:	187b      	adds	r3, r7, r1
 8003796:	22c0      	movs	r2, #192	@ 0xc0
 8003798:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800379a:	187b      	adds	r3, r7, r1
 800379c:	2212      	movs	r2, #18
 800379e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a0:	187b      	adds	r3, r7, r1
 80037a2:	2200      	movs	r2, #0
 80037a4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037a6:	187b      	adds	r3, r7, r1
 80037a8:	2200      	movs	r2, #0
 80037aa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80037ac:	187b      	adds	r3, r7, r1
 80037ae:	2204      	movs	r2, #4
 80037b0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037b2:	187b      	adds	r3, r7, r1
 80037b4:	4a0d      	ldr	r2, [pc, #52]	@ (80037ec <HAL_I2C_MspInit+0xc0>)
 80037b6:	0019      	movs	r1, r3
 80037b8:	0010      	movs	r0, r2
 80037ba:	f003 f8fd 	bl	80069b8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80037be:	4b0a      	ldr	r3, [pc, #40]	@ (80037e8 <HAL_I2C_MspInit+0xbc>)
 80037c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80037c2:	4b09      	ldr	r3, [pc, #36]	@ (80037e8 <HAL_I2C_MspInit+0xbc>)
 80037c4:	2180      	movs	r1, #128	@ 0x80
 80037c6:	0389      	lsls	r1, r1, #14
 80037c8:	430a      	orrs	r2, r1
 80037ca:	659a      	str	r2, [r3, #88]	@ 0x58
 80037cc:	4b06      	ldr	r3, [pc, #24]	@ (80037e8 <HAL_I2C_MspInit+0xbc>)
 80037ce:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80037d0:	2380      	movs	r3, #128	@ 0x80
 80037d2:	039b      	lsls	r3, r3, #14
 80037d4:	4013      	ands	r3, r2
 80037d6:	60bb      	str	r3, [r7, #8]
 80037d8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80037da:	46c0      	nop			@ (mov r8, r8)
 80037dc:	46bd      	mov	sp, r7
 80037de:	b01b      	add	sp, #108	@ 0x6c
 80037e0:	bd90      	pop	{r4, r7, pc}
 80037e2:	46c0      	nop			@ (mov r8, r8)
 80037e4:	40005400 	.word	0x40005400
 80037e8:	40021000 	.word	0x40021000
 80037ec:	50000400 	.word	0x50000400

080037f0 <LL_SPI_Enable>:
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2240      	movs	r2, #64	@ 0x40
 80037fe:	431a      	orrs	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	601a      	str	r2, [r3, #0]
}
 8003804:	46c0      	nop			@ (mov r8, r8)
 8003806:	46bd      	mov	sp, r7
 8003808:	b002      	add	sp, #8
 800380a:	bd80      	pop	{r7, pc}

0800380c <LL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP mode
  * @rmtoll DBG_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8003810:	4b04      	ldr	r3, [pc, #16]	@ (8003824 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8003812:	685a      	ldr	r2, [r3, #4]
 8003814:	4b03      	ldr	r3, [pc, #12]	@ (8003824 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8003816:	2102      	movs	r1, #2
 8003818:	438a      	bics	r2, r1
 800381a:	605a      	str	r2, [r3, #4]
}
 800381c:	46c0      	nop			@ (mov r8, r8)
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	46c0      	nop			@ (mov r8, r8)
 8003824:	40015800 	.word	0x40015800

08003828 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8003828:	b5b0      	push	{r4, r5, r7, lr}
 800382a:	b088      	sub	sp, #32
 800382c:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */

  volatile int8_t rslt;
  uint8_t dev_addr = 0;
 800382e:	1cbb      	adds	r3, r7, #2
 8003830:	2200      	movs	r2, #0
 8003832:	701a      	strb	r2, [r3, #0]
  dev.intf_ptr = &dev_addr;
 8003834:	4bda      	ldr	r3, [pc, #872]	@ (8003ba0 <main+0x378>)
 8003836:	1cba      	adds	r2, r7, #2
 8003838:	605a      	str	r2, [r3, #4]
  dev.intf = BME280_SPI_INTF;
 800383a:	4bd9      	ldr	r3, [pc, #868]	@ (8003ba0 <main+0x378>)
 800383c:	2200      	movs	r2, #0
 800383e:	721a      	strb	r2, [r3, #8]
  dev.read = user_spi_read;
 8003840:	4bd7      	ldr	r3, [pc, #860]	@ (8003ba0 <main+0x378>)
 8003842:	4ad8      	ldr	r2, [pc, #864]	@ (8003ba4 <main+0x37c>)
 8003844:	60da      	str	r2, [r3, #12]
  dev.write = user_spi_write;
 8003846:	4bd6      	ldr	r3, [pc, #856]	@ (8003ba0 <main+0x378>)
 8003848:	4ad7      	ldr	r2, [pc, #860]	@ (8003ba8 <main+0x380>)
 800384a:	611a      	str	r2, [r3, #16]
  dev.delay_us = user_delay_us;
 800384c:	4bd4      	ldr	r3, [pc, #848]	@ (8003ba0 <main+0x378>)
 800384e:	4ad7      	ldr	r2, [pc, #860]	@ (8003bac <main+0x384>)
 8003850:	615a      	str	r2, [r3, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003852:	f002 fb4e 	bl	8005ef2 <HAL_Init>
  /* USER CODE BEGIN Init */
  uint16_t h_;
  uint16_t t_;
  uint16_t vbat_output_flag;

  uint8_t temperature_new = 0;
 8003856:	230f      	movs	r3, #15
 8003858:	18fb      	adds	r3, r7, r3
 800385a:	2200      	movs	r2, #0
 800385c:	701a      	strb	r2, [r3, #0]
  uint8_t battery_new = 0;
 800385e:	2317      	movs	r3, #23
 8003860:	18fb      	adds	r3, r7, r3
 8003862:	2200      	movs	r2, #0
 8003864:	701a      	strb	r2, [r3, #0]
  uint8_t humidity_new = 0;
 8003866:	2316      	movs	r3, #22
 8003868:	18fb      	adds	r3, r7, r3
 800386a:	2200      	movs	r2, #0
 800386c:	701a      	strb	r2, [r3, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800386e:	f000 fa0d 	bl	8003c8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003872:	f7ff fe11 	bl	8003498 <MX_GPIO_Init>
  MX_ADC1_Init();
 8003876:	f7ff fcaf 	bl	80031d8 <MX_ADC1_Init>
  MX_I2C1_Init();
 800387a:	f7ff ff17 	bl	80036ac <MX_I2C1_Init>
  MX_RTC_Init();
 800387e:	f002 f831 	bl	80058e4 <MX_RTC_Init>
  MX_SPI1_Init();
 8003882:	f002 f8b1 	bl	80059e8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8003886:	f002 fa5d 	bl	8005d44 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  LL_DBGMCU_DisableDBGStopMode(); // !!!__ Disable debug in stop mode __!!!
 800388a:	f7ff ffbf 	bl	800380c <LL_DBGMCU_DisableDBGStopMode>
                                  //	LL_DBGMCU_EnableDBGStopMode();
  LED1_ON();
 800388e:	4bc8      	ldr	r3, [pc, #800]	@ (8003bb0 <main+0x388>)
 8003890:	2202      	movs	r2, #2
 8003892:	619a      	str	r2, [r3, #24]

  LL_SPI_Enable(SPI1);
 8003894:	4bc7      	ldr	r3, [pc, #796]	@ (8003bb4 <main+0x38c>)
 8003896:	0018      	movs	r0, r3
 8003898:	f7ff ffaa 	bl	80037f0 <LL_SPI_Enable>

  //  ==============___ Power ON __=======================

  uint8_t wdalarm = read(REG_WEEKDAY_ALARM); // REG_WEEKDAY_ALARM  0x0e;
 800389c:	4bc6      	ldr	r3, [pc, #792]	@ (8003bb8 <main+0x390>)
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	250e      	movs	r5, #14
 80038a2:	197c      	adds	r4, r7, r5
 80038a4:	0018      	movs	r0, r3
 80038a6:	f7ff fba3 	bl	8002ff0 <read>
 80038aa:	0003      	movs	r3, r0
 80038ac:	7023      	strb	r3, [r4, #0]
  if ((wdalarm & 0xf8) != 0xa0)              // ********    Startup from power up.   ********
 80038ae:	197b      	adds	r3, r7, r5
 80038b0:	781b      	ldrb	r3, [r3, #0]
 80038b2:	22f8      	movs	r2, #248	@ 0xf8
 80038b4:	4013      	ands	r3, r2
 80038b6:	2ba0      	cmp	r3, #160	@ 0xa0
 80038b8:	d038      	beq.n	800392c <main+0x104>
  {
    uint32_t clk = HAL_RCC_GetSysClockFreq();
 80038ba:	f004 f8cf 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 80038be:	0003      	movs	r3, r0
 80038c0:	60bb      	str	r3, [r7, #8]
    printf("\nMAIN. First power ON.   %d\n", clk);
 80038c2:	68ba      	ldr	r2, [r7, #8]
 80038c4:	4bbd      	ldr	r3, [pc, #756]	@ (8003bbc <main+0x394>)
 80038c6:	0011      	movs	r1, r2
 80038c8:	0018      	movs	r0, r3
 80038ca:	f001 ff0f 	bl	80056ec <printf_>
    HAL_Delay(3000);  	// AB1805 self initializtion time
 80038ce:	4bbc      	ldr	r3, [pc, #752]	@ (8003bc0 <main+0x398>)
 80038d0:	0018      	movs	r0, r3
 80038d2:	f002 fb89 	bl	8005fe8 <HAL_Delay>

    vbat_output_flag = (BAT_OUTPUT_PERIOD); // For first time output must be bigger 15
 80038d6:	003b      	movs	r3, r7
 80038d8:	2210      	movs	r2, #16
 80038da:	801a      	strh	r2, [r3, #0]
    resetConfig(0);
 80038dc:	2000      	movs	r0, #0
 80038de:	f7fe fe2d 	bl	800253c <resetConfig>
    write(REG_WEEKDAY_ALARM, 0xa0); // Magic 0xa0
 80038e2:	4bb5      	ldr	r3, [pc, #724]	@ (8003bb8 <main+0x390>)
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	21a0      	movs	r1, #160	@ 0xa0
 80038e8:	0018      	movs	r0, r3
 80038ea:	f7ff fb91 	bl	8003010 <write>
    printf("wdalarm = 0x%x\n",read(REG_WEEKDAY_ALARM));
 80038ee:	4bb2      	ldr	r3, [pc, #712]	@ (8003bb8 <main+0x390>)
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	0018      	movs	r0, r3
 80038f4:	f7ff fb7c 	bl	8002ff0 <read>
 80038f8:	0003      	movs	r3, r0
 80038fa:	001a      	movs	r2, r3
 80038fc:	4bb1      	ldr	r3, [pc, #708]	@ (8003bc4 <main+0x39c>)
 80038fe:	0011      	movs	r1, r2
 8003900:	0018      	movs	r0, r3
 8003902:	f001 fef3 	bl	80056ec <printf_>

 //   return writeRam(address, (uint8_t *)data, sizeof(data), lock);
    writeRam(H_old_RAM_address, 0, 1, 0);
 8003906:	2300      	movs	r3, #0
 8003908:	2201      	movs	r2, #1
 800390a:	2100      	movs	r1, #0
 800390c:	2040      	movs	r0, #64	@ 0x40
 800390e:	f7ff f993 	bl	8002c38 <writeRam>
    writeRam(T_old_RAM_address, 0, 1, 0);
 8003912:	2300      	movs	r3, #0
 8003914:	2201      	movs	r2, #1
 8003916:	2100      	movs	r1, #0
 8003918:	2042      	movs	r0, #66	@ 0x42
 800391a:	f7ff f98d 	bl	8002c38 <writeRam>
    writeRam(vbat_old_RAM_address, 0, 1, 0);
 800391e:	2300      	movs	r3, #0
 8003920:	2201      	movs	r2, #1
 8003922:	2100      	movs	r1, #0
 8003924:	2044      	movs	r0, #68	@ 0x44
 8003926:	f7ff f987 	bl	8002c38 <writeRam>
 800392a:	e028      	b.n	800397e <main+0x156>

  }
  else
  {
    read_RTCRam(vbat_output_flag_address, &vbat_output_flag, 1); // Read vbat_output_flag from RTC RAM
 800392c:	003b      	movs	r3, r7
 800392e:	2201      	movs	r2, #1
 8003930:	0019      	movs	r1, r3
 8003932:	2046      	movs	r0, #70	@ 0x46
 8003934:	f000 f9f5 	bl	8003d22 <read_RTCRam>
    vbat_output_flag++;
 8003938:	003b      	movs	r3, r7
 800393a:	881b      	ldrh	r3, [r3, #0]
 800393c:	3301      	adds	r3, #1
 800393e:	b29a      	uxth	r2, r3
 8003940:	003b      	movs	r3, r7
 8003942:	801a      	strh	r2, [r3, #0]
    printf("\nMAIN. Startup from RTC\n");
 8003944:	4ba0      	ldr	r3, [pc, #640]	@ (8003bc8 <main+0x3a0>)
 8003946:	0018      	movs	r0, r3
 8003948:	f001 fed0 	bl	80056ec <printf_>
    //hex_dump();

    read_RTCRam(H_old_RAM_address, &H_old, 0);
 800394c:	4b9f      	ldr	r3, [pc, #636]	@ (8003bcc <main+0x3a4>)
 800394e:	2200      	movs	r2, #0
 8003950:	0019      	movs	r1, r3
 8003952:	2040      	movs	r0, #64	@ 0x40
 8003954:	f000 f9e5 	bl	8003d22 <read_RTCRam>
    read_RTCRam(T_old_RAM_address, &T_old, 0);
 8003958:	4b9d      	ldr	r3, [pc, #628]	@ (8003bd0 <main+0x3a8>)
 800395a:	2200      	movs	r2, #0
 800395c:	0019      	movs	r1, r3
 800395e:	2042      	movs	r0, #66	@ 0x42
 8003960:	f000 f9df 	bl	8003d22 <read_RTCRam>
    read_RTCRam(vbat_old_RAM_address, &vbat_old, 0);
 8003964:	4b9b      	ldr	r3, [pc, #620]	@ (8003bd4 <main+0x3ac>)
 8003966:	2200      	movs	r2, #0
 8003968:	0019      	movs	r1, r3
 800396a:	2044      	movs	r0, #68	@ 0x44
 800396c:	f000 f9d9 	bl	8003d22 <read_RTCRam>
    initialized_flag = read(initialized_flag_address); // uint8_t
 8003970:	2048      	movs	r0, #72	@ 0x48
 8003972:	f7ff fb3d 	bl	8002ff0 <read>
 8003976:	0003      	movs	r3, r0
 8003978:	001a      	movs	r2, r3
 800397a:	4b97      	ldr	r3, [pc, #604]	@ (8003bd8 <main+0x3b0>)
 800397c:	701a      	strb	r2, [r3, #0]
  }

  // ##################________measureME280_________#########################

  dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 800397e:	4b88      	ldr	r3, [pc, #544]	@ (8003ba0 <main+0x378>)
 8003980:	2242      	movs	r2, #66	@ 0x42
 8003982:	2101      	movs	r1, #1
 8003984:	5499      	strb	r1, [r3, r2]
  dev.settings.osr_p = BME280_NO_OVERSAMPLING; // UINT8_C(0x00)
 8003986:	4b86      	ldr	r3, [pc, #536]	@ (8003ba0 <main+0x378>)
 8003988:	2240      	movs	r2, #64	@ 0x40
 800398a:	2100      	movs	r1, #0
 800398c:	5499      	strb	r1, [r3, r2]
  dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 800398e:	4b84      	ldr	r3, [pc, #528]	@ (8003ba0 <main+0x378>)
 8003990:	2241      	movs	r2, #65	@ 0x41
 8003992:	2102      	movs	r1, #2
 8003994:	5499      	strb	r1, [r3, r2]
  dev.settings.filter = BME280_FILTER_COEFF_OFF;
 8003996:	4b82      	ldr	r3, [pc, #520]	@ (8003ba0 <main+0x378>)
 8003998:	2243      	movs	r2, #67	@ 0x43
 800399a:	2100      	movs	r1, #0
 800399c:	5499      	strb	r1, [r3, r2]

  rslt = bme280_init(&dev);
 800399e:	4b80      	ldr	r3, [pc, #512]	@ (8003ba0 <main+0x378>)
 80039a0:	0018      	movs	r0, r3
 80039a2:	f006 f8d1 	bl	8009b48 <bme280_init>
 80039a6:	0003      	movs	r3, r0
 80039a8:	001a      	movs	r2, r3
 80039aa:	1cfb      	adds	r3, r7, #3
 80039ac:	701a      	strb	r2, [r3, #0]
  if (rslt != BME280_OK) // OK = 0
 80039ae:	1cfb      	adds	r3, r7, #3
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	b25b      	sxtb	r3, r3
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d00a      	beq.n	80039ce <main+0x1a6>
  {
    printf("Failed to initialize the device (code %+d).\n", rslt);
 80039b8:	1cfb      	adds	r3, r7, #3
 80039ba:	781b      	ldrb	r3, [r3, #0]
 80039bc:	b25b      	sxtb	r3, r3
 80039be:	001a      	movs	r2, r3
 80039c0:	4b86      	ldr	r3, [pc, #536]	@ (8003bdc <main+0x3b4>)
 80039c2:	0011      	movs	r1, r2
 80039c4:	0018      	movs	r0, r3
 80039c6:	f001 fe91 	bl	80056ec <printf_>
    Error_Handler();
 80039ca:	f000 fa7f 	bl	8003ecc <Error_Handler>
  }

  rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 80039ce:	4b74      	ldr	r3, [pc, #464]	@ (8003ba0 <main+0x378>)
 80039d0:	0019      	movs	r1, r3
 80039d2:	200f      	movs	r0, #15
 80039d4:	f006 fa1a 	bl	8009e0c <bme280_set_sensor_settings>
 80039d8:	0003      	movs	r3, r0
 80039da:	001a      	movs	r2, r3
 80039dc:	1cfb      	adds	r3, r7, #3
 80039de:	701a      	strb	r2, [r3, #0]
  /*Calculate the minimum delay (ms) required between consecutive measurement based upon the sensor enabled
   *  and the oversampling configuration. */
  req_delay = bme280_cal_meas_delay(&dev.settings);
 80039e0:	4b7f      	ldr	r3, [pc, #508]	@ (8003be0 <main+0x3b8>)
 80039e2:	0018      	movs	r0, r3
 80039e4:	f006 fc56 	bl	800a294 <bme280_cal_meas_delay>
 80039e8:	0002      	movs	r2, r0
 80039ea:	4b7e      	ldr	r3, [pc, #504]	@ (8003be4 <main+0x3bc>)
 80039ec:	601a      	str	r2, [r3, #0]
  // printf("req_delay = %d\n", req_delay);

  rslt = stream_sensor_data_forced_mode(&dev); // working time = 0.8 sec
 80039ee:	4b6c      	ldr	r3, [pc, #432]	@ (8003ba0 <main+0x378>)
 80039f0:	0018      	movs	r0, r3
 80039f2:	f000 fa25 	bl	8003e40 <stream_sensor_data_forced_mode>
 80039f6:	0003      	movs	r3, r0
 80039f8:	001a      	movs	r2, r3
 80039fa:	1cfb      	adds	r3, r7, #3
 80039fc:	701a      	strb	r2, [r3, #0]
  if (rslt != BME280_OK)
 80039fe:	1cfb      	adds	r3, r7, #3
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	b25b      	sxtb	r3, r3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00c      	beq.n	8003a22 <main+0x1fa>
  {
    fprintf(stderr, "Failed to stream sensor data (code %+d).", rslt);
 8003a08:	4b77      	ldr	r3, [pc, #476]	@ (8003be8 <main+0x3c0>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68d8      	ldr	r0, [r3, #12]
 8003a0e:	1cfb      	adds	r3, r7, #3
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	b25b      	sxtb	r3, r3
 8003a14:	001a      	movs	r2, r3
 8003a16:	4b75      	ldr	r3, [pc, #468]	@ (8003bec <main+0x3c4>)
 8003a18:	0019      	movs	r1, r3
 8003a1a:	f00a f877 	bl	800db0c <fiprintf>
    Error_Handler();
 8003a1e:	f000 fa55 	bl	8003ecc <Error_Handler>
  }
  // h_ = comp_data.humidity / 1000.0;
  h_ = (((uint16_t)comp_data.humidity * 1049 + 500) >> 20); // fast_divide_by_1000
 8003a22:	4b73      	ldr	r3, [pc, #460]	@ (8003bf0 <main+0x3c8>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	001a      	movs	r2, r3
 8003a2a:	0013      	movs	r3, r2
 8003a2c:	019b      	lsls	r3, r3, #6
 8003a2e:	189b      	adds	r3, r3, r2
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	189b      	adds	r3, r3, r2
 8003a34:	00db      	lsls	r3, r3, #3
 8003a36:	189b      	adds	r3, r3, r2
 8003a38:	33f5      	adds	r3, #245	@ 0xf5
 8003a3a:	33ff      	adds	r3, #255	@ 0xff
 8003a3c:	151a      	asrs	r2, r3, #20
 8003a3e:	1dbb      	adds	r3, r7, #6
 8003a40:	801a      	strh	r2, [r3, #0]

  // t_ = comp_data.temperature / 10.0;
  t_ = (((uint16_t)comp_data.temperature * 6554 + 2) >> 16); // fast_divide_by_10
 8003a42:	4b6b      	ldr	r3, [pc, #428]	@ (8003bf0 <main+0x3c8>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	001a      	movs	r2, r3
 8003a4a:	4b6a      	ldr	r3, [pc, #424]	@ (8003bf4 <main+0x3cc>)
 8003a4c:	4353      	muls	r3, r2
 8003a4e:	3302      	adds	r3, #2
 8003a50:	141a      	asrs	r2, r3, #16
 8003a52:	1d3b      	adds	r3, r7, #4
 8003a54:	801a      	strh	r2, [r3, #0]

  printf("h_ = %d   h_old = %d   t_ = %d   t_old = %d\n", h_, H_old, t_, T_old);
 8003a56:	1dbb      	adds	r3, r7, #6
 8003a58:	8819      	ldrh	r1, [r3, #0]
 8003a5a:	4b5c      	ldr	r3, [pc, #368]	@ (8003bcc <main+0x3a4>)
 8003a5c:	881b      	ldrh	r3, [r3, #0]
 8003a5e:	001c      	movs	r4, r3
 8003a60:	1d3b      	adds	r3, r7, #4
 8003a62:	881a      	ldrh	r2, [r3, #0]
 8003a64:	4b5a      	ldr	r3, [pc, #360]	@ (8003bd0 <main+0x3a8>)
 8003a66:	881b      	ldrh	r3, [r3, #0]
 8003a68:	4863      	ldr	r0, [pc, #396]	@ (8003bf8 <main+0x3d0>)
 8003a6a:	9300      	str	r3, [sp, #0]
 8003a6c:	0013      	movs	r3, r2
 8003a6e:	0022      	movs	r2, r4
 8003a70:	f001 fe3c 	bl	80056ec <printf_>

  // ============================_____END____===================================

  if ((t_ != T_old) | (vbat_output_flag > BAT_OUTPUT_MAX_PERIOD))
 8003a74:	4b56      	ldr	r3, [pc, #344]	@ (8003bd0 <main+0x3a8>)
 8003a76:	881b      	ldrh	r3, [r3, #0]
 8003a78:	1d3a      	adds	r2, r7, #4
 8003a7a:	8812      	ldrh	r2, [r2, #0]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	1e5a      	subs	r2, r3, #1
 8003a80:	4193      	sbcs	r3, r2
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	003b      	movs	r3, r7
 8003a86:	881b      	ldrh	r3, [r3, #0]
 8003a88:	211e      	movs	r1, #30
 8003a8a:	4299      	cmp	r1, r3
 8003a8c:	419b      	sbcs	r3, r3
 8003a8e:	425b      	negs	r3, r3
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	4313      	orrs	r3, r2
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d100      	bne.n	8003a9c <main+0x274>
 8003a9a:	e0e0      	b.n	8003c5e <main+0x436>
  {
	  int32_t vBat;
	  // Temperature need output
	  write_ToRTCRam(T_old_RAM_address, t_, 1);
 8003a9c:	1d3b      	adds	r3, r7, #4
 8003a9e:	881b      	ldrh	r3, [r3, #0]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	0019      	movs	r1, r3
 8003aa4:	2042      	movs	r0, #66	@ 0x42
 8003aa6:	f000 f96b 	bl	8003d80 <write_ToRTCRam>
	  temperature_new = 1;
 8003aaa:	230f      	movs	r3, #15
 8003aac:	18fb      	adds	r3, r7, r3
 8003aae:	2201      	movs	r2, #1
 8003ab0:	701a      	strb	r2, [r3, #0]

    if (vbat_output_flag > 15) // output Vbat and Hum after every 10 min; (vbat_output_flag >= 10)
 8003ab2:	003b      	movs	r3, r7
 8003ab4:	881b      	ldrh	r3, [r3, #0]
 8003ab6:	2b0f      	cmp	r3, #15
 8003ab8:	d94c      	bls.n	8003b54 <main+0x32c>
    {
      vbat_output_flag = 0;
 8003aba:	003b      	movs	r3, r7
 8003abc:	2200      	movs	r2, #0
 8003abe:	801a      	strh	r2, [r3, #0]
      write_ToRTCRam(vbat_output_flag_address, vbat_output_flag, 1); // save vbat_output_flag
 8003ac0:	003b      	movs	r3, r7
 8003ac2:	881b      	ldrh	r3, [r3, #0]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	0019      	movs	r1, r3
 8003ac8:	2046      	movs	r0, #70	@ 0x46
 8003aca:	f000 f959 	bl	8003d80 <write_ToRTCRam>

      Activate_ADC();
 8003ace:	f7ff fc65 	bl	800339c <Activate_ADC>
      vBat = get_vbat();
 8003ad2:	f7ff fc2d 	bl	8003330 <get_vbat>
 8003ad6:	0003      	movs	r3, r0
 8003ad8:	613b      	str	r3, [r7, #16]

      // vBat = vBat / 10.0; // go with 3 digits
      vBat = ((uint32_t)vBat * 6554 + 2) >> 16; // fast_divide_by_10
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	4a45      	ldr	r2, [pc, #276]	@ (8003bf4 <main+0x3cc>)
 8003ade:	4353      	muls	r3, r2
 8003ae0:	3302      	adds	r3, #2
 8003ae2:	0c1b      	lsrs	r3, r3, #16
 8003ae4:	613b      	str	r3, [r7, #16]
      printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 8003ae6:	4b3b      	ldr	r3, [pc, #236]	@ (8003bd4 <main+0x3ac>)
 8003ae8:	881b      	ldrh	r3, [r3, #0]
 8003aea:	001a      	movs	r2, r3
 8003aec:	6939      	ldr	r1, [r7, #16]
 8003aee:	4b43      	ldr	r3, [pc, #268]	@ (8003bfc <main+0x3d4>)
 8003af0:	0018      	movs	r0, r3
 8003af2:	f001 fdfb 	bl	80056ec <printf_>

      if (vBat < UNDERVOLTAGE) // #define UNDERVOLTAGE 220
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	2bdb      	cmp	r3, #219	@ 0xdb
 8003afa:	dc09      	bgt.n	8003b10 <main+0x2e8>
      {
        final_message(vBat);
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	0018      	movs	r0, r3
 8003b02:	f008 ffd5 	bl	800cab0 <final_message>
        go_down(vBat); // shutdown forever  ****  R E W R I T E !!!   *****
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	f000 f9c2 	bl	8003e94 <go_down>
      }

      if (!(vBat == vbat_old)) // it's going to output
 8003b10:	4b30      	ldr	r3, [pc, #192]	@ (8003bd4 <main+0x3ac>)
 8003b12:	881b      	ldrh	r3, [r3, #0]
 8003b14:	001a      	movs	r2, r3
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d00a      	beq.n	8003b32 <main+0x30a>
      {
        write_ToRTCRam(vbat_old_RAM_address, vBat, 1); // write vbat_old = vBat
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	2201      	movs	r2, #1
 8003b22:	0019      	movs	r1, r3
 8003b24:	2044      	movs	r0, #68	@ 0x44
 8003b26:	f000 f92b 	bl	8003d80 <write_ToRTCRam>

        battery_new = 1;
 8003b2a:	2317      	movs	r3, #23
 8003b2c:	18fb      	adds	r3, r7, r3
 8003b2e:	2201      	movs	r2, #1
 8003b30:	701a      	strb	r2, [r3, #0]
      }

      if (h_ != H_old)
 8003b32:	4b26      	ldr	r3, [pc, #152]	@ (8003bcc <main+0x3a4>)
 8003b34:	881b      	ldrh	r3, [r3, #0]
 8003b36:	1dba      	adds	r2, r7, #6
 8003b38:	8812      	ldrh	r2, [r2, #0]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d00a      	beq.n	8003b54 <main+0x32c>
      {
    	write_ToRTCRam(H_old_RAM_address, h_, 1);
 8003b3e:	1dbb      	adds	r3, r7, #6
 8003b40:	881b      	ldrh	r3, [r3, #0]
 8003b42:	2201      	movs	r2, #1
 8003b44:	0019      	movs	r1, r3
 8003b46:	2040      	movs	r0, #64	@ 0x40
 8003b48:	f000 f91a 	bl	8003d80 <write_ToRTCRam>
        humidity_new = 1;
 8003b4c:	2316      	movs	r3, #22
 8003b4e:	18fb      	adds	r3, r7, r3
 8003b50:	2201      	movs	r2, #1
 8003b52:	701a      	strb	r2, [r3, #0]
      }
    }

    PAPER_ON_H();
 8003b54:	4b16      	ldr	r3, [pc, #88]	@ (8003bb0 <main+0x388>)
 8003b56:	2280      	movs	r2, #128	@ 0x80
 8003b58:	0212      	lsls	r2, r2, #8
 8003b5a:	619a      	str	r2, [r3, #24]
    printf("initialized_flag5 = 0x%x\n",initialized_flag);
 8003b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8003bd8 <main+0x3b0>)
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	001a      	movs	r2, r3
 8003b62:	4b27      	ldr	r3, [pc, #156]	@ (8003c00 <main+0x3d8>)
 8003b64:	0011      	movs	r1, r2
 8003b66:	0018      	movs	r0, r3
 8003b68:	f001 fdc0 	bl	80056ec <printf_>
    if(initialized_flag == 0){
 8003b6c:	4b1a      	ldr	r3, [pc, #104]	@ (8003bd8 <main+0x3b0>)
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d149      	bne.n	8003c08 <main+0x3e0>
    	ESP_Init();
 8003b74:	f008 ff44 	bl	800ca00 <ESP_Init>
        initialized_flag = 1; // Flag that ESP is initialized, to do it only once
 8003b78:	4b17      	ldr	r3, [pc, #92]	@ (8003bd8 <main+0x3b0>)
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	701a      	strb	r2, [r3, #0]
        write(initialized_flag_address, initialized_flag);
 8003b7e:	4b16      	ldr	r3, [pc, #88]	@ (8003bd8 <main+0x3b0>)
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	0019      	movs	r1, r3
 8003b84:	2048      	movs	r0, #72	@ 0x48
 8003b86:	f7ff fa43 	bl	8003010 <write>
        printf("initialized_flag = 0x%x\n",read(initialized_flag_address));
 8003b8a:	2048      	movs	r0, #72	@ 0x48
 8003b8c:	f7ff fa30 	bl	8002ff0 <read>
 8003b90:	0003      	movs	r3, r0
 8003b92:	001a      	movs	r2, r3
 8003b94:	4b1b      	ldr	r3, [pc, #108]	@ (8003c04 <main+0x3dc>)
 8003b96:	0011      	movs	r1, r2
 8003b98:	0018      	movs	r0, r3
 8003b9a:	f001 fda7 	bl	80056ec <printf_>
 8003b9e:	e037      	b.n	8003c10 <main+0x3e8>
 8003ba0:	2000041c 	.word	0x2000041c
 8003ba4:	0800b0f1 	.word	0x0800b0f1
 8003ba8:	0800b179 	.word	0x0800b179
 8003bac:	0800b08b 	.word	0x0800b08b
 8003bb0:	50000400 	.word	0x50000400
 8003bb4:	40013000 	.word	0x40013000
 8003bb8:	0800ff40 	.word	0x0800ff40
 8003bbc:	0800fc3c 	.word	0x0800fc3c
 8003bc0:	00000bb8 	.word	0x00000bb8
 8003bc4:	0800fc5c 	.word	0x0800fc5c
 8003bc8:	0800fc6c 	.word	0x0800fc6c
 8003bcc:	2000046c 	.word	0x2000046c
 8003bd0:	2000046e 	.word	0x2000046e
 8003bd4:	20000470 	.word	0x20000470
 8003bd8:	20000472 	.word	0x20000472
 8003bdc:	0800fc88 	.word	0x0800fc88
 8003be0:	2000045c 	.word	0x2000045c
 8003be4:	20000468 	.word	0x20000468
 8003be8:	20000184 	.word	0x20000184
 8003bec:	0800fcb8 	.word	0x0800fcb8
 8003bf0:	200005a4 	.word	0x200005a4
 8003bf4:	0000199a 	.word	0x0000199a
 8003bf8:	0800fce4 	.word	0x0800fce4
 8003bfc:	0800fd14 	.word	0x0800fd14
 8003c00:	0800fd30 	.word	0x0800fd30
 8003c04:	0800fd4c 	.word	0x0800fd4c
    }else
    {
        EPD_1IN54_V2_Reset();
 8003c08:	f007 fb8f 	bl	800b32a <EPD_1IN54_V2_Reset>
        ESP_Init_standby();
 8003c0c:	f009 f8aa 	bl	800cd64 <ESP_Init_standby>
    }

    if(temperature_new){
 8003c10:	230f      	movs	r3, #15
 8003c12:	18fb      	adds	r3, r7, r3
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d004      	beq.n	8003c24 <main+0x3fc>
    	temperature_out(t_);
 8003c1a:	1d3b      	adds	r3, r7, #4
 8003c1c:	881b      	ldrh	r3, [r3, #0]
 8003c1e:	0018      	movs	r0, r3
 8003c20:	f008 fe46 	bl	800c8b0 <temperature_out>
    }
    if(battery_new){
 8003c24:	2317      	movs	r3, #23
 8003c26:	18fb      	adds	r3, r7, r3
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d004      	beq.n	8003c38 <main+0x410>
    	battery_out(vBat);
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	0018      	movs	r0, r3
 8003c34:	f008 fdd2 	bl	800c7dc <battery_out>
    }
    if(humidity_new){
 8003c38:	2316      	movs	r3, #22
 8003c3a:	18fb      	adds	r3, r7, r3
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d004      	beq.n	8003c4c <main+0x424>
    	humidity_out(h_);
 8003c42:	1dbb      	adds	r3, r7, #6
 8003c44:	881b      	ldrh	r3, [r3, #0]
 8003c46:	0018      	movs	r0, r3
 8003c48:	f008 fe90 	bl	800c96c <humidity_out>
    }

    EPD_1IN54_V2_DisplayPart(BlackImage);
 8003c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c84 <main+0x45c>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	0018      	movs	r0, r3
 8003c52:	f007 fe36 	bl	800b8c2 <EPD_1IN54_V2_DisplayPart>
// EPD_1IN54_V2_Sleep(); // Deep sleep mode ????
    PAPER_ON_L();         // e-Paper OFF
 8003c56:	4b0c      	ldr	r3, [pc, #48]	@ (8003c88 <main+0x460>)
 8003c58:	2280      	movs	r2, #128	@ 0x80
 8003c5a:	0612      	lsls	r2, r2, #24
 8003c5c:	619a      	str	r2, [r3, #24]
                          //  hex_dump();
                          //  HAL_Delay(1);
  }

  deepPowerDown(30);                                             // 30 seconds deep power down
 8003c5e:	201e      	movs	r0, #30
 8003c60:	f7fe fd5e 	bl	8002720 <deepPowerDown>
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
    // Never be here
    LED1_ON();
 8003c64:	4b08      	ldr	r3, [pc, #32]	@ (8003c88 <main+0x460>)
 8003c66:	2202      	movs	r2, #2
 8003c68:	619a      	str	r2, [r3, #24]
    HAL_Delay(100);
 8003c6a:	2064      	movs	r0, #100	@ 0x64
 8003c6c:	f002 f9bc 	bl	8005fe8 <HAL_Delay>
    LED1_OFF();
 8003c70:	4b05      	ldr	r3, [pc, #20]	@ (8003c88 <main+0x460>)
 8003c72:	2280      	movs	r2, #128	@ 0x80
 8003c74:	0292      	lsls	r2, r2, #10
 8003c76:	619a      	str	r2, [r3, #24]
    HAL_Delay(100);
 8003c78:	2064      	movs	r0, #100	@ 0x64
 8003c7a:	f002 f9b5 	bl	8005fe8 <HAL_Delay>
    LED1_ON();
 8003c7e:	46c0      	nop			@ (mov r8, r8)
 8003c80:	e7f0      	b.n	8003c64 <main+0x43c>
 8003c82:	46c0      	nop			@ (mov r8, r8)
 8003c84:	200005f0 	.word	0x200005f0
 8003c88:	50000400 	.word	0x50000400

08003c8c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8003c8c:	b590      	push	{r4, r7, lr}
 8003c8e:	b099      	sub	sp, #100	@ 0x64
 8003c90:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003c92:	2414      	movs	r4, #20
 8003c94:	193b      	adds	r3, r7, r4
 8003c96:	0018      	movs	r0, r3
 8003c98:	234c      	movs	r3, #76	@ 0x4c
 8003c9a:	001a      	movs	r2, r3
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	f009 ffad 	bl	800dbfc <memset>
		  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ca2:	1d3b      	adds	r3, r7, #4
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	2310      	movs	r3, #16
 8003ca8:	001a      	movs	r2, r3
 8003caa:	2100      	movs	r1, #0
 8003cac:	f009 ffa6 	bl	800dbfc <memset>

		  /** Configure the main internal regulator output voltage
		  */
		  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003cb0:	2380      	movs	r3, #128	@ 0x80
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	f003 f94f 	bl	8006f58 <HAL_PWREx_ControlVoltageScaling>

		  /** Initializes the RCC Oscillators according to the specified parameters
		  * in the RCC_OscInitTypeDef structure.
		  */
		  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8003cba:	0021      	movs	r1, r4
 8003cbc:	187b      	adds	r3, r7, r1
 8003cbe:	2218      	movs	r2, #24
 8003cc0:	601a      	str	r2, [r3, #0]
		  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003cc2:	187b      	adds	r3, r7, r1
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	615a      	str	r2, [r3, #20]
		  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003cc8:	187b      	adds	r3, r7, r1
 8003cca:	2201      	movs	r2, #1
 8003ccc:	61da      	str	r2, [r3, #28]
		  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003cce:	187b      	adds	r3, r7, r1
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	621a      	str	r2, [r3, #32]
		  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
 8003cd4:	187b      	adds	r3, r7, r1
 8003cd6:	2280      	movs	r2, #128	@ 0x80
 8003cd8:	625a      	str	r2, [r3, #36]	@ 0x24
		  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003cda:	187b      	adds	r3, r7, r1
 8003cdc:	2200      	movs	r2, #0
 8003cde:	62da      	str	r2, [r3, #44]	@ 0x2c
		  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ce0:	187b      	adds	r3, r7, r1
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	f003 f9a4 	bl	8007030 <HAL_RCC_OscConfig>
 8003ce8:	1e03      	subs	r3, r0, #0
 8003cea:	d001      	beq.n	8003cf0 <SystemClock_Config+0x64>
		  {
		    Error_Handler();
 8003cec:	f000 f8ee 	bl	8003ecc <Error_Handler>
		  }

		  /** Initializes the CPU, AHB and APB buses clocks
		  */
		  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003cf0:	1d3b      	adds	r3, r7, #4
 8003cf2:	2207      	movs	r2, #7
 8003cf4:	601a      	str	r2, [r3, #0]
		                              |RCC_CLOCKTYPE_PCLK1;
		  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003cf6:	1d3b      	adds	r3, r7, #4
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	605a      	str	r2, [r3, #4]
		  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003cfc:	1d3b      	adds	r3, r7, #4
 8003cfe:	2200      	movs	r2, #0
 8003d00:	609a      	str	r2, [r3, #8]
		  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003d02:	1d3b      	adds	r3, r7, #4
 8003d04:	2200      	movs	r2, #0
 8003d06:	60da      	str	r2, [r3, #12]

		  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003d08:	1d3b      	adds	r3, r7, #4
 8003d0a:	2101      	movs	r1, #1
 8003d0c:	0018      	movs	r0, r3
 8003d0e:	f003 fdb9 	bl	8007884 <HAL_RCC_ClockConfig>
 8003d12:	1e03      	subs	r3, r0, #0
 8003d14:	d001      	beq.n	8003d1a <SystemClock_Config+0x8e>
		  {
		    Error_Handler();
 8003d16:	f000 f8d9 	bl	8003ecc <Error_Handler>
		  }
}
 8003d1a:	46c0      	nop			@ (mov r8, r8)
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	b019      	add	sp, #100	@ 0x64
 8003d20:	bd90      	pop	{r4, r7, pc}

08003d22 <read_RTCRam>:

/* USER CODE BEGIN 4 */

// Function to read a uint16_t value from RTC RAM
bool read_RTCRam(uint8_t address, uint16_t *read_data, bool lock)
{
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b084      	sub	sp, #16
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6039      	str	r1, [r7, #0]
 8003d2a:	0011      	movs	r1, r2
 8003d2c:	1dfb      	adds	r3, r7, #7
 8003d2e:	1c02      	adds	r2, r0, #0
 8003d30:	701a      	strb	r2, [r3, #0]
 8003d32:	1dbb      	adds	r3, r7, #6
 8003d34:	1c0a      	adds	r2, r1, #0
 8003d36:	701a      	strb	r2, [r3, #0]
  // Create a buffer to hold the data to be read
  uint8_t data[sizeof(uint16_t)];

  // Call the driver's readRam function
  if (!readRam(address, (uint8_t *)data, sizeof(data), lock))
 8003d38:	1dfb      	adds	r3, r7, #7
 8003d3a:	7818      	ldrb	r0, [r3, #0]
 8003d3c:	1dbb      	adds	r3, r7, #6
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	220c      	movs	r2, #12
 8003d42:	18b9      	adds	r1, r7, r2
 8003d44:	2202      	movs	r2, #2
 8003d46:	f7fe ff0d 	bl	8002b64 <readRam>
 8003d4a:	0003      	movs	r3, r0
 8003d4c:	001a      	movs	r2, r3
 8003d4e:	2301      	movs	r3, #1
 8003d50:	4053      	eors	r3, r2
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <read_RTCRam+0x3a>
  {
    // If the read operation fails, return false
    return false;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	e00d      	b.n	8003d78 <read_RTCRam+0x56>
  }

  // Combine the two bytes into a uint16_t value
  *read_data = (uint16_t)data[0] | ((uint16_t)data[1] << 8);
 8003d5c:	210c      	movs	r1, #12
 8003d5e:	187b      	adds	r3, r7, r1
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	b21a      	sxth	r2, r3
 8003d64:	187b      	adds	r3, r7, r1
 8003d66:	785b      	ldrb	r3, [r3, #1]
 8003d68:	021b      	lsls	r3, r3, #8
 8003d6a:	b21b      	sxth	r3, r3
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	b21b      	sxth	r3, r3
 8003d70:	b29a      	uxth	r2, r3
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	801a      	strh	r2, [r3, #0]

  return true;
 8003d76:	2301      	movs	r3, #1
}
 8003d78:	0018      	movs	r0, r3
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	b004      	add	sp, #16
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <write_ToRTCRam>:

// Function to write a uint16_t value to RTC RAM
bool write_ToRTCRam(uint8_t address, uint16_t write_data, bool lock)
{
 8003d80:	b590      	push	{r4, r7, lr}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	0004      	movs	r4, r0
 8003d88:	0008      	movs	r0, r1
 8003d8a:	0011      	movs	r1, r2
 8003d8c:	1dfb      	adds	r3, r7, #7
 8003d8e:	1c22      	adds	r2, r4, #0
 8003d90:	701a      	strb	r2, [r3, #0]
 8003d92:	1d3b      	adds	r3, r7, #4
 8003d94:	1c02      	adds	r2, r0, #0
 8003d96:	801a      	strh	r2, [r3, #0]
 8003d98:	1dbb      	adds	r3, r7, #6
 8003d9a:	1c0a      	adds	r2, r1, #0
 8003d9c:	701a      	strb	r2, [r3, #0]
  // Create a buffer to hold the data to be written
  uint8_t data[sizeof(uint16_t)];

  // Split the uint16_t value into two bytes
  data[0] = (uint8_t)(write_data & 0xFF);        // Lower byte
 8003d9e:	1d3b      	adds	r3, r7, #4
 8003da0:	881b      	ldrh	r3, [r3, #0]
 8003da2:	b2da      	uxtb	r2, r3
 8003da4:	210c      	movs	r1, #12
 8003da6:	187b      	adds	r3, r7, r1
 8003da8:	701a      	strb	r2, [r3, #0]
  data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 8003daa:	1d3b      	adds	r3, r7, #4
 8003dac:	881b      	ldrh	r3, [r3, #0]
 8003dae:	0a1b      	lsrs	r3, r3, #8
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	b2da      	uxtb	r2, r3
 8003db4:	187b      	adds	r3, r7, r1
 8003db6:	705a      	strb	r2, [r3, #1]

  // Call the driver's writeRam function
  return writeRam(address, (uint8_t *)data, sizeof(data), lock);
 8003db8:	1dfb      	adds	r3, r7, #7
 8003dba:	7818      	ldrb	r0, [r3, #0]
 8003dbc:	1dbb      	adds	r3, r7, #6
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	1879      	adds	r1, r7, r1
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	f7fe ff38 	bl	8002c38 <writeRam>
 8003dc8:	0003      	movs	r3, r0
}
 8003dca:	0018      	movs	r0, r3
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	b005      	add	sp, #20
 8003dd0:	bd90      	pop	{r4, r7, pc}
	...

08003dd4 <print_error>:

void print_error(const char *func, uint32_t line)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  printf(" *** Error:  %s ,   %d\n", func, line);
 8003dde:	683a      	ldr	r2, [r7, #0]
 8003de0:	6879      	ldr	r1, [r7, #4]
 8003de2:	4b09      	ldr	r3, [pc, #36]	@ (8003e08 <print_error+0x34>)
 8003de4:	0018      	movs	r0, r3
 8003de6:	f001 fc81 	bl	80056ec <printf_>
  HAL_Delay(100);
 8003dea:	2064      	movs	r0, #100	@ 0x64
 8003dec:	f002 f8fc 	bl	8005fe8 <HAL_Delay>
  timeout_reset(__func__, __LINE__);
 8003df0:	23c6      	movs	r3, #198	@ 0xc6
 8003df2:	005a      	lsls	r2, r3, #1
 8003df4:	4b05      	ldr	r3, [pc, #20]	@ (8003e0c <print_error+0x38>)
 8003df6:	0011      	movs	r1, r2
 8003df8:	0018      	movs	r0, r3
 8003dfa:	f000 f809 	bl	8003e10 <timeout_reset>
}
 8003dfe:	46c0      	nop			@ (mov r8, r8)
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b002      	add	sp, #8
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	46c0      	nop			@ (mov r8, r8)
 8003e08:	0800fd68 	.word	0x0800fd68
 8003e0c:	0800ff54 	.word	0x0800ff54

08003e10 <timeout_reset>:

void timeout_reset(const char *func, uint32_t line)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]
  printf(" *** timeout_reset:  %s    %d\n", func, line);
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	6879      	ldr	r1, [r7, #4]
 8003e1e:	4b07      	ldr	r3, [pc, #28]	@ (8003e3c <timeout_reset+0x2c>)
 8003e20:	0018      	movs	r0, r3
 8003e22:	f001 fc63 	bl	80056ec <printf_>
  HAL_Delay(10);
 8003e26:	200a      	movs	r0, #10
 8003e28:	f002 f8de 	bl	8005fe8 <HAL_Delay>
  deepPowerDown(10);
 8003e2c:	200a      	movs	r0, #10
 8003e2e:	f7fe fc77 	bl	8002720 <deepPowerDown>
}
 8003e32:	46c0      	nop			@ (mov r8, r8)
 8003e34:	46bd      	mov	sp, r7
 8003e36:	b002      	add	sp, #8
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	46c0      	nop			@ (mov r8, r8)
 8003e3c:	0800fd80 	.word	0x0800fd80

08003e40 <stream_sensor_data_forced_mode>:

// Read BME280 data
int8_t stream_sensor_data_forced_mode(struct bme280_dev *dev)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  reslt = bme280_set_sensor_mode(BME280_FORCED_MODE, dev);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	0019      	movs	r1, r3
 8003e4c:	2001      	movs	r0, #1
 8003e4e:	f006 f848 	bl	8009ee2 <bme280_set_sensor_mode>
 8003e52:	0003      	movs	r3, r0
 8003e54:	001a      	movs	r2, r3
 8003e56:	4b0c      	ldr	r3, [pc, #48]	@ (8003e88 <stream_sensor_data_forced_mode+0x48>)
 8003e58:	701a      	strb	r2, [r3, #0]
  /* Wait for the measurement to complete and print data  */

  HAL_Delay(req_delay); // 9 ms !!!
 8003e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8003e8c <stream_sensor_data_forced_mode+0x4c>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	0018      	movs	r0, r3
 8003e60:	f002 f8c2 	bl	8005fe8 <HAL_Delay>
  reslt = bme280_get_sensor_data(BME280_TEMP | BME280_HUM, &comp_data, dev);
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	4b0a      	ldr	r3, [pc, #40]	@ (8003e90 <stream_sensor_data_forced_mode+0x50>)
 8003e68:	0019      	movs	r1, r3
 8003e6a:	2006      	movs	r0, #6
 8003e6c:	f006 f91b 	bl	800a0a6 <bme280_get_sensor_data>
 8003e70:	0003      	movs	r3, r0
 8003e72:	001a      	movs	r2, r3
 8003e74:	4b04      	ldr	r3, [pc, #16]	@ (8003e88 <stream_sensor_data_forced_mode+0x48>)
 8003e76:	701a      	strb	r2, [r3, #0]
  return reslt;
 8003e78:	4b03      	ldr	r3, [pc, #12]	@ (8003e88 <stream_sensor_data_forced_mode+0x48>)
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	b25b      	sxtb	r3, r3
}
 8003e7e:	0018      	movs	r0, r3
 8003e80:	46bd      	mov	sp, r7
 8003e82:	b002      	add	sp, #8
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	46c0      	nop			@ (mov r8, r8)
 8003e88:	20000464 	.word	0x20000464
 8003e8c:	20000468 	.word	0x20000468
 8003e90:	200005a4 	.word	0x200005a4

08003e94 <go_down>:
  }
  return true;
}

void go_down(uint16_t vBat)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	0002      	movs	r2, r0
 8003e9c:	1dbb      	adds	r3, r7, #6
 8003e9e:	801a      	strh	r2, [r3, #0]
  /* S H U T   D O W N */

  printf("Go down\n");
 8003ea0:	4b08      	ldr	r3, [pc, #32]	@ (8003ec4 <go_down+0x30>)
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	f001 fc22 	bl	80056ec <printf_>
  printf("Clear...\r\n");
 8003ea8:	4b07      	ldr	r3, [pc, #28]	@ (8003ec8 <go_down+0x34>)
 8003eaa:	0018      	movs	r0, r3
 8003eac:	f001 fc1e 	bl	80056ec <printf_>
  final_message(vBat);
 8003eb0:	1dbb      	adds	r3, r7, #6
 8003eb2:	881b      	ldrh	r3, [r3, #0]
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f008 fdfb 	bl	800cab0 <final_message>
  // Code must be inserted here !
  // write RTC_Register Magic2
  // First at main check Magic2, if true  deepPowerDown
  // deepPowerDown(255); // need minutes

}
 8003eba:	46c0      	nop			@ (mov r8, r8)
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	b002      	add	sp, #8
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	46c0      	nop			@ (mov r8, r8)
 8003ec4:	0800fda0 	.word	0x0800fda0
 8003ec8:	0800fdac 	.word	0x0800fdac

08003ecc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003ed0:	b672      	cpsid	i
}
 8003ed2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003ed4:	46c0      	nop			@ (mov r8, r8)
 8003ed6:	e7fd      	b.n	8003ed4 <Error_Handler+0x8>

08003ed8 <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	60b9      	str	r1, [r7, #8]
 8003ee0:	607a      	str	r2, [r7, #4]
 8003ee2:	603b      	str	r3, [r7, #0]
 8003ee4:	210f      	movs	r1, #15
 8003ee6:	187b      	adds	r3, r7, r1
 8003ee8:	1c02      	adds	r2, r0, #0
 8003eea:	701a      	strb	r2, [r3, #0]
  if (idx < maxlen) {
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d205      	bcs.n	8003f00 <_out_buffer+0x28>
    ((char*)buffer)[idx] = character;
 8003ef4:	68ba      	ldr	r2, [r7, #8]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	18d3      	adds	r3, r2, r3
 8003efa:	187a      	adds	r2, r7, r1
 8003efc:	7812      	ldrb	r2, [r2, #0]
 8003efe:	701a      	strb	r2, [r3, #0]
  }
}
 8003f00:	46c0      	nop			@ (mov r8, r8)
 8003f02:	46bd      	mov	sp, r7
 8003f04:	b004      	add	sp, #16
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	60b9      	str	r1, [r7, #8]
 8003f10:	607a      	str	r2, [r7, #4]
 8003f12:	603b      	str	r3, [r7, #0]
 8003f14:	230f      	movs	r3, #15
 8003f16:	18fb      	adds	r3, r7, r3
 8003f18:	1c02      	adds	r2, r0, #0
 8003f1a:	701a      	strb	r2, [r3, #0]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8003f1c:	46c0      	nop			@ (mov r8, r8)
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	b004      	add	sp, #16
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60b9      	str	r1, [r7, #8]
 8003f2c:	607a      	str	r2, [r7, #4]
 8003f2e:	603b      	str	r3, [r7, #0]
 8003f30:	210f      	movs	r1, #15
 8003f32:	187b      	adds	r3, r7, r1
 8003f34:	1c02      	adds	r2, r0, #0
 8003f36:	701a      	strb	r2, [r3, #0]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 8003f38:	000a      	movs	r2, r1
 8003f3a:	18bb      	adds	r3, r7, r2
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d004      	beq.n	8003f4c <_out_char+0x28>
    _putchar(character);
 8003f42:	18bb      	adds	r3, r7, r2
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	0018      	movs	r0, r3
 8003f48:	f001 fc0c 	bl	8005764 <_putchar>
  }
}
 8003f4c:	46c0      	nop			@ (mov r8, r8)
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	b004      	add	sp, #16
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	60fb      	str	r3, [r7, #12]
 8003f62:	e002      	b.n	8003f6a <_strnlen_s+0x16>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	3301      	adds	r3, #1
 8003f68:	60fb      	str	r3, [r7, #12]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d004      	beq.n	8003f7c <_strnlen_s+0x28>
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	1e5a      	subs	r2, r3, #1
 8003f76:	603a      	str	r2, [r7, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1f3      	bne.n	8003f64 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 8003f7c:	68fa      	ldr	r2, [r7, #12]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	1ad3      	subs	r3, r2, r3
}
 8003f82:	0018      	movs	r0, r3
 8003f84:	46bd      	mov	sp, r7
 8003f86:	b004      	add	sp, #16
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8003f8a:	b580      	push	{r7, lr}
 8003f8c:	b082      	sub	sp, #8
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	0002      	movs	r2, r0
 8003f92:	1dfb      	adds	r3, r7, #7
 8003f94:	701a      	strb	r2, [r3, #0]
  return (ch >= '0') && (ch <= '9');
 8003f96:	1dfb      	adds	r3, r7, #7
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	2b2f      	cmp	r3, #47	@ 0x2f
 8003f9c:	d905      	bls.n	8003faa <_is_digit+0x20>
 8003f9e:	1dfb      	adds	r3, r7, #7
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	2b39      	cmp	r3, #57	@ 0x39
 8003fa4:	d801      	bhi.n	8003faa <_is_digit+0x20>
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e000      	b.n	8003fac <_is_digit+0x22>
 8003faa:	2300      	movs	r3, #0
 8003fac:	1c1a      	adds	r2, r3, #0
 8003fae:	2301      	movs	r3, #1
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	b2db      	uxtb	r3, r3
}
 8003fb4:	0018      	movs	r0, r3
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	b002      	add	sp, #8
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003fc8:	e00e      	b.n	8003fe8 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	0013      	movs	r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	189b      	adds	r3, r3, r2
 8003fd2:	005b      	lsls	r3, r3, #1
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	1c59      	adds	r1, r3, #1
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	6011      	str	r1, [r2, #0]
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	18c3      	adds	r3, r0, r3
 8003fe4:	3b30      	subs	r3, #48	@ 0x30
 8003fe6:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	0018      	movs	r0, r3
 8003ff0:	f7ff ffcb 	bl	8003f8a <_is_digit>
 8003ff4:	1e03      	subs	r3, r0, #0
 8003ff6:	d1e8      	bne.n	8003fca <_atoi+0xe>
  }
  return i;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
}
 8003ffa:	0018      	movs	r0, r3
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	b004      	add	sp, #16
 8004000:	bd80      	pop	{r7, pc}

08004002 <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8004002:	b590      	push	{r4, r7, lr}
 8004004:	b087      	sub	sp, #28
 8004006:	af00      	add	r7, sp, #0
 8004008:	60f8      	str	r0, [r7, #12]
 800400a:	60b9      	str	r1, [r7, #8]
 800400c:	607a      	str	r2, [r7, #4]
 800400e:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8004014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004016:	2202      	movs	r2, #2
 8004018:	4013      	ands	r3, r2
 800401a:	d124      	bne.n	8004066 <_out_rev+0x64>
 800401c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800401e:	2201      	movs	r2, #1
 8004020:	4013      	ands	r3, r2
 8004022:	d120      	bne.n	8004066 <_out_rev+0x64>
    for (size_t i = len; i < width; i++) {
 8004024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004026:	617b      	str	r3, [r7, #20]
 8004028:	e00a      	b.n	8004040 <_out_rev+0x3e>
      out(' ', buffer, idx++, maxlen);
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	1c53      	adds	r3, r2, #1
 800402e:	607b      	str	r3, [r7, #4]
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	68b9      	ldr	r1, [r7, #8]
 8004034:	68fc      	ldr	r4, [r7, #12]
 8004036:	2020      	movs	r0, #32
 8004038:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	3301      	adds	r3, #1
 800403e:	617b      	str	r3, [r7, #20]
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004044:	429a      	cmp	r2, r3
 8004046:	d3f0      	bcc.n	800402a <_out_rev+0x28>
    }
  }

  // reverse string
  while (len) {
 8004048:	e00d      	b.n	8004066 <_out_rev+0x64>
    out(buf[--len], buffer, idx++, maxlen);
 800404a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800404c:	3b01      	subs	r3, #1
 800404e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004050:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004054:	18d3      	adds	r3, r2, r3
 8004056:	7818      	ldrb	r0, [r3, #0]
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	1c53      	adds	r3, r2, #1
 800405c:	607b      	str	r3, [r7, #4]
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	68b9      	ldr	r1, [r7, #8]
 8004062:	68fc      	ldr	r4, [r7, #12]
 8004064:	47a0      	blx	r4
  while (len) {
 8004066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004068:	2b00      	cmp	r3, #0
 800406a:	d1ee      	bne.n	800404a <_out_rev+0x48>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 800406c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800406e:	2202      	movs	r2, #2
 8004070:	4013      	ands	r3, r2
 8004072:	d00e      	beq.n	8004092 <_out_rev+0x90>
    while (idx - start_idx < width) {
 8004074:	e007      	b.n	8004086 <_out_rev+0x84>
      out(' ', buffer, idx++, maxlen);
 8004076:	687a      	ldr	r2, [r7, #4]
 8004078:	1c53      	adds	r3, r2, #1
 800407a:	607b      	str	r3, [r7, #4]
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	68b9      	ldr	r1, [r7, #8]
 8004080:	68fc      	ldr	r4, [r7, #12]
 8004082:	2020      	movs	r0, #32
 8004084:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800408e:	429a      	cmp	r2, r3
 8004090:	d8f1      	bhi.n	8004076 <_out_rev+0x74>
    }
  }

  return idx;
 8004092:	687b      	ldr	r3, [r7, #4]
}
 8004094:	0018      	movs	r0, r3
 8004096:	46bd      	mov	sp, r7
 8004098:	b007      	add	sp, #28
 800409a:	bd90      	pop	{r4, r7, pc}

0800409c <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800409c:	b590      	push	{r4, r7, lr}
 800409e:	b089      	sub	sp, #36	@ 0x24
 80040a0:	af04      	add	r7, sp, #16
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
 80040a8:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 80040aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ac:	2202      	movs	r2, #2
 80040ae:	4013      	ands	r3, r2
 80040b0:	d134      	bne.n	800411c <_ntoa_format+0x80>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80040b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d017      	beq.n	80040e8 <_ntoa_format+0x4c>
 80040b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ba:	2201      	movs	r2, #1
 80040bc:	4013      	ands	r3, r2
 80040be:	d013      	beq.n	80040e8 <_ntoa_format+0x4c>
 80040c0:	2328      	movs	r3, #40	@ 0x28
 80040c2:	18fb      	adds	r3, r7, r3
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d103      	bne.n	80040d2 <_ntoa_format+0x36>
 80040ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040cc:	220c      	movs	r2, #12
 80040ce:	4013      	ands	r3, r2
 80040d0:	d00a      	beq.n	80040e8 <_ntoa_format+0x4c>
      width--;
 80040d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040d4:	3b01      	subs	r3, #1
 80040d6:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80040d8:	e006      	b.n	80040e8 <_ntoa_format+0x4c>
      buf[len++] = '0';
 80040da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040dc:	1c5a      	adds	r2, r3, #1
 80040de:	627a      	str	r2, [r7, #36]	@ 0x24
 80040e0:	6a3a      	ldr	r2, [r7, #32]
 80040e2:	18d3      	adds	r3, r2, r3
 80040e4:	2230      	movs	r2, #48	@ 0x30
 80040e6:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80040e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d20a      	bcs.n	8004106 <_ntoa_format+0x6a>
 80040f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f2:	2b1f      	cmp	r3, #31
 80040f4:	d9f1      	bls.n	80040da <_ntoa_format+0x3e>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80040f6:	e006      	b.n	8004106 <_ntoa_format+0x6a>
      buf[len++] = '0';
 80040f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fa:	1c5a      	adds	r2, r3, #1
 80040fc:	627a      	str	r2, [r7, #36]	@ 0x24
 80040fe:	6a3a      	ldr	r2, [r7, #32]
 8004100:	18d3      	adds	r3, r2, r3
 8004102:	2230      	movs	r2, #48	@ 0x30
 8004104:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8004106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004108:	2201      	movs	r2, #1
 800410a:	4013      	ands	r3, r2
 800410c:	d006      	beq.n	800411c <_ntoa_format+0x80>
 800410e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004112:	429a      	cmp	r2, r3
 8004114:	d202      	bcs.n	800411c <_ntoa_format+0x80>
 8004116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004118:	2b1f      	cmp	r3, #31
 800411a:	d9ed      	bls.n	80040f8 <_ntoa_format+0x5c>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 800411c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800411e:	2210      	movs	r2, #16
 8004120:	4013      	ands	r3, r2
 8004122:	d056      	beq.n	80041d2 <_ntoa_format+0x136>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8004124:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004126:	2380      	movs	r3, #128	@ 0x80
 8004128:	00db      	lsls	r3, r3, #3
 800412a:	4013      	ands	r3, r2
 800412c:	d116      	bne.n	800415c <_ntoa_format+0xc0>
 800412e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004130:	2b00      	cmp	r3, #0
 8004132:	d013      	beq.n	800415c <_ntoa_format+0xc0>
 8004134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004138:	429a      	cmp	r2, r3
 800413a:	d003      	beq.n	8004144 <_ntoa_format+0xa8>
 800413c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800413e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004140:	429a      	cmp	r2, r3
 8004142:	d10b      	bne.n	800415c <_ntoa_format+0xc0>
      len--;
 8004144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004146:	3b01      	subs	r3, #1
 8004148:	627b      	str	r3, [r7, #36]	@ 0x24
      if (len && (base == 16U)) {
 800414a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800414c:	2b00      	cmp	r3, #0
 800414e:	d005      	beq.n	800415c <_ntoa_format+0xc0>
 8004150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004152:	2b10      	cmp	r3, #16
 8004154:	d102      	bne.n	800415c <_ntoa_format+0xc0>
        len--;
 8004156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004158:	3b01      	subs	r3, #1
 800415a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800415c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800415e:	2b10      	cmp	r3, #16
 8004160:	d10e      	bne.n	8004180 <_ntoa_format+0xe4>
 8004162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004164:	2220      	movs	r2, #32
 8004166:	4013      	ands	r3, r2
 8004168:	d10a      	bne.n	8004180 <_ntoa_format+0xe4>
 800416a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800416c:	2b1f      	cmp	r3, #31
 800416e:	d807      	bhi.n	8004180 <_ntoa_format+0xe4>
      buf[len++] = 'x';
 8004170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004172:	1c5a      	adds	r2, r3, #1
 8004174:	627a      	str	r2, [r7, #36]	@ 0x24
 8004176:	6a3a      	ldr	r2, [r7, #32]
 8004178:	18d3      	adds	r3, r2, r3
 800417a:	2278      	movs	r2, #120	@ 0x78
 800417c:	701a      	strb	r2, [r3, #0]
 800417e:	e01e      	b.n	80041be <_ntoa_format+0x122>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8004180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004182:	2b10      	cmp	r3, #16
 8004184:	d10e      	bne.n	80041a4 <_ntoa_format+0x108>
 8004186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004188:	2220      	movs	r2, #32
 800418a:	4013      	ands	r3, r2
 800418c:	d00a      	beq.n	80041a4 <_ntoa_format+0x108>
 800418e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004190:	2b1f      	cmp	r3, #31
 8004192:	d807      	bhi.n	80041a4 <_ntoa_format+0x108>
      buf[len++] = 'X';
 8004194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004196:	1c5a      	adds	r2, r3, #1
 8004198:	627a      	str	r2, [r7, #36]	@ 0x24
 800419a:	6a3a      	ldr	r2, [r7, #32]
 800419c:	18d3      	adds	r3, r2, r3
 800419e:	2258      	movs	r2, #88	@ 0x58
 80041a0:	701a      	strb	r2, [r3, #0]
 80041a2:	e00c      	b.n	80041be <_ntoa_format+0x122>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80041a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d109      	bne.n	80041be <_ntoa_format+0x122>
 80041aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ac:	2b1f      	cmp	r3, #31
 80041ae:	d806      	bhi.n	80041be <_ntoa_format+0x122>
      buf[len++] = 'b';
 80041b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b2:	1c5a      	adds	r2, r3, #1
 80041b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80041b6:	6a3a      	ldr	r2, [r7, #32]
 80041b8:	18d3      	adds	r3, r2, r3
 80041ba:	2262      	movs	r2, #98	@ 0x62
 80041bc:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 80041be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c0:	2b1f      	cmp	r3, #31
 80041c2:	d806      	bhi.n	80041d2 <_ntoa_format+0x136>
      buf[len++] = '0';
 80041c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c6:	1c5a      	adds	r2, r3, #1
 80041c8:	627a      	str	r2, [r7, #36]	@ 0x24
 80041ca:	6a3a      	ldr	r2, [r7, #32]
 80041cc:	18d3      	adds	r3, r2, r3
 80041ce:	2230      	movs	r2, #48	@ 0x30
 80041d0:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 80041d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d4:	2b1f      	cmp	r3, #31
 80041d6:	d823      	bhi.n	8004220 <_ntoa_format+0x184>
    if (negative) {
 80041d8:	2328      	movs	r3, #40	@ 0x28
 80041da:	18fb      	adds	r3, r7, r3
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d007      	beq.n	80041f2 <_ntoa_format+0x156>
      buf[len++] = '-';
 80041e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e4:	1c5a      	adds	r2, r3, #1
 80041e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80041e8:	6a3a      	ldr	r2, [r7, #32]
 80041ea:	18d3      	adds	r3, r2, r3
 80041ec:	222d      	movs	r2, #45	@ 0x2d
 80041ee:	701a      	strb	r2, [r3, #0]
 80041f0:	e016      	b.n	8004220 <_ntoa_format+0x184>
    }
    else if (flags & FLAGS_PLUS) {
 80041f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041f4:	2204      	movs	r2, #4
 80041f6:	4013      	ands	r3, r2
 80041f8:	d007      	beq.n	800420a <_ntoa_format+0x16e>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80041fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fc:	1c5a      	adds	r2, r3, #1
 80041fe:	627a      	str	r2, [r7, #36]	@ 0x24
 8004200:	6a3a      	ldr	r2, [r7, #32]
 8004202:	18d3      	adds	r3, r2, r3
 8004204:	222b      	movs	r2, #43	@ 0x2b
 8004206:	701a      	strb	r2, [r3, #0]
 8004208:	e00a      	b.n	8004220 <_ntoa_format+0x184>
    }
    else if (flags & FLAGS_SPACE) {
 800420a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800420c:	2208      	movs	r2, #8
 800420e:	4013      	ands	r3, r2
 8004210:	d006      	beq.n	8004220 <_ntoa_format+0x184>
      buf[len++] = ' ';
 8004212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004214:	1c5a      	adds	r2, r3, #1
 8004216:	627a      	str	r2, [r7, #36]	@ 0x24
 8004218:	6a3a      	ldr	r2, [r7, #32]
 800421a:	18d3      	adds	r3, r2, r3
 800421c:	2220      	movs	r2, #32
 800421e:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8004220:	683c      	ldr	r4, [r7, #0]
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	68b9      	ldr	r1, [r7, #8]
 8004226:	68f8      	ldr	r0, [r7, #12]
 8004228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800422a:	9303      	str	r3, [sp, #12]
 800422c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800422e:	9302      	str	r3, [sp, #8]
 8004230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004232:	9301      	str	r3, [sp, #4]
 8004234:	6a3b      	ldr	r3, [r7, #32]
 8004236:	9300      	str	r3, [sp, #0]
 8004238:	0023      	movs	r3, r4
 800423a:	f7ff fee2 	bl	8004002 <_out_rev>
 800423e:	0003      	movs	r3, r0
}
 8004240:	0018      	movs	r0, r3
 8004242:	46bd      	mov	sp, r7
 8004244:	b005      	add	sp, #20
 8004246:	bd90      	pop	{r4, r7, pc}

08004248 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8004248:	b590      	push	{r4, r7, lr}
 800424a:	b097      	sub	sp, #92	@ 0x5c
 800424c:	af08      	add	r7, sp, #32
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
 8004254:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8004256:	2300      	movs	r3, #0
 8004258:	637b      	str	r3, [r7, #52]	@ 0x34

  // no hash for 0 values
  if (!value) {
 800425a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800425c:	2b00      	cmp	r3, #0
 800425e:	d103      	bne.n	8004268 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8004260:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004262:	2210      	movs	r2, #16
 8004264:	4393      	bics	r3, r2
 8004266:	65fb      	str	r3, [r7, #92]	@ 0x5c
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8004268:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800426a:	2380      	movs	r3, #128	@ 0x80
 800426c:	00db      	lsls	r3, r3, #3
 800426e:	4013      	ands	r3, r2
 8004270:	d002      	beq.n	8004278 <_ntoa_long+0x30>
 8004272:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004274:	2b00      	cmp	r3, #0
 8004276:	d033      	beq.n	80042e0 <_ntoa_long+0x98>
    do {
      const char digit = (char)(value % base);
 8004278:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800427a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800427c:	0018      	movs	r0, r3
 800427e:	f7fb ffe5 	bl	800024c <__aeabi_uidivmod>
 8004282:	000b      	movs	r3, r1
 8004284:	001a      	movs	r2, r3
 8004286:	2133      	movs	r1, #51	@ 0x33
 8004288:	187b      	adds	r3, r7, r1
 800428a:	701a      	strb	r2, [r3, #0]
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 800428c:	000a      	movs	r2, r1
 800428e:	18bb      	adds	r3, r7, r2
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	2b09      	cmp	r3, #9
 8004294:	d804      	bhi.n	80042a0 <_ntoa_long+0x58>
 8004296:	18bb      	adds	r3, r7, r2
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	3330      	adds	r3, #48	@ 0x30
 800429c:	b2da      	uxtb	r2, r3
 800429e:	e00d      	b.n	80042bc <_ntoa_long+0x74>
 80042a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80042a2:	2220      	movs	r2, #32
 80042a4:	4013      	ands	r3, r2
 80042a6:	d001      	beq.n	80042ac <_ntoa_long+0x64>
 80042a8:	2341      	movs	r3, #65	@ 0x41
 80042aa:	e000      	b.n	80042ae <_ntoa_long+0x66>
 80042ac:	2361      	movs	r3, #97	@ 0x61
 80042ae:	2233      	movs	r2, #51	@ 0x33
 80042b0:	18ba      	adds	r2, r7, r2
 80042b2:	7812      	ldrb	r2, [r2, #0]
 80042b4:	189b      	adds	r3, r3, r2
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	3b0a      	subs	r3, #10
 80042ba:	b2da      	uxtb	r2, r3
 80042bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042be:	1c59      	adds	r1, r3, #1
 80042c0:	6379      	str	r1, [r7, #52]	@ 0x34
 80042c2:	2110      	movs	r1, #16
 80042c4:	1879      	adds	r1, r7, r1
 80042c6:	54ca      	strb	r2, [r1, r3]
      value /= base;
 80042c8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80042ca:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80042cc:	f7fb ff38 	bl	8000140 <__udivsi3>
 80042d0:	0003      	movs	r3, r0
 80042d2:	64bb      	str	r3, [r7, #72]	@ 0x48
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 80042d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d002      	beq.n	80042e0 <_ntoa_long+0x98>
 80042da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042dc:	2b1f      	cmp	r3, #31
 80042de:	d9cb      	bls.n	8004278 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 80042e0:	683c      	ldr	r4, [r7, #0]
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	68b9      	ldr	r1, [r7, #8]
 80042e6:	68f8      	ldr	r0, [r7, #12]
 80042e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80042ea:	9306      	str	r3, [sp, #24]
 80042ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042ee:	9305      	str	r3, [sp, #20]
 80042f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042f2:	9304      	str	r3, [sp, #16]
 80042f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042f6:	9303      	str	r3, [sp, #12]
 80042f8:	234c      	movs	r3, #76	@ 0x4c
 80042fa:	18fb      	adds	r3, r7, r3
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	9302      	str	r3, [sp, #8]
 8004300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004302:	9301      	str	r3, [sp, #4]
 8004304:	2310      	movs	r3, #16
 8004306:	18fb      	adds	r3, r7, r3
 8004308:	9300      	str	r3, [sp, #0]
 800430a:	0023      	movs	r3, r4
 800430c:	f7ff fec6 	bl	800409c <_ntoa_format>
 8004310:	0003      	movs	r3, r0
}
 8004312:	0018      	movs	r0, r3
 8004314:	46bd      	mov	sp, r7
 8004316:	b00f      	add	sp, #60	@ 0x3c
 8004318:	bd90      	pop	{r4, r7, pc}

0800431a <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800431a:	b5b0      	push	{r4, r5, r7, lr}
 800431c:	b096      	sub	sp, #88	@ 0x58
 800431e:	af08      	add	r7, sp, #32
 8004320:	60f8      	str	r0, [r7, #12]
 8004322:	60b9      	str	r1, [r7, #8]
 8004324:	607a      	str	r2, [r7, #4]
 8004326:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8004328:	2300      	movs	r3, #0
 800432a:	637b      	str	r3, [r7, #52]	@ 0x34

  // no hash for 0 values
  if (!value) {
 800432c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800432e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004330:	4313      	orrs	r3, r2
 8004332:	d103      	bne.n	800433c <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8004334:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004336:	2210      	movs	r2, #16
 8004338:	4393      	bics	r3, r2
 800433a:	66bb      	str	r3, [r7, #104]	@ 0x68
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 800433c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800433e:	2380      	movs	r3, #128	@ 0x80
 8004340:	00db      	lsls	r3, r3, #3
 8004342:	4013      	ands	r3, r2
 8004344:	d003      	beq.n	800434e <_ntoa_long_long+0x34>
 8004346:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004348:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800434a:	4313      	orrs	r3, r2
 800434c:	d03a      	beq.n	80043c4 <_ntoa_long_long+0xaa>
    do {
      const char digit = (char)(value % base);
 800434e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004350:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004352:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004354:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004356:	f7fc f8c5 	bl	80004e4 <__aeabi_uldivmod>
 800435a:	0010      	movs	r0, r2
 800435c:	0019      	movs	r1, r3
 800435e:	2433      	movs	r4, #51	@ 0x33
 8004360:	193b      	adds	r3, r7, r4
 8004362:	1c02      	adds	r2, r0, #0
 8004364:	701a      	strb	r2, [r3, #0]
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8004366:	0022      	movs	r2, r4
 8004368:	18bb      	adds	r3, r7, r2
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	2b09      	cmp	r3, #9
 800436e:	d804      	bhi.n	800437a <_ntoa_long_long+0x60>
 8004370:	18bb      	adds	r3, r7, r2
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	3330      	adds	r3, #48	@ 0x30
 8004376:	b2da      	uxtb	r2, r3
 8004378:	e00d      	b.n	8004396 <_ntoa_long_long+0x7c>
 800437a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800437c:	2220      	movs	r2, #32
 800437e:	4013      	ands	r3, r2
 8004380:	d001      	beq.n	8004386 <_ntoa_long_long+0x6c>
 8004382:	2341      	movs	r3, #65	@ 0x41
 8004384:	e000      	b.n	8004388 <_ntoa_long_long+0x6e>
 8004386:	2361      	movs	r3, #97	@ 0x61
 8004388:	2233      	movs	r2, #51	@ 0x33
 800438a:	18ba      	adds	r2, r7, r2
 800438c:	7812      	ldrb	r2, [r2, #0]
 800438e:	189b      	adds	r3, r3, r2
 8004390:	b2db      	uxtb	r3, r3
 8004392:	3b0a      	subs	r3, #10
 8004394:	b2da      	uxtb	r2, r3
 8004396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004398:	1c59      	adds	r1, r3, #1
 800439a:	6379      	str	r1, [r7, #52]	@ 0x34
 800439c:	2110      	movs	r1, #16
 800439e:	1879      	adds	r1, r7, r1
 80043a0:	54ca      	strb	r2, [r1, r3]
      value /= base;
 80043a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043a6:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80043a8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80043aa:	f7fc f89b 	bl	80004e4 <__aeabi_uldivmod>
 80043ae:	0002      	movs	r2, r0
 80043b0:	000b      	movs	r3, r1
 80043b2:	64ba      	str	r2, [r7, #72]	@ 0x48
 80043b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 80043b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043ba:	4313      	orrs	r3, r2
 80043bc:	d002      	beq.n	80043c4 <_ntoa_long_long+0xaa>
 80043be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043c0:	2b1f      	cmp	r3, #31
 80043c2:	d9c4      	bls.n	800434e <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 80043c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043c6:	683d      	ldr	r5, [r7, #0]
 80043c8:	687c      	ldr	r4, [r7, #4]
 80043ca:	68b9      	ldr	r1, [r7, #8]
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80043d0:	9206      	str	r2, [sp, #24]
 80043d2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80043d4:	9205      	str	r2, [sp, #20]
 80043d6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80043d8:	9204      	str	r2, [sp, #16]
 80043da:	9303      	str	r3, [sp, #12]
 80043dc:	2350      	movs	r3, #80	@ 0x50
 80043de:	18fb      	adds	r3, r7, r3
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	9302      	str	r3, [sp, #8]
 80043e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043e6:	9301      	str	r3, [sp, #4]
 80043e8:	2310      	movs	r3, #16
 80043ea:	18fb      	adds	r3, r7, r3
 80043ec:	9300      	str	r3, [sp, #0]
 80043ee:	002b      	movs	r3, r5
 80043f0:	0022      	movs	r2, r4
 80043f2:	f7ff fe53 	bl	800409c <_ntoa_format>
 80043f6:	0003      	movs	r3, r0
}
 80043f8:	0018      	movs	r0, r3
 80043fa:	46bd      	mov	sp, r7
 80043fc:	b00e      	add	sp, #56	@ 0x38
 80043fe:	bdb0      	pop	{r4, r5, r7, pc}

08004400 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8004400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004402:	b09d      	sub	sp, #116	@ 0x74
 8004404:	af06      	add	r7, sp, #24
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	607a      	str	r2, [r7, #4]
 800440c:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 800440e:	2300      	movs	r3, #0
 8004410:	657b      	str	r3, [r7, #84]	@ 0x54
  double diff = 0.0;
 8004412:	2200      	movs	r2, #0
 8004414:	2300      	movs	r3, #0
 8004416:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004418:	63fb      	str	r3, [r7, #60]	@ 0x3c

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 800441a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800441c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800441e:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8004420:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004422:	f7fc f813 	bl	800044c <__aeabi_dcmpeq>
 8004426:	1e03      	subs	r3, r0, #0
 8004428:	d112      	bne.n	8004450 <_ftoa+0x50>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 800442a:	683c      	ldr	r4, [r7, #0]
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	68b9      	ldr	r1, [r7, #8]
 8004430:	68f8      	ldr	r0, [r7, #12]
 8004432:	2380      	movs	r3, #128	@ 0x80
 8004434:	18fb      	adds	r3, r7, r3
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	9303      	str	r3, [sp, #12]
 800443a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800443c:	9302      	str	r3, [sp, #8]
 800443e:	2303      	movs	r3, #3
 8004440:	9301      	str	r3, [sp, #4]
 8004442:	4bbf      	ldr	r3, [pc, #764]	@ (8004740 <_ftoa+0x340>)
 8004444:	9300      	str	r3, [sp, #0]
 8004446:	0023      	movs	r3, r4
 8004448:	f7ff fddb 	bl	8004002 <_out_rev>
 800444c:	0003      	movs	r3, r0
 800444e:	e211      	b.n	8004874 <_ftoa+0x474>
  if (value < -DBL_MAX)
 8004450:	2201      	movs	r2, #1
 8004452:	4252      	negs	r2, r2
 8004454:	4bbb      	ldr	r3, [pc, #748]	@ (8004744 <_ftoa+0x344>)
 8004456:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8004458:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800445a:	f7fb fffd 	bl	8000458 <__aeabi_dcmplt>
 800445e:	1e03      	subs	r3, r0, #0
 8004460:	d012      	beq.n	8004488 <_ftoa+0x88>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8004462:	683c      	ldr	r4, [r7, #0]
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	68b9      	ldr	r1, [r7, #8]
 8004468:	68f8      	ldr	r0, [r7, #12]
 800446a:	2380      	movs	r3, #128	@ 0x80
 800446c:	18fb      	adds	r3, r7, r3
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	9303      	str	r3, [sp, #12]
 8004472:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004474:	9302      	str	r3, [sp, #8]
 8004476:	2304      	movs	r3, #4
 8004478:	9301      	str	r3, [sp, #4]
 800447a:	4bb3      	ldr	r3, [pc, #716]	@ (8004748 <_ftoa+0x348>)
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	0023      	movs	r3, r4
 8004480:	f7ff fdbf 	bl	8004002 <_out_rev>
 8004484:	0003      	movs	r3, r0
 8004486:	e1f5      	b.n	8004874 <_ftoa+0x474>
  if (value > DBL_MAX)
 8004488:	2201      	movs	r2, #1
 800448a:	4252      	negs	r2, r2
 800448c:	4baf      	ldr	r3, [pc, #700]	@ (800474c <_ftoa+0x34c>)
 800448e:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8004490:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004492:	f7fb fff5 	bl	8000480 <__aeabi_dcmpgt>
 8004496:	1e03      	subs	r3, r0, #0
 8004498:	d024      	beq.n	80044e4 <_ftoa+0xe4>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 800449a:	2380      	movs	r3, #128	@ 0x80
 800449c:	18fb      	adds	r3, r7, r3
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2204      	movs	r2, #4
 80044a2:	4013      	ands	r3, r2
 80044a4:	d001      	beq.n	80044aa <_ftoa+0xaa>
 80044a6:	4baa      	ldr	r3, [pc, #680]	@ (8004750 <_ftoa+0x350>)
 80044a8:	e000      	b.n	80044ac <_ftoa+0xac>
 80044aa:	4baa      	ldr	r3, [pc, #680]	@ (8004754 <_ftoa+0x354>)
 80044ac:	2280      	movs	r2, #128	@ 0x80
 80044ae:	18ba      	adds	r2, r7, r2
 80044b0:	6812      	ldr	r2, [r2, #0]
 80044b2:	2104      	movs	r1, #4
 80044b4:	400a      	ands	r2, r1
 80044b6:	d001      	beq.n	80044bc <_ftoa+0xbc>
 80044b8:	2204      	movs	r2, #4
 80044ba:	e000      	b.n	80044be <_ftoa+0xbe>
 80044bc:	2203      	movs	r2, #3
 80044be:	683e      	ldr	r6, [r7, #0]
 80044c0:	687d      	ldr	r5, [r7, #4]
 80044c2:	68bc      	ldr	r4, [r7, #8]
 80044c4:	68f8      	ldr	r0, [r7, #12]
 80044c6:	2180      	movs	r1, #128	@ 0x80
 80044c8:	1879      	adds	r1, r7, r1
 80044ca:	6809      	ldr	r1, [r1, #0]
 80044cc:	9103      	str	r1, [sp, #12]
 80044ce:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80044d0:	9102      	str	r1, [sp, #8]
 80044d2:	9201      	str	r2, [sp, #4]
 80044d4:	9300      	str	r3, [sp, #0]
 80044d6:	0033      	movs	r3, r6
 80044d8:	002a      	movs	r2, r5
 80044da:	0021      	movs	r1, r4
 80044dc:	f7ff fd91 	bl	8004002 <_out_rev>
 80044e0:	0003      	movs	r3, r0
 80044e2:	e1c7      	b.n	8004874 <_ftoa+0x474>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 80044e4:	2200      	movs	r2, #0
 80044e6:	4b9c      	ldr	r3, [pc, #624]	@ (8004758 <_ftoa+0x358>)
 80044e8:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80044ea:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80044ec:	f7fb ffc8 	bl	8000480 <__aeabi_dcmpgt>
 80044f0:	1e03      	subs	r3, r0, #0
 80044f2:	d107      	bne.n	8004504 <_ftoa+0x104>
 80044f4:	2200      	movs	r2, #0
 80044f6:	4b99      	ldr	r3, [pc, #612]	@ (800475c <_ftoa+0x35c>)
 80044f8:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80044fa:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80044fc:	f7fb ffac 	bl	8000458 <__aeabi_dcmplt>
 8004500:	1e03      	subs	r3, r0, #0
 8004502:	d015      	beq.n	8004530 <_ftoa+0x130>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8004504:	683d      	ldr	r5, [r7, #0]
 8004506:	687c      	ldr	r4, [r7, #4]
 8004508:	68b9      	ldr	r1, [r7, #8]
 800450a:	68f8      	ldr	r0, [r7, #12]
 800450c:	2380      	movs	r3, #128	@ 0x80
 800450e:	18fb      	adds	r3, r7, r3
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	9304      	str	r3, [sp, #16]
 8004514:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004516:	9303      	str	r3, [sp, #12]
 8004518:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800451a:	9302      	str	r3, [sp, #8]
 800451c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800451e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004520:	9200      	str	r2, [sp, #0]
 8004522:	9301      	str	r3, [sp, #4]
 8004524:	002b      	movs	r3, r5
 8004526:	0022      	movs	r2, r4
 8004528:	f000 f9a8 	bl	800487c <_etoa>
 800452c:	0003      	movs	r3, r0
 800452e:	e1a1      	b.n	8004874 <_ftoa+0x474>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8004530:	2453      	movs	r4, #83	@ 0x53
 8004532:	193b      	adds	r3, r7, r4
 8004534:	2200      	movs	r2, #0
 8004536:	701a      	strb	r2, [r3, #0]
  if (value < 0) {
 8004538:	2200      	movs	r2, #0
 800453a:	2300      	movs	r3, #0
 800453c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800453e:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004540:	f7fb ff8a 	bl	8000458 <__aeabi_dcmplt>
 8004544:	1e03      	subs	r3, r0, #0
 8004546:	d00c      	beq.n	8004562 <_ftoa+0x162>
    negative = true;
 8004548:	193b      	adds	r3, r7, r4
 800454a:	2201      	movs	r2, #1
 800454c:	701a      	strb	r2, [r3, #0]
    value = 0 - value;
 800454e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004550:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004552:	2000      	movs	r0, #0
 8004554:	2100      	movs	r1, #0
 8004556:	f7fd fb3f 	bl	8001bd8 <__aeabi_dsub>
 800455a:	0002      	movs	r2, r0
 800455c:	000b      	movs	r3, r1
 800455e:	673a      	str	r2, [r7, #112]	@ 0x70
 8004560:	677b      	str	r3, [r7, #116]	@ 0x74
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8004562:	2380      	movs	r3, #128	@ 0x80
 8004564:	18fb      	adds	r3, r7, r3
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	2380      	movs	r3, #128	@ 0x80
 800456a:	00db      	lsls	r3, r3, #3
 800456c:	4013      	ands	r3, r2
 800456e:	d10c      	bne.n	800458a <_ftoa+0x18a>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004570:	2306      	movs	r3, #6
 8004572:	67bb      	str	r3, [r7, #120]	@ 0x78
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8004574:	e009      	b.n	800458a <_ftoa+0x18a>
    buf[len++] = '0';
 8004576:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004578:	1c5a      	adds	r2, r3, #1
 800457a:	657a      	str	r2, [r7, #84]	@ 0x54
 800457c:	2210      	movs	r2, #16
 800457e:	18ba      	adds	r2, r7, r2
 8004580:	2130      	movs	r1, #48	@ 0x30
 8004582:	54d1      	strb	r1, [r2, r3]
    prec--;
 8004584:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004586:	3b01      	subs	r3, #1
 8004588:	67bb      	str	r3, [r7, #120]	@ 0x78
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 800458a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800458c:	2b1f      	cmp	r3, #31
 800458e:	d802      	bhi.n	8004596 <_ftoa+0x196>
 8004590:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004592:	2b09      	cmp	r3, #9
 8004594:	d8ef      	bhi.n	8004576 <_ftoa+0x176>
  }

  int whole = (int)value;
 8004596:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8004598:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800459a:	f7fd fedb 	bl	8002354 <__aeabi_d2iz>
 800459e:	0003      	movs	r3, r0
 80045a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  double tmp = (value - whole) * pow10[prec];
 80045a2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80045a4:	f7fd ff12 	bl	80023cc <__aeabi_i2d>
 80045a8:	0002      	movs	r2, r0
 80045aa:	000b      	movs	r3, r1
 80045ac:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80045ae:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80045b0:	f7fd fb12 	bl	8001bd8 <__aeabi_dsub>
 80045b4:	0002      	movs	r2, r0
 80045b6:	000b      	movs	r3, r1
 80045b8:	0010      	movs	r0, r2
 80045ba:	0019      	movs	r1, r3
 80045bc:	4a68      	ldr	r2, [pc, #416]	@ (8004760 <_ftoa+0x360>)
 80045be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80045c0:	00db      	lsls	r3, r3, #3
 80045c2:	18d3      	adds	r3, r2, r3
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f7fd f83e 	bl	8001648 <__aeabi_dmul>
 80045cc:	0002      	movs	r2, r0
 80045ce:	000b      	movs	r3, r1
 80045d0:	633a      	str	r2, [r7, #48]	@ 0x30
 80045d2:	637b      	str	r3, [r7, #52]	@ 0x34
  unsigned long frac = (unsigned long)tmp;
 80045d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80045d6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80045d8:	f7fb ffa4 	bl	8000524 <__aeabi_d2uiz>
 80045dc:	0003      	movs	r3, r0
 80045de:	64bb      	str	r3, [r7, #72]	@ 0x48
  diff = tmp - frac;
 80045e0:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80045e2:	f7fd ff21 	bl	8002428 <__aeabi_ui2d>
 80045e6:	0002      	movs	r2, r0
 80045e8:	000b      	movs	r3, r1
 80045ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80045ec:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80045ee:	f7fd faf3 	bl	8001bd8 <__aeabi_dsub>
 80045f2:	0002      	movs	r2, r0
 80045f4:	000b      	movs	r3, r1
 80045f6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80045f8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (diff > 0.5) {
 80045fa:	2200      	movs	r2, #0
 80045fc:	4b59      	ldr	r3, [pc, #356]	@ (8004764 <_ftoa+0x364>)
 80045fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004600:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004602:	f7fb ff3d 	bl	8000480 <__aeabi_dcmpgt>
 8004606:	1e03      	subs	r3, r0, #0
 8004608:	d015      	beq.n	8004636 <_ftoa+0x236>
    ++frac;
 800460a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800460c:	3301      	adds	r3, #1
 800460e:	64bb      	str	r3, [r7, #72]	@ 0x48
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8004610:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004612:	f7fd ff09 	bl	8002428 <__aeabi_ui2d>
 8004616:	4a52      	ldr	r2, [pc, #328]	@ (8004760 <_ftoa+0x360>)
 8004618:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	18d3      	adds	r3, r2, r3
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f7fb ff37 	bl	8000494 <__aeabi_dcmpge>
 8004626:	1e03      	subs	r3, r0, #0
 8004628:	d017      	beq.n	800465a <_ftoa+0x25a>
      frac = 0;
 800462a:	2300      	movs	r3, #0
 800462c:	64bb      	str	r3, [r7, #72]	@ 0x48
      ++whole;
 800462e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004630:	3301      	adds	r3, #1
 8004632:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004634:	e011      	b.n	800465a <_ftoa+0x25a>
    }
  }
  else if (diff < 0.5) {
 8004636:	2200      	movs	r2, #0
 8004638:	4b4a      	ldr	r3, [pc, #296]	@ (8004764 <_ftoa+0x364>)
 800463a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800463c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800463e:	f7fb ff0b 	bl	8000458 <__aeabi_dcmplt>
 8004642:	1e03      	subs	r3, r0, #0
 8004644:	d109      	bne.n	800465a <_ftoa+0x25a>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8004646:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004648:	2b00      	cmp	r3, #0
 800464a:	d003      	beq.n	8004654 <_ftoa+0x254>
 800464c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800464e:	2201      	movs	r2, #1
 8004650:	4013      	ands	r3, r2
 8004652:	d002      	beq.n	800465a <_ftoa+0x25a>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8004654:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004656:	3301      	adds	r3, #1
 8004658:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  if (prec == 0U) {
 800465a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800465c:	2b00      	cmp	r3, #0
 800465e:	d12f      	bne.n	80046c0 <_ftoa+0x2c0>
    diff = value - (double)whole;
 8004660:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004662:	f7fd feb3 	bl	80023cc <__aeabi_i2d>
 8004666:	0002      	movs	r2, r0
 8004668:	000b      	movs	r3, r1
 800466a:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800466c:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800466e:	f7fd fab3 	bl	8001bd8 <__aeabi_dsub>
 8004672:	0002      	movs	r2, r0
 8004674:	000b      	movs	r3, r1
 8004676:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004678:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 800467a:	2301      	movs	r3, #1
 800467c:	1c1c      	adds	r4, r3, #0
 800467e:	2200      	movs	r2, #0
 8004680:	4b38      	ldr	r3, [pc, #224]	@ (8004764 <_ftoa+0x364>)
 8004682:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004684:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004686:	f7fb fee7 	bl	8000458 <__aeabi_dcmplt>
 800468a:	1e03      	subs	r3, r0, #0
 800468c:	d101      	bne.n	8004692 <_ftoa+0x292>
 800468e:	2300      	movs	r3, #0
 8004690:	1c1c      	adds	r4, r3, #0
 8004692:	b2e3      	uxtb	r3, r4
 8004694:	2201      	movs	r2, #1
 8004696:	4053      	eors	r3, r2
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d107      	bne.n	80046ae <_ftoa+0x2ae>
 800469e:	2200      	movs	r2, #0
 80046a0:	4b30      	ldr	r3, [pc, #192]	@ (8004764 <_ftoa+0x364>)
 80046a2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80046a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80046a6:	f7fb feeb 	bl	8000480 <__aeabi_dcmpgt>
 80046aa:	1e03      	subs	r3, r0, #0
 80046ac:	d046      	beq.n	800473c <_ftoa+0x33c>
 80046ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046b0:	2201      	movs	r2, #1
 80046b2:	4013      	ands	r3, r2
 80046b4:	d100      	bne.n	80046b8 <_ftoa+0x2b8>
 80046b6:	e070      	b.n	800479a <_ftoa+0x39a>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 80046b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046ba:	3301      	adds	r3, #1
 80046bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046be:	e06c      	b.n	800479a <_ftoa+0x39a>
    }
  }
  else {
    unsigned int count = prec;
 80046c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046c2:	647b      	str	r3, [r7, #68]	@ 0x44
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80046c4:	e01b      	b.n	80046fe <_ftoa+0x2fe>
      --count;
 80046c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046c8:	3b01      	subs	r3, #1
 80046ca:	647b      	str	r3, [r7, #68]	@ 0x44
      buf[len++] = (char)(48U + (frac % 10U));
 80046cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046ce:	210a      	movs	r1, #10
 80046d0:	0018      	movs	r0, r3
 80046d2:	f7fb fdbb 	bl	800024c <__aeabi_uidivmod>
 80046d6:	000b      	movs	r3, r1
 80046d8:	b2da      	uxtb	r2, r3
 80046da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046dc:	1c59      	adds	r1, r3, #1
 80046de:	6579      	str	r1, [r7, #84]	@ 0x54
 80046e0:	3230      	adds	r2, #48	@ 0x30
 80046e2:	b2d1      	uxtb	r1, r2
 80046e4:	2210      	movs	r2, #16
 80046e6:	18ba      	adds	r2, r7, r2
 80046e8:	54d1      	strb	r1, [r2, r3]
      if (!(frac /= 10U)) {
 80046ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046ec:	210a      	movs	r1, #10
 80046ee:	0018      	movs	r0, r3
 80046f0:	f7fb fd26 	bl	8000140 <__udivsi3>
 80046f4:	0003      	movs	r3, r0
 80046f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <_ftoa+0x306>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80046fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004700:	2b1f      	cmp	r3, #31
 8004702:	d9e0      	bls.n	80046c6 <_ftoa+0x2c6>
 8004704:	e008      	b.n	8004718 <_ftoa+0x318>
        break;
 8004706:	46c0      	nop			@ (mov r8, r8)
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8004708:	e006      	b.n	8004718 <_ftoa+0x318>
      buf[len++] = '0';
 800470a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800470c:	1c5a      	adds	r2, r3, #1
 800470e:	657a      	str	r2, [r7, #84]	@ 0x54
 8004710:	2210      	movs	r2, #16
 8004712:	18ba      	adds	r2, r7, r2
 8004714:	2130      	movs	r1, #48	@ 0x30
 8004716:	54d1      	strb	r1, [r2, r3]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8004718:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800471a:	2b1f      	cmp	r3, #31
 800471c:	d804      	bhi.n	8004728 <_ftoa+0x328>
 800471e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004720:	1e5a      	subs	r2, r3, #1
 8004722:	647a      	str	r2, [r7, #68]	@ 0x44
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1f0      	bne.n	800470a <_ftoa+0x30a>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004728:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800472a:	2b1f      	cmp	r3, #31
 800472c:	d835      	bhi.n	800479a <_ftoa+0x39a>
      // add decimal
      buf[len++] = '.';
 800472e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004730:	1c5a      	adds	r2, r3, #1
 8004732:	657a      	str	r2, [r7, #84]	@ 0x54
 8004734:	2210      	movs	r2, #16
 8004736:	18ba      	adds	r2, r7, r2
 8004738:	212e      	movs	r1, #46	@ 0x2e
 800473a:	54d1      	strb	r1, [r2, r3]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800473c:	e02d      	b.n	800479a <_ftoa+0x39a>
 800473e:	46c0      	nop			@ (mov r8, r8)
 8004740:	0800fdb8 	.word	0x0800fdb8
 8004744:	ffefffff 	.word	0xffefffff
 8004748:	0800fdbc 	.word	0x0800fdbc
 800474c:	7fefffff 	.word	0x7fefffff
 8004750:	0800fdc4 	.word	0x0800fdc4
 8004754:	0800fdcc 	.word	0x0800fdcc
 8004758:	41cdcd65 	.word	0x41cdcd65
 800475c:	c1cdcd65 	.word	0xc1cdcd65
 8004760:	08010100 	.word	0x08010100
 8004764:	3fe00000 	.word	0x3fe00000
    buf[len++] = (char)(48 + (whole % 10));
 8004768:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800476a:	210a      	movs	r1, #10
 800476c:	0018      	movs	r0, r3
 800476e:	f7fb fe57 	bl	8000420 <__aeabi_idivmod>
 8004772:	000b      	movs	r3, r1
 8004774:	b2da      	uxtb	r2, r3
 8004776:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004778:	1c59      	adds	r1, r3, #1
 800477a:	6579      	str	r1, [r7, #84]	@ 0x54
 800477c:	3230      	adds	r2, #48	@ 0x30
 800477e:	b2d1      	uxtb	r1, r2
 8004780:	2210      	movs	r2, #16
 8004782:	18ba      	adds	r2, r7, r2
 8004784:	54d1      	strb	r1, [r2, r3]
    if (!(whole /= 10)) {
 8004786:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004788:	210a      	movs	r1, #10
 800478a:	0018      	movs	r0, r3
 800478c:	f7fb fd62 	bl	8000254 <__divsi3>
 8004790:	0003      	movs	r3, r0
 8004792:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004794:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004796:	2b00      	cmp	r3, #0
 8004798:	d003      	beq.n	80047a2 <_ftoa+0x3a2>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800479a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800479c:	2b1f      	cmp	r3, #31
 800479e:	d9e3      	bls.n	8004768 <_ftoa+0x368>
 80047a0:	e000      	b.n	80047a4 <_ftoa+0x3a4>
      break;
 80047a2:	46c0      	nop			@ (mov r8, r8)
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 80047a4:	2180      	movs	r1, #128	@ 0x80
 80047a6:	187b      	adds	r3, r7, r1
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2202      	movs	r2, #2
 80047ac:	4013      	ands	r3, r2
 80047ae:	d123      	bne.n	80047f8 <_ftoa+0x3f8>
 80047b0:	187b      	adds	r3, r7, r1
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2201      	movs	r2, #1
 80047b6:	4013      	ands	r3, r2
 80047b8:	d01e      	beq.n	80047f8 <_ftoa+0x3f8>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80047ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d014      	beq.n	80047ea <_ftoa+0x3ea>
 80047c0:	2353      	movs	r3, #83	@ 0x53
 80047c2:	18fb      	adds	r3, r7, r3
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d104      	bne.n	80047d4 <_ftoa+0x3d4>
 80047ca:	187b      	adds	r3, r7, r1
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	220c      	movs	r2, #12
 80047d0:	4013      	ands	r3, r2
 80047d2:	d00a      	beq.n	80047ea <_ftoa+0x3ea>
      width--;
 80047d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80047d6:	3b01      	subs	r3, #1
 80047d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80047da:	e006      	b.n	80047ea <_ftoa+0x3ea>
      buf[len++] = '0';
 80047dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047de:	1c5a      	adds	r2, r3, #1
 80047e0:	657a      	str	r2, [r7, #84]	@ 0x54
 80047e2:	2210      	movs	r2, #16
 80047e4:	18ba      	adds	r2, r7, r2
 80047e6:	2130      	movs	r1, #48	@ 0x30
 80047e8:	54d1      	strb	r1, [r2, r3]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80047ea:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80047ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d202      	bcs.n	80047f8 <_ftoa+0x3f8>
 80047f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047f4:	2b1f      	cmp	r3, #31
 80047f6:	d9f1      	bls.n	80047dc <_ftoa+0x3dc>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80047f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047fa:	2b1f      	cmp	r3, #31
 80047fc:	d827      	bhi.n	800484e <_ftoa+0x44e>
    if (negative) {
 80047fe:	2353      	movs	r3, #83	@ 0x53
 8004800:	18fb      	adds	r3, r7, r3
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d007      	beq.n	8004818 <_ftoa+0x418>
      buf[len++] = '-';
 8004808:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800480a:	1c5a      	adds	r2, r3, #1
 800480c:	657a      	str	r2, [r7, #84]	@ 0x54
 800480e:	2210      	movs	r2, #16
 8004810:	18ba      	adds	r2, r7, r2
 8004812:	212d      	movs	r1, #45	@ 0x2d
 8004814:	54d1      	strb	r1, [r2, r3]
 8004816:	e01a      	b.n	800484e <_ftoa+0x44e>
    }
    else if (flags & FLAGS_PLUS) {
 8004818:	2380      	movs	r3, #128	@ 0x80
 800481a:	18fb      	adds	r3, r7, r3
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2204      	movs	r2, #4
 8004820:	4013      	ands	r3, r2
 8004822:	d007      	beq.n	8004834 <_ftoa+0x434>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8004824:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004826:	1c5a      	adds	r2, r3, #1
 8004828:	657a      	str	r2, [r7, #84]	@ 0x54
 800482a:	2210      	movs	r2, #16
 800482c:	18ba      	adds	r2, r7, r2
 800482e:	212b      	movs	r1, #43	@ 0x2b
 8004830:	54d1      	strb	r1, [r2, r3]
 8004832:	e00c      	b.n	800484e <_ftoa+0x44e>
    }
    else if (flags & FLAGS_SPACE) {
 8004834:	2380      	movs	r3, #128	@ 0x80
 8004836:	18fb      	adds	r3, r7, r3
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2208      	movs	r2, #8
 800483c:	4013      	ands	r3, r2
 800483e:	d006      	beq.n	800484e <_ftoa+0x44e>
      buf[len++] = ' ';
 8004840:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	657a      	str	r2, [r7, #84]	@ 0x54
 8004846:	2210      	movs	r2, #16
 8004848:	18ba      	adds	r2, r7, r2
 800484a:	2120      	movs	r1, #32
 800484c:	54d1      	strb	r1, [r2, r3]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 800484e:	683c      	ldr	r4, [r7, #0]
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	68b9      	ldr	r1, [r7, #8]
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	2380      	movs	r3, #128	@ 0x80
 8004858:	18fb      	adds	r3, r7, r3
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	9303      	str	r3, [sp, #12]
 800485e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004860:	9302      	str	r3, [sp, #8]
 8004862:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004864:	9301      	str	r3, [sp, #4]
 8004866:	2310      	movs	r3, #16
 8004868:	18fb      	adds	r3, r7, r3
 800486a:	9300      	str	r3, [sp, #0]
 800486c:	0023      	movs	r3, r4
 800486e:	f7ff fbc8 	bl	8004002 <_out_rev>
 8004872:	0003      	movs	r3, r0
}
 8004874:	0018      	movs	r0, r3
 8004876:	46bd      	mov	sp, r7
 8004878:	b017      	add	sp, #92	@ 0x5c
 800487a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800487c <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 800487c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800487e:	b0a7      	sub	sp, #156	@ 0x9c
 8004880:	af06      	add	r7, sp, #24
 8004882:	6478      	str	r0, [r7, #68]	@ 0x44
 8004884:	6439      	str	r1, [r7, #64]	@ 0x40
 8004886:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004888:	63bb      	str	r3, [r7, #56]	@ 0x38
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 800488a:	2698      	movs	r6, #152	@ 0x98
 800488c:	19bb      	adds	r3, r7, r6
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	19b9      	adds	r1, r7, r6
 8004894:	6808      	ldr	r0, [r1, #0]
 8004896:	6849      	ldr	r1, [r1, #4]
 8004898:	f7fb fdd8 	bl	800044c <__aeabi_dcmpeq>
 800489c:	1e03      	subs	r3, r0, #0
 800489e:	d013      	beq.n	80048c8 <_etoa+0x4c>
 80048a0:	2201      	movs	r2, #1
 80048a2:	4252      	negs	r2, r2
 80048a4:	4bda      	ldr	r3, [pc, #872]	@ (8004c10 <_etoa+0x394>)
 80048a6:	19b9      	adds	r1, r7, r6
 80048a8:	6808      	ldr	r0, [r1, #0]
 80048aa:	6849      	ldr	r1, [r1, #4]
 80048ac:	f7fb fde8 	bl	8000480 <__aeabi_dcmpgt>
 80048b0:	1e03      	subs	r3, r0, #0
 80048b2:	d109      	bne.n	80048c8 <_etoa+0x4c>
 80048b4:	2201      	movs	r2, #1
 80048b6:	4252      	negs	r2, r2
 80048b8:	4bd6      	ldr	r3, [pc, #856]	@ (8004c14 <_etoa+0x398>)
 80048ba:	19b9      	adds	r1, r7, r6
 80048bc:	6808      	ldr	r0, [r1, #0]
 80048be:	6849      	ldr	r1, [r1, #4]
 80048c0:	f7fb fdca 	bl	8000458 <__aeabi_dcmplt>
 80048c4:	1e03      	subs	r3, r0, #0
 80048c6:	d01b      	beq.n	8004900 <_etoa+0x84>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 80048c8:	6bbd      	ldr	r5, [r7, #56]	@ 0x38
 80048ca:	6bfc      	ldr	r4, [r7, #60]	@ 0x3c
 80048cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80048ce:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80048d0:	23a8      	movs	r3, #168	@ 0xa8
 80048d2:	18fb      	adds	r3, r7, r3
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	9304      	str	r3, [sp, #16]
 80048d8:	23a4      	movs	r3, #164	@ 0xa4
 80048da:	18fb      	adds	r3, r7, r3
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	9303      	str	r3, [sp, #12]
 80048e0:	23a0      	movs	r3, #160	@ 0xa0
 80048e2:	18fb      	adds	r3, r7, r3
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	9302      	str	r3, [sp, #8]
 80048e8:	2398      	movs	r3, #152	@ 0x98
 80048ea:	18fb      	adds	r3, r7, r3
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	9200      	str	r2, [sp, #0]
 80048f2:	9301      	str	r3, [sp, #4]
 80048f4:	002b      	movs	r3, r5
 80048f6:	0022      	movs	r2, r4
 80048f8:	f7ff fd82 	bl	8004400 <_ftoa>
 80048fc:	0003      	movs	r3, r0
 80048fe:	e272      	b.n	8004de6 <_etoa+0x56a>
  }

  // determine the sign
  const bool negative = value < 0;
 8004900:	233b      	movs	r3, #59	@ 0x3b
 8004902:	2238      	movs	r2, #56	@ 0x38
 8004904:	189b      	adds	r3, r3, r2
 8004906:	19de      	adds	r6, r3, r7
 8004908:	2301      	movs	r3, #1
 800490a:	73fb      	strb	r3, [r7, #15]
 800490c:	2200      	movs	r2, #0
 800490e:	2300      	movs	r3, #0
 8004910:	2198      	movs	r1, #152	@ 0x98
 8004912:	1879      	adds	r1, r7, r1
 8004914:	6808      	ldr	r0, [r1, #0]
 8004916:	6849      	ldr	r1, [r1, #4]
 8004918:	f7fb fd9e 	bl	8000458 <__aeabi_dcmplt>
 800491c:	1e03      	subs	r3, r0, #0
 800491e:	d101      	bne.n	8004924 <_etoa+0xa8>
 8004920:	2300      	movs	r3, #0
 8004922:	73fb      	strb	r3, [r7, #15]
 8004924:	7bfb      	ldrb	r3, [r7, #15]
 8004926:	7033      	strb	r3, [r6, #0]
  if (negative) {
 8004928:	233b      	movs	r3, #59	@ 0x3b
 800492a:	2238      	movs	r2, #56	@ 0x38
 800492c:	189b      	adds	r3, r3, r2
 800492e:	19db      	adds	r3, r3, r7
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00f      	beq.n	8004956 <_etoa+0xda>
    value = -value;
 8004936:	2198      	movs	r1, #152	@ 0x98
 8004938:	187b      	adds	r3, r7, r1
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	603b      	str	r3, [r7, #0]
 800493e:	239c      	movs	r3, #156	@ 0x9c
 8004940:	18fb      	adds	r3, r7, r3
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	2380      	movs	r3, #128	@ 0x80
 8004946:	061b      	lsls	r3, r3, #24
 8004948:	4053      	eors	r3, r2
 800494a:	607b      	str	r3, [r7, #4]
 800494c:	683a      	ldr	r2, [r7, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	1879      	adds	r1, r7, r1
 8004952:	600a      	str	r2, [r1, #0]
 8004954:	604b      	str	r3, [r1, #4]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 8004956:	23a8      	movs	r3, #168	@ 0xa8
 8004958:	18fb      	adds	r3, r7, r3
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	2380      	movs	r3, #128	@ 0x80
 800495e:	00db      	lsls	r3, r3, #3
 8004960:	4013      	ands	r3, r2
 8004962:	d103      	bne.n	800496c <_etoa+0xf0>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004964:	2306      	movs	r3, #6
 8004966:	22a0      	movs	r2, #160	@ 0xa0
 8004968:	18ba      	adds	r2, r7, r2
 800496a:	6013      	str	r3, [r2, #0]
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 800496c:	2698      	movs	r6, #152	@ 0x98
 800496e:	19bb      	adds	r3, r7, r6
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004976:	64fb      	str	r3, [r7, #76]	@ 0x4c
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 8004978:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800497a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800497c:	0d1b      	lsrs	r3, r3, #20
 800497e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004980:	2300      	movs	r3, #0
 8004982:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004986:	055b      	lsls	r3, r3, #21
 8004988:	0d5b      	lsrs	r3, r3, #21
 800498a:	4aa3      	ldr	r2, [pc, #652]	@ (8004c18 <_etoa+0x39c>)
 800498c:	4694      	mov	ip, r2
 800498e:	4463      	add	r3, ip
 8004990:	66fb      	str	r3, [r7, #108]	@ 0x6c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8004992:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004994:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004996:	2100      	movs	r1, #0
 8004998:	0010      	movs	r0, r2
 800499a:	4388      	bics	r0, r1
 800499c:	0004      	movs	r4, r0
 800499e:	031b      	lsls	r3, r3, #12
 80049a0:	0b1d      	lsrs	r5, r3, #12
 80049a2:	2300      	movs	r3, #0
 80049a4:	4323      	orrs	r3, r4
 80049a6:	623b      	str	r3, [r7, #32]
 80049a8:	4b9c      	ldr	r3, [pc, #624]	@ (8004c1c <_etoa+0x3a0>)
 80049aa:	432b      	orrs	r3, r5
 80049ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ae:	6a3b      	ldr	r3, [r7, #32]
 80049b0:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80049b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049b4:	64fc      	str	r4, [r7, #76]	@ 0x4c
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80049b6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80049b8:	f7fd fd08 	bl	80023cc <__aeabi_i2d>
 80049bc:	4a98      	ldr	r2, [pc, #608]	@ (8004c20 <_etoa+0x3a4>)
 80049be:	4b99      	ldr	r3, [pc, #612]	@ (8004c24 <_etoa+0x3a8>)
 80049c0:	f7fc fe42 	bl	8001648 <__aeabi_dmul>
 80049c4:	0002      	movs	r2, r0
 80049c6:	000b      	movs	r3, r1
 80049c8:	0010      	movs	r0, r2
 80049ca:	0019      	movs	r1, r3
 80049cc:	4a96      	ldr	r2, [pc, #600]	@ (8004c28 <_etoa+0x3ac>)
 80049ce:	4b97      	ldr	r3, [pc, #604]	@ (8004c2c <_etoa+0x3b0>)
 80049d0:	f7fb fe92 	bl	80006f8 <__aeabi_dadd>
 80049d4:	0002      	movs	r2, r0
 80049d6:	000b      	movs	r3, r1
 80049d8:	0014      	movs	r4, r2
 80049da:	001d      	movs	r5, r3
 80049dc:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80049de:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80049e0:	2200      	movs	r2, #0
 80049e2:	4b93      	ldr	r3, [pc, #588]	@ (8004c30 <_etoa+0x3b4>)
 80049e4:	f7fd f8f8 	bl	8001bd8 <__aeabi_dsub>
 80049e8:	0002      	movs	r2, r0
 80049ea:	000b      	movs	r3, r1
 80049ec:	0010      	movs	r0, r2
 80049ee:	0019      	movs	r1, r3
 80049f0:	4a90      	ldr	r2, [pc, #576]	@ (8004c34 <_etoa+0x3b8>)
 80049f2:	4b91      	ldr	r3, [pc, #580]	@ (8004c38 <_etoa+0x3bc>)
 80049f4:	f7fc fe28 	bl	8001648 <__aeabi_dmul>
 80049f8:	0002      	movs	r2, r0
 80049fa:	000b      	movs	r3, r1
 80049fc:	0020      	movs	r0, r4
 80049fe:	0029      	movs	r1, r5
 8004a00:	f7fb fe7a 	bl	80006f8 <__aeabi_dadd>
 8004a04:	0002      	movs	r2, r0
 8004a06:	000b      	movs	r3, r1
 8004a08:	0010      	movs	r0, r2
 8004a0a:	0019      	movs	r1, r3
 8004a0c:	f7fd fca2 	bl	8002354 <__aeabi_d2iz>
 8004a10:	0003      	movs	r3, r0
 8004a12:	67fb      	str	r3, [r7, #124]	@ 0x7c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8004a14:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8004a16:	f7fd fcd9 	bl	80023cc <__aeabi_i2d>
 8004a1a:	4a88      	ldr	r2, [pc, #544]	@ (8004c3c <_etoa+0x3c0>)
 8004a1c:	4b88      	ldr	r3, [pc, #544]	@ (8004c40 <_etoa+0x3c4>)
 8004a1e:	f7fc fe13 	bl	8001648 <__aeabi_dmul>
 8004a22:	0002      	movs	r2, r0
 8004a24:	000b      	movs	r3, r1
 8004a26:	0010      	movs	r0, r2
 8004a28:	0019      	movs	r1, r3
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	4b85      	ldr	r3, [pc, #532]	@ (8004c44 <_etoa+0x3c8>)
 8004a2e:	f7fb fe63 	bl	80006f8 <__aeabi_dadd>
 8004a32:	0002      	movs	r2, r0
 8004a34:	000b      	movs	r3, r1
 8004a36:	0010      	movs	r0, r2
 8004a38:	0019      	movs	r1, r3
 8004a3a:	f7fd fc8b 	bl	8002354 <__aeabi_d2iz>
 8004a3e:	0003      	movs	r3, r0
 8004a40:	66fb      	str	r3, [r7, #108]	@ 0x6c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8004a42:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8004a44:	f7fd fcc2 	bl	80023cc <__aeabi_i2d>
 8004a48:	4a7f      	ldr	r2, [pc, #508]	@ (8004c48 <_etoa+0x3cc>)
 8004a4a:	4b80      	ldr	r3, [pc, #512]	@ (8004c4c <_etoa+0x3d0>)
 8004a4c:	f7fc fdfc 	bl	8001648 <__aeabi_dmul>
 8004a50:	0002      	movs	r2, r0
 8004a52:	000b      	movs	r3, r1
 8004a54:	0014      	movs	r4, r2
 8004a56:	001d      	movs	r5, r3
 8004a58:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004a5a:	f7fd fcb7 	bl	80023cc <__aeabi_i2d>
 8004a5e:	4a7c      	ldr	r2, [pc, #496]	@ (8004c50 <_etoa+0x3d4>)
 8004a60:	4b7c      	ldr	r3, [pc, #496]	@ (8004c54 <_etoa+0x3d8>)
 8004a62:	f7fc fdf1 	bl	8001648 <__aeabi_dmul>
 8004a66:	0002      	movs	r2, r0
 8004a68:	000b      	movs	r3, r1
 8004a6a:	0020      	movs	r0, r4
 8004a6c:	0029      	movs	r1, r5
 8004a6e:	f7fd f8b3 	bl	8001bd8 <__aeabi_dsub>
 8004a72:	0002      	movs	r2, r0
 8004a74:	000b      	movs	r3, r1
 8004a76:	663a      	str	r2, [r7, #96]	@ 0x60
 8004a78:	667b      	str	r3, [r7, #100]	@ 0x64
  const double z2 = z * z;
 8004a7a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004a7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a7e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8004a80:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004a82:	f7fc fde1 	bl	8001648 <__aeabi_dmul>
 8004a86:	0002      	movs	r2, r0
 8004a88:	000b      	movs	r3, r1
 8004a8a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004a8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 8004a8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a90:	4a71      	ldr	r2, [pc, #452]	@ (8004c58 <_etoa+0x3dc>)
 8004a92:	4694      	mov	ip, r2
 8004a94:	4463      	add	r3, ip
 8004a96:	61bb      	str	r3, [r7, #24]
 8004a98:	17db      	asrs	r3, r3, #31
 8004a9a:	61fb      	str	r3, [r7, #28]
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	051b      	lsls	r3, r3, #20
 8004aa0:	617b      	str	r3, [r7, #20]
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	613b      	str	r3, [r7, #16]
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	697c      	ldr	r4, [r7, #20]
 8004aaa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004aac:	64fc      	str	r4, [r7, #76]	@ 0x4c
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8004aae:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 8004ab0:	6cfd      	ldr	r5, [r7, #76]	@ 0x4c
 8004ab2:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8004ab4:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004ab6:	0002      	movs	r2, r0
 8004ab8:	000b      	movs	r3, r1
 8004aba:	f7fb fe1d 	bl	80006f8 <__aeabi_dadd>
 8004abe:	0002      	movs	r2, r0
 8004ac0:	000b      	movs	r3, r1
 8004ac2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ac6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004ac8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004aca:	2000      	movs	r0, #0
 8004acc:	2180      	movs	r1, #128	@ 0x80
 8004ace:	05c9      	lsls	r1, r1, #23
 8004ad0:	f7fd f882 	bl	8001bd8 <__aeabi_dsub>
 8004ad4:	0002      	movs	r2, r0
 8004ad6:	000b      	movs	r3, r1
 8004ad8:	623a      	str	r2, [r7, #32]
 8004ada:	627b      	str	r3, [r7, #36]	@ 0x24
 8004adc:	2200      	movs	r2, #0
 8004ade:	4b5f      	ldr	r3, [pc, #380]	@ (8004c5c <_etoa+0x3e0>)
 8004ae0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004ae2:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004ae4:	f7fc f96c 	bl	8000dc0 <__aeabi_ddiv>
 8004ae8:	0002      	movs	r2, r0
 8004aea:	000b      	movs	r3, r1
 8004aec:	0010      	movs	r0, r2
 8004aee:	0019      	movs	r1, r3
 8004af0:	2200      	movs	r2, #0
 8004af2:	4b5b      	ldr	r3, [pc, #364]	@ (8004c60 <_etoa+0x3e4>)
 8004af4:	f7fb fe00 	bl	80006f8 <__aeabi_dadd>
 8004af8:	0002      	movs	r2, r0
 8004afa:	000b      	movs	r3, r1
 8004afc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004afe:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004b00:	f7fc f95e 	bl	8000dc0 <__aeabi_ddiv>
 8004b04:	0002      	movs	r2, r0
 8004b06:	000b      	movs	r3, r1
 8004b08:	0010      	movs	r0, r2
 8004b0a:	0019      	movs	r1, r3
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	4b55      	ldr	r3, [pc, #340]	@ (8004c64 <_etoa+0x3e8>)
 8004b10:	f7fb fdf2 	bl	80006f8 <__aeabi_dadd>
 8004b14:	0002      	movs	r2, r0
 8004b16:	000b      	movs	r3, r1
 8004b18:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004b1a:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8004b1c:	f7fc f950 	bl	8000dc0 <__aeabi_ddiv>
 8004b20:	0002      	movs	r2, r0
 8004b22:	000b      	movs	r3, r1
 8004b24:	6a38      	ldr	r0, [r7, #32]
 8004b26:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b28:	f7fb fde6 	bl	80006f8 <__aeabi_dadd>
 8004b2c:	0002      	movs	r2, r0
 8004b2e:	000b      	movs	r3, r1
 8004b30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b34:	f7fc f944 	bl	8000dc0 <__aeabi_ddiv>
 8004b38:	0002      	movs	r2, r0
 8004b3a:	000b      	movs	r3, r1
 8004b3c:	0010      	movs	r0, r2
 8004b3e:	0019      	movs	r1, r3
 8004b40:	2200      	movs	r2, #0
 8004b42:	4b36      	ldr	r3, [pc, #216]	@ (8004c1c <_etoa+0x3a0>)
 8004b44:	f7fb fdd8 	bl	80006f8 <__aeabi_dadd>
 8004b48:	0002      	movs	r2, r0
 8004b4a:	000b      	movs	r3, r1
 8004b4c:	0020      	movs	r0, r4
 8004b4e:	0029      	movs	r1, r5
 8004b50:	f7fc fd7a 	bl	8001648 <__aeabi_dmul>
 8004b54:	0002      	movs	r2, r0
 8004b56:	000b      	movs	r3, r1
 8004b58:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  // correct for rounding errors
  if (value < conv.F) {
 8004b5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b60:	19b9      	adds	r1, r7, r6
 8004b62:	6808      	ldr	r0, [r1, #0]
 8004b64:	6849      	ldr	r1, [r1, #4]
 8004b66:	f7fb fc77 	bl	8000458 <__aeabi_dcmplt>
 8004b6a:	1e03      	subs	r3, r0, #0
 8004b6c:	d00c      	beq.n	8004b88 <_etoa+0x30c>
    expval--;
 8004b6e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b70:	3b01      	subs	r3, #1
 8004b72:	67fb      	str	r3, [r7, #124]	@ 0x7c
    conv.F /= 10;
 8004b74:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8004b76:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004b78:	2200      	movs	r2, #0
 8004b7a:	4b39      	ldr	r3, [pc, #228]	@ (8004c60 <_etoa+0x3e4>)
 8004b7c:	f7fc f920 	bl	8000dc0 <__aeabi_ddiv>
 8004b80:	0002      	movs	r2, r0
 8004b82:	000b      	movs	r3, r1
 8004b84:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8004b88:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b8a:	2b63      	cmp	r3, #99	@ 0x63
 8004b8c:	dc04      	bgt.n	8004b98 <_etoa+0x31c>
 8004b8e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004b90:	3363      	adds	r3, #99	@ 0x63
 8004b92:	db01      	blt.n	8004b98 <_etoa+0x31c>
 8004b94:	2304      	movs	r3, #4
 8004b96:	e000      	b.n	8004b9a <_etoa+0x31e>
 8004b98:	2305      	movs	r3, #5
 8004b9a:	67bb      	str	r3, [r7, #120]	@ 0x78

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8004b9c:	23a8      	movs	r3, #168	@ 0xa8
 8004b9e:	18fb      	adds	r3, r7, r3
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	2380      	movs	r3, #128	@ 0x80
 8004ba4:	011b      	lsls	r3, r3, #4
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	d100      	bne.n	8004bac <_etoa+0x330>
 8004baa:	e074      	b.n	8004c96 <_etoa+0x41a>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8004bac:	4a2e      	ldr	r2, [pc, #184]	@ (8004c68 <_etoa+0x3ec>)
 8004bae:	4b2f      	ldr	r3, [pc, #188]	@ (8004c6c <_etoa+0x3f0>)
 8004bb0:	2498      	movs	r4, #152	@ 0x98
 8004bb2:	1939      	adds	r1, r7, r4
 8004bb4:	6808      	ldr	r0, [r1, #0]
 8004bb6:	6849      	ldr	r1, [r1, #4]
 8004bb8:	f7fb fc6c 	bl	8000494 <__aeabi_dcmpge>
 8004bbc:	1e03      	subs	r3, r0, #0
 8004bbe:	d059      	beq.n	8004c74 <_etoa+0x3f8>
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	4b2b      	ldr	r3, [pc, #172]	@ (8004c70 <_etoa+0x3f4>)
 8004bc4:	1939      	adds	r1, r7, r4
 8004bc6:	6808      	ldr	r0, [r1, #0]
 8004bc8:	6849      	ldr	r1, [r1, #4]
 8004bca:	f7fb fc45 	bl	8000458 <__aeabi_dcmplt>
 8004bce:	1e03      	subs	r3, r0, #0
 8004bd0:	d050      	beq.n	8004c74 <_etoa+0x3f8>
      if ((int)prec > expval) {
 8004bd2:	21a0      	movs	r1, #160	@ 0xa0
 8004bd4:	187b      	adds	r3, r7, r1
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	da07      	bge.n	8004bee <_etoa+0x372>
        prec = (unsigned)((int)prec - expval - 1);
 8004bde:	187b      	adds	r3, r7, r1
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	3b01      	subs	r3, #1
 8004be8:	187a      	adds	r2, r7, r1
 8004bea:	6013      	str	r3, [r2, #0]
 8004bec:	e003      	b.n	8004bf6 <_etoa+0x37a>
      }
      else {
        prec = 0;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	22a0      	movs	r2, #160	@ 0xa0
 8004bf2:	18ba      	adds	r2, r7, r2
 8004bf4:	6013      	str	r3, [r2, #0]
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8004bf6:	21a8      	movs	r1, #168	@ 0xa8
 8004bf8:	187b      	adds	r3, r7, r1
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2280      	movs	r2, #128	@ 0x80
 8004bfe:	00d2      	lsls	r2, r2, #3
 8004c00:	4313      	orrs	r3, r2
 8004c02:	187a      	adds	r2, r7, r1
 8004c04:	6013      	str	r3, [r2, #0]
      // no characters in exponent
      minwidth = 0U;
 8004c06:	2300      	movs	r3, #0
 8004c08:	67bb      	str	r3, [r7, #120]	@ 0x78
      expval   = 0;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004c0e:	e042      	b.n	8004c96 <_etoa+0x41a>
 8004c10:	7fefffff 	.word	0x7fefffff
 8004c14:	ffefffff 	.word	0xffefffff
 8004c18:	fffffc01 	.word	0xfffffc01
 8004c1c:	3ff00000 	.word	0x3ff00000
 8004c20:	509f79fb 	.word	0x509f79fb
 8004c24:	3fd34413 	.word	0x3fd34413
 8004c28:	8b60c8b3 	.word	0x8b60c8b3
 8004c2c:	3fc68a28 	.word	0x3fc68a28
 8004c30:	3ff80000 	.word	0x3ff80000
 8004c34:	636f4361 	.word	0x636f4361
 8004c38:	3fd287a7 	.word	0x3fd287a7
 8004c3c:	0979a371 	.word	0x0979a371
 8004c40:	400a934f 	.word	0x400a934f
 8004c44:	3fe00000 	.word	0x3fe00000
 8004c48:	bbb55516 	.word	0xbbb55516
 8004c4c:	40026bb1 	.word	0x40026bb1
 8004c50:	fefa39ef 	.word	0xfefa39ef
 8004c54:	3fe62e42 	.word	0x3fe62e42
 8004c58:	000003ff 	.word	0x000003ff
 8004c5c:	402c0000 	.word	0x402c0000
 8004c60:	40240000 	.word	0x40240000
 8004c64:	40180000 	.word	0x40180000
 8004c68:	eb1c432d 	.word	0xeb1c432d
 8004c6c:	3f1a36e2 	.word	0x3f1a36e2
 8004c70:	412e8480 	.word	0x412e8480
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 8004c74:	21a0      	movs	r1, #160	@ 0xa0
 8004c76:	187b      	adds	r3, r7, r1
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00b      	beq.n	8004c96 <_etoa+0x41a>
 8004c7e:	23a8      	movs	r3, #168	@ 0xa8
 8004c80:	18fb      	adds	r3, r7, r3
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	2380      	movs	r3, #128	@ 0x80
 8004c86:	00db      	lsls	r3, r3, #3
 8004c88:	4013      	ands	r3, r2
 8004c8a:	d004      	beq.n	8004c96 <_etoa+0x41a>
        --prec;
 8004c8c:	187b      	adds	r3, r7, r1
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	3b01      	subs	r3, #1
 8004c92:	187a      	adds	r2, r7, r1
 8004c94:	6013      	str	r3, [r2, #0]
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8004c96:	22a4      	movs	r2, #164	@ 0xa4
 8004c98:	18bb      	adds	r3, r7, r2
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (width > minwidth) {
 8004c9e:	18bb      	adds	r3, r7, r2
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d904      	bls.n	8004cb2 <_etoa+0x436>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8004ca8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004caa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	677b      	str	r3, [r7, #116]	@ 0x74
 8004cb0:	e001      	b.n	8004cb6 <_etoa+0x43a>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	677b      	str	r3, [r7, #116]	@ 0x74
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 8004cb6:	23a8      	movs	r3, #168	@ 0xa8
 8004cb8:	18fb      	adds	r3, r7, r3
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2202      	movs	r2, #2
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	d004      	beq.n	8004ccc <_etoa+0x450>
 8004cc2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d001      	beq.n	8004ccc <_etoa+0x450>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	677b      	str	r3, [r7, #116]	@ 0x74
  }

  // rescale the float value
  if (expval) {
 8004ccc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00c      	beq.n	8004cec <_etoa+0x470>
    value /= conv.F;
 8004cd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cd6:	2498      	movs	r4, #152	@ 0x98
 8004cd8:	1939      	adds	r1, r7, r4
 8004cda:	6808      	ldr	r0, [r1, #0]
 8004cdc:	6849      	ldr	r1, [r1, #4]
 8004cde:	f7fc f86f 	bl	8000dc0 <__aeabi_ddiv>
 8004ce2:	0002      	movs	r2, r0
 8004ce4:	000b      	movs	r3, r1
 8004ce6:	1939      	adds	r1, r7, r4
 8004ce8:	600a      	str	r2, [r1, #0]
 8004cea:	604b      	str	r3, [r1, #4]
  }

  // output the floating part
  const size_t start_idx = idx;
 8004cec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cee:	657b      	str	r3, [r7, #84]	@ 0x54
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8004cf0:	233b      	movs	r3, #59	@ 0x3b
 8004cf2:	2238      	movs	r2, #56	@ 0x38
 8004cf4:	189b      	adds	r3, r3, r2
 8004cf6:	19db      	adds	r3, r3, r7
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00b      	beq.n	8004d16 <_etoa+0x49a>
 8004cfe:	2398      	movs	r3, #152	@ 0x98
 8004d00:	18fb      	adds	r3, r7, r3
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d06:	239c      	movs	r3, #156	@ 0x9c
 8004d08:	18fb      	adds	r3, r7, r3
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2280      	movs	r2, #128	@ 0x80
 8004d0e:	0612      	lsls	r2, r2, #24
 8004d10:	405a      	eors	r2, r3
 8004d12:	637a      	str	r2, [r7, #52]	@ 0x34
 8004d14:	e005      	b.n	8004d22 <_etoa+0x4a6>
 8004d16:	2398      	movs	r3, #152	@ 0x98
 8004d18:	18fb      	adds	r3, r7, r3
 8004d1a:	685c      	ldr	r4, [r3, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d20:	637c      	str	r4, [r7, #52]	@ 0x34
 8004d22:	23a8      	movs	r3, #168	@ 0xa8
 8004d24:	18fa      	adds	r2, r7, r3
 8004d26:	6813      	ldr	r3, [r2, #0]
 8004d28:	4a31      	ldr	r2, [pc, #196]	@ (8004df0 <_etoa+0x574>)
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 8004d2e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004d30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d32:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004d34:	9304      	str	r3, [sp, #16]
 8004d36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d38:	9303      	str	r3, [sp, #12]
 8004d3a:	25a0      	movs	r5, #160	@ 0xa0
 8004d3c:	197d      	adds	r5, r7, r5
 8004d3e:	682b      	ldr	r3, [r5, #0]
 8004d40:	9302      	str	r3, [sp, #8]
 8004d42:	6b3d      	ldr	r5, [r7, #48]	@ 0x30
 8004d44:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 8004d46:	9500      	str	r5, [sp, #0]
 8004d48:	9601      	str	r6, [sp, #4]
 8004d4a:	0023      	movs	r3, r4
 8004d4c:	f7ff fb58 	bl	8004400 <_ftoa>
 8004d50:	0003      	movs	r3, r0
 8004d52:	63fb      	str	r3, [r7, #60]	@ 0x3c

  // output the exponent part
  if (minwidth) {
 8004d54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d044      	beq.n	8004de4 <_etoa+0x568>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8004d5a:	23a8      	movs	r3, #168	@ 0xa8
 8004d5c:	18fb      	adds	r3, r7, r3
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2220      	movs	r2, #32
 8004d62:	4013      	ands	r3, r2
 8004d64:	d001      	beq.n	8004d6a <_etoa+0x4ee>
 8004d66:	2045      	movs	r0, #69	@ 0x45
 8004d68:	e000      	b.n	8004d6c <_etoa+0x4f0>
 8004d6a:	2065      	movs	r0, #101	@ 0x65
 8004d6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004d6e:	1c53      	adds	r3, r2, #1
 8004d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d76:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004d78:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 8004d7a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004d7c:	17da      	asrs	r2, r3, #31
 8004d7e:	189b      	adds	r3, r3, r2
 8004d80:	4053      	eors	r3, r2
 8004d82:	469c      	mov	ip, r3
 8004d84:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004d86:	0fdb      	lsrs	r3, r3, #31
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004d8c:	3a01      	subs	r2, #1
 8004d8e:	6bbd      	ldr	r5, [r7, #56]	@ 0x38
 8004d90:	6bfc      	ldr	r4, [r7, #60]	@ 0x3c
 8004d92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d94:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8004d96:	2605      	movs	r6, #5
 8004d98:	9605      	str	r6, [sp, #20]
 8004d9a:	9204      	str	r2, [sp, #16]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	9203      	str	r2, [sp, #12]
 8004da0:	220a      	movs	r2, #10
 8004da2:	9202      	str	r2, [sp, #8]
 8004da4:	9301      	str	r3, [sp, #4]
 8004da6:	4663      	mov	r3, ip
 8004da8:	9300      	str	r3, [sp, #0]
 8004daa:	002b      	movs	r3, r5
 8004dac:	0022      	movs	r2, r4
 8004dae:	f7ff fa4b 	bl	8004248 <_ntoa_long>
 8004db2:	0003      	movs	r3, r0
 8004db4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8004db6:	23a8      	movs	r3, #168	@ 0xa8
 8004db8:	18fb      	adds	r3, r7, r3
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2202      	movs	r2, #2
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	d010      	beq.n	8004de4 <_etoa+0x568>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8004dc2:	e007      	b.n	8004dd4 <_etoa+0x558>
 8004dc4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004dc6:	1c53      	adds	r3, r2, #1
 8004dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dcc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004dce:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004dd0:	2020      	movs	r0, #32
 8004dd2:	47a0      	blx	r4
 8004dd4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	22a4      	movs	r2, #164	@ 0xa4
 8004ddc:	18ba      	adds	r2, r7, r2
 8004dde:	6812      	ldr	r2, [r2, #0]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d8ef      	bhi.n	8004dc4 <_etoa+0x548>
    }
  }
  return idx;
 8004de4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004de6:	0018      	movs	r0, r3
 8004de8:	46bd      	mov	sp, r7
 8004dea:	b021      	add	sp, #132	@ 0x84
 8004dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dee:	46c0      	nop			@ (mov r8, r8)
 8004df0:	fffff7ff 	.word	0xfffff7ff

08004df4 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8004df4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004df6:	46c6      	mov	lr, r8
 8004df8:	b500      	push	{lr}
 8004dfa:	b0a6      	sub	sp, #152	@ 0x98
 8004dfc:	af0a      	add	r7, sp, #40	@ 0x28
 8004dfe:	6278      	str	r0, [r7, #36]	@ 0x24
 8004e00:	6239      	str	r1, [r7, #32]
 8004e02:	61fa      	str	r2, [r7, #28]
 8004e04:	61bb      	str	r3, [r7, #24]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8004e06:	2300      	movs	r3, #0
 8004e08:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (!buffer) {
 8004e0a:	6a3b      	ldr	r3, [r7, #32]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d001      	beq.n	8004e14 <_vsnprintf+0x20>
 8004e10:	f000 fc51 	bl	80056b6 <_vsnprintf+0x8c2>
    // use null output function
    out = _out_null;
 8004e14:	4bad      	ldr	r3, [pc, #692]	@ (80050cc <_vsnprintf+0x2d8>)
 8004e16:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  while (*format)
 8004e18:	f000 fc4d 	bl	80056b6 <_vsnprintf+0x8c2>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	2b25      	cmp	r3, #37	@ 0x25
 8004e22:	d00d      	beq.n	8004e40 <_vsnprintf+0x4c>
      // no
      out(*format, buffer, idx++, maxlen);
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	7818      	ldrb	r0, [r3, #0]
 8004e28:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004e2a:	1c53      	adds	r3, r2, #1
 8004e2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	6a39      	ldr	r1, [r7, #32]
 8004e32:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004e34:	47a0      	blx	r4
      format++;
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	3301      	adds	r3, #1
 8004e3a:	61bb      	str	r3, [r7, #24]
      continue;
 8004e3c:	f000 fc3b 	bl	80056b6 <_vsnprintf+0x8c2>
    }
    else {
      // yes, evaluate it
      format++;
 8004e40:	69bb      	ldr	r3, [r7, #24]
 8004e42:	3301      	adds	r3, #1
 8004e44:	61bb      	str	r3, [r7, #24]
    }

    // evaluate flags
    flags = 0U;
 8004e46:	2300      	movs	r3, #0
 8004e48:	66fb      	str	r3, [r7, #108]	@ 0x6c
    do {
      switch (*format) {
 8004e4a:	69bb      	ldr	r3, [r7, #24]
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	3b20      	subs	r3, #32
 8004e50:	2b10      	cmp	r3, #16
 8004e52:	d836      	bhi.n	8004ec2 <_vsnprintf+0xce>
 8004e54:	009a      	lsls	r2, r3, #2
 8004e56:	4b9e      	ldr	r3, [pc, #632]	@ (80050d0 <_vsnprintf+0x2dc>)
 8004e58:	18d3      	adds	r3, r2, r3
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	469f      	mov	pc, r3
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004e5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e60:	2201      	movs	r2, #1
 8004e62:	4313      	orrs	r3, r2
 8004e64:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	3301      	adds	r3, #1
 8004e6a:	61bb      	str	r3, [r7, #24]
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e70:	e02a      	b.n	8004ec8 <_vsnprintf+0xd4>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8004e72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e74:	2202      	movs	r2, #2
 8004e76:	4313      	orrs	r3, r2
 8004e78:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	3301      	adds	r3, #1
 8004e7e:	61bb      	str	r3, [r7, #24]
 8004e80:	2301      	movs	r3, #1
 8004e82:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e84:	e020      	b.n	8004ec8 <_vsnprintf+0xd4>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004e86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e88:	2204      	movs	r2, #4
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	3301      	adds	r3, #1
 8004e92:	61bb      	str	r3, [r7, #24]
 8004e94:	2301      	movs	r3, #1
 8004e96:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e98:	e016      	b.n	8004ec8 <_vsnprintf+0xd4>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 8004e9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e9c:	2208      	movs	r2, #8
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	61bb      	str	r3, [r7, #24]
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	663b      	str	r3, [r7, #96]	@ 0x60
 8004eac:	e00c      	b.n	8004ec8 <_vsnprintf+0xd4>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8004eae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004eb0:	2210      	movs	r2, #16
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	61bb      	str	r3, [r7, #24]
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ec0:	e002      	b.n	8004ec8 <_vsnprintf+0xd4>
        default :                                   n = 0U; break;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ec6:	46c0      	nop			@ (mov r8, r8)
      }
    } while (n);
 8004ec8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1bd      	bne.n	8004e4a <_vsnprintf+0x56>

    // evaluate width field
    width = 0U;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (_is_digit(*format)) {
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	0018      	movs	r0, r3
 8004ed8:	f7ff f857 	bl	8003f8a <_is_digit>
 8004edc:	1e03      	subs	r3, r0, #0
 8004ede:	d007      	beq.n	8004ef0 <_vsnprintf+0xfc>
      width = _atoi(&format);
 8004ee0:	2318      	movs	r3, #24
 8004ee2:	18fb      	adds	r3, r7, r3
 8004ee4:	0018      	movs	r0, r3
 8004ee6:	f7ff f869 	bl	8003fbc <_atoi>
 8004eea:	0003      	movs	r3, r0
 8004eec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004eee:	e01c      	b.n	8004f2a <_vsnprintf+0x136>
    }
    else if (*format == '*') {
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ef6:	d118      	bne.n	8004f2a <_vsnprintf+0x136>
      const int w = va_arg(va, int);
 8004ef8:	2388      	movs	r3, #136	@ 0x88
 8004efa:	18fb      	adds	r3, r7, r3
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	1d1a      	adds	r2, r3, #4
 8004f00:	2188      	movs	r1, #136	@ 0x88
 8004f02:	1879      	adds	r1, r7, r1
 8004f04:	600a      	str	r2, [r1, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	64bb      	str	r3, [r7, #72]	@ 0x48
      if (w < 0) {
 8004f0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	da07      	bge.n	8004f20 <_vsnprintf+0x12c>
        flags |= FLAGS_LEFT;    // reverse padding
 8004f10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f12:	2202      	movs	r2, #2
 8004f14:	4313      	orrs	r3, r2
 8004f16:	66fb      	str	r3, [r7, #108]	@ 0x6c
        width = (unsigned int)-w;
 8004f18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f1a:	425b      	negs	r3, r3
 8004f1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f1e:	e001      	b.n	8004f24 <_vsnprintf+0x130>
      }
      else {
        width = (unsigned int)w;
 8004f20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f22:	66bb      	str	r3, [r7, #104]	@ 0x68
      }
      format++;
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	3301      	adds	r3, #1
 8004f28:	61bb      	str	r3, [r7, #24]
    }

    // evaluate precision field
    precision = 0U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	667b      	str	r3, [r7, #100]	@ 0x64
    if (*format == '.') {
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f34:	d12b      	bne.n	8004f8e <_vsnprintf+0x19a>
      flags |= FLAGS_PRECISION;
 8004f36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f38:	2280      	movs	r2, #128	@ 0x80
 8004f3a:	00d2      	lsls	r2, r2, #3
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
      format++;
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	3301      	adds	r3, #1
 8004f44:	61bb      	str	r3, [r7, #24]
      if (_is_digit(*format)) {
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	781b      	ldrb	r3, [r3, #0]
 8004f4a:	0018      	movs	r0, r3
 8004f4c:	f7ff f81d 	bl	8003f8a <_is_digit>
 8004f50:	1e03      	subs	r3, r0, #0
 8004f52:	d007      	beq.n	8004f64 <_vsnprintf+0x170>
        precision = _atoi(&format);
 8004f54:	2318      	movs	r3, #24
 8004f56:	18fb      	adds	r3, r7, r3
 8004f58:	0018      	movs	r0, r3
 8004f5a:	f7ff f82f 	bl	8003fbc <_atoi>
 8004f5e:	0003      	movs	r3, r0
 8004f60:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f62:	e014      	b.n	8004f8e <_vsnprintf+0x19a>
      }
      else if (*format == '*') {
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f6a:	d110      	bne.n	8004f8e <_vsnprintf+0x19a>
        const int prec = (int)va_arg(va, int);
 8004f6c:	2388      	movs	r3, #136	@ 0x88
 8004f6e:	18fb      	adds	r3, r7, r3
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	1d1a      	adds	r2, r3, #4
 8004f74:	2188      	movs	r1, #136	@ 0x88
 8004f76:	1879      	adds	r1, r7, r1
 8004f78:	600a      	str	r2, [r1, #0]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	647b      	str	r3, [r7, #68]	@ 0x44
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8004f7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	da00      	bge.n	8004f86 <_vsnprintf+0x192>
 8004f84:	2300      	movs	r3, #0
 8004f86:	667b      	str	r3, [r7, #100]	@ 0x64
        format++;
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	61bb      	str	r3, [r7, #24]
      }
    }

    // evaluate length field
    switch (*format) {
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	781b      	ldrb	r3, [r3, #0]
 8004f92:	3b68      	subs	r3, #104	@ 0x68
 8004f94:	2b12      	cmp	r3, #18
 8004f96:	d847      	bhi.n	8005028 <_vsnprintf+0x234>
 8004f98:	009a      	lsls	r2, r3, #2
 8004f9a:	4b4e      	ldr	r3, [pc, #312]	@ (80050d4 <_vsnprintf+0x2e0>)
 8004f9c:	18d3      	adds	r3, r2, r3
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	469f      	mov	pc, r3
      case 'l' :
        flags |= FLAGS_LONG;
 8004fa2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fa4:	2280      	movs	r2, #128	@ 0x80
 8004fa6:	0052      	lsls	r2, r2, #1
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	3301      	adds	r3, #1
 8004fb0:	61bb      	str	r3, [r7, #24]
        if (*format == 'l') {
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	2b6c      	cmp	r3, #108	@ 0x6c
 8004fb8:	d138      	bne.n	800502c <_vsnprintf+0x238>
          flags |= FLAGS_LONG_LONG;
 8004fba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fbc:	2280      	movs	r2, #128	@ 0x80
 8004fbe:	0092      	lsls	r2, r2, #2
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
          format++;
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	61bb      	str	r3, [r7, #24]
        }
        break;
 8004fca:	e02f      	b.n	800502c <_vsnprintf+0x238>
      case 'h' :
        flags |= FLAGS_SHORT;
 8004fcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fce:	2280      	movs	r2, #128	@ 0x80
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	61bb      	str	r3, [r7, #24]
        if (*format == 'h') {
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	781b      	ldrb	r3, [r3, #0]
 8004fde:	2b68      	cmp	r3, #104	@ 0x68
 8004fe0:	d126      	bne.n	8005030 <_vsnprintf+0x23c>
          flags |= FLAGS_CHAR;
 8004fe2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fe4:	2240      	movs	r2, #64	@ 0x40
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	66fb      	str	r3, [r7, #108]	@ 0x6c
          format++;
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	3301      	adds	r3, #1
 8004fee:	61bb      	str	r3, [r7, #24]
        }
        break;
 8004ff0:	e01e      	b.n	8005030 <_vsnprintf+0x23c>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004ff2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ff4:	2280      	movs	r2, #128	@ 0x80
 8004ff6:	0052      	lsls	r2, r2, #1
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	3301      	adds	r3, #1
 8005000:	61bb      	str	r3, [r7, #24]
        break;
 8005002:	e016      	b.n	8005032 <_vsnprintf+0x23e>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8005004:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005006:	2280      	movs	r2, #128	@ 0x80
 8005008:	0092      	lsls	r2, r2, #2
 800500a:	4313      	orrs	r3, r2
 800500c:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	3301      	adds	r3, #1
 8005012:	61bb      	str	r3, [r7, #24]
        break;
 8005014:	e00d      	b.n	8005032 <_vsnprintf+0x23e>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8005016:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005018:	2280      	movs	r2, #128	@ 0x80
 800501a:	0052      	lsls	r2, r2, #1
 800501c:	4313      	orrs	r3, r2
 800501e:	66fb      	str	r3, [r7, #108]	@ 0x6c
        format++;
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	3301      	adds	r3, #1
 8005024:	61bb      	str	r3, [r7, #24]
        break;
 8005026:	e004      	b.n	8005032 <_vsnprintf+0x23e>
      default :
        break;
 8005028:	46c0      	nop			@ (mov r8, r8)
 800502a:	e002      	b.n	8005032 <_vsnprintf+0x23e>
        break;
 800502c:	46c0      	nop			@ (mov r8, r8)
 800502e:	e000      	b.n	8005032 <_vsnprintf+0x23e>
        break;
 8005030:	46c0      	nop			@ (mov r8, r8)
    }

    // evaluate specifier
    switch (*format) {
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	2b67      	cmp	r3, #103	@ 0x67
 8005038:	dc28      	bgt.n	800508c <_vsnprintf+0x298>
 800503a:	2b25      	cmp	r3, #37	@ 0x25
 800503c:	da1d      	bge.n	800507a <_vsnprintf+0x286>
 800503e:	e32d      	b.n	800569c <_vsnprintf+0x8a8>
 8005040:	3b69      	subs	r3, #105	@ 0x69
 8005042:	2201      	movs	r2, #1
 8005044:	409a      	lsls	r2, r3
 8005046:	0013      	movs	r3, r2
 8005048:	4a23      	ldr	r2, [pc, #140]	@ (80050d8 <_vsnprintf+0x2e4>)
 800504a:	401a      	ands	r2, r3
 800504c:	1e51      	subs	r1, r2, #1
 800504e:	418a      	sbcs	r2, r1
 8005050:	b2d2      	uxtb	r2, r2
 8005052:	2a00      	cmp	r2, #0
 8005054:	d120      	bne.n	8005098 <_vsnprintf+0x2a4>
 8005056:	2280      	movs	r2, #128	@ 0x80
 8005058:	401a      	ands	r2, r3
 800505a:	1e51      	subs	r1, r2, #1
 800505c:	418a      	sbcs	r2, r1
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	2a00      	cmp	r2, #0
 8005062:	d000      	beq.n	8005066 <_vsnprintf+0x272>
 8005064:	e2b5      	b.n	80055d2 <_vsnprintf+0x7de>
 8005066:	2280      	movs	r2, #128	@ 0x80
 8005068:	00d2      	lsls	r2, r2, #3
 800506a:	4013      	ands	r3, r2
 800506c:	1e5a      	subs	r2, r3, #1
 800506e:	4193      	sbcs	r3, r2
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d000      	beq.n	8005078 <_vsnprintf+0x284>
 8005076:	e246      	b.n	8005506 <_vsnprintf+0x712>
 8005078:	e310      	b.n	800569c <_vsnprintf+0x8a8>
 800507a:	3b25      	subs	r3, #37	@ 0x25
 800507c:	2b42      	cmp	r3, #66	@ 0x42
 800507e:	d900      	bls.n	8005082 <_vsnprintf+0x28e>
 8005080:	e30c      	b.n	800569c <_vsnprintf+0x8a8>
 8005082:	009a      	lsls	r2, r3, #2
 8005084:	4b15      	ldr	r3, [pc, #84]	@ (80050dc <_vsnprintf+0x2e8>)
 8005086:	18d3      	adds	r3, r2, r3
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	469f      	mov	pc, r3
 800508c:	2b78      	cmp	r3, #120	@ 0x78
 800508e:	dd00      	ble.n	8005092 <_vsnprintf+0x29e>
 8005090:	e304      	b.n	800569c <_vsnprintf+0x8a8>
 8005092:	2b69      	cmp	r3, #105	@ 0x69
 8005094:	dad4      	bge.n	8005040 <_vsnprintf+0x24c>
 8005096:	e301      	b.n	800569c <_vsnprintf+0x8a8>
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	781b      	ldrb	r3, [r3, #0]
 800509c:	2b78      	cmp	r3, #120	@ 0x78
 800509e:	d003      	beq.n	80050a8 <_vsnprintf+0x2b4>
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	781b      	ldrb	r3, [r3, #0]
 80050a4:	2b58      	cmp	r3, #88	@ 0x58
 80050a6:	d102      	bne.n	80050ae <_vsnprintf+0x2ba>
          base = 16U;
 80050a8:	2310      	movs	r3, #16
 80050aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80050ac:	e01e      	b.n	80050ec <_vsnprintf+0x2f8>
        }
        else if (*format == 'o') {
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	781b      	ldrb	r3, [r3, #0]
 80050b2:	2b6f      	cmp	r3, #111	@ 0x6f
 80050b4:	d102      	bne.n	80050bc <_vsnprintf+0x2c8>
          base =  8U;
 80050b6:	2308      	movs	r3, #8
 80050b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80050ba:	e017      	b.n	80050ec <_vsnprintf+0x2f8>
        }
        else if (*format == 'b') {
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	781b      	ldrb	r3, [r3, #0]
 80050c0:	2b62      	cmp	r3, #98	@ 0x62
 80050c2:	d10d      	bne.n	80050e0 <_vsnprintf+0x2ec>
          base =  2U;
 80050c4:	2302      	movs	r3, #2
 80050c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80050c8:	e010      	b.n	80050ec <_vsnprintf+0x2f8>
 80050ca:	46c0      	nop			@ (mov r8, r8)
 80050cc:	08003f09 	.word	0x08003f09
 80050d0:	0800ff60 	.word	0x0800ff60
 80050d4:	0800ffa4 	.word	0x0800ffa4
 80050d8:	00009041 	.word	0x00009041
 80050dc:	0800fff0 	.word	0x0800fff0
        }
        else {
          base = 10U;
 80050e0:	230a      	movs	r3, #10
 80050e2:	65bb      	str	r3, [r7, #88]	@ 0x58
          flags &= ~FLAGS_HASH;   // no hash for dec format
 80050e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050e6:	2210      	movs	r2, #16
 80050e8:	4393      	bics	r3, r2
 80050ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }
        // uppercase
        if (*format == 'X') {
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	781b      	ldrb	r3, [r3, #0]
 80050f0:	2b58      	cmp	r3, #88	@ 0x58
 80050f2:	d103      	bne.n	80050fc <_vsnprintf+0x308>
          flags |= FLAGS_UPPERCASE;
 80050f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050f6:	2220      	movs	r2, #32
 80050f8:	4313      	orrs	r3, r2
 80050fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	781b      	ldrb	r3, [r3, #0]
 8005100:	2b69      	cmp	r3, #105	@ 0x69
 8005102:	d007      	beq.n	8005114 <_vsnprintf+0x320>
 8005104:	69bb      	ldr	r3, [r7, #24]
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	2b64      	cmp	r3, #100	@ 0x64
 800510a:	d003      	beq.n	8005114 <_vsnprintf+0x320>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 800510c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800510e:	220c      	movs	r2, #12
 8005110:	4393      	bics	r3, r2
 8005112:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8005114:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005116:	2380      	movs	r3, #128	@ 0x80
 8005118:	00db      	lsls	r3, r3, #3
 800511a:	4013      	ands	r3, r2
 800511c:	d003      	beq.n	8005126 <_vsnprintf+0x332>
          flags &= ~FLAGS_ZEROPAD;
 800511e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005120:	2201      	movs	r2, #1
 8005122:	4393      	bics	r3, r2
 8005124:	66fb      	str	r3, [r7, #108]	@ 0x6c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	2b69      	cmp	r3, #105	@ 0x69
 800512c:	d004      	beq.n	8005138 <_vsnprintf+0x344>
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	781b      	ldrb	r3, [r3, #0]
 8005132:	2b64      	cmp	r3, #100	@ 0x64
 8005134:	d000      	beq.n	8005138 <_vsnprintf+0x344>
 8005136:	e0af      	b.n	8005298 <_vsnprintf+0x4a4>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8005138:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800513a:	2380      	movs	r3, #128	@ 0x80
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	4013      	ands	r3, r2
 8005140:	d03d      	beq.n	80051be <_vsnprintf+0x3ca>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8005142:	2388      	movs	r3, #136	@ 0x88
 8005144:	18fb      	adds	r3, r7, r3
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	3307      	adds	r3, #7
 800514a:	2207      	movs	r2, #7
 800514c:	4393      	bics	r3, r2
 800514e:	001a      	movs	r2, r3
 8005150:	3208      	adds	r2, #8
 8005152:	2188      	movs	r1, #136	@ 0x88
 8005154:	1879      	adds	r1, r7, r1
 8005156:	600a      	str	r2, [r1, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800515e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8005160:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005164:	2b00      	cmp	r3, #0
 8005166:	da05      	bge.n	8005174 <_vsnprintf+0x380>
 8005168:	2000      	movs	r0, #0
 800516a:	2100      	movs	r1, #0
 800516c:	1a80      	subs	r0, r0, r2
 800516e:	4199      	sbcs	r1, r3
 8005170:	0002      	movs	r2, r0
 8005172:	000b      	movs	r3, r1
 8005174:	0010      	movs	r0, r2
 8005176:	0019      	movs	r1, r3
 8005178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800517a:	0fdb      	lsrs	r3, r3, #31
 800517c:	b2da      	uxtb	r2, r3
 800517e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005180:	613b      	str	r3, [r7, #16]
 8005182:	2300      	movs	r3, #0
 8005184:	617b      	str	r3, [r7, #20]
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	469c      	mov	ip, r3
 800518a:	6dfe      	ldr	r6, [r7, #92]	@ 0x5c
 800518c:	6a3d      	ldr	r5, [r7, #32]
 800518e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005190:	4698      	mov	r8, r3
 8005192:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005194:	9308      	str	r3, [sp, #32]
 8005196:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005198:	9307      	str	r3, [sp, #28]
 800519a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800519c:	9306      	str	r3, [sp, #24]
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	697c      	ldr	r4, [r7, #20]
 80051a2:	9304      	str	r3, [sp, #16]
 80051a4:	9405      	str	r4, [sp, #20]
 80051a6:	9202      	str	r2, [sp, #8]
 80051a8:	9000      	str	r0, [sp, #0]
 80051aa:	9101      	str	r1, [sp, #4]
 80051ac:	4663      	mov	r3, ip
 80051ae:	0032      	movs	r2, r6
 80051b0:	0029      	movs	r1, r5
 80051b2:	4640      	mov	r0, r8
 80051b4:	f7ff f8b1 	bl	800431a <_ntoa_long_long>
 80051b8:	0003      	movs	r3, r0
 80051ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 80051bc:	e0fa      	b.n	80053b4 <_vsnprintf+0x5c0>
#endif
          }
          else if (flags & FLAGS_LONG) {
 80051be:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80051c0:	2380      	movs	r3, #128	@ 0x80
 80051c2:	005b      	lsls	r3, r3, #1
 80051c4:	4013      	ands	r3, r2
 80051c6:	d025      	beq.n	8005214 <_vsnprintf+0x420>
            const long value = va_arg(va, long);
 80051c8:	2388      	movs	r3, #136	@ 0x88
 80051ca:	18fb      	adds	r3, r7, r3
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	1d1a      	adds	r2, r3, #4
 80051d0:	2188      	movs	r1, #136	@ 0x88
 80051d2:	1879      	adds	r1, r7, r1
 80051d4:	600a      	str	r2, [r1, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	637b      	str	r3, [r7, #52]	@ 0x34
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 80051da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051dc:	17da      	asrs	r2, r3, #31
 80051de:	189b      	adds	r3, r3, r2
 80051e0:	4053      	eors	r3, r2
 80051e2:	001e      	movs	r6, r3
 80051e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e6:	0fdb      	lsrs	r3, r3, #31
 80051e8:	b2da      	uxtb	r2, r3
 80051ea:	69fd      	ldr	r5, [r7, #28]
 80051ec:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 80051ee:	6a39      	ldr	r1, [r7, #32]
 80051f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80051f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051f4:	9305      	str	r3, [sp, #20]
 80051f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80051f8:	9304      	str	r3, [sp, #16]
 80051fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051fc:	9303      	str	r3, [sp, #12]
 80051fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005200:	9302      	str	r3, [sp, #8]
 8005202:	9201      	str	r2, [sp, #4]
 8005204:	9600      	str	r6, [sp, #0]
 8005206:	002b      	movs	r3, r5
 8005208:	0022      	movs	r2, r4
 800520a:	f7ff f81d 	bl	8004248 <_ntoa_long>
 800520e:	0003      	movs	r3, r0
 8005210:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 8005212:	e0cf      	b.n	80053b4 <_vsnprintf+0x5c0>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8005214:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005216:	2240      	movs	r2, #64	@ 0x40
 8005218:	4013      	ands	r3, r2
 800521a:	d009      	beq.n	8005230 <_vsnprintf+0x43c>
 800521c:	2388      	movs	r3, #136	@ 0x88
 800521e:	18fb      	adds	r3, r7, r3
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	1d1a      	adds	r2, r3, #4
 8005224:	2188      	movs	r1, #136	@ 0x88
 8005226:	1879      	adds	r1, r7, r1
 8005228:	600a      	str	r2, [r1, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	b2db      	uxtb	r3, r3
 800522e:	e015      	b.n	800525c <_vsnprintf+0x468>
 8005230:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005232:	2280      	movs	r2, #128	@ 0x80
 8005234:	4013      	ands	r3, r2
 8005236:	d009      	beq.n	800524c <_vsnprintf+0x458>
 8005238:	2388      	movs	r3, #136	@ 0x88
 800523a:	18fb      	adds	r3, r7, r3
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	1d1a      	adds	r2, r3, #4
 8005240:	2188      	movs	r1, #136	@ 0x88
 8005242:	1879      	adds	r1, r7, r1
 8005244:	600a      	str	r2, [r1, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	b21b      	sxth	r3, r3
 800524a:	e007      	b.n	800525c <_vsnprintf+0x468>
 800524c:	2388      	movs	r3, #136	@ 0x88
 800524e:	18fb      	adds	r3, r7, r3
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	1d1a      	adds	r2, r3, #4
 8005254:	2188      	movs	r1, #136	@ 0x88
 8005256:	1879      	adds	r1, r7, r1
 8005258:	600a      	str	r2, [r1, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	63bb      	str	r3, [r7, #56]	@ 0x38
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800525e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005260:	17da      	asrs	r2, r3, #31
 8005262:	189b      	adds	r3, r3, r2
 8005264:	4053      	eors	r3, r2
 8005266:	001e      	movs	r6, r3
 8005268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800526a:	0fdb      	lsrs	r3, r3, #31
 800526c:	b2da      	uxtb	r2, r3
 800526e:	69fd      	ldr	r5, [r7, #28]
 8005270:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8005272:	6a39      	ldr	r1, [r7, #32]
 8005274:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005276:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005278:	9305      	str	r3, [sp, #20]
 800527a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800527c:	9304      	str	r3, [sp, #16]
 800527e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005280:	9303      	str	r3, [sp, #12]
 8005282:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005284:	9302      	str	r3, [sp, #8]
 8005286:	9201      	str	r2, [sp, #4]
 8005288:	9600      	str	r6, [sp, #0]
 800528a:	002b      	movs	r3, r5
 800528c:	0022      	movs	r2, r4
 800528e:	f7fe ffdb 	bl	8004248 <_ntoa_long>
 8005292:	0003      	movs	r3, r0
 8005294:	65fb      	str	r3, [r7, #92]	@ 0x5c
          if (flags & FLAGS_LONG_LONG) {
 8005296:	e08d      	b.n	80053b4 <_vsnprintf+0x5c0>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8005298:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800529a:	2380      	movs	r3, #128	@ 0x80
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	4013      	ands	r3, r2
 80052a0:	d02b      	beq.n	80052fa <_vsnprintf+0x506>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 80052a2:	2388      	movs	r3, #136	@ 0x88
 80052a4:	18fb      	adds	r3, r7, r3
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	3307      	adds	r3, #7
 80052aa:	2207      	movs	r2, #7
 80052ac:	4393      	bics	r3, r2
 80052ae:	001a      	movs	r2, r3
 80052b0:	3208      	adds	r2, #8
 80052b2:	2188      	movs	r1, #136	@ 0x88
 80052b4:	1879      	adds	r1, r7, r1
 80052b6:	600a      	str	r2, [r1, #0]
 80052b8:	6818      	ldr	r0, [r3, #0]
 80052ba:	6859      	ldr	r1, [r3, #4]
 80052bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80052be:	60bb      	str	r3, [r7, #8]
 80052c0:	2300      	movs	r3, #0
 80052c2:	60fb      	str	r3, [r7, #12]
 80052c4:	69fe      	ldr	r6, [r7, #28]
 80052c6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80052c8:	6a3d      	ldr	r5, [r7, #32]
 80052ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052cc:	469c      	mov	ip, r3
 80052ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052d0:	9308      	str	r3, [sp, #32]
 80052d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80052d4:	9307      	str	r3, [sp, #28]
 80052d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052d8:	9306      	str	r3, [sp, #24]
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	68fc      	ldr	r4, [r7, #12]
 80052de:	9304      	str	r3, [sp, #16]
 80052e0:	9405      	str	r4, [sp, #20]
 80052e2:	2300      	movs	r3, #0
 80052e4:	9302      	str	r3, [sp, #8]
 80052e6:	9000      	str	r0, [sp, #0]
 80052e8:	9101      	str	r1, [sp, #4]
 80052ea:	0033      	movs	r3, r6
 80052ec:	0029      	movs	r1, r5
 80052ee:	4660      	mov	r0, ip
 80052f0:	f7ff f813 	bl	800431a <_ntoa_long_long>
 80052f4:	0003      	movs	r3, r0
 80052f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80052f8:	e05c      	b.n	80053b4 <_vsnprintf+0x5c0>
#endif
          }
          else if (flags & FLAGS_LONG) {
 80052fa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80052fc:	2380      	movs	r3, #128	@ 0x80
 80052fe:	005b      	lsls	r3, r3, #1
 8005300:	4013      	ands	r3, r2
 8005302:	d01d      	beq.n	8005340 <_vsnprintf+0x54c>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8005304:	2388      	movs	r3, #136	@ 0x88
 8005306:	18fb      	adds	r3, r7, r3
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	1d1a      	adds	r2, r3, #4
 800530c:	2188      	movs	r1, #136	@ 0x88
 800530e:	1879      	adds	r1, r7, r1
 8005310:	600a      	str	r2, [r1, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	69fd      	ldr	r5, [r7, #28]
 8005316:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8005318:	6a39      	ldr	r1, [r7, #32]
 800531a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800531c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800531e:	9205      	str	r2, [sp, #20]
 8005320:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005322:	9204      	str	r2, [sp, #16]
 8005324:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005326:	9203      	str	r2, [sp, #12]
 8005328:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800532a:	9202      	str	r2, [sp, #8]
 800532c:	2200      	movs	r2, #0
 800532e:	9201      	str	r2, [sp, #4]
 8005330:	9300      	str	r3, [sp, #0]
 8005332:	002b      	movs	r3, r5
 8005334:	0022      	movs	r2, r4
 8005336:	f7fe ff87 	bl	8004248 <_ntoa_long>
 800533a:	0003      	movs	r3, r0
 800533c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800533e:	e039      	b.n	80053b4 <_vsnprintf+0x5c0>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8005340:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005342:	2240      	movs	r2, #64	@ 0x40
 8005344:	4013      	ands	r3, r2
 8005346:	d009      	beq.n	800535c <_vsnprintf+0x568>
 8005348:	2388      	movs	r3, #136	@ 0x88
 800534a:	18fb      	adds	r3, r7, r3
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	1d1a      	adds	r2, r3, #4
 8005350:	2188      	movs	r1, #136	@ 0x88
 8005352:	1879      	adds	r1, r7, r1
 8005354:	600a      	str	r2, [r1, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	b2db      	uxtb	r3, r3
 800535a:	e015      	b.n	8005388 <_vsnprintf+0x594>
 800535c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800535e:	2280      	movs	r2, #128	@ 0x80
 8005360:	4013      	ands	r3, r2
 8005362:	d009      	beq.n	8005378 <_vsnprintf+0x584>
 8005364:	2388      	movs	r3, #136	@ 0x88
 8005366:	18fb      	adds	r3, r7, r3
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	1d1a      	adds	r2, r3, #4
 800536c:	2188      	movs	r1, #136	@ 0x88
 800536e:	1879      	adds	r1, r7, r1
 8005370:	600a      	str	r2, [r1, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	b29b      	uxth	r3, r3
 8005376:	e007      	b.n	8005388 <_vsnprintf+0x594>
 8005378:	2388      	movs	r3, #136	@ 0x88
 800537a:	18fb      	adds	r3, r7, r3
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	1d1a      	adds	r2, r3, #4
 8005380:	2188      	movs	r1, #136	@ 0x88
 8005382:	1879      	adds	r1, r7, r1
 8005384:	600a      	str	r2, [r1, #0]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	63fb      	str	r3, [r7, #60]	@ 0x3c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 800538a:	69fc      	ldr	r4, [r7, #28]
 800538c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800538e:	6a39      	ldr	r1, [r7, #32]
 8005390:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005392:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005394:	9305      	str	r3, [sp, #20]
 8005396:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005398:	9304      	str	r3, [sp, #16]
 800539a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800539c:	9303      	str	r3, [sp, #12]
 800539e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80053a0:	9302      	str	r3, [sp, #8]
 80053a2:	2300      	movs	r3, #0
 80053a4:	9301      	str	r3, [sp, #4]
 80053a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053a8:	9300      	str	r3, [sp, #0]
 80053aa:	0023      	movs	r3, r4
 80053ac:	f7fe ff4c 	bl	8004248 <_ntoa_long>
 80053b0:	0003      	movs	r3, r0
 80053b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
          }
        }
        format++;
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	3301      	adds	r3, #1
 80053b8:	61bb      	str	r3, [r7, #24]
        break;
 80053ba:	e17c      	b.n	80056b6 <_vsnprintf+0x8c2>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	2b46      	cmp	r3, #70	@ 0x46
 80053c2:	d103      	bne.n	80053cc <_vsnprintf+0x5d8>
 80053c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053c6:	2220      	movs	r2, #32
 80053c8:	4313      	orrs	r3, r2
 80053ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 80053cc:	2388      	movs	r3, #136	@ 0x88
 80053ce:	18fb      	adds	r3, r7, r3
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	3307      	adds	r3, #7
 80053d4:	2207      	movs	r2, #7
 80053d6:	4393      	bics	r3, r2
 80053d8:	001a      	movs	r2, r3
 80053da:	3208      	adds	r2, #8
 80053dc:	2188      	movs	r1, #136	@ 0x88
 80053de:	1879      	adds	r1, r7, r1
 80053e0:	600a      	str	r2, [r1, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	69fe      	ldr	r6, [r7, #28]
 80053e8:	6dfd      	ldr	r5, [r7, #92]	@ 0x5c
 80053ea:	6a3c      	ldr	r4, [r7, #32]
 80053ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80053ee:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80053f0:	9104      	str	r1, [sp, #16]
 80053f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80053f4:	9103      	str	r1, [sp, #12]
 80053f6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80053f8:	9102      	str	r1, [sp, #8]
 80053fa:	9200      	str	r2, [sp, #0]
 80053fc:	9301      	str	r3, [sp, #4]
 80053fe:	0033      	movs	r3, r6
 8005400:	002a      	movs	r2, r5
 8005402:	0021      	movs	r1, r4
 8005404:	f7fe fffc 	bl	8004400 <_ftoa>
 8005408:	0003      	movs	r3, r0
 800540a:	65fb      	str	r3, [r7, #92]	@ 0x5c
        format++;
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	3301      	adds	r3, #1
 8005410:	61bb      	str	r3, [r7, #24]
        break;
 8005412:	e150      	b.n	80056b6 <_vsnprintf+0x8c2>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	2b67      	cmp	r3, #103	@ 0x67
 800541a:	d003      	beq.n	8005424 <_vsnprintf+0x630>
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	781b      	ldrb	r3, [r3, #0]
 8005420:	2b47      	cmp	r3, #71	@ 0x47
 8005422:	d104      	bne.n	800542e <_vsnprintf+0x63a>
 8005424:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005426:	2280      	movs	r2, #128	@ 0x80
 8005428:	0112      	lsls	r2, r2, #4
 800542a:	4313      	orrs	r3, r2
 800542c:	66fb      	str	r3, [r7, #108]	@ 0x6c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	2b45      	cmp	r3, #69	@ 0x45
 8005434:	d003      	beq.n	800543e <_vsnprintf+0x64a>
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	2b47      	cmp	r3, #71	@ 0x47
 800543c:	d103      	bne.n	8005446 <_vsnprintf+0x652>
 800543e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005440:	2220      	movs	r2, #32
 8005442:	4313      	orrs	r3, r2
 8005444:	66fb      	str	r3, [r7, #108]	@ 0x6c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8005446:	2388      	movs	r3, #136	@ 0x88
 8005448:	18fb      	adds	r3, r7, r3
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	3307      	adds	r3, #7
 800544e:	2207      	movs	r2, #7
 8005450:	4393      	bics	r3, r2
 8005452:	001a      	movs	r2, r3
 8005454:	3208      	adds	r2, #8
 8005456:	2188      	movs	r1, #136	@ 0x88
 8005458:	1879      	adds	r1, r7, r1
 800545a:	600a      	str	r2, [r1, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	69fe      	ldr	r6, [r7, #28]
 8005462:	6dfd      	ldr	r5, [r7, #92]	@ 0x5c
 8005464:	6a3c      	ldr	r4, [r7, #32]
 8005466:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005468:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800546a:	9104      	str	r1, [sp, #16]
 800546c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800546e:	9103      	str	r1, [sp, #12]
 8005470:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8005472:	9102      	str	r1, [sp, #8]
 8005474:	9200      	str	r2, [sp, #0]
 8005476:	9301      	str	r3, [sp, #4]
 8005478:	0033      	movs	r3, r6
 800547a:	002a      	movs	r2, r5
 800547c:	0021      	movs	r1, r4
 800547e:	f7ff f9fd 	bl	800487c <_etoa>
 8005482:	0003      	movs	r3, r0
 8005484:	65fb      	str	r3, [r7, #92]	@ 0x5c
        format++;
 8005486:	69bb      	ldr	r3, [r7, #24]
 8005488:	3301      	adds	r3, #1
 800548a:	61bb      	str	r3, [r7, #24]
        break;
 800548c:	e113      	b.n	80056b6 <_vsnprintf+0x8c2>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 800548e:	2301      	movs	r3, #1
 8005490:	657b      	str	r3, [r7, #84]	@ 0x54
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8005492:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005494:	2202      	movs	r2, #2
 8005496:	4013      	ands	r3, r2
 8005498:	d10e      	bne.n	80054b8 <_vsnprintf+0x6c4>
          while (l++ < width) {
 800549a:	e007      	b.n	80054ac <_vsnprintf+0x6b8>
            out(' ', buffer, idx++, maxlen);
 800549c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800549e:	1c53      	adds	r3, r2, #1
 80054a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054a2:	69fb      	ldr	r3, [r7, #28]
 80054a4:	6a39      	ldr	r1, [r7, #32]
 80054a6:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80054a8:	2020      	movs	r0, #32
 80054aa:	47a0      	blx	r4
          while (l++ < width) {
 80054ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054ae:	1c5a      	adds	r2, r3, #1
 80054b0:	657a      	str	r2, [r7, #84]	@ 0x54
 80054b2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d8f1      	bhi.n	800549c <_vsnprintf+0x6a8>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 80054b8:	2388      	movs	r3, #136	@ 0x88
 80054ba:	18fb      	adds	r3, r7, r3
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	1d1a      	adds	r2, r3, #4
 80054c0:	2188      	movs	r1, #136	@ 0x88
 80054c2:	1879      	adds	r1, r7, r1
 80054c4:	600a      	str	r2, [r1, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	b2d8      	uxtb	r0, r3
 80054ca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80054cc:	1c53      	adds	r3, r2, #1
 80054ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	6a39      	ldr	r1, [r7, #32]
 80054d4:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80054d6:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 80054d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80054da:	2202      	movs	r2, #2
 80054dc:	4013      	ands	r3, r2
 80054de:	d00e      	beq.n	80054fe <_vsnprintf+0x70a>
          while (l++ < width) {
 80054e0:	e007      	b.n	80054f2 <_vsnprintf+0x6fe>
            out(' ', buffer, idx++, maxlen);
 80054e2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80054e4:	1c53      	adds	r3, r2, #1
 80054e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	6a39      	ldr	r1, [r7, #32]
 80054ec:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80054ee:	2020      	movs	r0, #32
 80054f0:	47a0      	blx	r4
          while (l++ < width) {
 80054f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054f4:	1c5a      	adds	r2, r3, #1
 80054f6:	657a      	str	r2, [r7, #84]	@ 0x54
 80054f8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d8f1      	bhi.n	80054e2 <_vsnprintf+0x6ee>
          }
        }
        format++;
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	3301      	adds	r3, #1
 8005502:	61bb      	str	r3, [r7, #24]
        break;
 8005504:	e0d7      	b.n	80056b6 <_vsnprintf+0x8c2>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 8005506:	2388      	movs	r3, #136	@ 0x88
 8005508:	18fb      	adds	r3, r7, r3
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	1d1a      	adds	r2, r3, #4
 800550e:	2188      	movs	r1, #136	@ 0x88
 8005510:	1879      	adds	r1, r7, r1
 8005512:	600a      	str	r2, [r1, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	653b      	str	r3, [r7, #80]	@ 0x50
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8005518:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <_vsnprintf+0x72e>
 800551e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005520:	e001      	b.n	8005526 <_vsnprintf+0x732>
 8005522:	2301      	movs	r3, #1
 8005524:	425b      	negs	r3, r3
 8005526:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005528:	0019      	movs	r1, r3
 800552a:	0010      	movs	r0, r2
 800552c:	f7fe fd12 	bl	8003f54 <_strnlen_s>
 8005530:	0003      	movs	r3, r0
 8005532:	64fb      	str	r3, [r7, #76]	@ 0x4c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8005534:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005536:	2380      	movs	r3, #128	@ 0x80
 8005538:	00db      	lsls	r3, r3, #3
 800553a:	4013      	ands	r3, r2
 800553c:	d005      	beq.n	800554a <_vsnprintf+0x756>
          l = (l < precision ? l : precision);
 800553e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005540:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005542:	4293      	cmp	r3, r2
 8005544:	d900      	bls.n	8005548 <_vsnprintf+0x754>
 8005546:	0013      	movs	r3, r2
 8005548:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }
        if (!(flags & FLAGS_LEFT)) {
 800554a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800554c:	2202      	movs	r2, #2
 800554e:	4013      	ands	r3, r2
 8005550:	d11a      	bne.n	8005588 <_vsnprintf+0x794>
          while (l++ < width) {
 8005552:	e007      	b.n	8005564 <_vsnprintf+0x770>
            out(' ', buffer, idx++, maxlen);
 8005554:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005556:	1c53      	adds	r3, r2, #1
 8005558:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	6a39      	ldr	r1, [r7, #32]
 800555e:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8005560:	2020      	movs	r0, #32
 8005562:	47a0      	blx	r4
          while (l++ < width) {
 8005564:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005566:	1c5a      	adds	r2, r3, #1
 8005568:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800556a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800556c:	429a      	cmp	r2, r3
 800556e:	d8f1      	bhi.n	8005554 <_vsnprintf+0x760>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8005570:	e00a      	b.n	8005588 <_vsnprintf+0x794>
          out(*(p++), buffer, idx++, maxlen);
 8005572:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005574:	1c5a      	adds	r2, r3, #1
 8005576:	653a      	str	r2, [r7, #80]	@ 0x50
 8005578:	7818      	ldrb	r0, [r3, #0]
 800557a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800557c:	1c53      	adds	r3, r2, #1
 800557e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	6a39      	ldr	r1, [r7, #32]
 8005584:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8005586:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8005588:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800558a:	781b      	ldrb	r3, [r3, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d009      	beq.n	80055a4 <_vsnprintf+0x7b0>
 8005590:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005592:	2380      	movs	r3, #128	@ 0x80
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	4013      	ands	r3, r2
 8005598:	d0eb      	beq.n	8005572 <_vsnprintf+0x77e>
 800559a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800559c:	1e5a      	subs	r2, r3, #1
 800559e:	667a      	str	r2, [r7, #100]	@ 0x64
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d1e6      	bne.n	8005572 <_vsnprintf+0x77e>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 80055a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055a6:	2202      	movs	r2, #2
 80055a8:	4013      	ands	r3, r2
 80055aa:	d00e      	beq.n	80055ca <_vsnprintf+0x7d6>
          while (l++ < width) {
 80055ac:	e007      	b.n	80055be <_vsnprintf+0x7ca>
            out(' ', buffer, idx++, maxlen);
 80055ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055b0:	1c53      	adds	r3, r2, #1
 80055b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	6a39      	ldr	r1, [r7, #32]
 80055b8:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80055ba:	2020      	movs	r0, #32
 80055bc:	47a0      	blx	r4
          while (l++ < width) {
 80055be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055c0:	1c5a      	adds	r2, r3, #1
 80055c2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80055c4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d8f1      	bhi.n	80055ae <_vsnprintf+0x7ba>
          }
        }
        format++;
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	3301      	adds	r3, #1
 80055ce:	61bb      	str	r3, [r7, #24]
        break;
 80055d0:	e071      	b.n	80056b6 <_vsnprintf+0x8c2>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 80055d2:	2308      	movs	r3, #8
 80055d4:	66bb      	str	r3, [r7, #104]	@ 0x68
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 80055d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80055d8:	2221      	movs	r2, #33	@ 0x21
 80055da:	4313      	orrs	r3, r2
 80055dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 80055de:	212b      	movs	r1, #43	@ 0x2b
 80055e0:	2318      	movs	r3, #24
 80055e2:	18cb      	adds	r3, r1, r3
 80055e4:	19db      	adds	r3, r3, r7
 80055e6:	2200      	movs	r2, #0
 80055e8:	701a      	strb	r2, [r3, #0]
        if (is_ll) {
 80055ea:	2318      	movs	r3, #24
 80055ec:	18cb      	adds	r3, r1, r3
 80055ee:	19db      	adds	r3, r3, r7
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d025      	beq.n	8005642 <_vsnprintf+0x84e>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 80055f6:	2388      	movs	r3, #136	@ 0x88
 80055f8:	18fb      	adds	r3, r7, r3
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	1d1a      	adds	r2, r3, #4
 80055fe:	2188      	movs	r1, #136	@ 0x88
 8005600:	1879      	adds	r1, r7, r1
 8005602:	600a      	str	r2, [r1, #0]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	603b      	str	r3, [r7, #0]
 8005608:	2300      	movs	r3, #0
 800560a:	607b      	str	r3, [r7, #4]
 800560c:	69fd      	ldr	r5, [r7, #28]
 800560e:	6dfc      	ldr	r4, [r7, #92]	@ 0x5c
 8005610:	6a39      	ldr	r1, [r7, #32]
 8005612:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005614:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005616:	9308      	str	r3, [sp, #32]
 8005618:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800561a:	9307      	str	r3, [sp, #28]
 800561c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800561e:	9306      	str	r3, [sp, #24]
 8005620:	2210      	movs	r2, #16
 8005622:	2300      	movs	r3, #0
 8005624:	9204      	str	r2, [sp, #16]
 8005626:	9305      	str	r3, [sp, #20]
 8005628:	2300      	movs	r3, #0
 800562a:	9302      	str	r3, [sp, #8]
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	9200      	str	r2, [sp, #0]
 8005632:	9301      	str	r3, [sp, #4]
 8005634:	002b      	movs	r3, r5
 8005636:	0022      	movs	r2, r4
 8005638:	f7fe fe6f 	bl	800431a <_ntoa_long_long>
 800563c:	0003      	movs	r3, r0
 800563e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005640:	e01c      	b.n	800567c <_vsnprintf+0x888>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8005642:	2388      	movs	r3, #136	@ 0x88
 8005644:	18fb      	adds	r3, r7, r3
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	1d1a      	adds	r2, r3, #4
 800564a:	2188      	movs	r1, #136	@ 0x88
 800564c:	1879      	adds	r1, r7, r1
 800564e:	600a      	str	r2, [r1, #0]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	001d      	movs	r5, r3
 8005654:	69fc      	ldr	r4, [r7, #28]
 8005656:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005658:	6a39      	ldr	r1, [r7, #32]
 800565a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800565c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800565e:	9305      	str	r3, [sp, #20]
 8005660:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005662:	9304      	str	r3, [sp, #16]
 8005664:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005666:	9303      	str	r3, [sp, #12]
 8005668:	2310      	movs	r3, #16
 800566a:	9302      	str	r3, [sp, #8]
 800566c:	2300      	movs	r3, #0
 800566e:	9301      	str	r3, [sp, #4]
 8005670:	9500      	str	r5, [sp, #0]
 8005672:	0023      	movs	r3, r4
 8005674:	f7fe fde8 	bl	8004248 <_ntoa_long>
 8005678:	0003      	movs	r3, r0
 800567a:	65fb      	str	r3, [r7, #92]	@ 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 800567c:	69bb      	ldr	r3, [r7, #24]
 800567e:	3301      	adds	r3, #1
 8005680:	61bb      	str	r3, [r7, #24]
        break;
 8005682:	e018      	b.n	80056b6 <_vsnprintf+0x8c2>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 8005684:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005686:	1c53      	adds	r3, r2, #1
 8005688:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	6a39      	ldr	r1, [r7, #32]
 800568e:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8005690:	2025      	movs	r0, #37	@ 0x25
 8005692:	47a0      	blx	r4
        format++;
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	3301      	adds	r3, #1
 8005698:	61bb      	str	r3, [r7, #24]
        break;
 800569a:	e00c      	b.n	80056b6 <_vsnprintf+0x8c2>

      default :
        out(*format, buffer, idx++, maxlen);
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	7818      	ldrb	r0, [r3, #0]
 80056a0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80056a2:	1c53      	adds	r3, r2, #1
 80056a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	6a39      	ldr	r1, [r7, #32]
 80056aa:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80056ac:	47a0      	blx	r4
        format++;
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	3301      	adds	r3, #1
 80056b2:	61bb      	str	r3, [r7, #24]
        break;
 80056b4:	46c0      	nop			@ (mov r8, r8)
  while (*format)
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	781b      	ldrb	r3, [r3, #0]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <_vsnprintf+0x8ce>
 80056be:	f7ff fbad 	bl	8004e1c <_vsnprintf+0x28>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 80056c2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80056c4:	69fb      	ldr	r3, [r7, #28]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d302      	bcc.n	80056d0 <_vsnprintf+0x8dc>
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	1e5a      	subs	r2, r3, #1
 80056ce:	e000      	b.n	80056d2 <_vsnprintf+0x8de>
 80056d0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	6a39      	ldr	r1, [r7, #32]
 80056d6:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80056d8:	2000      	movs	r0, #0
 80056da:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 80056dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 80056de:	0018      	movs	r0, r3
 80056e0:	46bd      	mov	sp, r7
 80056e2:	b01c      	add	sp, #112	@ 0x70
 80056e4:	bc80      	pop	{r7}
 80056e6:	46b8      	mov	r8, r7
 80056e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056ea:	46c0      	nop			@ (mov r8, r8)

080056ec <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 80056ec:	b40f      	push	{r0, r1, r2, r3}
 80056ee:	b590      	push	{r4, r7, lr}
 80056f0:	b087      	sub	sp, #28
 80056f2:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 80056f4:	2324      	movs	r3, #36	@ 0x24
 80056f6:	18fb      	adds	r3, r7, r3
 80056f8:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 80056fa:	6a3c      	ldr	r4, [r7, #32]
 80056fc:	2301      	movs	r3, #1
 80056fe:	425a      	negs	r2, r3
 8005700:	1d39      	adds	r1, r7, #4
 8005702:	4808      	ldr	r0, [pc, #32]	@ (8005724 <printf_+0x38>)
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	9300      	str	r3, [sp, #0]
 8005708:	0023      	movs	r3, r4
 800570a:	f7ff fb73 	bl	8004df4 <_vsnprintf>
 800570e:	0003      	movs	r3, r0
 8005710:	60fb      	str	r3, [r7, #12]
  va_end(va);
  return ret;
 8005712:	68fb      	ldr	r3, [r7, #12]
}
 8005714:	0018      	movs	r0, r3
 8005716:	46bd      	mov	sp, r7
 8005718:	b005      	add	sp, #20
 800571a:	bc90      	pop	{r4, r7}
 800571c:	bc08      	pop	{r3}
 800571e:	b004      	add	sp, #16
 8005720:	4718      	bx	r3
 8005722:	46c0      	nop			@ (mov r8, r8)
 8005724:	08003f25 	.word	0x08003f25

08005728 <sprintf_>:


int sprintf_(char* buffer, const char* format, ...)
{
 8005728:	b40e      	push	{r1, r2, r3}
 800572a:	b590      	push	{r4, r7, lr}
 800572c:	b086      	sub	sp, #24
 800572e:	af02      	add	r7, sp, #8
 8005730:	6078      	str	r0, [r7, #4]
  va_list va;
  va_start(va, format);
 8005732:	2320      	movs	r3, #32
 8005734:	18fb      	adds	r3, r7, r3
 8005736:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 8005738:	69fc      	ldr	r4, [r7, #28]
 800573a:	2301      	movs	r3, #1
 800573c:	425a      	negs	r2, r3
 800573e:	6879      	ldr	r1, [r7, #4]
 8005740:	4807      	ldr	r0, [pc, #28]	@ (8005760 <sprintf_+0x38>)
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	9300      	str	r3, [sp, #0]
 8005746:	0023      	movs	r3, r4
 8005748:	f7ff fb54 	bl	8004df4 <_vsnprintf>
 800574c:	0003      	movs	r3, r0
 800574e:	60fb      	str	r3, [r7, #12]
  va_end(va);
  return ret;
 8005750:	68fb      	ldr	r3, [r7, #12]
}
 8005752:	0018      	movs	r0, r3
 8005754:	46bd      	mov	sp, r7
 8005756:	b004      	add	sp, #16
 8005758:	bc90      	pop	{r4, r7}
 800575a:	bc08      	pop	{r3}
 800575c:	b003      	add	sp, #12
 800575e:	4718      	bx	r3
 8005760:	08003ed9 	.word	0x08003ed9

08005764 <_putchar>:
  va_end(va);
  return ret;
}


void _putchar(char character) {
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	0002      	movs	r2, r0
 800576c:	1dfb      	adds	r3, r7, #7
 800576e:	701a      	strb	r2, [r3, #0]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	while( !( USART2->ISR & USART_ISR_TXE_TXFNF ) ) {};
 8005770:	46c0      	nop			@ (mov r8, r8)
 8005772:	4b06      	ldr	r3, [pc, #24]	@ (800578c <_putchar+0x28>)
 8005774:	69db      	ldr	r3, [r3, #28]
 8005776:	2280      	movs	r2, #128	@ 0x80
 8005778:	4013      	ands	r3, r2
 800577a:	d0fa      	beq.n	8005772 <_putchar+0xe>
      USART2->TDR = character;
 800577c:	4b03      	ldr	r3, [pc, #12]	@ (800578c <_putchar+0x28>)
 800577e:	1dfa      	adds	r2, r7, #7
 8005780:	7812      	ldrb	r2, [r2, #0]
 8005782:	629a      	str	r2, [r3, #40]	@ 0x28
		
}
 8005784:	46c0      	nop			@ (mov r8, r8)
 8005786:	46bd      	mov	sp, r7
 8005788:	b002      	add	sp, #8
 800578a:	bd80      	pop	{r7, pc}
 800578c:	40004400 	.word	0x40004400

08005790 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
 8005796:	0002      	movs	r2, r0
 8005798:	1dfb      	adds	r3, r7, #7
 800579a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800579c:	1dfb      	adds	r3, r7, #7
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80057a2:	d809      	bhi.n	80057b8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057a4:	1dfb      	adds	r3, r7, #7
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	001a      	movs	r2, r3
 80057aa:	231f      	movs	r3, #31
 80057ac:	401a      	ands	r2, r3
 80057ae:	4b04      	ldr	r3, [pc, #16]	@ (80057c0 <__NVIC_EnableIRQ+0x30>)
 80057b0:	2101      	movs	r1, #1
 80057b2:	4091      	lsls	r1, r2
 80057b4:	000a      	movs	r2, r1
 80057b6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80057b8:	46c0      	nop			@ (mov r8, r8)
 80057ba:	46bd      	mov	sp, r7
 80057bc:	b002      	add	sp, #8
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	e000e100 	.word	0xe000e100

080057c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057c4:	b590      	push	{r4, r7, lr}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	0002      	movs	r2, r0
 80057cc:	6039      	str	r1, [r7, #0]
 80057ce:	1dfb      	adds	r3, r7, #7
 80057d0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80057d2:	1dfb      	adds	r3, r7, #7
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80057d8:	d828      	bhi.n	800582c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80057da:	4a2f      	ldr	r2, [pc, #188]	@ (8005898 <__NVIC_SetPriority+0xd4>)
 80057dc:	1dfb      	adds	r3, r7, #7
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	b25b      	sxtb	r3, r3
 80057e2:	089b      	lsrs	r3, r3, #2
 80057e4:	33c0      	adds	r3, #192	@ 0xc0
 80057e6:	009b      	lsls	r3, r3, #2
 80057e8:	589b      	ldr	r3, [r3, r2]
 80057ea:	1dfa      	adds	r2, r7, #7
 80057ec:	7812      	ldrb	r2, [r2, #0]
 80057ee:	0011      	movs	r1, r2
 80057f0:	2203      	movs	r2, #3
 80057f2:	400a      	ands	r2, r1
 80057f4:	00d2      	lsls	r2, r2, #3
 80057f6:	21ff      	movs	r1, #255	@ 0xff
 80057f8:	4091      	lsls	r1, r2
 80057fa:	000a      	movs	r2, r1
 80057fc:	43d2      	mvns	r2, r2
 80057fe:	401a      	ands	r2, r3
 8005800:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	019b      	lsls	r3, r3, #6
 8005806:	22ff      	movs	r2, #255	@ 0xff
 8005808:	401a      	ands	r2, r3
 800580a:	1dfb      	adds	r3, r7, #7
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	0018      	movs	r0, r3
 8005810:	2303      	movs	r3, #3
 8005812:	4003      	ands	r3, r0
 8005814:	00db      	lsls	r3, r3, #3
 8005816:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005818:	481f      	ldr	r0, [pc, #124]	@ (8005898 <__NVIC_SetPriority+0xd4>)
 800581a:	1dfb      	adds	r3, r7, #7
 800581c:	781b      	ldrb	r3, [r3, #0]
 800581e:	b25b      	sxtb	r3, r3
 8005820:	089b      	lsrs	r3, r3, #2
 8005822:	430a      	orrs	r2, r1
 8005824:	33c0      	adds	r3, #192	@ 0xc0
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800582a:	e031      	b.n	8005890 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800582c:	4a1b      	ldr	r2, [pc, #108]	@ (800589c <__NVIC_SetPriority+0xd8>)
 800582e:	1dfb      	adds	r3, r7, #7
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	0019      	movs	r1, r3
 8005834:	230f      	movs	r3, #15
 8005836:	400b      	ands	r3, r1
 8005838:	3b08      	subs	r3, #8
 800583a:	089b      	lsrs	r3, r3, #2
 800583c:	3306      	adds	r3, #6
 800583e:	009b      	lsls	r3, r3, #2
 8005840:	18d3      	adds	r3, r2, r3
 8005842:	3304      	adds	r3, #4
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	1dfa      	adds	r2, r7, #7
 8005848:	7812      	ldrb	r2, [r2, #0]
 800584a:	0011      	movs	r1, r2
 800584c:	2203      	movs	r2, #3
 800584e:	400a      	ands	r2, r1
 8005850:	00d2      	lsls	r2, r2, #3
 8005852:	21ff      	movs	r1, #255	@ 0xff
 8005854:	4091      	lsls	r1, r2
 8005856:	000a      	movs	r2, r1
 8005858:	43d2      	mvns	r2, r2
 800585a:	401a      	ands	r2, r3
 800585c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	019b      	lsls	r3, r3, #6
 8005862:	22ff      	movs	r2, #255	@ 0xff
 8005864:	401a      	ands	r2, r3
 8005866:	1dfb      	adds	r3, r7, #7
 8005868:	781b      	ldrb	r3, [r3, #0]
 800586a:	0018      	movs	r0, r3
 800586c:	2303      	movs	r3, #3
 800586e:	4003      	ands	r3, r0
 8005870:	00db      	lsls	r3, r3, #3
 8005872:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005874:	4809      	ldr	r0, [pc, #36]	@ (800589c <__NVIC_SetPriority+0xd8>)
 8005876:	1dfb      	adds	r3, r7, #7
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	001c      	movs	r4, r3
 800587c:	230f      	movs	r3, #15
 800587e:	4023      	ands	r3, r4
 8005880:	3b08      	subs	r3, #8
 8005882:	089b      	lsrs	r3, r3, #2
 8005884:	430a      	orrs	r2, r1
 8005886:	3306      	adds	r3, #6
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	18c3      	adds	r3, r0, r3
 800588c:	3304      	adds	r3, #4
 800588e:	601a      	str	r2, [r3, #0]
}
 8005890:	46c0      	nop			@ (mov r8, r8)
 8005892:	46bd      	mov	sp, r7
 8005894:	b003      	add	sp, #12
 8005896:	bd90      	pop	{r4, r7, pc}
 8005898:	e000e100 	.word	0xe000e100
 800589c:	e000ed00 	.word	0xe000ed00

080058a0 <LL_EXTI_EnableIT_0_31>:
  *         (*) value not defined in all devices.
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80058a8:	4a05      	ldr	r2, [pc, #20]	@ (80058c0 <LL_EXTI_EnableIT_0_31+0x20>)
 80058aa:	2380      	movs	r3, #128	@ 0x80
 80058ac:	58d2      	ldr	r2, [r2, r3]
 80058ae:	4904      	ldr	r1, [pc, #16]	@ (80058c0 <LL_EXTI_EnableIT_0_31+0x20>)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	2280      	movs	r2, #128	@ 0x80
 80058b6:	508b      	str	r3, [r1, r2]
}
 80058b8:	46c0      	nop			@ (mov r8, r8)
 80058ba:	46bd      	mov	sp, r7
 80058bc:	b002      	add	sp, #8
 80058be:	bd80      	pop	{r7, pc}
 80058c0:	40021800 	.word	0x40021800

080058c4 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b082      	sub	sp, #8
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80058cc:	4b04      	ldr	r3, [pc, #16]	@ (80058e0 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80058ce:	6819      	ldr	r1, [r3, #0]
 80058d0:	4b03      	ldr	r3, [pc, #12]	@ (80058e0 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	430a      	orrs	r2, r1
 80058d6:	601a      	str	r2, [r3, #0]
}
 80058d8:	46c0      	nop			@ (mov r8, r8)
 80058da:	46bd      	mov	sp, r7
 80058dc:	b002      	add	sp, #8
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	40021800 	.word	0x40021800

080058e4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80058e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005960 <MX_RTC_Init+0x7c>)
 80058ea:	4a1e      	ldr	r2, [pc, #120]	@ (8005964 <MX_RTC_Init+0x80>)
 80058ec:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80058ee:	4b1c      	ldr	r3, [pc, #112]	@ (8005960 <MX_RTC_Init+0x7c>)
 80058f0:	2200      	movs	r2, #0
 80058f2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80058f4:	4b1a      	ldr	r3, [pc, #104]	@ (8005960 <MX_RTC_Init+0x7c>)
 80058f6:	227f      	movs	r2, #127	@ 0x7f
 80058f8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80058fa:	4b19      	ldr	r3, [pc, #100]	@ (8005960 <MX_RTC_Init+0x7c>)
 80058fc:	22ff      	movs	r2, #255	@ 0xff
 80058fe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005900:	4b17      	ldr	r3, [pc, #92]	@ (8005960 <MX_RTC_Init+0x7c>)
 8005902:	2200      	movs	r2, #0
 8005904:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8005906:	4b16      	ldr	r3, [pc, #88]	@ (8005960 <MX_RTC_Init+0x7c>)
 8005908:	2200      	movs	r2, #0
 800590a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800590c:	4b14      	ldr	r3, [pc, #80]	@ (8005960 <MX_RTC_Init+0x7c>)
 800590e:	2200      	movs	r2, #0
 8005910:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005912:	4b13      	ldr	r3, [pc, #76]	@ (8005960 <MX_RTC_Init+0x7c>)
 8005914:	2280      	movs	r2, #128	@ 0x80
 8005916:	05d2      	lsls	r2, r2, #23
 8005918:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800591a:	4b11      	ldr	r3, [pc, #68]	@ (8005960 <MX_RTC_Init+0x7c>)
 800591c:	2200      	movs	r2, #0
 800591e:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8005920:	4b0f      	ldr	r3, [pc, #60]	@ (8005960 <MX_RTC_Init+0x7c>)
 8005922:	2200      	movs	r2, #0
 8005924:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005926:	4b0e      	ldr	r3, [pc, #56]	@ (8005960 <MX_RTC_Init+0x7c>)
 8005928:	0018      	movs	r0, r3
 800592a:	f003 f9f1 	bl	8008d10 <HAL_RTC_Init>
 800592e:	1e03      	subs	r3, r0, #0
 8005930:	d001      	beq.n	8005936 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8005932:	f7fe facb 	bl	8003ecc <Error_Handler>
//    Error_Handler();
//  }
  /* USER CODE BEGIN RTC_Init 2 */

  // Configure EXTI line 20 for RTC wakeup interrupt
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_20);
 8005936:	2380      	movs	r3, #128	@ 0x80
 8005938:	035b      	lsls	r3, r3, #13
 800593a:	0018      	movs	r0, r3
 800593c:	f7ff ffb0 	bl	80058a0 <LL_EXTI_EnableIT_0_31>
  LL_EXTI_EnableRisingTrig_0_31(LL_EXTI_LINE_20);
 8005940:	2380      	movs	r3, #128	@ 0x80
 8005942:	035b      	lsls	r3, r3, #13
 8005944:	0018      	movs	r0, r3
 8005946:	f7ff ffbd 	bl	80058c4 <LL_EXTI_EnableRisingTrig_0_31>

  // Enable RTC wakeup interrupt in NVIC
      NVIC_EnableIRQ(RTC_TAMP_IRQn);
 800594a:	2002      	movs	r0, #2
 800594c:	f7ff ff20 	bl	8005790 <__NVIC_EnableIRQ>
      NVIC_SetPriority(RTC_TAMP_IRQn, 0);
 8005950:	2100      	movs	r1, #0
 8005952:	2002      	movs	r0, #2
 8005954:	f7ff ff36 	bl	80057c4 <__NVIC_SetPriority>

  /* USER CODE END RTC_Init 2 */

}
 8005958:	46c0      	nop			@ (mov r8, r8)
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	46c0      	nop			@ (mov r8, r8)
 8005960:	20000474 	.word	0x20000474
 8005964:	40002800 	.word	0x40002800

08005968 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8005968:	b590      	push	{r4, r7, lr}
 800596a:	b095      	sub	sp, #84	@ 0x54
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005970:	240c      	movs	r4, #12
 8005972:	193b      	adds	r3, r7, r4
 8005974:	0018      	movs	r0, r3
 8005976:	2344      	movs	r3, #68	@ 0x44
 8005978:	001a      	movs	r2, r3
 800597a:	2100      	movs	r1, #0
 800597c:	f008 f93e 	bl	800dbfc <memset>
  if(rtcHandle->Instance==RTC)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a16      	ldr	r2, [pc, #88]	@ (80059e0 <HAL_RTC_MspInit+0x78>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d126      	bne.n	80059d8 <HAL_RTC_MspInit+0x70>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800598a:	193b      	adds	r3, r7, r4
 800598c:	2280      	movs	r2, #128	@ 0x80
 800598e:	0212      	lsls	r2, r2, #8
 8005990:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8005992:	193b      	adds	r3, r7, r4
 8005994:	2280      	movs	r2, #128	@ 0x80
 8005996:	0092      	lsls	r2, r2, #2
 8005998:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800599a:	193b      	adds	r3, r7, r4
 800599c:	0018      	movs	r0, r3
 800599e:	f002 f987 	bl	8007cb0 <HAL_RCCEx_PeriphCLKConfig>
 80059a2:	1e03      	subs	r3, r0, #0
 80059a4:	d001      	beq.n	80059aa <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80059a6:	f7fe fa91 	bl	8003ecc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80059aa:	4a0e      	ldr	r2, [pc, #56]	@ (80059e4 <HAL_RTC_MspInit+0x7c>)
 80059ac:	2390      	movs	r3, #144	@ 0x90
 80059ae:	58d3      	ldr	r3, [r2, r3]
 80059b0:	490c      	ldr	r1, [pc, #48]	@ (80059e4 <HAL_RTC_MspInit+0x7c>)
 80059b2:	2280      	movs	r2, #128	@ 0x80
 80059b4:	0212      	lsls	r2, r2, #8
 80059b6:	4313      	orrs	r3, r2
 80059b8:	2290      	movs	r2, #144	@ 0x90
 80059ba:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80059bc:	4b09      	ldr	r3, [pc, #36]	@ (80059e4 <HAL_RTC_MspInit+0x7c>)
 80059be:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80059c0:	4b08      	ldr	r3, [pc, #32]	@ (80059e4 <HAL_RTC_MspInit+0x7c>)
 80059c2:	2180      	movs	r1, #128	@ 0x80
 80059c4:	00c9      	lsls	r1, r1, #3
 80059c6:	430a      	orrs	r2, r1
 80059c8:	659a      	str	r2, [r3, #88]	@ 0x58
 80059ca:	4b06      	ldr	r3, [pc, #24]	@ (80059e4 <HAL_RTC_MspInit+0x7c>)
 80059cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80059ce:	2380      	movs	r3, #128	@ 0x80
 80059d0:	00db      	lsls	r3, r3, #3
 80059d2:	4013      	ands	r3, r2
 80059d4:	60bb      	str	r3, [r7, #8]
 80059d6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80059d8:	46c0      	nop			@ (mov r8, r8)
 80059da:	46bd      	mov	sp, r7
 80059dc:	b015      	add	sp, #84	@ 0x54
 80059de:	bd90      	pop	{r4, r7, pc}
 80059e0:	40002800 	.word	0x40002800
 80059e4:	40021000 	.word	0x40021000

080059e8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80059ec:	4b1b      	ldr	r3, [pc, #108]	@ (8005a5c <MX_SPI1_Init+0x74>)
 80059ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005a60 <MX_SPI1_Init+0x78>)
 80059f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80059f2:	4b1a      	ldr	r3, [pc, #104]	@ (8005a5c <MX_SPI1_Init+0x74>)
 80059f4:	2282      	movs	r2, #130	@ 0x82
 80059f6:	0052      	lsls	r2, r2, #1
 80059f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80059fa:	4b18      	ldr	r3, [pc, #96]	@ (8005a5c <MX_SPI1_Init+0x74>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005a00:	4b16      	ldr	r3, [pc, #88]	@ (8005a5c <MX_SPI1_Init+0x74>)
 8005a02:	22e0      	movs	r2, #224	@ 0xe0
 8005a04:	00d2      	lsls	r2, r2, #3
 8005a06:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a08:	4b14      	ldr	r3, [pc, #80]	@ (8005a5c <MX_SPI1_Init+0x74>)
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005a0e:	4b13      	ldr	r3, [pc, #76]	@ (8005a5c <MX_SPI1_Init+0x74>)
 8005a10:	2200      	movs	r2, #0
 8005a12:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005a14:	4b11      	ldr	r3, [pc, #68]	@ (8005a5c <MX_SPI1_Init+0x74>)
 8005a16:	2280      	movs	r2, #128	@ 0x80
 8005a18:	0092      	lsls	r2, r2, #2
 8005a1a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8005a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8005a5c <MX_SPI1_Init+0x74>)
 8005a1e:	2210      	movs	r2, #16
 8005a20:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005a22:	4b0e      	ldr	r3, [pc, #56]	@ (8005a5c <MX_SPI1_Init+0x74>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005a28:	4b0c      	ldr	r3, [pc, #48]	@ (8005a5c <MX_SPI1_Init+0x74>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8005a5c <MX_SPI1_Init+0x74>)
 8005a30:	2200      	movs	r2, #0
 8005a32:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8005a34:	4b09      	ldr	r3, [pc, #36]	@ (8005a5c <MX_SPI1_Init+0x74>)
 8005a36:	2207      	movs	r2, #7
 8005a38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005a3a:	4b08      	ldr	r3, [pc, #32]	@ (8005a5c <MX_SPI1_Init+0x74>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005a40:	4b06      	ldr	r3, [pc, #24]	@ (8005a5c <MX_SPI1_Init+0x74>)
 8005a42:	2208      	movs	r2, #8
 8005a44:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005a46:	4b05      	ldr	r3, [pc, #20]	@ (8005a5c <MX_SPI1_Init+0x74>)
 8005a48:	0018      	movs	r0, r3
 8005a4a:	f003 fa59 	bl	8008f00 <HAL_SPI_Init>
 8005a4e:	1e03      	subs	r3, r0, #0
 8005a50:	d001      	beq.n	8005a56 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8005a52:	f7fe fa3b 	bl	8003ecc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005a56:	46c0      	nop			@ (mov r8, r8)
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}
 8005a5c:	200004a4 	.word	0x200004a4
 8005a60:	40013000 	.word	0x40013000

08005a64 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005a64:	b590      	push	{r4, r7, lr}
 8005a66:	b08b      	sub	sp, #44	@ 0x2c
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a6c:	2414      	movs	r4, #20
 8005a6e:	193b      	adds	r3, r7, r4
 8005a70:	0018      	movs	r0, r3
 8005a72:	2314      	movs	r3, #20
 8005a74:	001a      	movs	r2, r3
 8005a76:	2100      	movs	r1, #0
 8005a78:	f008 f8c0 	bl	800dbfc <memset>
  if(spiHandle->Instance==SPI1)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a1b      	ldr	r2, [pc, #108]	@ (8005af0 <HAL_SPI_MspInit+0x8c>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d130      	bne.n	8005ae8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005a86:	4b1b      	ldr	r3, [pc, #108]	@ (8005af4 <HAL_SPI_MspInit+0x90>)
 8005a88:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8005af4 <HAL_SPI_MspInit+0x90>)
 8005a8c:	2180      	movs	r1, #128	@ 0x80
 8005a8e:	0149      	lsls	r1, r1, #5
 8005a90:	430a      	orrs	r2, r1
 8005a92:	661a      	str	r2, [r3, #96]	@ 0x60
 8005a94:	4b17      	ldr	r3, [pc, #92]	@ (8005af4 <HAL_SPI_MspInit+0x90>)
 8005a96:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005a98:	2380      	movs	r3, #128	@ 0x80
 8005a9a:	015b      	lsls	r3, r3, #5
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	613b      	str	r3, [r7, #16]
 8005aa0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005aa2:	4b14      	ldr	r3, [pc, #80]	@ (8005af4 <HAL_SPI_MspInit+0x90>)
 8005aa4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005aa6:	4b13      	ldr	r3, [pc, #76]	@ (8005af4 <HAL_SPI_MspInit+0x90>)
 8005aa8:	2101      	movs	r1, #1
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005aae:	4b11      	ldr	r3, [pc, #68]	@ (8005af4 <HAL_SPI_MspInit+0x90>)
 8005ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	60fb      	str	r3, [r7, #12]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005aba:	0021      	movs	r1, r4
 8005abc:	187b      	adds	r3, r7, r1
 8005abe:	22e0      	movs	r2, #224	@ 0xe0
 8005ac0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ac2:	187b      	adds	r3, r7, r1
 8005ac4:	2202      	movs	r2, #2
 8005ac6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ac8:	187b      	adds	r3, r7, r1
 8005aca:	2200      	movs	r2, #0
 8005acc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ace:	187b      	adds	r3, r7, r1
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005ad4:	187b      	adds	r3, r7, r1
 8005ad6:	2205      	movs	r2, #5
 8005ad8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ada:	187a      	adds	r2, r7, r1
 8005adc:	23a0      	movs	r3, #160	@ 0xa0
 8005ade:	05db      	lsls	r3, r3, #23
 8005ae0:	0011      	movs	r1, r2
 8005ae2:	0018      	movs	r0, r3
 8005ae4:	f000 ff68 	bl	80069b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8005ae8:	46c0      	nop			@ (mov r8, r8)
 8005aea:	46bd      	mov	sp, r7
 8005aec:	b00b      	add	sp, #44	@ 0x2c
 8005aee:	bd90      	pop	{r4, r7, pc}
 8005af0:	40013000 	.word	0x40013000
 8005af4:	40021000 	.word	0x40021000

08005af8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8005afe:	4b0f      	ldr	r3, [pc, #60]	@ (8005b3c <HAL_MspInit+0x44>)
 8005b00:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005b02:	4b0e      	ldr	r3, [pc, #56]	@ (8005b3c <HAL_MspInit+0x44>)
 8005b04:	2180      	movs	r1, #128	@ 0x80
 8005b06:	0549      	lsls	r1, r1, #21
 8005b08:	430a      	orrs	r2, r1
 8005b0a:	659a      	str	r2, [r3, #88]	@ 0x58
 8005b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8005b3c <HAL_MspInit+0x44>)
 8005b0e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005b10:	2380      	movs	r3, #128	@ 0x80
 8005b12:	055b      	lsls	r3, r3, #21
 8005b14:	4013      	ands	r3, r2
 8005b16:	607b      	str	r3, [r7, #4]
 8005b18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b1a:	4b08      	ldr	r3, [pc, #32]	@ (8005b3c <HAL_MspInit+0x44>)
 8005b1c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005b1e:	4b07      	ldr	r3, [pc, #28]	@ (8005b3c <HAL_MspInit+0x44>)
 8005b20:	2101      	movs	r1, #1
 8005b22:	430a      	orrs	r2, r1
 8005b24:	661a      	str	r2, [r3, #96]	@ 0x60
 8005b26:	4b05      	ldr	r3, [pc, #20]	@ (8005b3c <HAL_MspInit+0x44>)
 8005b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	603b      	str	r3, [r7, #0]
 8005b30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005b32:	46c0      	nop			@ (mov r8, r8)
 8005b34:	46bd      	mov	sp, r7
 8005b36:	b002      	add	sp, #8
 8005b38:	bd80      	pop	{r7, pc}
 8005b3a:	46c0      	nop			@ (mov r8, r8)
 8005b3c:	40021000 	.word	0x40021000

08005b40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005b44:	46c0      	nop			@ (mov r8, r8)
 8005b46:	e7fd      	b.n	8005b44 <NMI_Handler+0x4>

08005b48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005b4c:	46c0      	nop			@ (mov r8, r8)
 8005b4e:	e7fd      	b.n	8005b4c <HardFault_Handler+0x4>

08005b50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005b54:	46c0      	nop			@ (mov r8, r8)
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}

08005b5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005b5e:	46c0      	nop			@ (mov r8, r8)
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005b68:	f000 fa24 	bl	8005fb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005b6c:	46c0      	nop			@ (mov r8, r8)
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005b72:	b580      	push	{r7, lr}
 8005b74:	af00      	add	r7, sp, #0
  return 1;
 8005b76:	2301      	movs	r3, #1
}
 8005b78:	0018      	movs	r0, r3
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}

08005b7e <_kill>:

int _kill(int pid, int sig)
{
 8005b7e:	b580      	push	{r7, lr}
 8005b80:	b082      	sub	sp, #8
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
 8005b86:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005b88:	f008 f8ba 	bl	800dd00 <__errno>
 8005b8c:	0003      	movs	r3, r0
 8005b8e:	2216      	movs	r2, #22
 8005b90:	601a      	str	r2, [r3, #0]
  return -1;
 8005b92:	2301      	movs	r3, #1
 8005b94:	425b      	negs	r3, r3
}
 8005b96:	0018      	movs	r0, r3
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	b002      	add	sp, #8
 8005b9c:	bd80      	pop	{r7, pc}

08005b9e <_exit>:

void _exit (int status)
{
 8005b9e:	b580      	push	{r7, lr}
 8005ba0:	b082      	sub	sp, #8
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	425a      	negs	r2, r3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	0011      	movs	r1, r2
 8005bae:	0018      	movs	r0, r3
 8005bb0:	f7ff ffe5 	bl	8005b7e <_kill>
  while (1) {}    /* Make sure we hang here */
 8005bb4:	46c0      	nop			@ (mov r8, r8)
 8005bb6:	e7fd      	b.n	8005bb4 <_exit+0x16>

08005bb8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b086      	sub	sp, #24
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	617b      	str	r3, [r7, #20]
 8005bc8:	e00a      	b.n	8005be0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005bca:	e000      	b.n	8005bce <_read+0x16>
 8005bcc:	bf00      	nop
 8005bce:	0001      	movs	r1, r0
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	1c5a      	adds	r2, r3, #1
 8005bd4:	60ba      	str	r2, [r7, #8]
 8005bd6:	b2ca      	uxtb	r2, r1
 8005bd8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	3301      	adds	r3, #1
 8005bde:	617b      	str	r3, [r7, #20]
 8005be0:	697a      	ldr	r2, [r7, #20]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	dbf0      	blt.n	8005bca <_read+0x12>
  }

  return len;
 8005be8:	687b      	ldr	r3, [r7, #4]
}
 8005bea:	0018      	movs	r0, r3
 8005bec:	46bd      	mov	sp, r7
 8005bee:	b006      	add	sp, #24
 8005bf0:	bd80      	pop	{r7, pc}

08005bf2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005bf2:	b580      	push	{r7, lr}
 8005bf4:	b086      	sub	sp, #24
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	60f8      	str	r0, [r7, #12]
 8005bfa:	60b9      	str	r1, [r7, #8]
 8005bfc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005bfe:	2300      	movs	r3, #0
 8005c00:	617b      	str	r3, [r7, #20]
 8005c02:	e009      	b.n	8005c18 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	1c5a      	adds	r2, r3, #1
 8005c08:	60ba      	str	r2, [r7, #8]
 8005c0a:	781b      	ldrb	r3, [r3, #0]
 8005c0c:	0018      	movs	r0, r3
 8005c0e:	e000      	b.n	8005c12 <_write+0x20>
 8005c10:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	3301      	adds	r3, #1
 8005c16:	617b      	str	r3, [r7, #20]
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	dbf1      	blt.n	8005c04 <_write+0x12>
  }
  return len;
 8005c20:	687b      	ldr	r3, [r7, #4]
}
 8005c22:	0018      	movs	r0, r3
 8005c24:	46bd      	mov	sp, r7
 8005c26:	b006      	add	sp, #24
 8005c28:	bd80      	pop	{r7, pc}

08005c2a <_close>:

int _close(int file)
{
 8005c2a:	b580      	push	{r7, lr}
 8005c2c:	b082      	sub	sp, #8
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005c32:	2301      	movs	r3, #1
 8005c34:	425b      	negs	r3, r3
}
 8005c36:	0018      	movs	r0, r3
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	b002      	add	sp, #8
 8005c3c:	bd80      	pop	{r7, pc}

08005c3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005c3e:	b580      	push	{r7, lr}
 8005c40:	b082      	sub	sp, #8
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
 8005c46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	2280      	movs	r2, #128	@ 0x80
 8005c4c:	0192      	lsls	r2, r2, #6
 8005c4e:	605a      	str	r2, [r3, #4]
  return 0;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	0018      	movs	r0, r3
 8005c54:	46bd      	mov	sp, r7
 8005c56:	b002      	add	sp, #8
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <_isatty>:

int _isatty(int file)
{
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	b082      	sub	sp, #8
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005c62:	2301      	movs	r3, #1
}
 8005c64:	0018      	movs	r0, r3
 8005c66:	46bd      	mov	sp, r7
 8005c68:	b002      	add	sp, #8
 8005c6a:	bd80      	pop	{r7, pc}

08005c6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005c78:	2300      	movs	r3, #0
}
 8005c7a:	0018      	movs	r0, r3
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	b004      	add	sp, #16
 8005c80:	bd80      	pop	{r7, pc}
	...

08005c84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b086      	sub	sp, #24
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005c8c:	4a14      	ldr	r2, [pc, #80]	@ (8005ce0 <_sbrk+0x5c>)
 8005c8e:	4b15      	ldr	r3, [pc, #84]	@ (8005ce4 <_sbrk+0x60>)
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005c98:	4b13      	ldr	r3, [pc, #76]	@ (8005ce8 <_sbrk+0x64>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d102      	bne.n	8005ca6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005ca0:	4b11      	ldr	r3, [pc, #68]	@ (8005ce8 <_sbrk+0x64>)
 8005ca2:	4a12      	ldr	r2, [pc, #72]	@ (8005cec <_sbrk+0x68>)
 8005ca4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005ca6:	4b10      	ldr	r3, [pc, #64]	@ (8005ce8 <_sbrk+0x64>)
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	18d3      	adds	r3, r2, r3
 8005cae:	693a      	ldr	r2, [r7, #16]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d207      	bcs.n	8005cc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005cb4:	f008 f824 	bl	800dd00 <__errno>
 8005cb8:	0003      	movs	r3, r0
 8005cba:	220c      	movs	r2, #12
 8005cbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	425b      	negs	r3, r3
 8005cc2:	e009      	b.n	8005cd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005cc4:	4b08      	ldr	r3, [pc, #32]	@ (8005ce8 <_sbrk+0x64>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005cca:	4b07      	ldr	r3, [pc, #28]	@ (8005ce8 <_sbrk+0x64>)
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	18d2      	adds	r2, r2, r3
 8005cd2:	4b05      	ldr	r3, [pc, #20]	@ (8005ce8 <_sbrk+0x64>)
 8005cd4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
}
 8005cd8:	0018      	movs	r0, r3
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	b006      	add	sp, #24
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	20008000 	.word	0x20008000
 8005ce4:	00000400 	.word	0x00000400
 8005ce8:	20000508 	.word	0x20000508
 8005cec:	20000748 	.word	0x20000748

08005cf0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005cf4:	4b11      	ldr	r3, [pc, #68]	@ (8005d3c <SystemInit+0x4c>)
 8005cf6:	2280      	movs	r2, #128	@ 0x80
 8005cf8:	0512      	lsls	r2, r2, #20
 8005cfa:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  if (((FLASH->SECR & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)           \
 8005cfc:	4a10      	ldr	r2, [pc, #64]	@ (8005d40 <SystemInit+0x50>)
 8005cfe:	2380      	movs	r3, #128	@ 0x80
 8005d00:	58d2      	ldr	r2, [r2, r3]
 8005d02:	2380      	movs	r3, #128	@ 0x80
 8005d04:	025b      	lsls	r3, r3, #9
 8005d06:	401a      	ands	r2, r3
 8005d08:	2380      	movs	r3, #128	@ 0x80
 8005d0a:	025b      	lsls	r3, r3, #9
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d112      	bne.n	8005d36 <SystemInit+0x46>
      && (((FLASH->OPTR & FLASH_OPTR_RDP) != 0xCCU)                            \
 8005d10:	4b0b      	ldr	r3, [pc, #44]	@ (8005d40 <SystemInit+0x50>)
 8005d12:	6a1b      	ldr	r3, [r3, #32]
 8005d14:	22ff      	movs	r2, #255	@ 0xff
 8005d16:	4013      	ands	r3, r2
 8005d18:	2bcc      	cmp	r3, #204	@ 0xcc
 8005d1a:	d00c      	beq.n	8005d36 <SystemInit+0x46>
          && ((FLASH->OPTR & FLASH_OPTR_RDP) != 0xAAU)))
 8005d1c:	4b08      	ldr	r3, [pc, #32]	@ (8005d40 <SystemInit+0x50>)
 8005d1e:	6a1b      	ldr	r3, [r3, #32]
 8005d20:	22ff      	movs	r2, #255	@ 0xff
 8005d22:	4013      	ands	r3, r2
 8005d24:	2baa      	cmp	r3, #170	@ 0xaa
 8005d26:	d006      	beq.n	8005d36 <SystemInit+0x46>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 8005d28:	4b05      	ldr	r3, [pc, #20]	@ (8005d40 <SystemInit+0x50>)
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	4b04      	ldr	r3, [pc, #16]	@ (8005d40 <SystemInit+0x50>)
 8005d2e:	2180      	movs	r1, #128	@ 0x80
 8005d30:	02c9      	lsls	r1, r1, #11
 8005d32:	430a      	orrs	r2, r1
 8005d34:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 8005d36:	46c0      	nop			@ (mov r8, r8)
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	e000ed00 	.word	0xe000ed00
 8005d40:	40022000 	.word	0x40022000

08005d44 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005d48:	4b22      	ldr	r3, [pc, #136]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d4a:	4a23      	ldr	r2, [pc, #140]	@ (8005dd8 <MX_USART2_UART_Init+0x94>)
 8005d4c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8005d4e:	4b21      	ldr	r3, [pc, #132]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d50:	4a22      	ldr	r2, [pc, #136]	@ (8005ddc <MX_USART2_UART_Init+0x98>)
 8005d52:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005d54:	4b1f      	ldr	r3, [pc, #124]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d56:	2200      	movs	r2, #0
 8005d58:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005d5a:	4b1e      	ldr	r3, [pc, #120]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005d60:	4b1c      	ldr	r3, [pc, #112]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d62:	2200      	movs	r2, #0
 8005d64:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005d66:	4b1b      	ldr	r3, [pc, #108]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d68:	220c      	movs	r2, #12
 8005d6a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005d6c:	4b19      	ldr	r3, [pc, #100]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d6e:	2200      	movs	r2, #0
 8005d70:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005d72:	4b18      	ldr	r3, [pc, #96]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d74:	2200      	movs	r2, #0
 8005d76:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005d78:	4b16      	ldr	r3, [pc, #88]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005d7e:	4b15      	ldr	r3, [pc, #84]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d80:	2200      	movs	r2, #0
 8005d82:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005d84:	4b13      	ldr	r3, [pc, #76]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d86:	2200      	movs	r2, #0
 8005d88:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005d8a:	4b12      	ldr	r3, [pc, #72]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d8c:	0018      	movs	r0, r3
 8005d8e:	f003 f965 	bl	800905c <HAL_UART_Init>
 8005d92:	1e03      	subs	r3, r0, #0
 8005d94:	d001      	beq.n	8005d9a <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8005d96:	f7fe f899 	bl	8003ecc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	0018      	movs	r0, r3
 8005da0:	f003 fdf2 	bl	8009988 <HAL_UARTEx_SetTxFifoThreshold>
 8005da4:	1e03      	subs	r3, r0, #0
 8005da6:	d001      	beq.n	8005dac <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 8005da8:	f7fe f890 	bl	8003ecc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005dac:	4b09      	ldr	r3, [pc, #36]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005dae:	2100      	movs	r1, #0
 8005db0:	0018      	movs	r0, r3
 8005db2:	f003 fe29 	bl	8009a08 <HAL_UARTEx_SetRxFifoThreshold>
 8005db6:	1e03      	subs	r3, r0, #0
 8005db8:	d001      	beq.n	8005dbe <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 8005dba:	f7fe f887 	bl	8003ecc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005dbe:	4b05      	ldr	r3, [pc, #20]	@ (8005dd4 <MX_USART2_UART_Init+0x90>)
 8005dc0:	0018      	movs	r0, r3
 8005dc2:	f003 fda7 	bl	8009914 <HAL_UARTEx_DisableFifoMode>
 8005dc6:	1e03      	subs	r3, r0, #0
 8005dc8:	d001      	beq.n	8005dce <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 8005dca:	f7fe f87f 	bl	8003ecc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005dce:	46c0      	nop			@ (mov r8, r8)
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	2000050c 	.word	0x2000050c
 8005dd8:	40004400 	.word	0x40004400
 8005ddc:	000f4240 	.word	0x000f4240

08005de0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005de0:	b590      	push	{r4, r7, lr}
 8005de2:	b09b      	sub	sp, #108	@ 0x6c
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005de8:	2354      	movs	r3, #84	@ 0x54
 8005dea:	18fb      	adds	r3, r7, r3
 8005dec:	0018      	movs	r0, r3
 8005dee:	2314      	movs	r3, #20
 8005df0:	001a      	movs	r2, r3
 8005df2:	2100      	movs	r1, #0
 8005df4:	f007 ff02 	bl	800dbfc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005df8:	2410      	movs	r4, #16
 8005dfa:	193b      	adds	r3, r7, r4
 8005dfc:	0018      	movs	r0, r3
 8005dfe:	2344      	movs	r3, #68	@ 0x44
 8005e00:	001a      	movs	r2, r3
 8005e02:	2100      	movs	r1, #0
 8005e04:	f007 fefa 	bl	800dbfc <memset>
  if(uartHandle->Instance==USART2)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a22      	ldr	r2, [pc, #136]	@ (8005e98 <HAL_UART_MspInit+0xb8>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d13e      	bne.n	8005e90 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005e12:	193b      	adds	r3, r7, r4
 8005e14:	2202      	movs	r2, #2
 8005e16:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005e18:	193b      	adds	r3, r7, r4
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005e1e:	193b      	adds	r3, r7, r4
 8005e20:	0018      	movs	r0, r3
 8005e22:	f001 ff45 	bl	8007cb0 <HAL_RCCEx_PeriphCLKConfig>
 8005e26:	1e03      	subs	r3, r0, #0
 8005e28:	d001      	beq.n	8005e2e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005e2a:	f7fe f84f 	bl	8003ecc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8005e9c <HAL_UART_MspInit+0xbc>)
 8005e30:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005e32:	4b1a      	ldr	r3, [pc, #104]	@ (8005e9c <HAL_UART_MspInit+0xbc>)
 8005e34:	2180      	movs	r1, #128	@ 0x80
 8005e36:	0289      	lsls	r1, r1, #10
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	659a      	str	r2, [r3, #88]	@ 0x58
 8005e3c:	4b17      	ldr	r3, [pc, #92]	@ (8005e9c <HAL_UART_MspInit+0xbc>)
 8005e3e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005e40:	2380      	movs	r3, #128	@ 0x80
 8005e42:	029b      	lsls	r3, r3, #10
 8005e44:	4013      	ands	r3, r2
 8005e46:	60fb      	str	r3, [r7, #12]
 8005e48:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e4a:	4b14      	ldr	r3, [pc, #80]	@ (8005e9c <HAL_UART_MspInit+0xbc>)
 8005e4c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e4e:	4b13      	ldr	r3, [pc, #76]	@ (8005e9c <HAL_UART_MspInit+0xbc>)
 8005e50:	2101      	movs	r1, #1
 8005e52:	430a      	orrs	r2, r1
 8005e54:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005e56:	4b11      	ldr	r3, [pc, #68]	@ (8005e9c <HAL_UART_MspInit+0xbc>)
 8005e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	60bb      	str	r3, [r7, #8]
 8005e60:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005e62:	2154      	movs	r1, #84	@ 0x54
 8005e64:	187b      	adds	r3, r7, r1
 8005e66:	220c      	movs	r2, #12
 8005e68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e6a:	187b      	adds	r3, r7, r1
 8005e6c:	2202      	movs	r2, #2
 8005e6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e70:	187b      	adds	r3, r7, r1
 8005e72:	2200      	movs	r2, #0
 8005e74:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e76:	187b      	adds	r3, r7, r1
 8005e78:	2200      	movs	r2, #0
 8005e7a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005e7c:	187b      	adds	r3, r7, r1
 8005e7e:	2207      	movs	r2, #7
 8005e80:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e82:	187a      	adds	r2, r7, r1
 8005e84:	23a0      	movs	r3, #160	@ 0xa0
 8005e86:	05db      	lsls	r3, r3, #23
 8005e88:	0011      	movs	r1, r2
 8005e8a:	0018      	movs	r0, r3
 8005e8c:	f000 fd94 	bl	80069b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005e90:	46c0      	nop			@ (mov r8, r8)
 8005e92:	46bd      	mov	sp, r7
 8005e94:	b01b      	add	sp, #108	@ 0x6c
 8005e96:	bd90      	pop	{r4, r7, pc}
 8005e98:	40004400 	.word	0x40004400
 8005e9c:	40021000 	.word	0x40021000

08005ea0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005ea0:	480d      	ldr	r0, [pc, #52]	@ (8005ed8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005ea2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005ea4:	f7ff ff24 	bl	8005cf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ea8:	480c      	ldr	r0, [pc, #48]	@ (8005edc <LoopForever+0x6>)
  ldr r1, =_edata
 8005eaa:	490d      	ldr	r1, [pc, #52]	@ (8005ee0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005eac:	4a0d      	ldr	r2, [pc, #52]	@ (8005ee4 <LoopForever+0xe>)
  movs r3, #0
 8005eae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005eb0:	e002      	b.n	8005eb8 <LoopCopyDataInit>

08005eb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005eb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005eb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005eb6:	3304      	adds	r3, #4

08005eb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005eb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005eba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005ebc:	d3f9      	bcc.n	8005eb2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8005ee8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005ec0:	4c0a      	ldr	r4, [pc, #40]	@ (8005eec <LoopForever+0x16>)
  movs r3, #0
 8005ec2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005ec4:	e001      	b.n	8005eca <LoopFillZerobss>

08005ec6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005ec6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005ec8:	3204      	adds	r2, #4

08005eca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005eca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005ecc:	d3fb      	bcc.n	8005ec6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005ece:	f007 ff1d 	bl	800dd0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005ed2:	f7fd fca9 	bl	8003828 <main>

08005ed6 <LoopForever>:

LoopForever:
  b LoopForever
 8005ed6:	e7fe      	b.n	8005ed6 <LoopForever>
  ldr   r0, =_estack
 8005ed8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005edc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005ee0:	20000340 	.word	0x20000340
  ldr r2, =_sidata
 8005ee4:	0801b870 	.word	0x0801b870
  ldr r2, =_sbss
 8005ee8:	20000340 	.word	0x20000340
  ldr r4, =_ebss
 8005eec:	20000748 	.word	0x20000748

08005ef0 <ADC_COMP1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005ef0:	e7fe      	b.n	8005ef0 <ADC_COMP1_2_IRQHandler>

08005ef2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b082      	sub	sp, #8
 8005ef6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005ef8:	1dfb      	adds	r3, r7, #7
 8005efa:	2200      	movs	r2, #0
 8005efc:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005efe:	2003      	movs	r0, #3
 8005f00:	f000 f80e 	bl	8005f20 <HAL_InitTick>
 8005f04:	1e03      	subs	r3, r0, #0
 8005f06:	d003      	beq.n	8005f10 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8005f08:	1dfb      	adds	r3, r7, #7
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	701a      	strb	r2, [r3, #0]
 8005f0e:	e001      	b.n	8005f14 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005f10:	f7ff fdf2 	bl	8005af8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005f14:	1dfb      	adds	r3, r7, #7
 8005f16:	781b      	ldrb	r3, [r3, #0]
}
 8005f18:	0018      	movs	r0, r3
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	b002      	add	sp, #8
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005f20:	b590      	push	{r4, r7, lr}
 8005f22:	b085      	sub	sp, #20
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005f28:	230f      	movs	r3, #15
 8005f2a:	18fb      	adds	r3, r7, r3
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8005f30:	4b1d      	ldr	r3, [pc, #116]	@ (8005fa8 <HAL_InitTick+0x88>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d02b      	beq.n	8005f90 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005f38:	4b1c      	ldr	r3, [pc, #112]	@ (8005fac <HAL_InitTick+0x8c>)
 8005f3a:	681c      	ldr	r4, [r3, #0]
 8005f3c:	4b1a      	ldr	r3, [pc, #104]	@ (8005fa8 <HAL_InitTick+0x88>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	0019      	movs	r1, r3
 8005f42:	23fa      	movs	r3, #250	@ 0xfa
 8005f44:	0098      	lsls	r0, r3, #2
 8005f46:	f7fa f8fb 	bl	8000140 <__udivsi3>
 8005f4a:	0003      	movs	r3, r0
 8005f4c:	0019      	movs	r1, r3
 8005f4e:	0020      	movs	r0, r4
 8005f50:	f7fa f8f6 	bl	8000140 <__udivsi3>
 8005f54:	0003      	movs	r3, r0
 8005f56:	0018      	movs	r0, r3
 8005f58:	f000 fd21 	bl	800699e <HAL_SYSTICK_Config>
 8005f5c:	1e03      	subs	r3, r0, #0
 8005f5e:	d112      	bne.n	8005f86 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2b03      	cmp	r3, #3
 8005f64:	d80a      	bhi.n	8005f7c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005f66:	6879      	ldr	r1, [r7, #4]
 8005f68:	2301      	movs	r3, #1
 8005f6a:	425b      	negs	r3, r3
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	0018      	movs	r0, r3
 8005f70:	f000 fd00 	bl	8006974 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005f74:	4b0e      	ldr	r3, [pc, #56]	@ (8005fb0 <HAL_InitTick+0x90>)
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	601a      	str	r2, [r3, #0]
 8005f7a:	e00d      	b.n	8005f98 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8005f7c:	230f      	movs	r3, #15
 8005f7e:	18fb      	adds	r3, r7, r3
 8005f80:	2201      	movs	r2, #1
 8005f82:	701a      	strb	r2, [r3, #0]
 8005f84:	e008      	b.n	8005f98 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005f86:	230f      	movs	r3, #15
 8005f88:	18fb      	adds	r3, r7, r3
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	701a      	strb	r2, [r3, #0]
 8005f8e:	e003      	b.n	8005f98 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005f90:	230f      	movs	r3, #15
 8005f92:	18fb      	adds	r3, r7, r3
 8005f94:	2201      	movs	r2, #1
 8005f96:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8005f98:	230f      	movs	r3, #15
 8005f9a:	18fb      	adds	r3, r7, r3
 8005f9c:	781b      	ldrb	r3, [r3, #0]
}
 8005f9e:	0018      	movs	r0, r3
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	b005      	add	sp, #20
 8005fa4:	bd90      	pop	{r4, r7, pc}
 8005fa6:	46c0      	nop			@ (mov r8, r8)
 8005fa8:	2000000c 	.word	0x2000000c
 8005fac:	20000004 	.word	0x20000004
 8005fb0:	20000008 	.word	0x20000008

08005fb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005fb8:	4b04      	ldr	r3, [pc, #16]	@ (8005fcc <HAL_IncTick+0x18>)
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	4b04      	ldr	r3, [pc, #16]	@ (8005fd0 <HAL_IncTick+0x1c>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	18d2      	adds	r2, r2, r3
 8005fc2:	4b02      	ldr	r3, [pc, #8]	@ (8005fcc <HAL_IncTick+0x18>)
 8005fc4:	601a      	str	r2, [r3, #0]
}
 8005fc6:	46c0      	nop			@ (mov r8, r8)
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	200005a0 	.word	0x200005a0
 8005fd0:	2000000c 	.word	0x2000000c

08005fd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8005fd8:	4b02      	ldr	r3, [pc, #8]	@ (8005fe4 <HAL_GetTick+0x10>)
 8005fda:	681b      	ldr	r3, [r3, #0]
}
 8005fdc:	0018      	movs	r0, r3
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	46c0      	nop			@ (mov r8, r8)
 8005fe4:	200005a0 	.word	0x200005a0

08005fe8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005ff0:	f7ff fff0 	bl	8005fd4 <HAL_GetTick>
 8005ff4:	0003      	movs	r3, r0
 8005ff6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	3301      	adds	r3, #1
 8006000:	d004      	beq.n	800600c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8006002:	4b09      	ldr	r3, [pc, #36]	@ (8006028 <HAL_Delay+0x40>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68fa      	ldr	r2, [r7, #12]
 8006008:	18d3      	adds	r3, r2, r3
 800600a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800600c:	46c0      	nop			@ (mov r8, r8)
 800600e:	f7ff ffe1 	bl	8005fd4 <HAL_GetTick>
 8006012:	0002      	movs	r2, r0
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	1ad3      	subs	r3, r2, r3
 8006018:	68fa      	ldr	r2, [r7, #12]
 800601a:	429a      	cmp	r2, r3
 800601c:	d8f7      	bhi.n	800600e <HAL_Delay+0x26>
  {
  }
}
 800601e:	46c0      	nop			@ (mov r8, r8)
 8006020:	46c0      	nop			@ (mov r8, r8)
 8006022:	46bd      	mov	sp, r7
 8006024:	b004      	add	sp, #16
 8006026:	bd80      	pop	{r7, pc}
 8006028:	2000000c 	.word	0x2000000c

0800602c <LL_ADC_SetCommonPathInternalCh>:
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b082      	sub	sp, #8
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a05      	ldr	r2, [pc, #20]	@ (8006050 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800603c:	401a      	ands	r2, r3
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	431a      	orrs	r2, r3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	601a      	str	r2, [r3, #0]
}
 8006046:	46c0      	nop			@ (mov r8, r8)
 8006048:	46bd      	mov	sp, r7
 800604a:	b002      	add	sp, #8
 800604c:	bd80      	pop	{r7, pc}
 800604e:	46c0      	nop			@ (mov r8, r8)
 8006050:	fe3fffff 	.word	0xfe3fffff

08006054 <LL_ADC_GetCommonPathInternalCh>:
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b082      	sub	sp, #8
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	23e0      	movs	r3, #224	@ 0xe0
 8006062:	045b      	lsls	r3, r3, #17
 8006064:	4013      	ands	r3, r2
}
 8006066:	0018      	movs	r0, r3
 8006068:	46bd      	mov	sp, r7
 800606a:	b002      	add	sp, #8
 800606c:	bd80      	pop	{r7, pc}

0800606e <LL_ADC_SetSamplingTimeCommonChannels>:
{
 800606e:	b580      	push	{r7, lr}
 8006070:	b084      	sub	sp, #16
 8006072:	af00      	add	r7, sp, #0
 8006074:	60f8      	str	r0, [r7, #12]
 8006076:	60b9      	str	r1, [r7, #8]
 8006078:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	695b      	ldr	r3, [r3, #20]
 800607e:	68ba      	ldr	r2, [r7, #8]
 8006080:	2104      	movs	r1, #4
 8006082:	400a      	ands	r2, r1
 8006084:	2107      	movs	r1, #7
 8006086:	4091      	lsls	r1, r2
 8006088:	000a      	movs	r2, r1
 800608a:	43d2      	mvns	r2, r2
 800608c:	401a      	ands	r2, r3
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	2104      	movs	r1, #4
 8006092:	400b      	ands	r3, r1
 8006094:	6879      	ldr	r1, [r7, #4]
 8006096:	4099      	lsls	r1, r3
 8006098:	000b      	movs	r3, r1
 800609a:	431a      	orrs	r2, r3
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	615a      	str	r2, [r3, #20]
}
 80060a0:	46c0      	nop			@ (mov r8, r8)
 80060a2:	46bd      	mov	sp, r7
 80060a4:	b004      	add	sp, #16
 80060a6:	bd80      	pop	{r7, pc}

080060a8 <LL_ADC_GetSamplingTimeCommonChannels>:
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b082      	sub	sp, #8
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	683a      	ldr	r2, [r7, #0]
 80060b8:	2104      	movs	r1, #4
 80060ba:	400a      	ands	r2, r1
 80060bc:	2107      	movs	r1, #7
 80060be:	4091      	lsls	r1, r2
 80060c0:	000a      	movs	r2, r1
 80060c2:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	2104      	movs	r1, #4
 80060c8:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80060ca:	40da      	lsrs	r2, r3
 80060cc:	0013      	movs	r3, r2
}
 80060ce:	0018      	movs	r0, r3
 80060d0:	46bd      	mov	sp, r7
 80060d2:	b002      	add	sp, #8
 80060d4:	bd80      	pop	{r7, pc}

080060d6 <LL_ADC_REG_SetSequencerRanks>:
{
 80060d6:	b580      	push	{r7, lr}
 80060d8:	b084      	sub	sp, #16
 80060da:	af00      	add	r7, sp, #0
 80060dc:	60f8      	str	r0, [r7, #12]
 80060de:	60b9      	str	r1, [r7, #8]
 80060e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CHSELR,
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e6:	68ba      	ldr	r2, [r7, #8]
 80060e8:	211f      	movs	r1, #31
 80060ea:	400a      	ands	r2, r1
 80060ec:	210f      	movs	r1, #15
 80060ee:	4091      	lsls	r1, r2
 80060f0:	000a      	movs	r2, r1
 80060f2:	43d2      	mvns	r2, r2
 80060f4:	401a      	ands	r2, r3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	0e9b      	lsrs	r3, r3, #26
 80060fa:	210f      	movs	r1, #15
 80060fc:	4019      	ands	r1, r3
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	201f      	movs	r0, #31
 8006102:	4003      	ands	r3, r0
 8006104:	4099      	lsls	r1, r3
 8006106:	000b      	movs	r3, r1
 8006108:	431a      	orrs	r2, r3
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800610e:	46c0      	nop			@ (mov r8, r8)
 8006110:	46bd      	mov	sp, r7
 8006112:	b004      	add	sp, #16
 8006114:	bd80      	pop	{r7, pc}

08006116 <LL_ADC_REG_SetSequencerChAdd>:
{
 8006116:	b580      	push	{r7, lr}
 8006118:	b082      	sub	sp, #8
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
 800611e:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	025b      	lsls	r3, r3, #9
 8006128:	0a5b      	lsrs	r3, r3, #9
 800612a:	431a      	orrs	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006130:	46c0      	nop			@ (mov r8, r8)
 8006132:	46bd      	mov	sp, r7
 8006134:	b002      	add	sp, #8
 8006136:	bd80      	pop	{r7, pc}

08006138 <LL_ADC_REG_SetSequencerChRem>:
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	0252      	lsls	r2, r2, #9
 800614a:	0a52      	lsrs	r2, r2, #9
 800614c:	43d2      	mvns	r2, r2
 800614e:	401a      	ands	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006154:	46c0      	nop			@ (mov r8, r8)
 8006156:	46bd      	mov	sp, r7
 8006158:	b002      	add	sp, #8
 800615a:	bd80      	pop	{r7, pc}

0800615c <LL_ADC_SetChannelSamplingTime>:
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	60b9      	str	r1, [r7, #8]
 8006166:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	695b      	ldr	r3, [r3, #20]
 800616c:	68ba      	ldr	r2, [r7, #8]
 800616e:	0212      	lsls	r2, r2, #8
 8006170:	43d2      	mvns	r2, r2
 8006172:	401a      	ands	r2, r3
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	021b      	lsls	r3, r3, #8
 8006178:	6879      	ldr	r1, [r7, #4]
 800617a:	400b      	ands	r3, r1
 800617c:	4904      	ldr	r1, [pc, #16]	@ (8006190 <LL_ADC_SetChannelSamplingTime+0x34>)
 800617e:	400b      	ands	r3, r1
 8006180:	431a      	orrs	r2, r3
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	615a      	str	r2, [r3, #20]
}
 8006186:	46c0      	nop			@ (mov r8, r8)
 8006188:	46bd      	mov	sp, r7
 800618a:	b004      	add	sp, #16
 800618c:	bd80      	pop	{r7, pc}
 800618e:	46c0      	nop			@ (mov r8, r8)
 8006190:	7fffff00 	.word	0x7fffff00

08006194 <LL_ADC_EnableInternalRegulator>:
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b082      	sub	sp, #8
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	4a05      	ldr	r2, [pc, #20]	@ (80061b8 <LL_ADC_EnableInternalRegulator+0x24>)
 80061a2:	4013      	ands	r3, r2
 80061a4:	2280      	movs	r2, #128	@ 0x80
 80061a6:	0552      	lsls	r2, r2, #21
 80061a8:	431a      	orrs	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	609a      	str	r2, [r3, #8]
}
 80061ae:	46c0      	nop			@ (mov r8, r8)
 80061b0:	46bd      	mov	sp, r7
 80061b2:	b002      	add	sp, #8
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	46c0      	nop			@ (mov r8, r8)
 80061b8:	6fffffe8 	.word	0x6fffffe8

080061bc <LL_ADC_IsInternalRegulatorEnabled>:
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b082      	sub	sp, #8
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	689a      	ldr	r2, [r3, #8]
 80061c8:	2380      	movs	r3, #128	@ 0x80
 80061ca:	055b      	lsls	r3, r3, #21
 80061cc:	401a      	ands	r2, r3
 80061ce:	2380      	movs	r3, #128	@ 0x80
 80061d0:	055b      	lsls	r3, r3, #21
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d101      	bne.n	80061da <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80061d6:	2301      	movs	r3, #1
 80061d8:	e000      	b.n	80061dc <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80061da:	2300      	movs	r3, #0
}
 80061dc:	0018      	movs	r0, r3
 80061de:	46bd      	mov	sp, r7
 80061e0:	b002      	add	sp, #8
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <LL_ADC_IsEnabled>:
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b082      	sub	sp, #8
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	2201      	movs	r2, #1
 80061f2:	4013      	ands	r3, r2
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d101      	bne.n	80061fc <LL_ADC_IsEnabled+0x18>
 80061f8:	2301      	movs	r3, #1
 80061fa:	e000      	b.n	80061fe <LL_ADC_IsEnabled+0x1a>
 80061fc:	2300      	movs	r3, #0
}
 80061fe:	0018      	movs	r0, r3
 8006200:	46bd      	mov	sp, r7
 8006202:	b002      	add	sp, #8
 8006204:	bd80      	pop	{r7, pc}

08006206 <LL_ADC_REG_IsConversionOngoing>:
{
 8006206:	b580      	push	{r7, lr}
 8006208:	b082      	sub	sp, #8
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	2204      	movs	r2, #4
 8006214:	4013      	ands	r3, r2
 8006216:	2b04      	cmp	r3, #4
 8006218:	d101      	bne.n	800621e <LL_ADC_REG_IsConversionOngoing+0x18>
 800621a:	2301      	movs	r3, #1
 800621c:	e000      	b.n	8006220 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800621e:	2300      	movs	r3, #0
}
 8006220:	0018      	movs	r0, r3
 8006222:	46bd      	mov	sp, r7
 8006224:	b002      	add	sp, #8
 8006226:	bd80      	pop	{r7, pc}

08006228 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b088      	sub	sp, #32
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006230:	231f      	movs	r3, #31
 8006232:	18fb      	adds	r3, r7, r3
 8006234:	2200      	movs	r2, #0
 8006236:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8006238:	2300      	movs	r3, #0
 800623a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 800623c:	2300      	movs	r3, #0
 800623e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006240:	2300      	movs	r3, #0
 8006242:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d101      	bne.n	800624e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e17f      	b.n	800654e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10a      	bne.n	800626c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	0018      	movs	r0, r3
 800625a:	f7fd f833 	bl	80032c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2254      	movs	r2, #84	@ 0x54
 8006268:	2100      	movs	r1, #0
 800626a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	0018      	movs	r0, r3
 8006272:	f7ff ffa3 	bl	80061bc <LL_ADC_IsInternalRegulatorEnabled>
 8006276:	1e03      	subs	r3, r0, #0
 8006278:	d115      	bne.n	80062a6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	0018      	movs	r0, r3
 8006280:	f7ff ff88 	bl	8006194 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006284:	4bb4      	ldr	r3, [pc, #720]	@ (8006558 <HAL_ADC_Init+0x330>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	49b4      	ldr	r1, [pc, #720]	@ (800655c <HAL_ADC_Init+0x334>)
 800628a:	0018      	movs	r0, r3
 800628c:	f7f9 ff58 	bl	8000140 <__udivsi3>
 8006290:	0003      	movs	r3, r0
 8006292:	3301      	adds	r3, #1
 8006294:	005b      	lsls	r3, r3, #1
 8006296:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006298:	e002      	b.n	80062a0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	3b01      	subs	r3, #1
 800629e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1f9      	bne.n	800629a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	0018      	movs	r0, r3
 80062ac:	f7ff ff86 	bl	80061bc <LL_ADC_IsInternalRegulatorEnabled>
 80062b0:	1e03      	subs	r3, r0, #0
 80062b2:	d10f      	bne.n	80062d4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062b8:	2210      	movs	r2, #16
 80062ba:	431a      	orrs	r2, r3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062c4:	2201      	movs	r2, #1
 80062c6:	431a      	orrs	r2, r3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80062cc:	231f      	movs	r3, #31
 80062ce:	18fb      	adds	r3, r7, r3
 80062d0:	2201      	movs	r2, #1
 80062d2:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	0018      	movs	r0, r3
 80062da:	f7ff ff94 	bl	8006206 <LL_ADC_REG_IsConversionOngoing>
 80062de:	0003      	movs	r3, r0
 80062e0:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062e6:	2210      	movs	r2, #16
 80062e8:	4013      	ands	r3, r2
 80062ea:	d000      	beq.n	80062ee <HAL_ADC_Init+0xc6>
 80062ec:	e122      	b.n	8006534 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d000      	beq.n	80062f6 <HAL_ADC_Init+0xce>
 80062f4:	e11e      	b.n	8006534 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062fa:	4a99      	ldr	r2, [pc, #612]	@ (8006560 <HAL_ADC_Init+0x338>)
 80062fc:	4013      	ands	r3, r2
 80062fe:	2202      	movs	r2, #2
 8006300:	431a      	orrs	r2, r3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	0018      	movs	r0, r3
 800630c:	f7ff ff6a 	bl	80061e4 <LL_ADC_IsEnabled>
 8006310:	1e03      	subs	r3, r0, #0
 8006312:	d000      	beq.n	8006316 <HAL_ADC_Init+0xee>
 8006314:	e0ad      	b.n	8006472 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	7e1b      	ldrb	r3, [r3, #24]
 800631e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8006320:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	7e5b      	ldrb	r3, [r3, #25]
 8006326:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8006328:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	7e9b      	ldrb	r3, [r3, #26]
 800632e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8006330:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006336:	2b00      	cmp	r3, #0
 8006338:	d002      	beq.n	8006340 <HAL_ADC_Init+0x118>
 800633a:	2380      	movs	r3, #128	@ 0x80
 800633c:	015b      	lsls	r3, r3, #5
 800633e:	e000      	b.n	8006342 <HAL_ADC_Init+0x11a>
 8006340:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8006342:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8006348:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	2b00      	cmp	r3, #0
 8006350:	da04      	bge.n	800635c <HAL_ADC_Init+0x134>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	691b      	ldr	r3, [r3, #16]
 8006356:	005b      	lsls	r3, r3, #1
 8006358:	085b      	lsrs	r3, r3, #1
 800635a:	e001      	b.n	8006360 <HAL_ADC_Init+0x138>
 800635c:	2380      	movs	r3, #128	@ 0x80
 800635e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8006360:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	212c      	movs	r1, #44	@ 0x2c
 8006366:	5c5b      	ldrb	r3, [r3, r1]
 8006368:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800636a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800636c:	69ba      	ldr	r2, [r7, #24]
 800636e:	4313      	orrs	r3, r2
 8006370:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2220      	movs	r2, #32
 8006376:	5c9b      	ldrb	r3, [r3, r2]
 8006378:	2b01      	cmp	r3, #1
 800637a:	d115      	bne.n	80063a8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	7e9b      	ldrb	r3, [r3, #26]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d105      	bne.n	8006390 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	2280      	movs	r2, #128	@ 0x80
 8006388:	0252      	lsls	r2, r2, #9
 800638a:	4313      	orrs	r3, r2
 800638c:	61bb      	str	r3, [r7, #24]
 800638e:	e00b      	b.n	80063a8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006394:	2220      	movs	r2, #32
 8006396:	431a      	orrs	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063a0:	2201      	movs	r2, #1
 80063a2:	431a      	orrs	r2, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00a      	beq.n	80063c6 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80063b4:	23e0      	movs	r3, #224	@ 0xe0
 80063b6:	005b      	lsls	r3, r3, #1
 80063b8:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80063be:	4313      	orrs	r3, r2
 80063c0:	69ba      	ldr	r2, [r7, #24]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	4a65      	ldr	r2, [pc, #404]	@ (8006564 <HAL_ADC_Init+0x33c>)
 80063ce:	4013      	ands	r3, r2
 80063d0:	0019      	movs	r1, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	69ba      	ldr	r2, [r7, #24]
 80063d8:	430a      	orrs	r2, r1
 80063da:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	0f9b      	lsrs	r3, r3, #30
 80063e2:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80063e8:	4313      	orrs	r3, r2
 80063ea:	697a      	ldr	r2, [r7, #20]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	223c      	movs	r2, #60	@ 0x3c
 80063f4:	5c9b      	ldrb	r3, [r3, r2]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d111      	bne.n	800641e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	0f9b      	lsrs	r3, r3, #30
 8006400:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006406:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800640c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8006412:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	4313      	orrs	r3, r2
 8006418:	2201      	movs	r2, #1
 800641a:	4313      	orrs	r3, r2
 800641c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	4a50      	ldr	r2, [pc, #320]	@ (8006568 <HAL_ADC_Init+0x340>)
 8006426:	4013      	ands	r3, r2
 8006428:	0019      	movs	r1, r3
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	697a      	ldr	r2, [r7, #20]
 8006430:	430a      	orrs	r2, r1
 8006432:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	685a      	ldr	r2, [r3, #4]
 8006438:	23c0      	movs	r3, #192	@ 0xc0
 800643a:	061b      	lsls	r3, r3, #24
 800643c:	429a      	cmp	r2, r3
 800643e:	d018      	beq.n	8006472 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8006444:	2380      	movs	r3, #128	@ 0x80
 8006446:	05db      	lsls	r3, r3, #23
 8006448:	429a      	cmp	r2, r3
 800644a:	d012      	beq.n	8006472 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8006450:	2380      	movs	r3, #128	@ 0x80
 8006452:	061b      	lsls	r3, r3, #24
 8006454:	429a      	cmp	r2, r3
 8006456:	d00c      	beq.n	8006472 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8006458:	4b44      	ldr	r3, [pc, #272]	@ (800656c <HAL_ADC_Init+0x344>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a44      	ldr	r2, [pc, #272]	@ (8006570 <HAL_ADC_Init+0x348>)
 800645e:	4013      	ands	r3, r2
 8006460:	0019      	movs	r1, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	685a      	ldr	r2, [r3, #4]
 8006466:	23f0      	movs	r3, #240	@ 0xf0
 8006468:	039b      	lsls	r3, r3, #14
 800646a:	401a      	ands	r2, r3
 800646c:	4b3f      	ldr	r3, [pc, #252]	@ (800656c <HAL_ADC_Init+0x344>)
 800646e:	430a      	orrs	r2, r1
 8006470:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6818      	ldr	r0, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800647a:	001a      	movs	r2, r3
 800647c:	2100      	movs	r1, #0
 800647e:	f7ff fdf6 	bl	800606e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6818      	ldr	r0, [r3, #0]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800648a:	493a      	ldr	r1, [pc, #232]	@ (8006574 <HAL_ADC_Init+0x34c>)
 800648c:	001a      	movs	r2, r3
 800648e:	f7ff fdee 	bl	800606e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d109      	bne.n	80064ae <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	2110      	movs	r1, #16
 80064a6:	4249      	negs	r1, r1
 80064a8:	430a      	orrs	r2, r1
 80064aa:	629a      	str	r2, [r3, #40]	@ 0x28
 80064ac:	e018      	b.n	80064e0 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	691a      	ldr	r2, [r3, #16]
 80064b2:	2380      	movs	r3, #128	@ 0x80
 80064b4:	039b      	lsls	r3, r3, #14
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d112      	bne.n	80064e0 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	69db      	ldr	r3, [r3, #28]
 80064c4:	3b01      	subs	r3, #1
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	221c      	movs	r2, #28
 80064ca:	4013      	ands	r3, r2
 80064cc:	2210      	movs	r2, #16
 80064ce:	4252      	negs	r2, r2
 80064d0:	409a      	lsls	r2, r3
 80064d2:	0011      	movs	r1, r2
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	430a      	orrs	r2, r1
 80064de:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2100      	movs	r1, #0
 80064e6:	0018      	movs	r0, r3
 80064e8:	f7ff fdde 	bl	80060a8 <LL_ADC_GetSamplingTimeCommonChannels>
 80064ec:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d10b      	bne.n	800650e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006500:	2203      	movs	r2, #3
 8006502:	4393      	bics	r3, r2
 8006504:	2201      	movs	r2, #1
 8006506:	431a      	orrs	r2, r3
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800650c:	e01c      	b.n	8006548 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006512:	2212      	movs	r2, #18
 8006514:	4393      	bics	r3, r2
 8006516:	2210      	movs	r2, #16
 8006518:	431a      	orrs	r2, r3
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006522:	2201      	movs	r2, #1
 8006524:	431a      	orrs	r2, r3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800652a:	231f      	movs	r3, #31
 800652c:	18fb      	adds	r3, r7, r3
 800652e:	2201      	movs	r2, #1
 8006530:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006532:	e009      	b.n	8006548 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006538:	2210      	movs	r2, #16
 800653a:	431a      	orrs	r2, r3
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006540:	231f      	movs	r3, #31
 8006542:	18fb      	adds	r3, r7, r3
 8006544:	2201      	movs	r2, #1
 8006546:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8006548:	231f      	movs	r3, #31
 800654a:	18fb      	adds	r3, r7, r3
 800654c:	781b      	ldrb	r3, [r3, #0]
}
 800654e:	0018      	movs	r0, r3
 8006550:	46bd      	mov	sp, r7
 8006552:	b008      	add	sp, #32
 8006554:	bd80      	pop	{r7, pc}
 8006556:	46c0      	nop			@ (mov r8, r8)
 8006558:	20000004 	.word	0x20000004
 800655c:	00030d40 	.word	0x00030d40
 8006560:	fffffefd 	.word	0xfffffefd
 8006564:	ffde0201 	.word	0xffde0201
 8006568:	1ffffc02 	.word	0x1ffffc02
 800656c:	40012708 	.word	0x40012708
 8006570:	ffc3ffff 	.word	0xffc3ffff
 8006574:	7fffff04 	.word	0x7fffff04

08006578 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006578:	b590      	push	{r4, r7, lr}
 800657a:	b08b      	sub	sp, #44	@ 0x2c
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006582:	2327      	movs	r3, #39	@ 0x27
 8006584:	18fb      	adds	r3, r7, r3
 8006586:	2200      	movs	r2, #0
 8006588:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800658a:	2300      	movs	r3, #0
 800658c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2254      	movs	r2, #84	@ 0x54
 8006592:	5c9b      	ldrb	r3, [r3, r2]
 8006594:	2b01      	cmp	r3, #1
 8006596:	d101      	bne.n	800659c <HAL_ADC_ConfigChannel+0x24>
 8006598:	2302      	movs	r3, #2
 800659a:	e141      	b.n	8006820 <HAL_ADC_ConfigChannel+0x2a8>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2254      	movs	r2, #84	@ 0x54
 80065a0:	2101      	movs	r1, #1
 80065a2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	0018      	movs	r0, r3
 80065aa:	f7ff fe2c 	bl	8006206 <LL_ADC_REG_IsConversionOngoing>
 80065ae:	1e03      	subs	r3, r0, #0
 80065b0:	d000      	beq.n	80065b4 <HAL_ADC_ConfigChannel+0x3c>
 80065b2:	e124      	b.n	80067fe <HAL_ADC_ConfigChannel+0x286>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	2b02      	cmp	r3, #2
 80065ba:	d100      	bne.n	80065be <HAL_ADC_ConfigChannel+0x46>
 80065bc:	e0d8      	b.n	8006770 <HAL_ADC_ConfigChannel+0x1f8>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	691a      	ldr	r2, [r3, #16]
 80065c2:	2380      	movs	r3, #128	@ 0x80
 80065c4:	061b      	lsls	r3, r3, #24
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d004      	beq.n	80065d4 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80065ce:	4a96      	ldr	r2, [pc, #600]	@ (8006828 <HAL_ADC_ConfigChannel+0x2b0>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d108      	bne.n	80065e6 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	0019      	movs	r1, r3
 80065de:	0010      	movs	r0, r2
 80065e0:	f7ff fd99 	bl	8006116 <LL_ADC_REG_SetSequencerChAdd>
 80065e4:	e060      	b.n	80066a8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	211f      	movs	r1, #31
 80065f0:	400b      	ands	r3, r1
 80065f2:	210f      	movs	r1, #15
 80065f4:	4099      	lsls	r1, r3
 80065f6:	000b      	movs	r3, r1
 80065f8:	43db      	mvns	r3, r3
 80065fa:	4013      	ands	r3, r2
 80065fc:	001c      	movs	r4, r3
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	025b      	lsls	r3, r3, #9
 8006604:	0a5b      	lsrs	r3, r3, #9
 8006606:	d105      	bne.n	8006614 <HAL_ADC_ConfigChannel+0x9c>
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	0e9b      	lsrs	r3, r3, #26
 800660e:	221f      	movs	r2, #31
 8006610:	401a      	ands	r2, r3
 8006612:	e02e      	b.n	8006672 <HAL_ADC_ConfigChannel+0xfa>
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	61bb      	str	r3, [r7, #24]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800661a:	231f      	movs	r3, #31
 800661c:	617b      	str	r3, [r7, #20]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	613b      	str	r3, [r7, #16]
  for (value >>= 1U; value != 0U; value >>= 1U)
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	085b      	lsrs	r3, r3, #1
 8006626:	61bb      	str	r3, [r7, #24]
 8006628:	e00e      	b.n	8006648 <HAL_ADC_ConfigChannel+0xd0>
    result <<= 1U;
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	005b      	lsls	r3, r3, #1
 800662e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
 8006630:	69bb      	ldr	r3, [r7, #24]
 8006632:	2201      	movs	r2, #1
 8006634:	4013      	ands	r3, r2
 8006636:	693a      	ldr	r2, [r7, #16]
 8006638:	4313      	orrs	r3, r2
 800663a:	613b      	str	r3, [r7, #16]
    s--;
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	3b01      	subs	r3, #1
 8006640:	617b      	str	r3, [r7, #20]
  for (value >>= 1U; value != 0U; value >>= 1U)
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	085b      	lsrs	r3, r3, #1
 8006646:	61bb      	str	r3, [r7, #24]
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1ed      	bne.n	800662a <HAL_ADC_ConfigChannel+0xb2>
  result <<= s;                        /* shift when v's highest bits are zero */
 800664e:	693a      	ldr	r2, [r7, #16]
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	409a      	lsls	r2, r3
 8006654:	0013      	movs	r3, r2
 8006656:	613b      	str	r3, [r7, #16]
  return result;
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d101      	bne.n	8006666 <HAL_ADC_ConfigChannel+0xee>
    return 32U;
 8006662:	2320      	movs	r3, #32
 8006664:	e004      	b.n	8006670 <HAL_ADC_ConfigChannel+0xf8>
  return __builtin_clz(value);
 8006666:	69f8      	ldr	r0, [r7, #28]
 8006668:	f7f9 ff1e 	bl	80004a8 <__clzsi2>
 800666c:	0003      	movs	r3, r0
 800666e:	b2db      	uxtb	r3, r3
 8006670:	001a      	movs	r2, r3
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	211f      	movs	r1, #31
 8006678:	400b      	ands	r3, r1
 800667a:	409a      	lsls	r2, r3
 800667c:	0013      	movs	r3, r2
 800667e:	0022      	movs	r2, r4
 8006680:	431a      	orrs	r2, r3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	089b      	lsrs	r3, r3, #2
 800668c:	1c5a      	adds	r2, r3, #1
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	69db      	ldr	r3, [r3, #28]
 8006692:	429a      	cmp	r2, r3
 8006694:	d808      	bhi.n	80066a8 <HAL_ADC_ConfigChannel+0x130>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6818      	ldr	r0, [r3, #0]
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	6859      	ldr	r1, [r3, #4]
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	001a      	movs	r2, r3
 80066a4:	f7ff fd17 	bl	80060d6 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6818      	ldr	r0, [r3, #0]
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	6819      	ldr	r1, [r3, #0]
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	001a      	movs	r2, r3
 80066b6:	f7ff fd51 	bl	800615c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	db00      	blt.n	80066c4 <HAL_ADC_ConfigChannel+0x14c>
 80066c2:	e0a6      	b.n	8006812 <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80066c4:	4b59      	ldr	r3, [pc, #356]	@ (800682c <HAL_ADC_ConfigChannel+0x2b4>)
 80066c6:	0018      	movs	r0, r3
 80066c8:	f7ff fcc4 	bl	8006054 <LL_ADC_GetCommonPathInternalCh>
 80066cc:	0003      	movs	r3, r0
 80066ce:	623b      	str	r3, [r7, #32]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a56      	ldr	r2, [pc, #344]	@ (8006830 <HAL_ADC_ConfigChannel+0x2b8>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d122      	bne.n	8006720 <HAL_ADC_ConfigChannel+0x1a8>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80066da:	6a3a      	ldr	r2, [r7, #32]
 80066dc:	2380      	movs	r3, #128	@ 0x80
 80066de:	041b      	lsls	r3, r3, #16
 80066e0:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80066e2:	d11d      	bne.n	8006720 <HAL_ADC_ConfigChannel+0x1a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80066e4:	6a3b      	ldr	r3, [r7, #32]
 80066e6:	2280      	movs	r2, #128	@ 0x80
 80066e8:	0412      	lsls	r2, r2, #16
 80066ea:	4313      	orrs	r3, r2
 80066ec:	4a4f      	ldr	r2, [pc, #316]	@ (800682c <HAL_ADC_ConfigChannel+0x2b4>)
 80066ee:	0019      	movs	r1, r3
 80066f0:	0010      	movs	r0, r2
 80066f2:	f7ff fc9b 	bl	800602c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80066f6:	4b4f      	ldr	r3, [pc, #316]	@ (8006834 <HAL_ADC_ConfigChannel+0x2bc>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	494f      	ldr	r1, [pc, #316]	@ (8006838 <HAL_ADC_ConfigChannel+0x2c0>)
 80066fc:	0018      	movs	r0, r3
 80066fe:	f7f9 fd1f 	bl	8000140 <__udivsi3>
 8006702:	0003      	movs	r3, r0
 8006704:	1c5a      	adds	r2, r3, #1
 8006706:	0013      	movs	r3, r2
 8006708:	005b      	lsls	r3, r3, #1
 800670a:	189b      	adds	r3, r3, r2
 800670c:	009b      	lsls	r3, r3, #2
 800670e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006710:	e002      	b.n	8006718 <HAL_ADC_ConfigChannel+0x1a0>
          {
            wait_loop_index--;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	3b01      	subs	r3, #1
 8006716:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1f9      	bne.n	8006712 <HAL_ADC_ConfigChannel+0x19a>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800671e:	e078      	b.n	8006812 <HAL_ADC_ConfigChannel+0x29a>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a45      	ldr	r2, [pc, #276]	@ (800683c <HAL_ADC_ConfigChannel+0x2c4>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d10e      	bne.n	8006748 <HAL_ADC_ConfigChannel+0x1d0>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800672a:	6a3a      	ldr	r2, [r7, #32]
 800672c:	2380      	movs	r3, #128	@ 0x80
 800672e:	045b      	lsls	r3, r3, #17
 8006730:	4013      	ands	r3, r2
 8006732:	d109      	bne.n	8006748 <HAL_ADC_ConfigChannel+0x1d0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006734:	6a3b      	ldr	r3, [r7, #32]
 8006736:	2280      	movs	r2, #128	@ 0x80
 8006738:	0452      	lsls	r2, r2, #17
 800673a:	4313      	orrs	r3, r2
 800673c:	4a3b      	ldr	r2, [pc, #236]	@ (800682c <HAL_ADC_ConfigChannel+0x2b4>)
 800673e:	0019      	movs	r1, r3
 8006740:	0010      	movs	r0, r2
 8006742:	f7ff fc73 	bl	800602c <LL_ADC_SetCommonPathInternalCh>
 8006746:	e064      	b.n	8006812 <HAL_ADC_ConfigChannel+0x29a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a3c      	ldr	r2, [pc, #240]	@ (8006840 <HAL_ADC_ConfigChannel+0x2c8>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d15f      	bne.n	8006812 <HAL_ADC_ConfigChannel+0x29a>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006752:	6a3a      	ldr	r2, [r7, #32]
 8006754:	2380      	movs	r3, #128	@ 0x80
 8006756:	03db      	lsls	r3, r3, #15
 8006758:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800675a:	d15a      	bne.n	8006812 <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800675c:	6a3b      	ldr	r3, [r7, #32]
 800675e:	2280      	movs	r2, #128	@ 0x80
 8006760:	03d2      	lsls	r2, r2, #15
 8006762:	4313      	orrs	r3, r2
 8006764:	4a31      	ldr	r2, [pc, #196]	@ (800682c <HAL_ADC_ConfigChannel+0x2b4>)
 8006766:	0019      	movs	r1, r3
 8006768:	0010      	movs	r0, r2
 800676a:	f7ff fc5f 	bl	800602c <LL_ADC_SetCommonPathInternalCh>
 800676e:	e050      	b.n	8006812 <HAL_ADC_ConfigChannel+0x29a>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	691a      	ldr	r2, [r3, #16]
 8006774:	2380      	movs	r3, #128	@ 0x80
 8006776:	061b      	lsls	r3, r3, #24
 8006778:	429a      	cmp	r2, r3
 800677a:	d004      	beq.n	8006786 <HAL_ADC_ConfigChannel+0x20e>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006780:	4a29      	ldr	r2, [pc, #164]	@ (8006828 <HAL_ADC_ConfigChannel+0x2b0>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d107      	bne.n	8006796 <HAL_ADC_ConfigChannel+0x21e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	0019      	movs	r1, r3
 8006790:	0010      	movs	r0, r2
 8006792:	f7ff fcd1 	bl	8006138 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	da39      	bge.n	8006812 <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800679e:	4b23      	ldr	r3, [pc, #140]	@ (800682c <HAL_ADC_ConfigChannel+0x2b4>)
 80067a0:	0018      	movs	r0, r3
 80067a2:	f7ff fc57 	bl	8006054 <LL_ADC_GetCommonPathInternalCh>
 80067a6:	0003      	movs	r3, r0
 80067a8:	623b      	str	r3, [r7, #32]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a20      	ldr	r2, [pc, #128]	@ (8006830 <HAL_ADC_ConfigChannel+0x2b8>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d108      	bne.n	80067c6 <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80067b4:	6a3b      	ldr	r3, [r7, #32]
 80067b6:	4a23      	ldr	r2, [pc, #140]	@ (8006844 <HAL_ADC_ConfigChannel+0x2cc>)
 80067b8:	4013      	ands	r3, r2
 80067ba:	4a1c      	ldr	r2, [pc, #112]	@ (800682c <HAL_ADC_ConfigChannel+0x2b4>)
 80067bc:	0019      	movs	r1, r3
 80067be:	0010      	movs	r0, r2
 80067c0:	f7ff fc34 	bl	800602c <LL_ADC_SetCommonPathInternalCh>
 80067c4:	e025      	b.n	8006812 <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a1c      	ldr	r2, [pc, #112]	@ (800683c <HAL_ADC_ConfigChannel+0x2c4>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d108      	bne.n	80067e2 <HAL_ADC_ConfigChannel+0x26a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80067d0:	6a3b      	ldr	r3, [r7, #32]
 80067d2:	4a1d      	ldr	r2, [pc, #116]	@ (8006848 <HAL_ADC_ConfigChannel+0x2d0>)
 80067d4:	4013      	ands	r3, r2
 80067d6:	4a15      	ldr	r2, [pc, #84]	@ (800682c <HAL_ADC_ConfigChannel+0x2b4>)
 80067d8:	0019      	movs	r1, r3
 80067da:	0010      	movs	r0, r2
 80067dc:	f7ff fc26 	bl	800602c <LL_ADC_SetCommonPathInternalCh>
 80067e0:	e017      	b.n	8006812 <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a16      	ldr	r2, [pc, #88]	@ (8006840 <HAL_ADC_ConfigChannel+0x2c8>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d112      	bne.n	8006812 <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80067ec:	6a3b      	ldr	r3, [r7, #32]
 80067ee:	4a17      	ldr	r2, [pc, #92]	@ (800684c <HAL_ADC_ConfigChannel+0x2d4>)
 80067f0:	4013      	ands	r3, r2
 80067f2:	4a0e      	ldr	r2, [pc, #56]	@ (800682c <HAL_ADC_ConfigChannel+0x2b4>)
 80067f4:	0019      	movs	r1, r3
 80067f6:	0010      	movs	r0, r2
 80067f8:	f7ff fc18 	bl	800602c <LL_ADC_SetCommonPathInternalCh>
 80067fc:	e009      	b.n	8006812 <HAL_ADC_ConfigChannel+0x29a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006802:	2220      	movs	r2, #32
 8006804:	431a      	orrs	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800680a:	2327      	movs	r3, #39	@ 0x27
 800680c:	18fb      	adds	r3, r7, r3
 800680e:	2201      	movs	r2, #1
 8006810:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2254      	movs	r2, #84	@ 0x54
 8006816:	2100      	movs	r1, #0
 8006818:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800681a:	2327      	movs	r3, #39	@ 0x27
 800681c:	18fb      	adds	r3, r7, r3
 800681e:	781b      	ldrb	r3, [r3, #0]
}
 8006820:	0018      	movs	r0, r3
 8006822:	46bd      	mov	sp, r7
 8006824:	b00b      	add	sp, #44	@ 0x2c
 8006826:	bd90      	pop	{r4, r7, pc}
 8006828:	80000004 	.word	0x80000004
 800682c:	40012708 	.word	0x40012708
 8006830:	ac000800 	.word	0xac000800
 8006834:	20000004 	.word	0x20000004
 8006838:	00030d40 	.word	0x00030d40
 800683c:	b4002000 	.word	0xb4002000
 8006840:	b0001000 	.word	0xb0001000
 8006844:	ff7fffff 	.word	0xff7fffff
 8006848:	feffffff 	.word	0xfeffffff
 800684c:	ffbfffff 	.word	0xffbfffff

08006850 <__NVIC_SetPriority>:
{
 8006850:	b590      	push	{r4, r7, lr}
 8006852:	b083      	sub	sp, #12
 8006854:	af00      	add	r7, sp, #0
 8006856:	0002      	movs	r2, r0
 8006858:	6039      	str	r1, [r7, #0]
 800685a:	1dfb      	adds	r3, r7, #7
 800685c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800685e:	1dfb      	adds	r3, r7, #7
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	2b7f      	cmp	r3, #127	@ 0x7f
 8006864:	d828      	bhi.n	80068b8 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006866:	4a2f      	ldr	r2, [pc, #188]	@ (8006924 <__NVIC_SetPriority+0xd4>)
 8006868:	1dfb      	adds	r3, r7, #7
 800686a:	781b      	ldrb	r3, [r3, #0]
 800686c:	b25b      	sxtb	r3, r3
 800686e:	089b      	lsrs	r3, r3, #2
 8006870:	33c0      	adds	r3, #192	@ 0xc0
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	589b      	ldr	r3, [r3, r2]
 8006876:	1dfa      	adds	r2, r7, #7
 8006878:	7812      	ldrb	r2, [r2, #0]
 800687a:	0011      	movs	r1, r2
 800687c:	2203      	movs	r2, #3
 800687e:	400a      	ands	r2, r1
 8006880:	00d2      	lsls	r2, r2, #3
 8006882:	21ff      	movs	r1, #255	@ 0xff
 8006884:	4091      	lsls	r1, r2
 8006886:	000a      	movs	r2, r1
 8006888:	43d2      	mvns	r2, r2
 800688a:	401a      	ands	r2, r3
 800688c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	019b      	lsls	r3, r3, #6
 8006892:	22ff      	movs	r2, #255	@ 0xff
 8006894:	401a      	ands	r2, r3
 8006896:	1dfb      	adds	r3, r7, #7
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	0018      	movs	r0, r3
 800689c:	2303      	movs	r3, #3
 800689e:	4003      	ands	r3, r0
 80068a0:	00db      	lsls	r3, r3, #3
 80068a2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80068a4:	481f      	ldr	r0, [pc, #124]	@ (8006924 <__NVIC_SetPriority+0xd4>)
 80068a6:	1dfb      	adds	r3, r7, #7
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	b25b      	sxtb	r3, r3
 80068ac:	089b      	lsrs	r3, r3, #2
 80068ae:	430a      	orrs	r2, r1
 80068b0:	33c0      	adds	r3, #192	@ 0xc0
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	501a      	str	r2, [r3, r0]
}
 80068b6:	e031      	b.n	800691c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80068b8:	4a1b      	ldr	r2, [pc, #108]	@ (8006928 <__NVIC_SetPriority+0xd8>)
 80068ba:	1dfb      	adds	r3, r7, #7
 80068bc:	781b      	ldrb	r3, [r3, #0]
 80068be:	0019      	movs	r1, r3
 80068c0:	230f      	movs	r3, #15
 80068c2:	400b      	ands	r3, r1
 80068c4:	3b08      	subs	r3, #8
 80068c6:	089b      	lsrs	r3, r3, #2
 80068c8:	3306      	adds	r3, #6
 80068ca:	009b      	lsls	r3, r3, #2
 80068cc:	18d3      	adds	r3, r2, r3
 80068ce:	3304      	adds	r3, #4
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	1dfa      	adds	r2, r7, #7
 80068d4:	7812      	ldrb	r2, [r2, #0]
 80068d6:	0011      	movs	r1, r2
 80068d8:	2203      	movs	r2, #3
 80068da:	400a      	ands	r2, r1
 80068dc:	00d2      	lsls	r2, r2, #3
 80068de:	21ff      	movs	r1, #255	@ 0xff
 80068e0:	4091      	lsls	r1, r2
 80068e2:	000a      	movs	r2, r1
 80068e4:	43d2      	mvns	r2, r2
 80068e6:	401a      	ands	r2, r3
 80068e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	019b      	lsls	r3, r3, #6
 80068ee:	22ff      	movs	r2, #255	@ 0xff
 80068f0:	401a      	ands	r2, r3
 80068f2:	1dfb      	adds	r3, r7, #7
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	0018      	movs	r0, r3
 80068f8:	2303      	movs	r3, #3
 80068fa:	4003      	ands	r3, r0
 80068fc:	00db      	lsls	r3, r3, #3
 80068fe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006900:	4809      	ldr	r0, [pc, #36]	@ (8006928 <__NVIC_SetPriority+0xd8>)
 8006902:	1dfb      	adds	r3, r7, #7
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	001c      	movs	r4, r3
 8006908:	230f      	movs	r3, #15
 800690a:	4023      	ands	r3, r4
 800690c:	3b08      	subs	r3, #8
 800690e:	089b      	lsrs	r3, r3, #2
 8006910:	430a      	orrs	r2, r1
 8006912:	3306      	adds	r3, #6
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	18c3      	adds	r3, r0, r3
 8006918:	3304      	adds	r3, #4
 800691a:	601a      	str	r2, [r3, #0]
}
 800691c:	46c0      	nop			@ (mov r8, r8)
 800691e:	46bd      	mov	sp, r7
 8006920:	b003      	add	sp, #12
 8006922:	bd90      	pop	{r4, r7, pc}
 8006924:	e000e100 	.word	0xe000e100
 8006928:	e000ed00 	.word	0xe000ed00

0800692c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b082      	sub	sp, #8
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	1e5a      	subs	r2, r3, #1
 8006938:	2380      	movs	r3, #128	@ 0x80
 800693a:	045b      	lsls	r3, r3, #17
 800693c:	429a      	cmp	r2, r3
 800693e:	d301      	bcc.n	8006944 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006940:	2301      	movs	r3, #1
 8006942:	e010      	b.n	8006966 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006944:	4b0a      	ldr	r3, [pc, #40]	@ (8006970 <SysTick_Config+0x44>)
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	3a01      	subs	r2, #1
 800694a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800694c:	2301      	movs	r3, #1
 800694e:	425b      	negs	r3, r3
 8006950:	2103      	movs	r1, #3
 8006952:	0018      	movs	r0, r3
 8006954:	f7ff ff7c 	bl	8006850 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006958:	4b05      	ldr	r3, [pc, #20]	@ (8006970 <SysTick_Config+0x44>)
 800695a:	2200      	movs	r2, #0
 800695c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800695e:	4b04      	ldr	r3, [pc, #16]	@ (8006970 <SysTick_Config+0x44>)
 8006960:	2207      	movs	r2, #7
 8006962:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006964:	2300      	movs	r3, #0
}
 8006966:	0018      	movs	r0, r3
 8006968:	46bd      	mov	sp, r7
 800696a:	b002      	add	sp, #8
 800696c:	bd80      	pop	{r7, pc}
 800696e:	46c0      	nop			@ (mov r8, r8)
 8006970:	e000e010 	.word	0xe000e010

08006974 <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	60b9      	str	r1, [r7, #8]
 800697c:	607a      	str	r2, [r7, #4]
 800697e:	210f      	movs	r1, #15
 8006980:	187b      	adds	r3, r7, r1
 8006982:	1c02      	adds	r2, r0, #0
 8006984:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8006986:	68ba      	ldr	r2, [r7, #8]
 8006988:	187b      	adds	r3, r7, r1
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	b25b      	sxtb	r3, r3
 800698e:	0011      	movs	r1, r2
 8006990:	0018      	movs	r0, r3
 8006992:	f7ff ff5d 	bl	8006850 <__NVIC_SetPriority>
}
 8006996:	46c0      	nop			@ (mov r8, r8)
 8006998:	46bd      	mov	sp, r7
 800699a:	b004      	add	sp, #16
 800699c:	bd80      	pop	{r7, pc}

0800699e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800699e:	b580      	push	{r7, lr}
 80069a0:	b082      	sub	sp, #8
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	0018      	movs	r0, r3
 80069aa:	f7ff ffbf 	bl	800692c <SysTick_Config>
 80069ae:	0003      	movs	r3, r0
}
 80069b0:	0018      	movs	r0, r3
 80069b2:	46bd      	mov	sp, r7
 80069b4:	b002      	add	sp, #8
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b086      	sub	sp, #24
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80069c2:	2300      	movs	r3, #0
 80069c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80069c6:	e153      	b.n	8006c70 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	2101      	movs	r1, #1
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	4091      	lsls	r1, r2
 80069d2:	000a      	movs	r2, r1
 80069d4:	4013      	ands	r3, r2
 80069d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d100      	bne.n	80069e0 <HAL_GPIO_Init+0x28>
 80069de:	e144      	b.n	8006c6a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	2203      	movs	r2, #3
 80069e6:	4013      	ands	r3, r2
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d005      	beq.n	80069f8 <HAL_GPIO_Init+0x40>
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	2203      	movs	r2, #3
 80069f2:	4013      	ands	r3, r2
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	d130      	bne.n	8006a5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	005b      	lsls	r3, r3, #1
 8006a02:	2203      	movs	r2, #3
 8006a04:	409a      	lsls	r2, r3
 8006a06:	0013      	movs	r3, r2
 8006a08:	43da      	mvns	r2, r3
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	68da      	ldr	r2, [r3, #12]
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	005b      	lsls	r3, r3, #1
 8006a18:	409a      	lsls	r2, r3
 8006a1a:	0013      	movs	r3, r2
 8006a1c:	693a      	ldr	r2, [r7, #16]
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	693a      	ldr	r2, [r7, #16]
 8006a26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006a2e:	2201      	movs	r2, #1
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	409a      	lsls	r2, r3
 8006a34:	0013      	movs	r3, r2
 8006a36:	43da      	mvns	r2, r3
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	4013      	ands	r3, r2
 8006a3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	091b      	lsrs	r3, r3, #4
 8006a44:	2201      	movs	r2, #1
 8006a46:	401a      	ands	r2, r3
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	409a      	lsls	r2, r3
 8006a4c:	0013      	movs	r3, r2
 8006a4e:	693a      	ldr	r2, [r7, #16]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	693a      	ldr	r2, [r7, #16]
 8006a58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	2203      	movs	r2, #3
 8006a60:	4013      	ands	r3, r2
 8006a62:	2b03      	cmp	r3, #3
 8006a64:	d017      	beq.n	8006a96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	005b      	lsls	r3, r3, #1
 8006a70:	2203      	movs	r2, #3
 8006a72:	409a      	lsls	r2, r3
 8006a74:	0013      	movs	r3, r2
 8006a76:	43da      	mvns	r2, r3
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	689a      	ldr	r2, [r3, #8]
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	005b      	lsls	r3, r3, #1
 8006a86:	409a      	lsls	r2, r3
 8006a88:	0013      	movs	r3, r2
 8006a8a:	693a      	ldr	r2, [r7, #16]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	2203      	movs	r2, #3
 8006a9c:	4013      	ands	r3, r2
 8006a9e:	2b02      	cmp	r3, #2
 8006aa0:	d123      	bne.n	8006aea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	08da      	lsrs	r2, r3, #3
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	3208      	adds	r2, #8
 8006aaa:	0092      	lsls	r2, r2, #2
 8006aac:	58d3      	ldr	r3, [r2, r3]
 8006aae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	2207      	movs	r2, #7
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	009b      	lsls	r3, r3, #2
 8006ab8:	220f      	movs	r2, #15
 8006aba:	409a      	lsls	r2, r3
 8006abc:	0013      	movs	r3, r2
 8006abe:	43da      	mvns	r2, r3
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	4013      	ands	r3, r2
 8006ac4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	691a      	ldr	r2, [r3, #16]
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	2107      	movs	r1, #7
 8006ace:	400b      	ands	r3, r1
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	409a      	lsls	r2, r3
 8006ad4:	0013      	movs	r3, r2
 8006ad6:	693a      	ldr	r2, [r7, #16]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	08da      	lsrs	r2, r3, #3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	3208      	adds	r2, #8
 8006ae4:	0092      	lsls	r2, r2, #2
 8006ae6:	6939      	ldr	r1, [r7, #16]
 8006ae8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	005b      	lsls	r3, r3, #1
 8006af4:	2203      	movs	r2, #3
 8006af6:	409a      	lsls	r2, r3
 8006af8:	0013      	movs	r3, r2
 8006afa:	43da      	mvns	r2, r3
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	4013      	ands	r3, r2
 8006b00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	2203      	movs	r2, #3
 8006b08:	401a      	ands	r2, r3
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	005b      	lsls	r3, r3, #1
 8006b0e:	409a      	lsls	r2, r3
 8006b10:	0013      	movs	r3, r2
 8006b12:	693a      	ldr	r2, [r7, #16]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	693a      	ldr	r2, [r7, #16]
 8006b1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	23c0      	movs	r3, #192	@ 0xc0
 8006b24:	029b      	lsls	r3, r3, #10
 8006b26:	4013      	ands	r3, r2
 8006b28:	d100      	bne.n	8006b2c <HAL_GPIO_Init+0x174>
 8006b2a:	e09e      	b.n	8006c6a <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8006b2c:	4a56      	ldr	r2, [pc, #344]	@ (8006c88 <HAL_GPIO_Init+0x2d0>)
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	089b      	lsrs	r3, r3, #2
 8006b32:	3318      	adds	r3, #24
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	589b      	ldr	r3, [r3, r2]
 8006b38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	2203      	movs	r2, #3
 8006b3e:	4013      	ands	r3, r2
 8006b40:	00db      	lsls	r3, r3, #3
 8006b42:	220f      	movs	r2, #15
 8006b44:	409a      	lsls	r2, r3
 8006b46:	0013      	movs	r3, r2
 8006b48:	43da      	mvns	r2, r3
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	4013      	ands	r3, r2
 8006b4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	23a0      	movs	r3, #160	@ 0xa0
 8006b54:	05db      	lsls	r3, r3, #23
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d01f      	beq.n	8006b9a <HAL_GPIO_Init+0x1e2>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4a4b      	ldr	r2, [pc, #300]	@ (8006c8c <HAL_GPIO_Init+0x2d4>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d019      	beq.n	8006b96 <HAL_GPIO_Init+0x1de>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	4a4a      	ldr	r2, [pc, #296]	@ (8006c90 <HAL_GPIO_Init+0x2d8>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d013      	beq.n	8006b92 <HAL_GPIO_Init+0x1da>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4a49      	ldr	r2, [pc, #292]	@ (8006c94 <HAL_GPIO_Init+0x2dc>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d00d      	beq.n	8006b8e <HAL_GPIO_Init+0x1d6>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	4a48      	ldr	r2, [pc, #288]	@ (8006c98 <HAL_GPIO_Init+0x2e0>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d007      	beq.n	8006b8a <HAL_GPIO_Init+0x1d2>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4a47      	ldr	r2, [pc, #284]	@ (8006c9c <HAL_GPIO_Init+0x2e4>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d101      	bne.n	8006b86 <HAL_GPIO_Init+0x1ce>
 8006b82:	2305      	movs	r3, #5
 8006b84:	e00a      	b.n	8006b9c <HAL_GPIO_Init+0x1e4>
 8006b86:	2306      	movs	r3, #6
 8006b88:	e008      	b.n	8006b9c <HAL_GPIO_Init+0x1e4>
 8006b8a:	2304      	movs	r3, #4
 8006b8c:	e006      	b.n	8006b9c <HAL_GPIO_Init+0x1e4>
 8006b8e:	2303      	movs	r3, #3
 8006b90:	e004      	b.n	8006b9c <HAL_GPIO_Init+0x1e4>
 8006b92:	2302      	movs	r3, #2
 8006b94:	e002      	b.n	8006b9c <HAL_GPIO_Init+0x1e4>
 8006b96:	2301      	movs	r3, #1
 8006b98:	e000      	b.n	8006b9c <HAL_GPIO_Init+0x1e4>
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	697a      	ldr	r2, [r7, #20]
 8006b9e:	2103      	movs	r1, #3
 8006ba0:	400a      	ands	r2, r1
 8006ba2:	00d2      	lsls	r2, r2, #3
 8006ba4:	4093      	lsls	r3, r2
 8006ba6:	693a      	ldr	r2, [r7, #16]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8006bac:	4936      	ldr	r1, [pc, #216]	@ (8006c88 <HAL_GPIO_Init+0x2d0>)
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	089b      	lsrs	r3, r3, #2
 8006bb2:	3318      	adds	r3, #24
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	693a      	ldr	r2, [r7, #16]
 8006bb8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006bba:	4b33      	ldr	r3, [pc, #204]	@ (8006c88 <HAL_GPIO_Init+0x2d0>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	43da      	mvns	r2, r3
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	4013      	ands	r3, r2
 8006bc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	2380      	movs	r3, #128	@ 0x80
 8006bd0:	035b      	lsls	r3, r3, #13
 8006bd2:	4013      	ands	r3, r2
 8006bd4:	d003      	beq.n	8006bde <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8006bd6:	693a      	ldr	r2, [r7, #16]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006bde:	4b2a      	ldr	r3, [pc, #168]	@ (8006c88 <HAL_GPIO_Init+0x2d0>)
 8006be0:	693a      	ldr	r2, [r7, #16]
 8006be2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8006be4:	4b28      	ldr	r3, [pc, #160]	@ (8006c88 <HAL_GPIO_Init+0x2d0>)
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	43da      	mvns	r2, r3
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	685a      	ldr	r2, [r3, #4]
 8006bf8:	2380      	movs	r3, #128	@ 0x80
 8006bfa:	039b      	lsls	r3, r3, #14
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	d003      	beq.n	8006c08 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8006c00:	693a      	ldr	r2, [r7, #16]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006c08:	4b1f      	ldr	r3, [pc, #124]	@ (8006c88 <HAL_GPIO_Init+0x2d0>)
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8006c88 <HAL_GPIO_Init+0x2d0>)
 8006c10:	2384      	movs	r3, #132	@ 0x84
 8006c12:	58d3      	ldr	r3, [r2, r3]
 8006c14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	43da      	mvns	r2, r3
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	685a      	ldr	r2, [r3, #4]
 8006c24:	2380      	movs	r3, #128	@ 0x80
 8006c26:	029b      	lsls	r3, r3, #10
 8006c28:	4013      	ands	r3, r2
 8006c2a:	d003      	beq.n	8006c34 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 8006c2c:	693a      	ldr	r2, [r7, #16]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	4313      	orrs	r3, r2
 8006c32:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006c34:	4914      	ldr	r1, [pc, #80]	@ (8006c88 <HAL_GPIO_Init+0x2d0>)
 8006c36:	2284      	movs	r2, #132	@ 0x84
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8006c3c:	4a12      	ldr	r2, [pc, #72]	@ (8006c88 <HAL_GPIO_Init+0x2d0>)
 8006c3e:	2380      	movs	r3, #128	@ 0x80
 8006c40:	58d3      	ldr	r3, [r2, r3]
 8006c42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	43da      	mvns	r2, r3
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	685a      	ldr	r2, [r3, #4]
 8006c52:	2380      	movs	r3, #128	@ 0x80
 8006c54:	025b      	lsls	r3, r3, #9
 8006c56:	4013      	ands	r3, r2
 8006c58:	d003      	beq.n	8006c62 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8006c5a:	693a      	ldr	r2, [r7, #16]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006c62:	4909      	ldr	r1, [pc, #36]	@ (8006c88 <HAL_GPIO_Init+0x2d0>)
 8006c64:	2280      	movs	r2, #128	@ 0x80
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	3301      	adds	r3, #1
 8006c6e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	40da      	lsrs	r2, r3
 8006c78:	1e13      	subs	r3, r2, #0
 8006c7a:	d000      	beq.n	8006c7e <HAL_GPIO_Init+0x2c6>
 8006c7c:	e6a4      	b.n	80069c8 <HAL_GPIO_Init+0x10>
  }
}
 8006c7e:	46c0      	nop			@ (mov r8, r8)
 8006c80:	46c0      	nop			@ (mov r8, r8)
 8006c82:	46bd      	mov	sp, r7
 8006c84:	b006      	add	sp, #24
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	40021800 	.word	0x40021800
 8006c8c:	50000400 	.word	0x50000400
 8006c90:	50000800 	.word	0x50000800
 8006c94:	50000c00 	.word	0x50000c00
 8006c98:	50001000 	.word	0x50001000
 8006c9c:	50001400 	.word	0x50001400

08006ca0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	0008      	movs	r0, r1
 8006caa:	0011      	movs	r1, r2
 8006cac:	1cbb      	adds	r3, r7, #2
 8006cae:	1c02      	adds	r2, r0, #0
 8006cb0:	801a      	strh	r2, [r3, #0]
 8006cb2:	1c7b      	adds	r3, r7, #1
 8006cb4:	1c0a      	adds	r2, r1, #0
 8006cb6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006cb8:	1c7b      	adds	r3, r7, #1
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d004      	beq.n	8006cca <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006cc0:	1cbb      	adds	r3, r7, #2
 8006cc2:	881a      	ldrh	r2, [r3, #0]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006cc8:	e003      	b.n	8006cd2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006cca:	1cbb      	adds	r3, r7, #2
 8006ccc:	881a      	ldrh	r2, [r3, #0]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006cd2:	46c0      	nop			@ (mov r8, r8)
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	b002      	add	sp, #8
 8006cd8:	bd80      	pop	{r7, pc}
	...

08006cdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b082      	sub	sp, #8
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d101      	bne.n	8006cee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e08f      	b.n	8006e0e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2241      	movs	r2, #65	@ 0x41
 8006cf2:	5c9b      	ldrb	r3, [r3, r2]
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d107      	bne.n	8006d0a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2240      	movs	r2, #64	@ 0x40
 8006cfe:	2100      	movs	r1, #0
 8006d00:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	0018      	movs	r0, r3
 8006d06:	f7fc fd11 	bl	800372c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2241      	movs	r2, #65	@ 0x41
 8006d0e:	2124      	movs	r1, #36	@ 0x24
 8006d10:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2101      	movs	r1, #1
 8006d1e:	438a      	bics	r2, r1
 8006d20:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	685a      	ldr	r2, [r3, #4]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	493b      	ldr	r1, [pc, #236]	@ (8006e18 <HAL_I2C_Init+0x13c>)
 8006d2c:	400a      	ands	r2, r1
 8006d2e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	689a      	ldr	r2, [r3, #8]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4938      	ldr	r1, [pc, #224]	@ (8006e1c <HAL_I2C_Init+0x140>)
 8006d3c:	400a      	ands	r2, r1
 8006d3e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d108      	bne.n	8006d5a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	689a      	ldr	r2, [r3, #8]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2180      	movs	r1, #128	@ 0x80
 8006d52:	0209      	lsls	r1, r1, #8
 8006d54:	430a      	orrs	r2, r1
 8006d56:	609a      	str	r2, [r3, #8]
 8006d58:	e007      	b.n	8006d6a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	689a      	ldr	r2, [r3, #8]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2184      	movs	r1, #132	@ 0x84
 8006d64:	0209      	lsls	r1, r1, #8
 8006d66:	430a      	orrs	r2, r1
 8006d68:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	68db      	ldr	r3, [r3, #12]
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	d109      	bne.n	8006d86 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	685a      	ldr	r2, [r3, #4]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2180      	movs	r1, #128	@ 0x80
 8006d7e:	0109      	lsls	r1, r1, #4
 8006d80:	430a      	orrs	r2, r1
 8006d82:	605a      	str	r2, [r3, #4]
 8006d84:	e007      	b.n	8006d96 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	685a      	ldr	r2, [r3, #4]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4923      	ldr	r1, [pc, #140]	@ (8006e20 <HAL_I2C_Init+0x144>)
 8006d92:	400a      	ands	r2, r1
 8006d94:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	685a      	ldr	r2, [r3, #4]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4920      	ldr	r1, [pc, #128]	@ (8006e24 <HAL_I2C_Init+0x148>)
 8006da2:	430a      	orrs	r2, r1
 8006da4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	68da      	ldr	r2, [r3, #12]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	491a      	ldr	r1, [pc, #104]	@ (8006e1c <HAL_I2C_Init+0x140>)
 8006db2:	400a      	ands	r2, r1
 8006db4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	691a      	ldr	r2, [r3, #16]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	695b      	ldr	r3, [r3, #20]
 8006dbe:	431a      	orrs	r2, r3
 8006dc0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	699b      	ldr	r3, [r3, #24]
 8006dc6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	430a      	orrs	r2, r1
 8006dce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	69d9      	ldr	r1, [r3, #28]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6a1a      	ldr	r2, [r3, #32]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	430a      	orrs	r2, r1
 8006dde:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2101      	movs	r1, #1
 8006dec:	430a      	orrs	r2, r1
 8006dee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2200      	movs	r2, #0
 8006df4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2241      	movs	r2, #65	@ 0x41
 8006dfa:	2120      	movs	r1, #32
 8006dfc:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2200      	movs	r2, #0
 8006e02:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2242      	movs	r2, #66	@ 0x42
 8006e08:	2100      	movs	r1, #0
 8006e0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	0018      	movs	r0, r3
 8006e10:	46bd      	mov	sp, r7
 8006e12:	b002      	add	sp, #8
 8006e14:	bd80      	pop	{r7, pc}
 8006e16:	46c0      	nop			@ (mov r8, r8)
 8006e18:	f0ffffff 	.word	0xf0ffffff
 8006e1c:	ffff7fff 	.word	0xffff7fff
 8006e20:	fffff7ff 	.word	0xfffff7ff
 8006e24:	02008000 	.word	0x02008000

08006e28 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2241      	movs	r2, #65	@ 0x41
 8006e36:	5c9b      	ldrb	r3, [r3, r2]
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	2b20      	cmp	r3, #32
 8006e3c:	d138      	bne.n	8006eb0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2240      	movs	r2, #64	@ 0x40
 8006e42:	5c9b      	ldrb	r3, [r3, r2]
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d101      	bne.n	8006e4c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006e48:	2302      	movs	r3, #2
 8006e4a:	e032      	b.n	8006eb2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2240      	movs	r2, #64	@ 0x40
 8006e50:	2101      	movs	r1, #1
 8006e52:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2241      	movs	r2, #65	@ 0x41
 8006e58:	2124      	movs	r1, #36	@ 0x24
 8006e5a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	681a      	ldr	r2, [r3, #0]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2101      	movs	r1, #1
 8006e68:	438a      	bics	r2, r1
 8006e6a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4911      	ldr	r1, [pc, #68]	@ (8006ebc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006e78:	400a      	ands	r2, r1
 8006e7a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	6819      	ldr	r1, [r3, #0]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	683a      	ldr	r2, [r7, #0]
 8006e88:	430a      	orrs	r2, r1
 8006e8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	2101      	movs	r1, #1
 8006e98:	430a      	orrs	r2, r1
 8006e9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2241      	movs	r2, #65	@ 0x41
 8006ea0:	2120      	movs	r1, #32
 8006ea2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2240      	movs	r2, #64	@ 0x40
 8006ea8:	2100      	movs	r1, #0
 8006eaa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006eac:	2300      	movs	r3, #0
 8006eae:	e000      	b.n	8006eb2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006eb0:	2302      	movs	r3, #2
  }
}
 8006eb2:	0018      	movs	r0, r3
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	b002      	add	sp, #8
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	46c0      	nop			@ (mov r8, r8)
 8006ebc:	ffffefff 	.word	0xffffefff

08006ec0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
 8006ec8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2241      	movs	r2, #65	@ 0x41
 8006ece:	5c9b      	ldrb	r3, [r3, r2]
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	2b20      	cmp	r3, #32
 8006ed4:	d139      	bne.n	8006f4a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2240      	movs	r2, #64	@ 0x40
 8006eda:	5c9b      	ldrb	r3, [r3, r2]
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d101      	bne.n	8006ee4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	e033      	b.n	8006f4c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2240      	movs	r2, #64	@ 0x40
 8006ee8:	2101      	movs	r1, #1
 8006eea:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2241      	movs	r2, #65	@ 0x41
 8006ef0:	2124      	movs	r1, #36	@ 0x24
 8006ef2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	2101      	movs	r1, #1
 8006f00:	438a      	bics	r2, r1
 8006f02:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	4a11      	ldr	r2, [pc, #68]	@ (8006f54 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006f10:	4013      	ands	r3, r2
 8006f12:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	021b      	lsls	r3, r3, #8
 8006f18:	68fa      	ldr	r2, [r7, #12]
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	68fa      	ldr	r2, [r7, #12]
 8006f24:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	2101      	movs	r1, #1
 8006f32:	430a      	orrs	r2, r1
 8006f34:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2241      	movs	r2, #65	@ 0x41
 8006f3a:	2120      	movs	r1, #32
 8006f3c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2240      	movs	r2, #64	@ 0x40
 8006f42:	2100      	movs	r1, #0
 8006f44:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006f46:	2300      	movs	r3, #0
 8006f48:	e000      	b.n	8006f4c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006f4a:	2302      	movs	r3, #2
  }
}
 8006f4c:	0018      	movs	r0, r3
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	b004      	add	sp, #16
 8006f52:	bd80      	pop	{r7, pc}
 8006f54:	fffff0ff 	.word	0xfffff0ff

08006f58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b084      	sub	sp, #16
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f60:	687a      	ldr	r2, [r7, #4]
 8006f62:	2380      	movs	r3, #128	@ 0x80
 8006f64:	009b      	lsls	r3, r3, #2
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d137      	bne.n	8006fda <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006f6a:	4b27      	ldr	r3, [pc, #156]	@ (8007008 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	23c0      	movs	r3, #192	@ 0xc0
 8006f70:	00db      	lsls	r3, r3, #3
 8006f72:	401a      	ands	r2, r3
 8006f74:	2380      	movs	r3, #128	@ 0x80
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d040      	beq.n	8006ffe <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006f7c:	4b22      	ldr	r3, [pc, #136]	@ (8007008 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a22      	ldr	r2, [pc, #136]	@ (800700c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8006f82:	401a      	ands	r2, r3
 8006f84:	4b20      	ldr	r3, [pc, #128]	@ (8007008 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006f86:	2180      	movs	r1, #128	@ 0x80
 8006f88:	0089      	lsls	r1, r1, #2
 8006f8a:	430a      	orrs	r2, r1
 8006f8c:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006f8e:	4b20      	ldr	r3, [pc, #128]	@ (8007010 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	2232      	movs	r2, #50	@ 0x32
 8006f94:	4353      	muls	r3, r2
 8006f96:	491f      	ldr	r1, [pc, #124]	@ (8007014 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8006f98:	0018      	movs	r0, r3
 8006f9a:	f7f9 f8d1 	bl	8000140 <__udivsi3>
 8006f9e:	0003      	movs	r3, r0
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006fa4:	e002      	b.n	8006fac <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	3b01      	subs	r3, #1
 8006faa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006fac:	4b16      	ldr	r3, [pc, #88]	@ (8007008 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006fae:	695a      	ldr	r2, [r3, #20]
 8006fb0:	2380      	movs	r3, #128	@ 0x80
 8006fb2:	00db      	lsls	r3, r3, #3
 8006fb4:	401a      	ands	r2, r3
 8006fb6:	2380      	movs	r3, #128	@ 0x80
 8006fb8:	00db      	lsls	r3, r3, #3
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d102      	bne.n	8006fc4 <HAL_PWREx_ControlVoltageScaling+0x6c>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d1f0      	bne.n	8006fa6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006fc4:	4b10      	ldr	r3, [pc, #64]	@ (8007008 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006fc6:	695a      	ldr	r2, [r3, #20]
 8006fc8:	2380      	movs	r3, #128	@ 0x80
 8006fca:	00db      	lsls	r3, r3, #3
 8006fcc:	401a      	ands	r2, r3
 8006fce:	2380      	movs	r3, #128	@ 0x80
 8006fd0:	00db      	lsls	r3, r3, #3
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d113      	bne.n	8006ffe <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 8006fd6:	2303      	movs	r3, #3
 8006fd8:	e012      	b.n	8007000 <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006fda:	4b0b      	ldr	r3, [pc, #44]	@ (8007008 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	23c0      	movs	r3, #192	@ 0xc0
 8006fe0:	00db      	lsls	r3, r3, #3
 8006fe2:	401a      	ands	r2, r3
 8006fe4:	2380      	movs	r3, #128	@ 0x80
 8006fe6:	00db      	lsls	r3, r3, #3
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d008      	beq.n	8006ffe <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006fec:	4b06      	ldr	r3, [pc, #24]	@ (8007008 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a06      	ldr	r2, [pc, #24]	@ (800700c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8006ff2:	401a      	ands	r2, r3
 8006ff4:	4b04      	ldr	r3, [pc, #16]	@ (8007008 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8006ff6:	2180      	movs	r1, #128	@ 0x80
 8006ff8:	00c9      	lsls	r1, r1, #3
 8006ffa:	430a      	orrs	r2, r1
 8006ffc:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	0018      	movs	r0, r3
 8007002:	46bd      	mov	sp, r7
 8007004:	b004      	add	sp, #16
 8007006:	bd80      	pop	{r7, pc}
 8007008:	40007000 	.word	0x40007000
 800700c:	fffff9ff 	.word	0xfffff9ff
 8007010:	20000004 	.word	0x20000004
 8007014:	000f4240 	.word	0x000f4240

08007018 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800701c:	4b03      	ldr	r3, [pc, #12]	@ (800702c <HAL_PWREx_GetVoltageRange+0x14>)
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	23c0      	movs	r3, #192	@ 0xc0
 8007022:	00db      	lsls	r3, r3, #3
 8007024:	4013      	ands	r3, r2
}
 8007026:	0018      	movs	r0, r3
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}
 800702c:	40007000 	.word	0x40007000

08007030 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007030:	b5b0      	push	{r4, r5, r7, lr}
 8007032:	b088      	sub	sp, #32
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007038:	4bc9      	ldr	r3, [pc, #804]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	2238      	movs	r2, #56	@ 0x38
 800703e:	4013      	ands	r3, r2
 8007040:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007042:	4bc7      	ldr	r3, [pc, #796]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007044:	68db      	ldr	r3, [r3, #12]
 8007046:	2203      	movs	r2, #3
 8007048:	4013      	ands	r3, r2
 800704a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	2210      	movs	r2, #16
 8007052:	4013      	ands	r3, r2
 8007054:	d100      	bne.n	8007058 <HAL_RCC_OscConfig+0x28>
 8007056:	e0ef      	b.n	8007238 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d007      	beq.n	800706e <HAL_RCC_OscConfig+0x3e>
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	2b18      	cmp	r3, #24
 8007062:	d000      	beq.n	8007066 <HAL_RCC_OscConfig+0x36>
 8007064:	e093      	b.n	800718e <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	2b01      	cmp	r3, #1
 800706a:	d000      	beq.n	800706e <HAL_RCC_OscConfig+0x3e>
 800706c:	e08f      	b.n	800718e <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800706e:	4bbc      	ldr	r3, [pc, #752]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	2202      	movs	r2, #2
 8007074:	4013      	ands	r3, r2
 8007076:	d006      	beq.n	8007086 <HAL_RCC_OscConfig+0x56>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	69db      	ldr	r3, [r3, #28]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d102      	bne.n	8007086 <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	f000 fbf2 	bl	800786a <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800708a:	4bb5      	ldr	r3, [pc, #724]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2108      	movs	r1, #8
 8007090:	400b      	ands	r3, r1
 8007092:	d004      	beq.n	800709e <HAL_RCC_OscConfig+0x6e>
 8007094:	4bb2      	ldr	r3, [pc, #712]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	21f0      	movs	r1, #240	@ 0xf0
 800709a:	400b      	ands	r3, r1
 800709c:	e005      	b.n	80070aa <HAL_RCC_OscConfig+0x7a>
 800709e:	49b0      	ldr	r1, [pc, #704]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80070a0:	2394      	movs	r3, #148	@ 0x94
 80070a2:	58cb      	ldr	r3, [r1, r3]
 80070a4:	091b      	lsrs	r3, r3, #4
 80070a6:	21f0      	movs	r1, #240	@ 0xf0
 80070a8:	400b      	ands	r3, r1
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d225      	bcs.n	80070fa <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b2:	0018      	movs	r0, r3
 80070b4:	f000 fd90 	bl	8007bd8 <RCC_SetFlashLatencyFromMSIRange>
 80070b8:	1e03      	subs	r3, r0, #0
 80070ba:	d002      	beq.n	80070c2 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	f000 fbd4 	bl	800786a <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80070c2:	4ba7      	ldr	r3, [pc, #668]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	4ba6      	ldr	r3, [pc, #664]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80070c8:	2108      	movs	r1, #8
 80070ca:	430a      	orrs	r2, r1
 80070cc:	601a      	str	r2, [r3, #0]
 80070ce:	4ba4      	ldr	r3, [pc, #656]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	22f0      	movs	r2, #240	@ 0xf0
 80070d4:	4393      	bics	r3, r2
 80070d6:	0019      	movs	r1, r3
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070dc:	4ba0      	ldr	r3, [pc, #640]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80070de:	430a      	orrs	r2, r1
 80070e0:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80070e2:	4b9f      	ldr	r3, [pc, #636]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	4a9f      	ldr	r2, [pc, #636]	@ (8007364 <HAL_RCC_OscConfig+0x334>)
 80070e8:	4013      	ands	r3, r2
 80070ea:	0019      	movs	r1, r3
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6a1b      	ldr	r3, [r3, #32]
 80070f0:	021a      	lsls	r2, r3, #8
 80070f2:	4b9b      	ldr	r3, [pc, #620]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80070f4:	430a      	orrs	r2, r1
 80070f6:	605a      	str	r2, [r3, #4]
 80070f8:	e027      	b.n	800714a <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80070fa:	4b99      	ldr	r3, [pc, #612]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	4b98      	ldr	r3, [pc, #608]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007100:	2108      	movs	r1, #8
 8007102:	430a      	orrs	r2, r1
 8007104:	601a      	str	r2, [r3, #0]
 8007106:	4b96      	ldr	r3, [pc, #600]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	22f0      	movs	r2, #240	@ 0xf0
 800710c:	4393      	bics	r3, r2
 800710e:	0019      	movs	r1, r3
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007114:	4b92      	ldr	r3, [pc, #584]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007116:	430a      	orrs	r2, r1
 8007118:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800711a:	4b91      	ldr	r3, [pc, #580]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	4a91      	ldr	r2, [pc, #580]	@ (8007364 <HAL_RCC_OscConfig+0x334>)
 8007120:	4013      	ands	r3, r2
 8007122:	0019      	movs	r1, r3
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a1b      	ldr	r3, [r3, #32]
 8007128:	021a      	lsls	r2, r3, #8
 800712a:	4b8d      	ldr	r3, [pc, #564]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 800712c:	430a      	orrs	r2, r1
 800712e:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d109      	bne.n	800714a <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800713a:	0018      	movs	r0, r3
 800713c:	f000 fd4c 	bl	8007bd8 <RCC_SetFlashLatencyFromMSIRange>
 8007140:	1e03      	subs	r3, r0, #0
 8007142:	d002      	beq.n	800714a <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	f000 fb90 	bl	800786a <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 800714a:	f000 fc87 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 800714e:	0001      	movs	r1, r0
 8007150:	4b83      	ldr	r3, [pc, #524]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007152:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007154:	0a1b      	lsrs	r3, r3, #8
 8007156:	220f      	movs	r2, #15
 8007158:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 800715a:	4a83      	ldr	r2, [pc, #524]	@ (8007368 <HAL_RCC_OscConfig+0x338>)
 800715c:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800715e:	001a      	movs	r2, r3
 8007160:	231f      	movs	r3, #31
 8007162:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8007164:	000a      	movs	r2, r1
 8007166:	40da      	lsrs	r2, r3
 8007168:	4b80      	ldr	r3, [pc, #512]	@ (800736c <HAL_RCC_OscConfig+0x33c>)
 800716a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800716c:	4b80      	ldr	r3, [pc, #512]	@ (8007370 <HAL_RCC_OscConfig+0x340>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	250f      	movs	r5, #15
 8007172:	197c      	adds	r4, r7, r5
 8007174:	0018      	movs	r0, r3
 8007176:	f7fe fed3 	bl	8005f20 <HAL_InitTick>
 800717a:	0003      	movs	r3, r0
 800717c:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 800717e:	197b      	adds	r3, r7, r5
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d057      	beq.n	8007236 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8007186:	197b      	adds	r3, r7, r5
 8007188:	781b      	ldrb	r3, [r3, #0]
 800718a:	f000 fb6e 	bl	800786a <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	69db      	ldr	r3, [r3, #28]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d035      	beq.n	8007202 <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007196:	4b72      	ldr	r3, [pc, #456]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	4b71      	ldr	r3, [pc, #452]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 800719c:	2101      	movs	r1, #1
 800719e:	430a      	orrs	r2, r1
 80071a0:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80071a2:	f7fe ff17 	bl	8005fd4 <HAL_GetTick>
 80071a6:	0003      	movs	r3, r0
 80071a8:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80071aa:	e009      	b.n	80071c0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 80071ac:	f7fe ff12 	bl	8005fd4 <HAL_GetTick>
 80071b0:	0002      	movs	r2, r0
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	1ad3      	subs	r3, r2, r3
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d902      	bls.n	80071c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80071ba:	2303      	movs	r3, #3
 80071bc:	f000 fb55 	bl	800786a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80071c0:	4b67      	ldr	r3, [pc, #412]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	2202      	movs	r2, #2
 80071c6:	4013      	ands	r3, r2
 80071c8:	d0f0      	beq.n	80071ac <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80071ca:	4b65      	ldr	r3, [pc, #404]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	4b64      	ldr	r3, [pc, #400]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80071d0:	2108      	movs	r1, #8
 80071d2:	430a      	orrs	r2, r1
 80071d4:	601a      	str	r2, [r3, #0]
 80071d6:	4b62      	ldr	r3, [pc, #392]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	22f0      	movs	r2, #240	@ 0xf0
 80071dc:	4393      	bics	r3, r2
 80071de:	0019      	movs	r1, r3
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80071e4:	4b5e      	ldr	r3, [pc, #376]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80071e6:	430a      	orrs	r2, r1
 80071e8:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80071ea:	4b5d      	ldr	r3, [pc, #372]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	4a5d      	ldr	r2, [pc, #372]	@ (8007364 <HAL_RCC_OscConfig+0x334>)
 80071f0:	4013      	ands	r3, r2
 80071f2:	0019      	movs	r1, r3
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6a1b      	ldr	r3, [r3, #32]
 80071f8:	021a      	lsls	r2, r3, #8
 80071fa:	4b59      	ldr	r3, [pc, #356]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80071fc:	430a      	orrs	r2, r1
 80071fe:	605a      	str	r2, [r3, #4]
 8007200:	e01a      	b.n	8007238 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007202:	4b57      	ldr	r3, [pc, #348]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	4b56      	ldr	r3, [pc, #344]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007208:	2101      	movs	r1, #1
 800720a:	438a      	bics	r2, r1
 800720c:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800720e:	f7fe fee1 	bl	8005fd4 <HAL_GetTick>
 8007212:	0003      	movs	r3, r0
 8007214:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007216:	e008      	b.n	800722a <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8007218:	f7fe fedc 	bl	8005fd4 <HAL_GetTick>
 800721c:	0002      	movs	r2, r0
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	1ad3      	subs	r3, r2, r3
 8007222:	2b02      	cmp	r3, #2
 8007224:	d901      	bls.n	800722a <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8007226:	2303      	movs	r3, #3
 8007228:	e31f      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800722a:	4b4d      	ldr	r3, [pc, #308]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	2202      	movs	r2, #2
 8007230:	4013      	ands	r3, r2
 8007232:	d1f1      	bne.n	8007218 <HAL_RCC_OscConfig+0x1e8>
 8007234:	e000      	b.n	8007238 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007236:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	2201      	movs	r2, #1
 800723e:	4013      	ands	r3, r2
 8007240:	d100      	bne.n	8007244 <HAL_RCC_OscConfig+0x214>
 8007242:	e065      	b.n	8007310 <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	2b10      	cmp	r3, #16
 8007248:	d005      	beq.n	8007256 <HAL_RCC_OscConfig+0x226>
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	2b18      	cmp	r3, #24
 800724e:	d10e      	bne.n	800726e <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	2b03      	cmp	r3, #3
 8007254:	d10b      	bne.n	800726e <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007256:	4b42      	ldr	r3, [pc, #264]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	2380      	movs	r3, #128	@ 0x80
 800725c:	029b      	lsls	r3, r3, #10
 800725e:	4013      	ands	r3, r2
 8007260:	d055      	beq.n	800730e <HAL_RCC_OscConfig+0x2de>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d151      	bne.n	800730e <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	e2fd      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	685a      	ldr	r2, [r3, #4]
 8007272:	2380      	movs	r3, #128	@ 0x80
 8007274:	025b      	lsls	r3, r3, #9
 8007276:	429a      	cmp	r2, r3
 8007278:	d107      	bne.n	800728a <HAL_RCC_OscConfig+0x25a>
 800727a:	4b39      	ldr	r3, [pc, #228]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	4b38      	ldr	r3, [pc, #224]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007280:	2180      	movs	r1, #128	@ 0x80
 8007282:	0249      	lsls	r1, r1, #9
 8007284:	430a      	orrs	r2, r1
 8007286:	601a      	str	r2, [r3, #0]
 8007288:	e013      	b.n	80072b2 <HAL_RCC_OscConfig+0x282>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	685a      	ldr	r2, [r3, #4]
 800728e:	23a0      	movs	r3, #160	@ 0xa0
 8007290:	02db      	lsls	r3, r3, #11
 8007292:	429a      	cmp	r2, r3
 8007294:	d107      	bne.n	80072a6 <HAL_RCC_OscConfig+0x276>
 8007296:	4b32      	ldr	r3, [pc, #200]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	4b31      	ldr	r3, [pc, #196]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 800729c:	21a0      	movs	r1, #160	@ 0xa0
 800729e:	02c9      	lsls	r1, r1, #11
 80072a0:	430a      	orrs	r2, r1
 80072a2:	601a      	str	r2, [r3, #0]
 80072a4:	e005      	b.n	80072b2 <HAL_RCC_OscConfig+0x282>
 80072a6:	4b2e      	ldr	r3, [pc, #184]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	4b2d      	ldr	r3, [pc, #180]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80072ac:	4931      	ldr	r1, [pc, #196]	@ (8007374 <HAL_RCC_OscConfig+0x344>)
 80072ae:	400a      	ands	r2, r1
 80072b0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d014      	beq.n	80072e4 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072ba:	f7fe fe8b 	bl	8005fd4 <HAL_GetTick>
 80072be:	0003      	movs	r3, r0
 80072c0:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80072c2:	e008      	b.n	80072d6 <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80072c4:	f7fe fe86 	bl	8005fd4 <HAL_GetTick>
 80072c8:	0002      	movs	r2, r0
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	1ad3      	subs	r3, r2, r3
 80072ce:	2b64      	cmp	r3, #100	@ 0x64
 80072d0:	d901      	bls.n	80072d6 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 80072d2:	2303      	movs	r3, #3
 80072d4:	e2c9      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80072d6:	4b22      	ldr	r3, [pc, #136]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 80072d8:	681a      	ldr	r2, [r3, #0]
 80072da:	2380      	movs	r3, #128	@ 0x80
 80072dc:	029b      	lsls	r3, r3, #10
 80072de:	4013      	ands	r3, r2
 80072e0:	d0f0      	beq.n	80072c4 <HAL_RCC_OscConfig+0x294>
 80072e2:	e015      	b.n	8007310 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072e4:	f7fe fe76 	bl	8005fd4 <HAL_GetTick>
 80072e8:	0003      	movs	r3, r0
 80072ea:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80072ec:	e008      	b.n	8007300 <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80072ee:	f7fe fe71 	bl	8005fd4 <HAL_GetTick>
 80072f2:	0002      	movs	r2, r0
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	1ad3      	subs	r3, r2, r3
 80072f8:	2b64      	cmp	r3, #100	@ 0x64
 80072fa:	d901      	bls.n	8007300 <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 80072fc:	2303      	movs	r3, #3
 80072fe:	e2b4      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007300:	4b17      	ldr	r3, [pc, #92]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	2380      	movs	r3, #128	@ 0x80
 8007306:	029b      	lsls	r3, r3, #10
 8007308:	4013      	ands	r3, r2
 800730a:	d1f0      	bne.n	80072ee <HAL_RCC_OscConfig+0x2be>
 800730c:	e000      	b.n	8007310 <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800730e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2202      	movs	r2, #2
 8007316:	4013      	ands	r3, r2
 8007318:	d100      	bne.n	800731c <HAL_RCC_OscConfig+0x2ec>
 800731a:	e074      	b.n	8007406 <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	2b08      	cmp	r3, #8
 8007320:	d005      	beq.n	800732e <HAL_RCC_OscConfig+0x2fe>
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	2b18      	cmp	r3, #24
 8007326:	d129      	bne.n	800737c <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	2b02      	cmp	r3, #2
 800732c:	d126      	bne.n	800737c <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800732e:	4b0c      	ldr	r3, [pc, #48]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	2380      	movs	r3, #128	@ 0x80
 8007334:	00db      	lsls	r3, r3, #3
 8007336:	4013      	ands	r3, r2
 8007338:	d005      	beq.n	8007346 <HAL_RCC_OscConfig+0x316>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d101      	bne.n	8007346 <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 8007342:	2301      	movs	r3, #1
 8007344:	e291      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007346:	4b06      	ldr	r3, [pc, #24]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	4a0b      	ldr	r2, [pc, #44]	@ (8007378 <HAL_RCC_OscConfig+0x348>)
 800734c:	4013      	ands	r3, r2
 800734e:	0019      	movs	r1, r3
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	691b      	ldr	r3, [r3, #16]
 8007354:	061a      	lsls	r2, r3, #24
 8007356:	4b02      	ldr	r3, [pc, #8]	@ (8007360 <HAL_RCC_OscConfig+0x330>)
 8007358:	430a      	orrs	r2, r1
 800735a:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800735c:	e053      	b.n	8007406 <HAL_RCC_OscConfig+0x3d6>
 800735e:	46c0      	nop			@ (mov r8, r8)
 8007360:	40021000 	.word	0x40021000
 8007364:	ffff00ff 	.word	0xffff00ff
 8007368:	08010150 	.word	0x08010150
 800736c:	20000004 	.word	0x20000004
 8007370:	20000008 	.word	0x20000008
 8007374:	fffaffff 	.word	0xfffaffff
 8007378:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d026      	beq.n	80073d2 <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007384:	4bc7      	ldr	r3, [pc, #796]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	4bc6      	ldr	r3, [pc, #792]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 800738a:	2180      	movs	r1, #128	@ 0x80
 800738c:	0049      	lsls	r1, r1, #1
 800738e:	430a      	orrs	r2, r1
 8007390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007392:	f7fe fe1f 	bl	8005fd4 <HAL_GetTick>
 8007396:	0003      	movs	r3, r0
 8007398:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800739a:	e008      	b.n	80073ae <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800739c:	f7fe fe1a 	bl	8005fd4 <HAL_GetTick>
 80073a0:	0002      	movs	r2, r0
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	1ad3      	subs	r3, r2, r3
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d901      	bls.n	80073ae <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 80073aa:	2303      	movs	r3, #3
 80073ac:	e25d      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073ae:	4bbd      	ldr	r3, [pc, #756]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	2380      	movs	r3, #128	@ 0x80
 80073b4:	00db      	lsls	r3, r3, #3
 80073b6:	4013      	ands	r3, r2
 80073b8:	d0f0      	beq.n	800739c <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073ba:	4bba      	ldr	r3, [pc, #744]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	4aba      	ldr	r2, [pc, #744]	@ (80076a8 <HAL_RCC_OscConfig+0x678>)
 80073c0:	4013      	ands	r3, r2
 80073c2:	0019      	movs	r1, r3
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	691b      	ldr	r3, [r3, #16]
 80073c8:	061a      	lsls	r2, r3, #24
 80073ca:	4bb6      	ldr	r3, [pc, #728]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80073cc:	430a      	orrs	r2, r1
 80073ce:	605a      	str	r2, [r3, #4]
 80073d0:	e019      	b.n	8007406 <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80073d2:	4bb4      	ldr	r3, [pc, #720]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80073d4:	681a      	ldr	r2, [r3, #0]
 80073d6:	4bb3      	ldr	r3, [pc, #716]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80073d8:	49b4      	ldr	r1, [pc, #720]	@ (80076ac <HAL_RCC_OscConfig+0x67c>)
 80073da:	400a      	ands	r2, r1
 80073dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073de:	f7fe fdf9 	bl	8005fd4 <HAL_GetTick>
 80073e2:	0003      	movs	r3, r0
 80073e4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80073e6:	e008      	b.n	80073fa <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80073e8:	f7fe fdf4 	bl	8005fd4 <HAL_GetTick>
 80073ec:	0002      	movs	r2, r0
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	1ad3      	subs	r3, r2, r3
 80073f2:	2b02      	cmp	r3, #2
 80073f4:	d901      	bls.n	80073fa <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 80073f6:	2303      	movs	r3, #3
 80073f8:	e237      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80073fa:	4baa      	ldr	r3, [pc, #680]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	2380      	movs	r3, #128	@ 0x80
 8007400:	00db      	lsls	r3, r3, #3
 8007402:	4013      	ands	r3, r2
 8007404:	d1f0      	bne.n	80073e8 <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2208      	movs	r2, #8
 800740c:	4013      	ands	r3, r2
 800740e:	d051      	beq.n	80074b4 <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	695b      	ldr	r3, [r3, #20]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d031      	beq.n	800747c <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	699b      	ldr	r3, [r3, #24]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d108      	bne.n	8007432 <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8007420:	4aa0      	ldr	r2, [pc, #640]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007422:	2394      	movs	r3, #148	@ 0x94
 8007424:	58d3      	ldr	r3, [r2, r3]
 8007426:	499f      	ldr	r1, [pc, #636]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007428:	2204      	movs	r2, #4
 800742a:	4393      	bics	r3, r2
 800742c:	2294      	movs	r2, #148	@ 0x94
 800742e:	508b      	str	r3, [r1, r2]
 8007430:	e007      	b.n	8007442 <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8007432:	4a9c      	ldr	r2, [pc, #624]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007434:	2394      	movs	r3, #148	@ 0x94
 8007436:	58d3      	ldr	r3, [r2, r3]
 8007438:	499a      	ldr	r1, [pc, #616]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 800743a:	2204      	movs	r2, #4
 800743c:	4313      	orrs	r3, r2
 800743e:	2294      	movs	r2, #148	@ 0x94
 8007440:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007442:	4a98      	ldr	r2, [pc, #608]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007444:	2394      	movs	r3, #148	@ 0x94
 8007446:	58d3      	ldr	r3, [r2, r3]
 8007448:	4996      	ldr	r1, [pc, #600]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 800744a:	2201      	movs	r2, #1
 800744c:	4313      	orrs	r3, r2
 800744e:	2294      	movs	r2, #148	@ 0x94
 8007450:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007452:	f7fe fdbf 	bl	8005fd4 <HAL_GetTick>
 8007456:	0003      	movs	r3, r0
 8007458:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800745a:	e008      	b.n	800746e <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800745c:	f7fe fdba 	bl	8005fd4 <HAL_GetTick>
 8007460:	0002      	movs	r2, r0
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	1ad3      	subs	r3, r2, r3
 8007466:	2b11      	cmp	r3, #17
 8007468:	d901      	bls.n	800746e <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 800746a:	2303      	movs	r3, #3
 800746c:	e1fd      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800746e:	4a8d      	ldr	r2, [pc, #564]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007470:	2394      	movs	r3, #148	@ 0x94
 8007472:	58d3      	ldr	r3, [r2, r3]
 8007474:	2202      	movs	r2, #2
 8007476:	4013      	ands	r3, r2
 8007478:	d0f0      	beq.n	800745c <HAL_RCC_OscConfig+0x42c>
 800747a:	e01b      	b.n	80074b4 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800747c:	4a89      	ldr	r2, [pc, #548]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 800747e:	2394      	movs	r3, #148	@ 0x94
 8007480:	58d3      	ldr	r3, [r2, r3]
 8007482:	4988      	ldr	r1, [pc, #544]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007484:	2201      	movs	r2, #1
 8007486:	4393      	bics	r3, r2
 8007488:	2294      	movs	r2, #148	@ 0x94
 800748a:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800748c:	f7fe fda2 	bl	8005fd4 <HAL_GetTick>
 8007490:	0003      	movs	r3, r0
 8007492:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007494:	e008      	b.n	80074a8 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007496:	f7fe fd9d 	bl	8005fd4 <HAL_GetTick>
 800749a:	0002      	movs	r2, r0
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	1ad3      	subs	r3, r2, r3
 80074a0:	2b11      	cmp	r3, #17
 80074a2:	d901      	bls.n	80074a8 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 80074a4:	2303      	movs	r3, #3
 80074a6:	e1e0      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80074a8:	4a7e      	ldr	r2, [pc, #504]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80074aa:	2394      	movs	r3, #148	@ 0x94
 80074ac:	58d3      	ldr	r3, [r2, r3]
 80074ae:	2202      	movs	r2, #2
 80074b0:	4013      	ands	r3, r2
 80074b2:	d1f0      	bne.n	8007496 <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2204      	movs	r2, #4
 80074ba:	4013      	ands	r3, r2
 80074bc:	d100      	bne.n	80074c0 <HAL_RCC_OscConfig+0x490>
 80074be:	e10d      	b.n	80076dc <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074c0:	201f      	movs	r0, #31
 80074c2:	183b      	adds	r3, r7, r0
 80074c4:	2200      	movs	r2, #0
 80074c6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 80074c8:	4b76      	ldr	r3, [pc, #472]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80074ca:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80074cc:	2380      	movs	r3, #128	@ 0x80
 80074ce:	055b      	lsls	r3, r3, #21
 80074d0:	4013      	ands	r3, r2
 80074d2:	d110      	bne.n	80074f6 <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074d4:	4b73      	ldr	r3, [pc, #460]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80074d6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80074d8:	4b72      	ldr	r3, [pc, #456]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80074da:	2180      	movs	r1, #128	@ 0x80
 80074dc:	0549      	lsls	r1, r1, #21
 80074de:	430a      	orrs	r2, r1
 80074e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80074e2:	4b70      	ldr	r3, [pc, #448]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80074e4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80074e6:	2380      	movs	r3, #128	@ 0x80
 80074e8:	055b      	lsls	r3, r3, #21
 80074ea:	4013      	ands	r3, r2
 80074ec:	60bb      	str	r3, [r7, #8]
 80074ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80074f0:	183b      	adds	r3, r7, r0
 80074f2:	2201      	movs	r2, #1
 80074f4:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80074f6:	4b6e      	ldr	r3, [pc, #440]	@ (80076b0 <HAL_RCC_OscConfig+0x680>)
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	2380      	movs	r3, #128	@ 0x80
 80074fc:	005b      	lsls	r3, r3, #1
 80074fe:	4013      	ands	r3, r2
 8007500:	d11a      	bne.n	8007538 <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007502:	4b6b      	ldr	r3, [pc, #428]	@ (80076b0 <HAL_RCC_OscConfig+0x680>)
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	4b6a      	ldr	r3, [pc, #424]	@ (80076b0 <HAL_RCC_OscConfig+0x680>)
 8007508:	2180      	movs	r1, #128	@ 0x80
 800750a:	0049      	lsls	r1, r1, #1
 800750c:	430a      	orrs	r2, r1
 800750e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007510:	f7fe fd60 	bl	8005fd4 <HAL_GetTick>
 8007514:	0003      	movs	r3, r0
 8007516:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007518:	e008      	b.n	800752c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800751a:	f7fe fd5b 	bl	8005fd4 <HAL_GetTick>
 800751e:	0002      	movs	r2, r0
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	1ad3      	subs	r3, r2, r3
 8007524:	2b02      	cmp	r3, #2
 8007526:	d901      	bls.n	800752c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8007528:	2303      	movs	r3, #3
 800752a:	e19e      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800752c:	4b60      	ldr	r3, [pc, #384]	@ (80076b0 <HAL_RCC_OscConfig+0x680>)
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	2380      	movs	r3, #128	@ 0x80
 8007532:	005b      	lsls	r3, r3, #1
 8007534:	4013      	ands	r3, r2
 8007536:	d0f0      	beq.n	800751a <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	2201      	movs	r2, #1
 800753e:	4013      	ands	r3, r2
 8007540:	d01e      	beq.n	8007580 <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	2204      	movs	r2, #4
 8007548:	4013      	ands	r3, r2
 800754a:	d010      	beq.n	800756e <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800754c:	4a55      	ldr	r2, [pc, #340]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 800754e:	2390      	movs	r3, #144	@ 0x90
 8007550:	58d3      	ldr	r3, [r2, r3]
 8007552:	4954      	ldr	r1, [pc, #336]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007554:	2204      	movs	r2, #4
 8007556:	4313      	orrs	r3, r2
 8007558:	2290      	movs	r2, #144	@ 0x90
 800755a:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800755c:	4a51      	ldr	r2, [pc, #324]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 800755e:	2390      	movs	r3, #144	@ 0x90
 8007560:	58d3      	ldr	r3, [r2, r3]
 8007562:	4950      	ldr	r1, [pc, #320]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007564:	2201      	movs	r2, #1
 8007566:	4313      	orrs	r3, r2
 8007568:	2290      	movs	r2, #144	@ 0x90
 800756a:	508b      	str	r3, [r1, r2]
 800756c:	e018      	b.n	80075a0 <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800756e:	4a4d      	ldr	r2, [pc, #308]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007570:	2390      	movs	r3, #144	@ 0x90
 8007572:	58d3      	ldr	r3, [r2, r3]
 8007574:	494b      	ldr	r1, [pc, #300]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007576:	2201      	movs	r2, #1
 8007578:	4313      	orrs	r3, r2
 800757a:	2290      	movs	r2, #144	@ 0x90
 800757c:	508b      	str	r3, [r1, r2]
 800757e:	e00f      	b.n	80075a0 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007580:	4a48      	ldr	r2, [pc, #288]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007582:	2390      	movs	r3, #144	@ 0x90
 8007584:	58d3      	ldr	r3, [r2, r3]
 8007586:	4947      	ldr	r1, [pc, #284]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007588:	2201      	movs	r2, #1
 800758a:	4393      	bics	r3, r2
 800758c:	2290      	movs	r2, #144	@ 0x90
 800758e:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007590:	4a44      	ldr	r2, [pc, #272]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007592:	2390      	movs	r3, #144	@ 0x90
 8007594:	58d3      	ldr	r3, [r2, r3]
 8007596:	4943      	ldr	r1, [pc, #268]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007598:	2204      	movs	r2, #4
 800759a:	4393      	bics	r3, r2
 800759c:	2290      	movs	r2, #144	@ 0x90
 800759e:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	689b      	ldr	r3, [r3, #8]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d04f      	beq.n	8007648 <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075a8:	f7fe fd14 	bl	8005fd4 <HAL_GetTick>
 80075ac:	0003      	movs	r3, r0
 80075ae:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075b0:	e009      	b.n	80075c6 <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075b2:	f7fe fd0f 	bl	8005fd4 <HAL_GetTick>
 80075b6:	0002      	movs	r2, r0
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	1ad3      	subs	r3, r2, r3
 80075bc:	4a3d      	ldr	r2, [pc, #244]	@ (80076b4 <HAL_RCC_OscConfig+0x684>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d901      	bls.n	80075c6 <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 80075c2:	2303      	movs	r3, #3
 80075c4:	e151      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075c6:	4a37      	ldr	r2, [pc, #220]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80075c8:	2390      	movs	r3, #144	@ 0x90
 80075ca:	58d3      	ldr	r3, [r2, r3]
 80075cc:	2202      	movs	r2, #2
 80075ce:	4013      	ands	r3, r2
 80075d0:	d0ef      	beq.n	80075b2 <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	2280      	movs	r2, #128	@ 0x80
 80075d8:	4013      	ands	r3, r2
 80075da:	d01a      	beq.n	8007612 <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80075dc:	4a31      	ldr	r2, [pc, #196]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80075de:	2390      	movs	r3, #144	@ 0x90
 80075e0:	58d3      	ldr	r3, [r2, r3]
 80075e2:	4930      	ldr	r1, [pc, #192]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 80075e4:	2280      	movs	r2, #128	@ 0x80
 80075e6:	4313      	orrs	r3, r2
 80075e8:	2290      	movs	r2, #144	@ 0x90
 80075ea:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80075ec:	e009      	b.n	8007602 <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075ee:	f7fe fcf1 	bl	8005fd4 <HAL_GetTick>
 80075f2:	0002      	movs	r2, r0
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	1ad3      	subs	r3, r2, r3
 80075f8:	4a2e      	ldr	r2, [pc, #184]	@ (80076b4 <HAL_RCC_OscConfig+0x684>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d901      	bls.n	8007602 <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e133      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007602:	4a28      	ldr	r2, [pc, #160]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007604:	2390      	movs	r3, #144	@ 0x90
 8007606:	58d2      	ldr	r2, [r2, r3]
 8007608:	2380      	movs	r3, #128	@ 0x80
 800760a:	011b      	lsls	r3, r3, #4
 800760c:	4013      	ands	r3, r2
 800760e:	d0ee      	beq.n	80075ee <HAL_RCC_OscConfig+0x5be>
 8007610:	e059      	b.n	80076c6 <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007612:	4a24      	ldr	r2, [pc, #144]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007614:	2390      	movs	r3, #144	@ 0x90
 8007616:	58d3      	ldr	r3, [r2, r3]
 8007618:	4922      	ldr	r1, [pc, #136]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 800761a:	2280      	movs	r2, #128	@ 0x80
 800761c:	4393      	bics	r3, r2
 800761e:	2290      	movs	r2, #144	@ 0x90
 8007620:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007622:	e009      	b.n	8007638 <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007624:	f7fe fcd6 	bl	8005fd4 <HAL_GetTick>
 8007628:	0002      	movs	r2, r0
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	1ad3      	subs	r3, r2, r3
 800762e:	4a21      	ldr	r2, [pc, #132]	@ (80076b4 <HAL_RCC_OscConfig+0x684>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d901      	bls.n	8007638 <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 8007634:	2303      	movs	r3, #3
 8007636:	e118      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007638:	4a1a      	ldr	r2, [pc, #104]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 800763a:	2390      	movs	r3, #144	@ 0x90
 800763c:	58d2      	ldr	r2, [r2, r3]
 800763e:	2380      	movs	r3, #128	@ 0x80
 8007640:	011b      	lsls	r3, r3, #4
 8007642:	4013      	ands	r3, r2
 8007644:	d1ee      	bne.n	8007624 <HAL_RCC_OscConfig+0x5f4>
 8007646:	e03e      	b.n	80076c6 <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007648:	f7fe fcc4 	bl	8005fd4 <HAL_GetTick>
 800764c:	0003      	movs	r3, r0
 800764e:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007650:	e009      	b.n	8007666 <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007652:	f7fe fcbf 	bl	8005fd4 <HAL_GetTick>
 8007656:	0002      	movs	r2, r0
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	1ad3      	subs	r3, r2, r3
 800765c:	4a15      	ldr	r2, [pc, #84]	@ (80076b4 <HAL_RCC_OscConfig+0x684>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d901      	bls.n	8007666 <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 8007662:	2303      	movs	r3, #3
 8007664:	e101      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007666:	4a0f      	ldr	r2, [pc, #60]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007668:	2390      	movs	r3, #144	@ 0x90
 800766a:	58d3      	ldr	r3, [r2, r3]
 800766c:	2202      	movs	r2, #2
 800766e:	4013      	ands	r3, r2
 8007670:	d1ef      	bne.n	8007652 <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8007672:	4a0c      	ldr	r2, [pc, #48]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007674:	2390      	movs	r3, #144	@ 0x90
 8007676:	58d3      	ldr	r3, [r2, r3]
 8007678:	2280      	movs	r2, #128	@ 0x80
 800767a:	4013      	ands	r3, r2
 800767c:	d023      	beq.n	80076c6 <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800767e:	4a09      	ldr	r2, [pc, #36]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007680:	2390      	movs	r3, #144	@ 0x90
 8007682:	58d3      	ldr	r3, [r2, r3]
 8007684:	4907      	ldr	r1, [pc, #28]	@ (80076a4 <HAL_RCC_OscConfig+0x674>)
 8007686:	2280      	movs	r2, #128	@ 0x80
 8007688:	4393      	bics	r3, r2
 800768a:	2290      	movs	r2, #144	@ 0x90
 800768c:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800768e:	e013      	b.n	80076b8 <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007690:	f7fe fca0 	bl	8005fd4 <HAL_GetTick>
 8007694:	0002      	movs	r2, r0
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	1ad3      	subs	r3, r2, r3
 800769a:	4a06      	ldr	r2, [pc, #24]	@ (80076b4 <HAL_RCC_OscConfig+0x684>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d90b      	bls.n	80076b8 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 80076a0:	2303      	movs	r3, #3
 80076a2:	e0e2      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
 80076a4:	40021000 	.word	0x40021000
 80076a8:	80ffffff 	.word	0x80ffffff
 80076ac:	fffffeff 	.word	0xfffffeff
 80076b0:	40007000 	.word	0x40007000
 80076b4:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80076b8:	4a6e      	ldr	r2, [pc, #440]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 80076ba:	2390      	movs	r3, #144	@ 0x90
 80076bc:	58d2      	ldr	r2, [r2, r3]
 80076be:	2380      	movs	r3, #128	@ 0x80
 80076c0:	011b      	lsls	r3, r3, #4
 80076c2:	4013      	ands	r3, r2
 80076c4:	d1e4      	bne.n	8007690 <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80076c6:	231f      	movs	r3, #31
 80076c8:	18fb      	adds	r3, r7, r3
 80076ca:	781b      	ldrb	r3, [r3, #0]
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d105      	bne.n	80076dc <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076d0:	4b68      	ldr	r3, [pc, #416]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 80076d2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80076d4:	4b67      	ldr	r3, [pc, #412]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 80076d6:	4968      	ldr	r1, [pc, #416]	@ (8007878 <HAL_RCC_OscConfig+0x848>)
 80076d8:	400a      	ands	r2, r1
 80076da:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	2220      	movs	r2, #32
 80076e2:	4013      	ands	r3, r2
 80076e4:	d03c      	beq.n	8007760 <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d01c      	beq.n	8007728 <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80076ee:	4a61      	ldr	r2, [pc, #388]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 80076f0:	2398      	movs	r3, #152	@ 0x98
 80076f2:	58d3      	ldr	r3, [r2, r3]
 80076f4:	495f      	ldr	r1, [pc, #380]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 80076f6:	2201      	movs	r2, #1
 80076f8:	4313      	orrs	r3, r2
 80076fa:	2298      	movs	r2, #152	@ 0x98
 80076fc:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076fe:	f7fe fc69 	bl	8005fd4 <HAL_GetTick>
 8007702:	0003      	movs	r3, r0
 8007704:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007706:	e008      	b.n	800771a <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007708:	f7fe fc64 	bl	8005fd4 <HAL_GetTick>
 800770c:	0002      	movs	r2, r0
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	1ad3      	subs	r3, r2, r3
 8007712:	2b02      	cmp	r3, #2
 8007714:	d901      	bls.n	800771a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 8007716:	2303      	movs	r3, #3
 8007718:	e0a7      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800771a:	4a56      	ldr	r2, [pc, #344]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 800771c:	2398      	movs	r3, #152	@ 0x98
 800771e:	58d3      	ldr	r3, [r2, r3]
 8007720:	2202      	movs	r2, #2
 8007722:	4013      	ands	r3, r2
 8007724:	d0f0      	beq.n	8007708 <HAL_RCC_OscConfig+0x6d8>
 8007726:	e01b      	b.n	8007760 <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007728:	4a52      	ldr	r2, [pc, #328]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 800772a:	2398      	movs	r3, #152	@ 0x98
 800772c:	58d3      	ldr	r3, [r2, r3]
 800772e:	4951      	ldr	r1, [pc, #324]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 8007730:	2201      	movs	r2, #1
 8007732:	4393      	bics	r3, r2
 8007734:	2298      	movs	r2, #152	@ 0x98
 8007736:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007738:	f7fe fc4c 	bl	8005fd4 <HAL_GetTick>
 800773c:	0003      	movs	r3, r0
 800773e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8007740:	e008      	b.n	8007754 <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007742:	f7fe fc47 	bl	8005fd4 <HAL_GetTick>
 8007746:	0002      	movs	r2, r0
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	1ad3      	subs	r3, r2, r3
 800774c:	2b02      	cmp	r3, #2
 800774e:	d901      	bls.n	8007754 <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 8007750:	2303      	movs	r3, #3
 8007752:	e08a      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8007754:	4a47      	ldr	r2, [pc, #284]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 8007756:	2398      	movs	r3, #152	@ 0x98
 8007758:	58d3      	ldr	r3, [r2, r3]
 800775a:	2202      	movs	r2, #2
 800775c:	4013      	ands	r3, r2
 800775e:	d1f0      	bne.n	8007742 <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007764:	2b00      	cmp	r3, #0
 8007766:	d100      	bne.n	800776a <HAL_RCC_OscConfig+0x73a>
 8007768:	e07e      	b.n	8007868 <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800776a:	4b42      	ldr	r3, [pc, #264]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	2238      	movs	r2, #56	@ 0x38
 8007770:	4013      	ands	r3, r2
 8007772:	2b18      	cmp	r3, #24
 8007774:	d100      	bne.n	8007778 <HAL_RCC_OscConfig+0x748>
 8007776:	e075      	b.n	8007864 <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800777c:	2b02      	cmp	r3, #2
 800777e:	d156      	bne.n	800782e <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007780:	4b3c      	ldr	r3, [pc, #240]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 8007782:	681a      	ldr	r2, [r3, #0]
 8007784:	4b3b      	ldr	r3, [pc, #236]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 8007786:	493d      	ldr	r1, [pc, #244]	@ (800787c <HAL_RCC_OscConfig+0x84c>)
 8007788:	400a      	ands	r2, r1
 800778a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800778c:	f7fe fc22 	bl	8005fd4 <HAL_GetTick>
 8007790:	0003      	movs	r3, r0
 8007792:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007794:	e008      	b.n	80077a8 <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007796:	f7fe fc1d 	bl	8005fd4 <HAL_GetTick>
 800779a:	0002      	movs	r2, r0
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	1ad3      	subs	r3, r2, r3
 80077a0:	2b02      	cmp	r3, #2
 80077a2:	d901      	bls.n	80077a8 <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 80077a4:	2303      	movs	r3, #3
 80077a6:	e060      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077a8:	4b32      	ldr	r3, [pc, #200]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	2380      	movs	r3, #128	@ 0x80
 80077ae:	049b      	lsls	r3, r3, #18
 80077b0:	4013      	ands	r3, r2
 80077b2:	d1f0      	bne.n	8007796 <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80077b4:	4b2f      	ldr	r3, [pc, #188]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	4a31      	ldr	r2, [pc, #196]	@ (8007880 <HAL_RCC_OscConfig+0x850>)
 80077ba:	4013      	ands	r3, r2
 80077bc:	0019      	movs	r1, r3
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077c6:	431a      	orrs	r2, r3
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077cc:	021b      	lsls	r3, r3, #8
 80077ce:	431a      	orrs	r2, r3
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077d4:	431a      	orrs	r2, r3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077da:	431a      	orrs	r2, r3
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077e0:	431a      	orrs	r2, r3
 80077e2:	4b24      	ldr	r3, [pc, #144]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 80077e4:	430a      	orrs	r2, r1
 80077e6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 80077e8:	4b22      	ldr	r3, [pc, #136]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 80077ea:	68da      	ldr	r2, [r3, #12]
 80077ec:	4b21      	ldr	r3, [pc, #132]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 80077ee:	2180      	movs	r1, #128	@ 0x80
 80077f0:	0549      	lsls	r1, r1, #21
 80077f2:	430a      	orrs	r2, r1
 80077f4:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80077f6:	4b1f      	ldr	r3, [pc, #124]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 80077f8:	681a      	ldr	r2, [r3, #0]
 80077fa:	4b1e      	ldr	r3, [pc, #120]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 80077fc:	2180      	movs	r1, #128	@ 0x80
 80077fe:	0449      	lsls	r1, r1, #17
 8007800:	430a      	orrs	r2, r1
 8007802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007804:	f7fe fbe6 	bl	8005fd4 <HAL_GetTick>
 8007808:	0003      	movs	r3, r0
 800780a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800780c:	e008      	b.n	8007820 <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800780e:	f7fe fbe1 	bl	8005fd4 <HAL_GetTick>
 8007812:	0002      	movs	r2, r0
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	1ad3      	subs	r3, r2, r3
 8007818:	2b02      	cmp	r3, #2
 800781a:	d901      	bls.n	8007820 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 800781c:	2303      	movs	r3, #3
 800781e:	e024      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007820:	4b14      	ldr	r3, [pc, #80]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	2380      	movs	r3, #128	@ 0x80
 8007826:	049b      	lsls	r3, r3, #18
 8007828:	4013      	ands	r3, r2
 800782a:	d0f0      	beq.n	800780e <HAL_RCC_OscConfig+0x7de>
 800782c:	e01c      	b.n	8007868 <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800782e:	4b11      	ldr	r3, [pc, #68]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	4b10      	ldr	r3, [pc, #64]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 8007834:	4911      	ldr	r1, [pc, #68]	@ (800787c <HAL_RCC_OscConfig+0x84c>)
 8007836:	400a      	ands	r2, r1
 8007838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800783a:	f7fe fbcb 	bl	8005fd4 <HAL_GetTick>
 800783e:	0003      	movs	r3, r0
 8007840:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007842:	e008      	b.n	8007856 <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007844:	f7fe fbc6 	bl	8005fd4 <HAL_GetTick>
 8007848:	0002      	movs	r2, r0
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	2b02      	cmp	r3, #2
 8007850:	d901      	bls.n	8007856 <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 8007852:	2303      	movs	r3, #3
 8007854:	e009      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007856:	4b07      	ldr	r3, [pc, #28]	@ (8007874 <HAL_RCC_OscConfig+0x844>)
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	2380      	movs	r3, #128	@ 0x80
 800785c:	049b      	lsls	r3, r3, #18
 800785e:	4013      	ands	r3, r2
 8007860:	d1f0      	bne.n	8007844 <HAL_RCC_OscConfig+0x814>
 8007862:	e001      	b.n	8007868 <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	e000      	b.n	800786a <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 8007868:	2300      	movs	r3, #0
}
 800786a:	0018      	movs	r0, r3
 800786c:	46bd      	mov	sp, r7
 800786e:	b008      	add	sp, #32
 8007870:	bdb0      	pop	{r4, r5, r7, pc}
 8007872:	46c0      	nop			@ (mov r8, r8)
 8007874:	40021000 	.word	0x40021000
 8007878:	efffffff 	.word	0xefffffff
 800787c:	feffffff 	.word	0xfeffffff
 8007880:	11c1808c 	.word	0x11c1808c

08007884 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 8007884:	b5b0      	push	{r4, r5, r7, lr}
 8007886:	b084      	sub	sp, #16
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800788e:	4b6c      	ldr	r3, [pc, #432]	@ (8007a40 <HAL_RCC_ClockConfig+0x1bc>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	2207      	movs	r2, #7
 8007894:	4013      	ands	r3, r2
 8007896:	683a      	ldr	r2, [r7, #0]
 8007898:	429a      	cmp	r2, r3
 800789a:	d911      	bls.n	80078c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800789c:	4b68      	ldr	r3, [pc, #416]	@ (8007a40 <HAL_RCC_ClockConfig+0x1bc>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	2207      	movs	r2, #7
 80078a2:	4393      	bics	r3, r2
 80078a4:	0019      	movs	r1, r3
 80078a6:	4b66      	ldr	r3, [pc, #408]	@ (8007a40 <HAL_RCC_ClockConfig+0x1bc>)
 80078a8:	683a      	ldr	r2, [r7, #0]
 80078aa:	430a      	orrs	r2, r1
 80078ac:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078ae:	4b64      	ldr	r3, [pc, #400]	@ (8007a40 <HAL_RCC_ClockConfig+0x1bc>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2207      	movs	r2, #7
 80078b4:	4013      	ands	r3, r2
 80078b6:	683a      	ldr	r2, [r7, #0]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d001      	beq.n	80078c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80078bc:	2301      	movs	r3, #1
 80078be:	e0bb      	b.n	8007a38 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2201      	movs	r2, #1
 80078c6:	4013      	ands	r3, r2
 80078c8:	d100      	bne.n	80078cc <HAL_RCC_ClockConfig+0x48>
 80078ca:	e064      	b.n	8007996 <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	685b      	ldr	r3, [r3, #4]
 80078d0:	2b03      	cmp	r3, #3
 80078d2:	d107      	bne.n	80078e4 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80078d4:	4b5b      	ldr	r3, [pc, #364]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	2380      	movs	r3, #128	@ 0x80
 80078da:	049b      	lsls	r3, r3, #18
 80078dc:	4013      	ands	r3, r2
 80078de:	d138      	bne.n	8007952 <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	e0a9      	b.n	8007a38 <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	2b02      	cmp	r3, #2
 80078ea:	d107      	bne.n	80078fc <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80078ec:	4b55      	ldr	r3, [pc, #340]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	2380      	movs	r3, #128	@ 0x80
 80078f2:	029b      	lsls	r3, r3, #10
 80078f4:	4013      	ands	r3, r2
 80078f6:	d12c      	bne.n	8007952 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	e09d      	b.n	8007a38 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d106      	bne.n	8007912 <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007904:	4b4f      	ldr	r3, [pc, #316]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	2202      	movs	r2, #2
 800790a:	4013      	ands	r3, r2
 800790c:	d121      	bne.n	8007952 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	e092      	b.n	8007a38 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	2b01      	cmp	r3, #1
 8007918:	d107      	bne.n	800792a <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800791a:	4b4a      	ldr	r3, [pc, #296]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 800791c:	681a      	ldr	r2, [r3, #0]
 800791e:	2380      	movs	r3, #128	@ 0x80
 8007920:	00db      	lsls	r3, r3, #3
 8007922:	4013      	ands	r3, r2
 8007924:	d115      	bne.n	8007952 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	e086      	b.n	8007a38 <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	2b04      	cmp	r3, #4
 8007930:	d107      	bne.n	8007942 <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007932:	4a44      	ldr	r2, [pc, #272]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 8007934:	2394      	movs	r3, #148	@ 0x94
 8007936:	58d3      	ldr	r3, [r2, r3]
 8007938:	2202      	movs	r2, #2
 800793a:	4013      	ands	r3, r2
 800793c:	d109      	bne.n	8007952 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	e07a      	b.n	8007a38 <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007942:	4a40      	ldr	r2, [pc, #256]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 8007944:	2390      	movs	r3, #144	@ 0x90
 8007946:	58d3      	ldr	r3, [r2, r3]
 8007948:	2202      	movs	r2, #2
 800794a:	4013      	ands	r3, r2
 800794c:	d101      	bne.n	8007952 <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	e072      	b.n	8007a38 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007952:	4b3c      	ldr	r3, [pc, #240]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	2207      	movs	r2, #7
 8007958:	4393      	bics	r3, r2
 800795a:	0019      	movs	r1, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	685a      	ldr	r2, [r3, #4]
 8007960:	4b38      	ldr	r3, [pc, #224]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 8007962:	430a      	orrs	r2, r1
 8007964:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007966:	f7fe fb35 	bl	8005fd4 <HAL_GetTick>
 800796a:	0003      	movs	r3, r0
 800796c:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800796e:	e009      	b.n	8007984 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007970:	f7fe fb30 	bl	8005fd4 <HAL_GetTick>
 8007974:	0002      	movs	r2, r0
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	1ad3      	subs	r3, r2, r3
 800797a:	4a33      	ldr	r2, [pc, #204]	@ (8007a48 <HAL_RCC_ClockConfig+0x1c4>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d901      	bls.n	8007984 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 8007980:	2303      	movs	r3, #3
 8007982:	e059      	b.n	8007a38 <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007984:	4b2f      	ldr	r3, [pc, #188]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	2238      	movs	r2, #56	@ 0x38
 800798a:	401a      	ands	r2, r3
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	00db      	lsls	r3, r3, #3
 8007992:	429a      	cmp	r2, r3
 8007994:	d1ec      	bne.n	8007970 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	2202      	movs	r2, #2
 800799c:	4013      	ands	r3, r2
 800799e:	d009      	beq.n	80079b4 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079a0:	4b28      	ldr	r3, [pc, #160]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	4a29      	ldr	r2, [pc, #164]	@ (8007a4c <HAL_RCC_ClockConfig+0x1c8>)
 80079a6:	4013      	ands	r3, r2
 80079a8:	0019      	movs	r1, r3
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	689a      	ldr	r2, [r3, #8]
 80079ae:	4b25      	ldr	r3, [pc, #148]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 80079b0:	430a      	orrs	r2, r1
 80079b2:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80079b4:	4b22      	ldr	r3, [pc, #136]	@ (8007a40 <HAL_RCC_ClockConfig+0x1bc>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	2207      	movs	r2, #7
 80079ba:	4013      	ands	r3, r2
 80079bc:	683a      	ldr	r2, [r7, #0]
 80079be:	429a      	cmp	r2, r3
 80079c0:	d211      	bcs.n	80079e6 <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079c2:	4b1f      	ldr	r3, [pc, #124]	@ (8007a40 <HAL_RCC_ClockConfig+0x1bc>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	2207      	movs	r2, #7
 80079c8:	4393      	bics	r3, r2
 80079ca:	0019      	movs	r1, r3
 80079cc:	4b1c      	ldr	r3, [pc, #112]	@ (8007a40 <HAL_RCC_ClockConfig+0x1bc>)
 80079ce:	683a      	ldr	r2, [r7, #0]
 80079d0:	430a      	orrs	r2, r1
 80079d2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079d4:	4b1a      	ldr	r3, [pc, #104]	@ (8007a40 <HAL_RCC_ClockConfig+0x1bc>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	2207      	movs	r2, #7
 80079da:	4013      	ands	r3, r2
 80079dc:	683a      	ldr	r2, [r7, #0]
 80079de:	429a      	cmp	r2, r3
 80079e0:	d001      	beq.n	80079e6 <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 80079e2:	2301      	movs	r3, #1
 80079e4:	e028      	b.n	8007a38 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	2204      	movs	r2, #4
 80079ec:	4013      	ands	r3, r2
 80079ee:	d009      	beq.n	8007a04 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80079f0:	4b14      	ldr	r3, [pc, #80]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	4a16      	ldr	r2, [pc, #88]	@ (8007a50 <HAL_RCC_ClockConfig+0x1cc>)
 80079f6:	4013      	ands	r3, r2
 80079f8:	0019      	movs	r1, r3
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	68da      	ldr	r2, [r3, #12]
 80079fe:	4b11      	ldr	r3, [pc, #68]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 8007a00:	430a      	orrs	r2, r1
 8007a02:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8007a04:	f000 f82a 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 8007a08:	0001      	movs	r1, r0
 8007a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8007a44 <HAL_RCC_ClockConfig+0x1c0>)
 8007a0c:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007a0e:	0a1b      	lsrs	r3, r3, #8
 8007a10:	220f      	movs	r2, #15
 8007a12:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8007a14:	4a0f      	ldr	r2, [pc, #60]	@ (8007a54 <HAL_RCC_ClockConfig+0x1d0>)
 8007a16:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007a18:	001a      	movs	r2, r3
 8007a1a:	231f      	movs	r3, #31
 8007a1c:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8007a1e:	000a      	movs	r2, r1
 8007a20:	40da      	lsrs	r2, r3
 8007a22:	4b0d      	ldr	r3, [pc, #52]	@ (8007a58 <HAL_RCC_ClockConfig+0x1d4>)
 8007a24:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 8007a26:	250b      	movs	r5, #11
 8007a28:	197c      	adds	r4, r7, r5
 8007a2a:	2003      	movs	r0, #3
 8007a2c:	f7fe fa78 	bl	8005f20 <HAL_InitTick>
 8007a30:	0003      	movs	r3, r0
 8007a32:	7023      	strb	r3, [r4, #0]

  return halstatus;
 8007a34:	197b      	adds	r3, r7, r5
 8007a36:	781b      	ldrb	r3, [r3, #0]
}
 8007a38:	0018      	movs	r0, r3
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	b004      	add	sp, #16
 8007a3e:	bdb0      	pop	{r4, r5, r7, pc}
 8007a40:	40022000 	.word	0x40022000
 8007a44:	40021000 	.word	0x40021000
 8007a48:	00001388 	.word	0x00001388
 8007a4c:	fffff0ff 	.word	0xfffff0ff
 8007a50:	ffff8fff 	.word	0xffff8fff
 8007a54:	08010150 	.word	0x08010150
 8007a58:	20000004 	.word	0x20000004

08007a5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b08a      	sub	sp, #40	@ 0x28
 8007a60:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8007a62:	2300      	movs	r3, #0
 8007a64:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 8007a66:	2300      	movs	r3, #0
 8007a68:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a6a:	4b46      	ldr	r3, [pc, #280]	@ (8007b84 <HAL_RCC_GetSysClockFreq+0x128>)
 8007a6c:	689b      	ldr	r3, [r3, #8]
 8007a6e:	2238      	movs	r2, #56	@ 0x38
 8007a70:	4013      	ands	r3, r2
 8007a72:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007a74:	4b43      	ldr	r3, [pc, #268]	@ (8007b84 <HAL_RCC_GetSysClockFreq+0x128>)
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	2203      	movs	r2, #3
 8007a7a:	4013      	ands	r3, r2
 8007a7c:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d005      	beq.n	8007a90 <HAL_RCC_GetSysClockFreq+0x34>
 8007a84:	69bb      	ldr	r3, [r7, #24]
 8007a86:	2b18      	cmp	r3, #24
 8007a88:	d125      	bne.n	8007ad6 <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d122      	bne.n	8007ad6 <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007a90:	4b3c      	ldr	r3, [pc, #240]	@ (8007b84 <HAL_RCC_GetSysClockFreq+0x128>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	2208      	movs	r2, #8
 8007a96:	4013      	ands	r3, r2
 8007a98:	d107      	bne.n	8007aaa <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 8007a9a:	4a3a      	ldr	r2, [pc, #232]	@ (8007b84 <HAL_RCC_GetSysClockFreq+0x128>)
 8007a9c:	2394      	movs	r3, #148	@ 0x94
 8007a9e:	58d3      	ldr	r3, [r2, r3]
 8007aa0:	0a1b      	lsrs	r3, r3, #8
 8007aa2:	220f      	movs	r2, #15
 8007aa4:	4013      	ands	r3, r2
 8007aa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007aa8:	e005      	b.n	8007ab6 <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007aaa:	4b36      	ldr	r3, [pc, #216]	@ (8007b84 <HAL_RCC_GetSysClockFreq+0x128>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	091b      	lsrs	r3, r3, #4
 8007ab0:	220f      	movs	r2, #15
 8007ab2:	4013      	ands	r3, r2
 8007ab4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 8007ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab8:	2b0b      	cmp	r3, #11
 8007aba:	d901      	bls.n	8007ac0 <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 8007abc:	2300      	movs	r3, #0
 8007abe:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 8007ac0:	4b31      	ldr	r3, [pc, #196]	@ (8007b88 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007ac2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ac4:	0092      	lsls	r2, r2, #2
 8007ac6:	58d3      	ldr	r3, [r2, r3]
 8007ac8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007aca:	69bb      	ldr	r3, [r7, #24]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d11b      	bne.n	8007b08 <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007ad4:	e018      	b.n	8007b08 <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007ad6:	69bb      	ldr	r3, [r7, #24]
 8007ad8:	2b08      	cmp	r3, #8
 8007ada:	d102      	bne.n	8007ae2 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007adc:	4b2b      	ldr	r3, [pc, #172]	@ (8007b8c <HAL_RCC_GetSysClockFreq+0x130>)
 8007ade:	623b      	str	r3, [r7, #32]
 8007ae0:	e012      	b.n	8007b08 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	2b10      	cmp	r3, #16
 8007ae6:	d102      	bne.n	8007aee <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007ae8:	4b29      	ldr	r3, [pc, #164]	@ (8007b90 <HAL_RCC_GetSysClockFreq+0x134>)
 8007aea:	623b      	str	r3, [r7, #32]
 8007aec:	e00c      	b.n	8007b08 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007aee:	69bb      	ldr	r3, [r7, #24]
 8007af0:	2b20      	cmp	r3, #32
 8007af2:	d103      	bne.n	8007afc <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8007af4:	23fa      	movs	r3, #250	@ 0xfa
 8007af6:	01db      	lsls	r3, r3, #7
 8007af8:	623b      	str	r3, [r7, #32]
 8007afa:	e005      	b.n	8007b08 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	2b28      	cmp	r3, #40	@ 0x28
 8007b00:	d102      	bne.n	8007b08 <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8007b02:	2380      	movs	r3, #128	@ 0x80
 8007b04:	021b      	lsls	r3, r3, #8
 8007b06:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007b08:	69bb      	ldr	r3, [r7, #24]
 8007b0a:	2b18      	cmp	r3, #24
 8007b0c:	d135      	bne.n	8007b7a <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007b0e:	4b1d      	ldr	r3, [pc, #116]	@ (8007b84 <HAL_RCC_GetSysClockFreq+0x128>)
 8007b10:	68db      	ldr	r3, [r3, #12]
 8007b12:	2203      	movs	r2, #3
 8007b14:	4013      	ands	r3, r2
 8007b16:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007b18:	4b1a      	ldr	r3, [pc, #104]	@ (8007b84 <HAL_RCC_GetSysClockFreq+0x128>)
 8007b1a:	68db      	ldr	r3, [r3, #12]
 8007b1c:	091b      	lsrs	r3, r3, #4
 8007b1e:	2207      	movs	r2, #7
 8007b20:	4013      	ands	r3, r2
 8007b22:	3301      	adds	r3, #1
 8007b24:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d003      	beq.n	8007b34 <HAL_RCC_GetSysClockFreq+0xd8>
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	2b03      	cmp	r3, #3
 8007b30:	d003      	beq.n	8007b3a <HAL_RCC_GetSysClockFreq+0xde>
 8007b32:	e005      	b.n	8007b40 <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 8007b34:	4b15      	ldr	r3, [pc, #84]	@ (8007b8c <HAL_RCC_GetSysClockFreq+0x130>)
 8007b36:	61fb      	str	r3, [r7, #28]
        break;
 8007b38:	e005      	b.n	8007b46 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 8007b3a:	4b15      	ldr	r3, [pc, #84]	@ (8007b90 <HAL_RCC_GetSysClockFreq+0x134>)
 8007b3c:	61fb      	str	r3, [r7, #28]
        break;
 8007b3e:	e002      	b.n	8007b46 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 8007b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b42:	61fb      	str	r3, [r7, #28]
        break;
 8007b44:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 8007b46:	4b0f      	ldr	r3, [pc, #60]	@ (8007b84 <HAL_RCC_GetSysClockFreq+0x128>)
 8007b48:	68db      	ldr	r3, [r3, #12]
 8007b4a:	0a1b      	lsrs	r3, r3, #8
 8007b4c:	227f      	movs	r2, #127	@ 0x7f
 8007b4e:	4013      	ands	r3, r2
 8007b50:	69fa      	ldr	r2, [r7, #28]
 8007b52:	4353      	muls	r3, r2
 8007b54:	68f9      	ldr	r1, [r7, #12]
 8007b56:	0018      	movs	r0, r3
 8007b58:	f7f8 faf2 	bl	8000140 <__udivsi3>
 8007b5c:	0003      	movs	r3, r0
 8007b5e:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8007b60:	4b08      	ldr	r3, [pc, #32]	@ (8007b84 <HAL_RCC_GetSysClockFreq+0x128>)
 8007b62:	68db      	ldr	r3, [r3, #12]
 8007b64:	0f5b      	lsrs	r3, r3, #29
 8007b66:	2207      	movs	r2, #7
 8007b68:	4013      	ands	r3, r2
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8007b6e:	6879      	ldr	r1, [r7, #4]
 8007b70:	68b8      	ldr	r0, [r7, #8]
 8007b72:	f7f8 fae5 	bl	8000140 <__udivsi3>
 8007b76:	0003      	movs	r3, r0
 8007b78:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8007b7a:	6a3b      	ldr	r3, [r7, #32]
}
 8007b7c:	0018      	movs	r0, r3
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	b00a      	add	sp, #40	@ 0x28
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	40021000 	.word	0x40021000
 8007b88:	08010168 	.word	0x08010168
 8007b8c:	00f42400 	.word	0x00f42400
 8007b90:	003d0900 	.word	0x003d0900

08007b94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b98:	4b02      	ldr	r3, [pc, #8]	@ (8007ba4 <HAL_RCC_GetHCLKFreq+0x10>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
}
 8007b9c:	0018      	movs	r0, r3
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	46c0      	nop			@ (mov r8, r8)
 8007ba4:	20000004 	.word	0x20000004

08007ba8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos] & 0x1FU));
 8007bac:	f7ff fff2 	bl	8007b94 <HAL_RCC_GetHCLKFreq>
 8007bb0:	0001      	movs	r1, r0
 8007bb2:	4b07      	ldr	r3, [pc, #28]	@ (8007bd0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	0b1b      	lsrs	r3, r3, #12
 8007bb8:	2207      	movs	r2, #7
 8007bba:	4013      	ands	r3, r2
 8007bbc:	4a05      	ldr	r2, [pc, #20]	@ (8007bd4 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8007bbe:	5cd3      	ldrb	r3, [r2, r3]
 8007bc0:	001a      	movs	r2, r3
 8007bc2:	231f      	movs	r3, #31
 8007bc4:	4013      	ands	r3, r2
 8007bc6:	40d9      	lsrs	r1, r3
 8007bc8:	000b      	movs	r3, r1
}
 8007bca:	0018      	movs	r0, r3
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	40021000 	.word	0x40021000
 8007bd4:	08010160 	.word	0x08010160

08007bd8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b086      	sub	sp, #24
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007be0:	2300      	movs	r3, #0
 8007be2:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007be4:	4b2f      	ldr	r3, [pc, #188]	@ (8007ca4 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007be6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007be8:	2380      	movs	r3, #128	@ 0x80
 8007bea:	055b      	lsls	r3, r3, #21
 8007bec:	4013      	ands	r3, r2
 8007bee:	d004      	beq.n	8007bfa <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007bf0:	f7ff fa12 	bl	8007018 <HAL_PWREx_GetVoltageRange>
 8007bf4:	0003      	movs	r3, r0
 8007bf6:	617b      	str	r3, [r7, #20]
 8007bf8:	e017      	b.n	8007c2a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007bfa:	4b2a      	ldr	r3, [pc, #168]	@ (8007ca4 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007bfc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007bfe:	4b29      	ldr	r3, [pc, #164]	@ (8007ca4 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007c00:	2180      	movs	r1, #128	@ 0x80
 8007c02:	0549      	lsls	r1, r1, #21
 8007c04:	430a      	orrs	r2, r1
 8007c06:	659a      	str	r2, [r3, #88]	@ 0x58
 8007c08:	4b26      	ldr	r3, [pc, #152]	@ (8007ca4 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007c0a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007c0c:	2380      	movs	r3, #128	@ 0x80
 8007c0e:	055b      	lsls	r3, r3, #21
 8007c10:	4013      	ands	r3, r2
 8007c12:	60fb      	str	r3, [r7, #12]
 8007c14:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007c16:	f7ff f9ff 	bl	8007018 <HAL_PWREx_GetVoltageRange>
 8007c1a:	0003      	movs	r3, r0
 8007c1c:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007c1e:	4b21      	ldr	r3, [pc, #132]	@ (8007ca4 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007c20:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007c22:	4b20      	ldr	r3, [pc, #128]	@ (8007ca4 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8007c24:	4920      	ldr	r1, [pc, #128]	@ (8007ca8 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 8007c26:	400a      	ands	r2, r1
 8007c28:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007c2a:	697a      	ldr	r2, [r7, #20]
 8007c2c:	2380      	movs	r3, #128	@ 0x80
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d111      	bne.n	8007c58 <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2b80      	cmp	r3, #128	@ 0x80
 8007c38:	d91c      	bls.n	8007c74 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2bb0      	cmp	r3, #176	@ 0xb0
 8007c3e:	d902      	bls.n	8007c46 <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007c40:	2302      	movs	r3, #2
 8007c42:	613b      	str	r3, [r7, #16]
 8007c44:	e016      	b.n	8007c74 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2b90      	cmp	r3, #144	@ 0x90
 8007c4a:	d902      	bls.n	8007c52 <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	613b      	str	r3, [r7, #16]
 8007c50:	e010      	b.n	8007c74 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 8007c52:	2300      	movs	r3, #0
 8007c54:	613b      	str	r3, [r7, #16]
 8007c56:	e00d      	b.n	8007c74 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c5c:	d902      	bls.n	8007c64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 8007c5e:	2302      	movs	r3, #2
 8007c60:	613b      	str	r3, [r7, #16]
 8007c62:	e007      	b.n	8007c74 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2b70      	cmp	r3, #112	@ 0x70
 8007c68:	d102      	bne.n	8007c70 <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	613b      	str	r3, [r7, #16]
 8007c6e:	e001      	b.n	8007c74 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8007c70:	2300      	movs	r3, #0
 8007c72:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007c74:	4b0d      	ldr	r3, [pc, #52]	@ (8007cac <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	2207      	movs	r2, #7
 8007c7a:	4393      	bics	r3, r2
 8007c7c:	0019      	movs	r1, r3
 8007c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8007cac <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8007c80:	693a      	ldr	r2, [r7, #16]
 8007c82:	430a      	orrs	r2, r1
 8007c84:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8007c86:	4b09      	ldr	r3, [pc, #36]	@ (8007cac <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	2207      	movs	r2, #7
 8007c8c:	4013      	ands	r3, r2
 8007c8e:	693a      	ldr	r2, [r7, #16]
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d001      	beq.n	8007c98 <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 8007c94:	2301      	movs	r3, #1
 8007c96:	e000      	b.n	8007c9a <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 8007c98:	2300      	movs	r3, #0
}
 8007c9a:	0018      	movs	r0, r3
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	b006      	add	sp, #24
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	46c0      	nop			@ (mov r8, r8)
 8007ca4:	40021000 	.word	0x40021000
 8007ca8:	efffffff 	.word	0xefffffff
 8007cac:	40022000 	.word	0x40022000

08007cb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b086      	sub	sp, #24
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007cb8:	2313      	movs	r3, #19
 8007cba:	18fb      	adds	r3, r7, r3
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007cc0:	2312      	movs	r3, #18
 8007cc2:	18fb      	adds	r3, r7, r3
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	2380      	movs	r3, #128	@ 0x80
 8007cce:	021b      	lsls	r3, r3, #8
 8007cd0:	4013      	ands	r3, r2
 8007cd2:	d100      	bne.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8007cd4:	e0b7      	b.n	8007e46 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007cd6:	2011      	movs	r0, #17
 8007cd8:	183b      	adds	r3, r7, r0
 8007cda:	2200      	movs	r2, #0
 8007cdc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007cde:	4b4c      	ldr	r3, [pc, #304]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ce0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007ce2:	2380      	movs	r3, #128	@ 0x80
 8007ce4:	055b      	lsls	r3, r3, #21
 8007ce6:	4013      	ands	r3, r2
 8007ce8:	d110      	bne.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007cea:	4b49      	ldr	r3, [pc, #292]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007cec:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007cee:	4b48      	ldr	r3, [pc, #288]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007cf0:	2180      	movs	r1, #128	@ 0x80
 8007cf2:	0549      	lsls	r1, r1, #21
 8007cf4:	430a      	orrs	r2, r1
 8007cf6:	659a      	str	r2, [r3, #88]	@ 0x58
 8007cf8:	4b45      	ldr	r3, [pc, #276]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007cfa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007cfc:	2380      	movs	r3, #128	@ 0x80
 8007cfe:	055b      	lsls	r3, r3, #21
 8007d00:	4013      	ands	r3, r2
 8007d02:	60bb      	str	r3, [r7, #8]
 8007d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d06:	183b      	adds	r3, r7, r0
 8007d08:	2201      	movs	r2, #1
 8007d0a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007d0c:	4b41      	ldr	r3, [pc, #260]	@ (8007e14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	4b40      	ldr	r3, [pc, #256]	@ (8007e14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007d12:	2180      	movs	r1, #128	@ 0x80
 8007d14:	0049      	lsls	r1, r1, #1
 8007d16:	430a      	orrs	r2, r1
 8007d18:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007d1a:	f7fe f95b 	bl	8005fd4 <HAL_GetTick>
 8007d1e:	0003      	movs	r3, r0
 8007d20:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007d22:	e00b      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d24:	f7fe f956 	bl	8005fd4 <HAL_GetTick>
 8007d28:	0002      	movs	r2, r0
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	1ad3      	subs	r3, r2, r3
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	d904      	bls.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8007d32:	2313      	movs	r3, #19
 8007d34:	18fb      	adds	r3, r7, r3
 8007d36:	2203      	movs	r2, #3
 8007d38:	701a      	strb	r2, [r3, #0]
        break;
 8007d3a:	e005      	b.n	8007d48 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007d3c:	4b35      	ldr	r3, [pc, #212]	@ (8007e14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	2380      	movs	r3, #128	@ 0x80
 8007d42:	005b      	lsls	r3, r3, #1
 8007d44:	4013      	ands	r3, r2
 8007d46:	d0ed      	beq.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8007d48:	2313      	movs	r3, #19
 8007d4a:	18fb      	adds	r3, r7, r3
 8007d4c:	781b      	ldrb	r3, [r3, #0]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d168      	bne.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007d52:	4a2f      	ldr	r2, [pc, #188]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d54:	2390      	movs	r3, #144	@ 0x90
 8007d56:	58d2      	ldr	r2, [r2, r3]
 8007d58:	23c0      	movs	r3, #192	@ 0xc0
 8007d5a:	009b      	lsls	r3, r3, #2
 8007d5c:	4013      	ands	r3, r2
 8007d5e:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d01f      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d6a:	697a      	ldr	r2, [r7, #20]
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d01a      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007d70:	4a27      	ldr	r2, [pc, #156]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d72:	2390      	movs	r3, #144	@ 0x90
 8007d74:	58d3      	ldr	r3, [r2, r3]
 8007d76:	4a28      	ldr	r2, [pc, #160]	@ (8007e18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007d78:	4013      	ands	r3, r2
 8007d7a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007d7c:	4a24      	ldr	r2, [pc, #144]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d7e:	2390      	movs	r3, #144	@ 0x90
 8007d80:	58d3      	ldr	r3, [r2, r3]
 8007d82:	4923      	ldr	r1, [pc, #140]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d84:	2280      	movs	r2, #128	@ 0x80
 8007d86:	0252      	lsls	r2, r2, #9
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	2290      	movs	r2, #144	@ 0x90
 8007d8c:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007d8e:	4a20      	ldr	r2, [pc, #128]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d90:	2390      	movs	r3, #144	@ 0x90
 8007d92:	58d3      	ldr	r3, [r2, r3]
 8007d94:	491e      	ldr	r1, [pc, #120]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d96:	4a21      	ldr	r2, [pc, #132]	@ (8007e1c <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 8007d98:	4013      	ands	r3, r2
 8007d9a:	2290      	movs	r2, #144	@ 0x90
 8007d9c:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007d9e:	491c      	ldr	r1, [pc, #112]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007da0:	2290      	movs	r2, #144	@ 0x90
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	2201      	movs	r2, #1
 8007daa:	4013      	ands	r3, r2
 8007dac:	d017      	beq.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dae:	f7fe f911 	bl	8005fd4 <HAL_GetTick>
 8007db2:	0003      	movs	r3, r0
 8007db4:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007db6:	e00c      	b.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007db8:	f7fe f90c 	bl	8005fd4 <HAL_GetTick>
 8007dbc:	0002      	movs	r2, r0
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	1ad3      	subs	r3, r2, r3
 8007dc2:	4a17      	ldr	r2, [pc, #92]	@ (8007e20 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d904      	bls.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 8007dc8:	2313      	movs	r3, #19
 8007dca:	18fb      	adds	r3, r7, r3
 8007dcc:	2203      	movs	r2, #3
 8007dce:	701a      	strb	r2, [r3, #0]
            break;
 8007dd0:	e005      	b.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007dd2:	4a0f      	ldr	r2, [pc, #60]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007dd4:	2390      	movs	r3, #144	@ 0x90
 8007dd6:	58d3      	ldr	r3, [r2, r3]
 8007dd8:	2202      	movs	r2, #2
 8007dda:	4013      	ands	r3, r2
 8007ddc:	d0ec      	beq.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 8007dde:	2313      	movs	r3, #19
 8007de0:	18fb      	adds	r3, r7, r3
 8007de2:	781b      	ldrb	r3, [r3, #0]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d10b      	bne.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007de8:	4a09      	ldr	r2, [pc, #36]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007dea:	2390      	movs	r3, #144	@ 0x90
 8007dec:	58d3      	ldr	r3, [r2, r3]
 8007dee:	4a0a      	ldr	r2, [pc, #40]	@ (8007e18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007df0:	401a      	ands	r2, r3
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df6:	4906      	ldr	r1, [pc, #24]	@ (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	2290      	movs	r2, #144	@ 0x90
 8007dfc:	508b      	str	r3, [r1, r2]
 8007dfe:	e017      	b.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007e00:	2312      	movs	r3, #18
 8007e02:	18fb      	adds	r3, r7, r3
 8007e04:	2213      	movs	r2, #19
 8007e06:	18ba      	adds	r2, r7, r2
 8007e08:	7812      	ldrb	r2, [r2, #0]
 8007e0a:	701a      	strb	r2, [r3, #0]
 8007e0c:	e010      	b.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8007e0e:	46c0      	nop			@ (mov r8, r8)
 8007e10:	40021000 	.word	0x40021000
 8007e14:	40007000 	.word	0x40007000
 8007e18:	fffffcff 	.word	0xfffffcff
 8007e1c:	fffeffff 	.word	0xfffeffff
 8007e20:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e24:	2312      	movs	r3, #18
 8007e26:	18fb      	adds	r3, r7, r3
 8007e28:	2213      	movs	r2, #19
 8007e2a:	18ba      	adds	r2, r7, r2
 8007e2c:	7812      	ldrb	r2, [r2, #0]
 8007e2e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007e30:	2311      	movs	r3, #17
 8007e32:	18fb      	adds	r3, r7, r3
 8007e34:	781b      	ldrb	r3, [r3, #0]
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d105      	bne.n	8007e46 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e3a:	4ba4      	ldr	r3, [pc, #656]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e3c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007e3e:	4ba3      	ldr	r3, [pc, #652]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e40:	49a3      	ldr	r1, [pc, #652]	@ (80080d0 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 8007e42:	400a      	ands	r2, r1
 8007e44:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	4013      	ands	r3, r2
 8007e4e:	d00b      	beq.n	8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007e50:	4a9e      	ldr	r2, [pc, #632]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e52:	2388      	movs	r3, #136	@ 0x88
 8007e54:	58d3      	ldr	r3, [r2, r3]
 8007e56:	2203      	movs	r2, #3
 8007e58:	4393      	bics	r3, r2
 8007e5a:	001a      	movs	r2, r3
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	499a      	ldr	r1, [pc, #616]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e62:	4313      	orrs	r3, r2
 8007e64:	2288      	movs	r2, #136	@ 0x88
 8007e66:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	2202      	movs	r2, #2
 8007e6e:	4013      	ands	r3, r2
 8007e70:	d00b      	beq.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007e72:	4a96      	ldr	r2, [pc, #600]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e74:	2388      	movs	r3, #136	@ 0x88
 8007e76:	58d3      	ldr	r3, [r2, r3]
 8007e78:	220c      	movs	r2, #12
 8007e7a:	4393      	bics	r3, r2
 8007e7c:	001a      	movs	r2, r3
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	4992      	ldr	r1, [pc, #584]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e84:	4313      	orrs	r3, r2
 8007e86:	2288      	movs	r2, #136	@ 0x88
 8007e88:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	2210      	movs	r2, #16
 8007e90:	4013      	ands	r3, r2
 8007e92:	d00a      	beq.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007e94:	4a8d      	ldr	r2, [pc, #564]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007e96:	2388      	movs	r3, #136	@ 0x88
 8007e98:	58d3      	ldr	r3, [r2, r3]
 8007e9a:	4a8e      	ldr	r2, [pc, #568]	@ (80080d4 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8007e9c:	401a      	ands	r2, r3
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	695b      	ldr	r3, [r3, #20]
 8007ea2:	498a      	ldr	r1, [pc, #552]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	2288      	movs	r2, #136	@ 0x88
 8007ea8:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	2208      	movs	r2, #8
 8007eb0:	4013      	ands	r3, r2
 8007eb2:	d00a      	beq.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8007eb4:	4a85      	ldr	r2, [pc, #532]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007eb6:	2388      	movs	r3, #136	@ 0x88
 8007eb8:	58d3      	ldr	r3, [r2, r3]
 8007eba:	4a87      	ldr	r2, [pc, #540]	@ (80080d8 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8007ebc:	401a      	ands	r2, r3
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	691b      	ldr	r3, [r3, #16]
 8007ec2:	4982      	ldr	r1, [pc, #520]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	2288      	movs	r2, #136	@ 0x88
 8007ec8:	508b      	str	r3, [r1, r2]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	2204      	movs	r2, #4
 8007ed0:	4013      	ands	r3, r2
 8007ed2:	d00b      	beq.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 8007ed4:	4a7d      	ldr	r2, [pc, #500]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007ed6:	2388      	movs	r3, #136	@ 0x88
 8007ed8:	58d3      	ldr	r3, [r2, r3]
 8007eda:	22c0      	movs	r2, #192	@ 0xc0
 8007edc:	4393      	bics	r3, r2
 8007ede:	001a      	movs	r2, r3
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	4979      	ldr	r1, [pc, #484]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	2288      	movs	r2, #136	@ 0x88
 8007eea:	508b      	str	r3, [r1, r2]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	2220      	movs	r2, #32
 8007ef2:	4013      	ands	r3, r2
 8007ef4:	d00a      	beq.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007ef6:	4a75      	ldr	r2, [pc, #468]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007ef8:	2388      	movs	r3, #136	@ 0x88
 8007efa:	58d3      	ldr	r3, [r2, r3]
 8007efc:	4a77      	ldr	r2, [pc, #476]	@ (80080dc <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007efe:	401a      	ands	r2, r3
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	699b      	ldr	r3, [r3, #24]
 8007f04:	4971      	ldr	r1, [pc, #452]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007f06:	4313      	orrs	r3, r2
 8007f08:	2288      	movs	r2, #136	@ 0x88
 8007f0a:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	2240      	movs	r2, #64	@ 0x40
 8007f12:	4013      	ands	r3, r2
 8007f14:	d00a      	beq.n	8007f2c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007f16:	4a6d      	ldr	r2, [pc, #436]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007f18:	2388      	movs	r3, #136	@ 0x88
 8007f1a:	58d3      	ldr	r3, [r2, r3]
 8007f1c:	4a70      	ldr	r2, [pc, #448]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8007f1e:	401a      	ands	r2, r3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	69db      	ldr	r3, [r3, #28]
 8007f24:	4969      	ldr	r1, [pc, #420]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007f26:	4313      	orrs	r3, r2
 8007f28:	2288      	movs	r2, #136	@ 0x88
 8007f2a:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2280      	movs	r2, #128	@ 0x80
 8007f32:	4013      	ands	r3, r2
 8007f34:	d00a      	beq.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007f36:	4a65      	ldr	r2, [pc, #404]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007f38:	2388      	movs	r3, #136	@ 0x88
 8007f3a:	58d3      	ldr	r3, [r2, r3]
 8007f3c:	4a69      	ldr	r2, [pc, #420]	@ (80080e4 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8007f3e:	401a      	ands	r2, r3
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6a1b      	ldr	r3, [r3, #32]
 8007f44:	4961      	ldr	r1, [pc, #388]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007f46:	4313      	orrs	r3, r2
 8007f48:	2288      	movs	r2, #136	@ 0x88
 8007f4a:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	2380      	movs	r3, #128	@ 0x80
 8007f52:	005b      	lsls	r3, r3, #1
 8007f54:	4013      	ands	r3, r2
 8007f56:	d00a      	beq.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007f58:	4a5c      	ldr	r2, [pc, #368]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007f5a:	2388      	movs	r3, #136	@ 0x88
 8007f5c:	58d3      	ldr	r3, [r2, r3]
 8007f5e:	4a62      	ldr	r2, [pc, #392]	@ (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8007f60:	401a      	ands	r2, r3
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f66:	4959      	ldr	r1, [pc, #356]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	2288      	movs	r2, #136	@ 0x88
 8007f6c:	508b      	str	r3, [r1, r2]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	2380      	movs	r3, #128	@ 0x80
 8007f74:	009b      	lsls	r3, r3, #2
 8007f76:	4013      	ands	r3, r2
 8007f78:	d00a      	beq.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8007f7a:	4a54      	ldr	r2, [pc, #336]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007f7c:	2388      	movs	r3, #136	@ 0x88
 8007f7e:	58d3      	ldr	r3, [r2, r3]
 8007f80:	4a5a      	ldr	r2, [pc, #360]	@ (80080ec <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8007f82:	401a      	ands	r2, r3
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f88:	4950      	ldr	r1, [pc, #320]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	2288      	movs	r2, #136	@ 0x88
 8007f8e:	508b      	str	r3, [r1, r2]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	2380      	movs	r3, #128	@ 0x80
 8007f96:	01db      	lsls	r3, r3, #7
 8007f98:	4013      	ands	r3, r2
 8007f9a:	d017      	beq.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007fa0:	2380      	movs	r3, #128	@ 0x80
 8007fa2:	055b      	lsls	r3, r3, #21
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d106      	bne.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x306>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 8007fa8:	4b48      	ldr	r3, [pc, #288]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007faa:	68da      	ldr	r2, [r3, #12]
 8007fac:	4b47      	ldr	r3, [pc, #284]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007fae:	2180      	movs	r1, #128	@ 0x80
 8007fb0:	0249      	lsls	r1, r1, #9
 8007fb2:	430a      	orrs	r2, r1
 8007fb4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007fb6:	4a45      	ldr	r2, [pc, #276]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007fb8:	2388      	movs	r3, #136	@ 0x88
 8007fba:	58d3      	ldr	r3, [r2, r3]
 8007fbc:	4a4c      	ldr	r2, [pc, #304]	@ (80080f0 <HAL_RCCEx_PeriphCLKConfig+0x440>)
 8007fbe:	401a      	ands	r2, r3
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fc4:	4941      	ldr	r1, [pc, #260]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007fc6:	4313      	orrs	r3, r2
 8007fc8:	2288      	movs	r2, #136	@ 0x88
 8007fca:	508b      	str	r3, [r1, r2]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681a      	ldr	r2, [r3, #0]
 8007fd0:	2380      	movs	r3, #128	@ 0x80
 8007fd2:	015b      	lsls	r3, r3, #5
 8007fd4:	4013      	ands	r3, r2
 8007fd6:	d017      	beq.n	8008008 <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007fdc:	2380      	movs	r3, #128	@ 0x80
 8007fde:	051b      	lsls	r3, r3, #20
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d106      	bne.n	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8007fe4:	4b39      	ldr	r3, [pc, #228]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007fe6:	68da      	ldr	r2, [r3, #12]
 8007fe8:	4b38      	ldr	r3, [pc, #224]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007fea:	2180      	movs	r1, #128	@ 0x80
 8007fec:	0449      	lsls	r1, r1, #17
 8007fee:	430a      	orrs	r2, r1
 8007ff0:	60da      	str	r2, [r3, #12]
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007ff2:	4a36      	ldr	r2, [pc, #216]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8007ff4:	2388      	movs	r3, #136	@ 0x88
 8007ff6:	58d3      	ldr	r3, [r2, r3]
 8007ff8:	4a3e      	ldr	r2, [pc, #248]	@ (80080f4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8007ffa:	401a      	ands	r2, r3
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008000:	4932      	ldr	r1, [pc, #200]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8008002:	4313      	orrs	r3, r2
 8008004:	2288      	movs	r2, #136	@ 0x88
 8008006:	508b      	str	r3, [r1, r2]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	2380      	movs	r3, #128	@ 0x80
 800800e:	019b      	lsls	r3, r3, #6
 8008010:	4013      	ands	r3, r2
 8008012:	d017      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008018:	2380      	movs	r3, #128	@ 0x80
 800801a:	051b      	lsls	r3, r3, #20
 800801c:	429a      	cmp	r2, r3
 800801e:	d106      	bne.n	800802e <HAL_RCCEx_PeriphCLKConfig+0x37e>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8008020:	4b2a      	ldr	r3, [pc, #168]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8008022:	68da      	ldr	r2, [r3, #12]
 8008024:	4b29      	ldr	r3, [pc, #164]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8008026:	2180      	movs	r1, #128	@ 0x80
 8008028:	0449      	lsls	r1, r1, #17
 800802a:	430a      	orrs	r2, r1
 800802c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800802e:	4a27      	ldr	r2, [pc, #156]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8008030:	2388      	movs	r3, #136	@ 0x88
 8008032:	58d3      	ldr	r3, [r2, r3]
 8008034:	4a2f      	ldr	r2, [pc, #188]	@ (80080f4 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8008036:	401a      	ands	r2, r3
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800803c:	4923      	ldr	r1, [pc, #140]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800803e:	4313      	orrs	r3, r2
 8008040:	2288      	movs	r2, #136	@ 0x88
 8008042:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681a      	ldr	r2, [r3, #0]
 8008048:	2380      	movs	r3, #128	@ 0x80
 800804a:	00db      	lsls	r3, r3, #3
 800804c:	4013      	ands	r3, r2
 800804e:	d017      	beq.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008054:	2380      	movs	r3, #128	@ 0x80
 8008056:	045b      	lsls	r3, r3, #17
 8008058:	429a      	cmp	r2, r3
 800805a:	d106      	bne.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 800805c:	4b1b      	ldr	r3, [pc, #108]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800805e:	68da      	ldr	r2, [r3, #12]
 8008060:	4b1a      	ldr	r3, [pc, #104]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8008062:	2180      	movs	r1, #128	@ 0x80
 8008064:	0449      	lsls	r1, r1, #17
 8008066:	430a      	orrs	r2, r1
 8008068:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800806a:	4a18      	ldr	r2, [pc, #96]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800806c:	2388      	movs	r3, #136	@ 0x88
 800806e:	58d3      	ldr	r3, [r2, r3]
 8008070:	4a21      	ldr	r2, [pc, #132]	@ (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8008072:	401a      	ands	r2, r3
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008078:	4914      	ldr	r1, [pc, #80]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800807a:	4313      	orrs	r3, r2
 800807c:	2288      	movs	r2, #136	@ 0x88
 800807e:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	2380      	movs	r3, #128	@ 0x80
 8008086:	011b      	lsls	r3, r3, #4
 8008088:	4013      	ands	r3, r2
 800808a:	d017      	beq.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008090:	2380      	movs	r3, #128	@ 0x80
 8008092:	049b      	lsls	r3, r3, #18
 8008094:	429a      	cmp	r2, r3
 8008096:	d106      	bne.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8008098:	4b0c      	ldr	r3, [pc, #48]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800809a:	68da      	ldr	r2, [r3, #12]
 800809c:	4b0b      	ldr	r3, [pc, #44]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 800809e:	2180      	movs	r1, #128	@ 0x80
 80080a0:	0449      	lsls	r1, r1, #17
 80080a2:	430a      	orrs	r2, r1
 80080a4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80080a6:	4a09      	ldr	r2, [pc, #36]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80080a8:	2388      	movs	r3, #136	@ 0x88
 80080aa:	58d3      	ldr	r3, [r2, r3]
 80080ac:	4a12      	ldr	r2, [pc, #72]	@ (80080f8 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 80080ae:	401a      	ands	r2, r3
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080b4:	4905      	ldr	r1, [pc, #20]	@ (80080cc <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80080b6:	4313      	orrs	r3, r2
 80080b8:	2288      	movs	r2, #136	@ 0x88
 80080ba:	508b      	str	r3, [r1, r2]

  }

  return status;
 80080bc:	2312      	movs	r3, #18
 80080be:	18fb      	adds	r3, r7, r3
 80080c0:	781b      	ldrb	r3, [r3, #0]
}
 80080c2:	0018      	movs	r0, r3
 80080c4:	46bd      	mov	sp, r7
 80080c6:	b006      	add	sp, #24
 80080c8:	bd80      	pop	{r7, pc}
 80080ca:	46c0      	nop			@ (mov r8, r8)
 80080cc:	40021000 	.word	0x40021000
 80080d0:	efffffff 	.word	0xefffffff
 80080d4:	fffff3ff 	.word	0xfffff3ff
 80080d8:	fffffcff 	.word	0xfffffcff
 80080dc:	ffffcfff 	.word	0xffffcfff
 80080e0:	fffcffff 	.word	0xfffcffff
 80080e4:	fff3ffff 	.word	0xfff3ffff
 80080e8:	ffcfffff 	.word	0xffcfffff
 80080ec:	ff3fffff 	.word	0xff3fffff
 80080f0:	cfffffff 	.word	0xcfffffff
 80080f4:	f3ffffff 	.word	0xf3ffffff
 80080f8:	feffffff 	.word	0xfeffffff

080080fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_TIM1  TIM1 peripheral clock (only for devices with TIM1)
  *            @arg @ref RCC_PERIPHCLK_TIM15  TIM15 peripheral clock (only for devices with TIM15)
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80080fc:	b590      	push	{r4, r7, lr}
 80080fe:	b089      	sub	sp, #36	@ 0x24
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8008104:	2300      	movs	r3, #0
 8008106:	61fb      	str	r3, [r7, #28]
  PLL_ClocksTypeDef pll_freq;
  uint32_t msirange;
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	2380      	movs	r3, #128	@ 0x80
 800810c:	021b      	lsls	r3, r3, #8
 800810e:	429a      	cmp	r2, r3
 8008110:	d154      	bne.n	80081bc <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
  {
    /* Get the current RCC_PERIPHCLK_RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008112:	4ad5      	ldr	r2, [pc, #852]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8008114:	2390      	movs	r3, #144	@ 0x90
 8008116:	58d2      	ldr	r2, [r2, r3]
 8008118:	23c0      	movs	r3, #192	@ 0xc0
 800811a:	009b      	lsls	r3, r3, #2
 800811c:	4013      	ands	r3, r2
 800811e:	617b      	str	r3, [r7, #20]

    switch (srcclk)
 8008120:	697a      	ldr	r2, [r7, #20]
 8008122:	23c0      	movs	r3, #192	@ 0xc0
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	429a      	cmp	r2, r3
 8008128:	d039      	beq.n	800819e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 800812a:	697a      	ldr	r2, [r7, #20]
 800812c:	23c0      	movs	r3, #192	@ 0xc0
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	429a      	cmp	r2, r3
 8008132:	d901      	bls.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8008134:	f000 fd1a 	bl	8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8008138:	697a      	ldr	r2, [r7, #20]
 800813a:	2380      	movs	r3, #128	@ 0x80
 800813c:	005b      	lsls	r3, r3, #1
 800813e:	429a      	cmp	r2, r3
 8008140:	d006      	beq.n	8008150 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 8008142:	697a      	ldr	r2, [r7, #20]
 8008144:	2380      	movs	r3, #128	@ 0x80
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	429a      	cmp	r2, r3
 800814a:	d00f      	beq.n	800816c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          frequency = HSE_VALUE / 32U;
        }
        break;
      default:
        /* No clock source, frequency default init at 0 */
        break;
 800814c:	f000 fd0e 	bl	8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008150:	4ac5      	ldr	r2, [pc, #788]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8008152:	2390      	movs	r3, #144	@ 0x90
 8008154:	58d3      	ldr	r3, [r2, r3]
 8008156:	2202      	movs	r2, #2
 8008158:	4013      	ands	r3, r2
 800815a:	2b02      	cmp	r3, #2
 800815c:	d001      	beq.n	8008162 <HAL_RCCEx_GetPeriphCLKFreq+0x66>
 800815e:	f000 fd07 	bl	8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
          frequency = LSE_VALUE;
 8008162:	2380      	movs	r3, #128	@ 0x80
 8008164:	021b      	lsls	r3, r3, #8
 8008166:	61fb      	str	r3, [r7, #28]
        break;
 8008168:	f000 fd02 	bl	8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800816c:	4abe      	ldr	r2, [pc, #760]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 800816e:	2394      	movs	r3, #148	@ 0x94
 8008170:	58d3      	ldr	r3, [r2, r3]
 8008172:	2202      	movs	r2, #2
 8008174:	4013      	ands	r3, r2
 8008176:	2b02      	cmp	r3, #2
 8008178:	d001      	beq.n	800817e <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 800817a:	f000 fcfb 	bl	8008b74 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 800817e:	4aba      	ldr	r2, [pc, #744]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8008180:	2394      	movs	r3, #148	@ 0x94
 8008182:	58d3      	ldr	r3, [r2, r3]
 8008184:	2204      	movs	r2, #4
 8008186:	4013      	ands	r3, r2
 8008188:	2b04      	cmp	r3, #4
 800818a:	d103      	bne.n	8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            frequency = LSI_VALUE / 128U;
 800818c:	23fa      	movs	r3, #250	@ 0xfa
 800818e:	61fb      	str	r3, [r7, #28]
        break;
 8008190:	f000 fcf0 	bl	8008b74 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
            frequency = LSI_VALUE;
 8008194:	23fa      	movs	r3, #250	@ 0xfa
 8008196:	01db      	lsls	r3, r3, #7
 8008198:	61fb      	str	r3, [r7, #28]
        break;
 800819a:	f000 fceb 	bl	8008b74 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800819e:	4bb2      	ldr	r3, [pc, #712]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80081a0:	681a      	ldr	r2, [r3, #0]
 80081a2:	2380      	movs	r3, #128	@ 0x80
 80081a4:	029b      	lsls	r3, r3, #10
 80081a6:	401a      	ands	r2, r3
 80081a8:	2380      	movs	r3, #128	@ 0x80
 80081aa:	029b      	lsls	r3, r3, #10
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d001      	beq.n	80081b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 80081b0:	f000 fce2 	bl	8008b78 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
          frequency = HSE_VALUE / 32U;
 80081b4:	4bad      	ldr	r3, [pc, #692]	@ (800846c <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 80081b6:	61fb      	str	r3, [r7, #28]
        break;
 80081b8:	f000 fcde 	bl	8008b78 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	2380      	movs	r3, #128	@ 0x80
 80081c0:	029b      	lsls	r3, r3, #10
 80081c2:	429a      	cmp	r2, r3
 80081c4:	d100      	bne.n	80081c8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 80081c6:	e11a      	b.n	80083fe <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	2380      	movs	r3, #128	@ 0x80
 80081cc:	029b      	lsls	r3, r3, #10
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d901      	bls.n	80081d6 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80081d2:	f000 fcd3 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	2380      	movs	r3, #128	@ 0x80
 80081da:	025b      	lsls	r3, r3, #9
 80081dc:	429a      	cmp	r2, r3
 80081de:	d100      	bne.n	80081e2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80081e0:	e10d      	b.n	80083fe <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 80081e2:	687a      	ldr	r2, [r7, #4]
 80081e4:	2380      	movs	r3, #128	@ 0x80
 80081e6:	025b      	lsls	r3, r3, #9
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d901      	bls.n	80081f0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80081ec:	f000 fcc6 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	2380      	movs	r3, #128	@ 0x80
 80081f4:	01db      	lsls	r3, r3, #7
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d100      	bne.n	80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80081fa:	e1eb      	b.n	80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
 80081fc:	687a      	ldr	r2, [r7, #4]
 80081fe:	2380      	movs	r3, #128	@ 0x80
 8008200:	01db      	lsls	r3, r3, #7
 8008202:	429a      	cmp	r2, r3
 8008204:	d901      	bls.n	800820a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8008206:	f000 fcb9 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	2380      	movs	r3, #128	@ 0x80
 800820e:	019b      	lsls	r3, r3, #6
 8008210:	429a      	cmp	r2, r3
 8008212:	d101      	bne.n	8008218 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 8008214:	f000 fc50 	bl	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8008218:	687a      	ldr	r2, [r7, #4]
 800821a:	2380      	movs	r3, #128	@ 0x80
 800821c:	019b      	lsls	r3, r3, #6
 800821e:	429a      	cmp	r2, r3
 8008220:	d901      	bls.n	8008226 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8008222:	f000 fcab 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	2380      	movs	r3, #128	@ 0x80
 800822a:	015b      	lsls	r3, r3, #5
 800822c:	429a      	cmp	r2, r3
 800822e:	d101      	bne.n	8008234 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008230:	f000 fbe2 	bl	80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	2380      	movs	r3, #128	@ 0x80
 8008238:	015b      	lsls	r3, r3, #5
 800823a:	429a      	cmp	r2, r3
 800823c:	d901      	bls.n	8008242 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800823e:	f000 fc9d 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	2380      	movs	r3, #128	@ 0x80
 8008246:	011b      	lsls	r3, r3, #4
 8008248:	429a      	cmp	r2, r3
 800824a:	d101      	bne.n	8008250 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800824c:	f000 fba9 	bl	80089a2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	2380      	movs	r3, #128	@ 0x80
 8008254:	011b      	lsls	r3, r3, #4
 8008256:	429a      	cmp	r2, r3
 8008258:	d901      	bls.n	800825e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 800825a:	f000 fc8f 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	2380      	movs	r3, #128	@ 0x80
 8008262:	00db      	lsls	r3, r3, #3
 8008264:	429a      	cmp	r2, r3
 8008266:	d101      	bne.n	800826c <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8008268:	f000 fb70 	bl	800894c <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 800826c:	687a      	ldr	r2, [r7, #4]
 800826e:	2380      	movs	r3, #128	@ 0x80
 8008270:	00db      	lsls	r3, r3, #3
 8008272:	429a      	cmp	r2, r3
 8008274:	d901      	bls.n	800827a <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 8008276:	f000 fc81 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 800827a:	687a      	ldr	r2, [r7, #4]
 800827c:	2380      	movs	r3, #128	@ 0x80
 800827e:	009b      	lsls	r3, r3, #2
 8008280:	429a      	cmp	r2, r3
 8008282:	d100      	bne.n	8008286 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8008284:	e305      	b.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x796>
 8008286:	687a      	ldr	r2, [r7, #4]
 8008288:	2380      	movs	r3, #128	@ 0x80
 800828a:	009b      	lsls	r3, r3, #2
 800828c:	429a      	cmp	r2, r3
 800828e:	d901      	bls.n	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8008290:	f000 fc74 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8008294:	687a      	ldr	r2, [r7, #4]
 8008296:	2380      	movs	r3, #128	@ 0x80
 8008298:	005b      	lsls	r3, r3, #1
 800829a:	429a      	cmp	r2, r3
 800829c:	d100      	bne.n	80082a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 800829e:	e29b      	b.n	80087d8 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 80082a0:	687a      	ldr	r2, [r7, #4]
 80082a2:	2380      	movs	r3, #128	@ 0x80
 80082a4:	005b      	lsls	r3, r3, #1
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d901      	bls.n	80082ae <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
 80082aa:	f000 fc67 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2b80      	cmp	r3, #128	@ 0x80
 80082b2:	d100      	bne.n	80082b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 80082b4:	e22f      	b.n	8008716 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2b80      	cmp	r3, #128	@ 0x80
 80082ba:	d901      	bls.n	80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 80082bc:	f000 fc5e 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2b20      	cmp	r3, #32
 80082c4:	d80f      	bhi.n	80082e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d101      	bne.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 80082cc:	f000 fc56 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2b20      	cmp	r3, #32
 80082d4:	d901      	bls.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
 80082d6:	f000 fc51 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	009a      	lsls	r2, r3, #2
 80082de:	4b64      	ldr	r3, [pc, #400]	@ (8008470 <HAL_RCCEx_GetPeriphCLKFreq+0x374>)
 80082e0:	18d3      	adds	r3, r2, r3
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	469f      	mov	pc, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2b40      	cmp	r3, #64	@ 0x40
 80082ea:	d100      	bne.n	80082ee <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 80082ec:	e1df      	b.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x5b2>
            break;
        }
        break;
      }
      default:
        break;
 80082ee:	f000 fc45 	bl	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80082f2:	4a5d      	ldr	r2, [pc, #372]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80082f4:	2388      	movs	r3, #136	@ 0x88
 80082f6:	58d3      	ldr	r3, [r2, r3]
 80082f8:	2203      	movs	r2, #3
 80082fa:	4013      	ands	r3, r2
 80082fc:	617b      	str	r3, [r7, #20]
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	2b03      	cmp	r3, #3
 8008302:	d025      	beq.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	2b03      	cmp	r3, #3
 8008308:	d82d      	bhi.n	8008366 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	2b02      	cmp	r3, #2
 800830e:	d013      	beq.n	8008338 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	2b02      	cmp	r3, #2
 8008314:	d827      	bhi.n	8008366 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d003      	beq.n	8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	2b01      	cmp	r3, #1
 8008320:	d005      	beq.n	800832e <HAL_RCCEx_GetPeriphCLKFreq+0x232>
            break;
 8008322:	e020      	b.n	8008366 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
            frequency = HAL_RCC_GetPCLK1Freq();
 8008324:	f7ff fc40 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 8008328:	0003      	movs	r3, r0
 800832a:	61fb      	str	r3, [r7, #28]
            break;
 800832c:	e022      	b.n	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            frequency = HAL_RCC_GetSysClockFreq();
 800832e:	f7ff fb95 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 8008332:	0003      	movs	r3, r0
 8008334:	61fb      	str	r3, [r7, #28]
            break;
 8008336:	e01d      	b.n	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008338:	4b4b      	ldr	r3, [pc, #300]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	2380      	movs	r3, #128	@ 0x80
 800833e:	00db      	lsls	r3, r3, #3
 8008340:	401a      	ands	r2, r3
 8008342:	2380      	movs	r3, #128	@ 0x80
 8008344:	00db      	lsls	r3, r3, #3
 8008346:	429a      	cmp	r2, r3
 8008348:	d110      	bne.n	800836c <HAL_RCCEx_GetPeriphCLKFreq+0x270>
              frequency = HSI_VALUE;
 800834a:	4b4a      	ldr	r3, [pc, #296]	@ (8008474 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 800834c:	61fb      	str	r3, [r7, #28]
            break;
 800834e:	e00d      	b.n	800836c <HAL_RCCEx_GetPeriphCLKFreq+0x270>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008350:	4a45      	ldr	r2, [pc, #276]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8008352:	2390      	movs	r3, #144	@ 0x90
 8008354:	58d3      	ldr	r3, [r2, r3]
 8008356:	2202      	movs	r2, #2
 8008358:	4013      	ands	r3, r2
 800835a:	2b02      	cmp	r3, #2
 800835c:	d109      	bne.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
              frequency = LSE_VALUE;
 800835e:	2380      	movs	r3, #128	@ 0x80
 8008360:	021b      	lsls	r3, r3, #8
 8008362:	61fb      	str	r3, [r7, #28]
            break;
 8008364:	e005      	b.n	8008372 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
            break;
 8008366:	46c0      	nop			@ (mov r8, r8)
 8008368:	f000 fc09 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800836c:	46c0      	nop			@ (mov r8, r8)
 800836e:	f000 fc06 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008372:	46c0      	nop			@ (mov r8, r8)
        break;
 8008374:	f000 fc03 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008378:	4a3b      	ldr	r2, [pc, #236]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 800837a:	2388      	movs	r3, #136	@ 0x88
 800837c:	58d3      	ldr	r3, [r2, r3]
 800837e:	220c      	movs	r2, #12
 8008380:	4013      	ands	r3, r2
 8008382:	617b      	str	r3, [r7, #20]
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	2b0c      	cmp	r3, #12
 8008388:	d025      	beq.n	80083d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	2b0c      	cmp	r3, #12
 800838e:	d82d      	bhi.n	80083ec <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 8008390:	697b      	ldr	r3, [r7, #20]
 8008392:	2b08      	cmp	r3, #8
 8008394:	d013      	beq.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	2b08      	cmp	r3, #8
 800839a:	d827      	bhi.n	80083ec <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d003      	beq.n	80083aa <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	2b04      	cmp	r3, #4
 80083a6:	d005      	beq.n	80083b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
            break;
 80083a8:	e020      	b.n	80083ec <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>
            frequency = HAL_RCC_GetPCLK1Freq();
 80083aa:	f7ff fbfd 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 80083ae:	0003      	movs	r3, r0
 80083b0:	61fb      	str	r3, [r7, #28]
            break;
 80083b2:	e022      	b.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            frequency = HAL_RCC_GetSysClockFreq();
 80083b4:	f7ff fb52 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 80083b8:	0003      	movs	r3, r0
 80083ba:	61fb      	str	r3, [r7, #28]
            break;
 80083bc:	e01d      	b.n	80083fa <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80083be:	4b2a      	ldr	r3, [pc, #168]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80083c0:	681a      	ldr	r2, [r3, #0]
 80083c2:	2380      	movs	r3, #128	@ 0x80
 80083c4:	00db      	lsls	r3, r3, #3
 80083c6:	401a      	ands	r2, r3
 80083c8:	2380      	movs	r3, #128	@ 0x80
 80083ca:	00db      	lsls	r3, r3, #3
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d110      	bne.n	80083f2 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
              frequency = HSI_VALUE;
 80083d0:	4b28      	ldr	r3, [pc, #160]	@ (8008474 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 80083d2:	61fb      	str	r3, [r7, #28]
            break;
 80083d4:	e00d      	b.n	80083f2 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80083d6:	4a24      	ldr	r2, [pc, #144]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80083d8:	2390      	movs	r3, #144	@ 0x90
 80083da:	58d3      	ldr	r3, [r2, r3]
 80083dc:	2202      	movs	r2, #2
 80083de:	4013      	ands	r3, r2
 80083e0:	2b02      	cmp	r3, #2
 80083e2:	d109      	bne.n	80083f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
              frequency = LSE_VALUE;
 80083e4:	2380      	movs	r3, #128	@ 0x80
 80083e6:	021b      	lsls	r3, r3, #8
 80083e8:	61fb      	str	r3, [r7, #28]
            break;
 80083ea:	e005      	b.n	80083f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
            break;
 80083ec:	46c0      	nop			@ (mov r8, r8)
 80083ee:	f000 fbc6 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80083f2:	46c0      	nop			@ (mov r8, r8)
 80083f4:	f000 fbc3 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80083f8:	46c0      	nop			@ (mov r8, r8)
        break;
 80083fa:	f000 fbc0 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        frequency = HAL_RCC_GetPCLK1Freq();
 80083fe:	f7ff fbd3 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 8008402:	0003      	movs	r3, r0
 8008404:	61fb      	str	r3, [r7, #28]
        break;
 8008406:	f000 fbba 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800840a:	4a17      	ldr	r2, [pc, #92]	@ (8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 800840c:	2388      	movs	r3, #136	@ 0x88
 800840e:	58d2      	ldr	r2, [r2, r3]
 8008410:	23c0      	movs	r3, #192	@ 0xc0
 8008412:	011b      	lsls	r3, r3, #4
 8008414:	4013      	ands	r3, r2
 8008416:	617b      	str	r3, [r7, #20]
 8008418:	697a      	ldr	r2, [r7, #20]
 800841a:	23c0      	movs	r3, #192	@ 0xc0
 800841c:	011b      	lsls	r3, r3, #4
 800841e:	429a      	cmp	r2, r3
 8008420:	d036      	beq.n	8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8008422:	697a      	ldr	r2, [r7, #20]
 8008424:	23c0      	movs	r3, #192	@ 0xc0
 8008426:	011b      	lsls	r3, r3, #4
 8008428:	429a      	cmp	r2, r3
 800842a:	d83c      	bhi.n	80084a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 800842c:	697a      	ldr	r2, [r7, #20]
 800842e:	2380      	movs	r3, #128	@ 0x80
 8008430:	011b      	lsls	r3, r3, #4
 8008432:	429a      	cmp	r2, r3
 8008434:	d020      	beq.n	8008478 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8008436:	697a      	ldr	r2, [r7, #20]
 8008438:	2380      	movs	r3, #128	@ 0x80
 800843a:	011b      	lsls	r3, r3, #4
 800843c:	429a      	cmp	r2, r3
 800843e:	d832      	bhi.n	80084a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d005      	beq.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
 8008446:	697a      	ldr	r2, [r7, #20]
 8008448:	2380      	movs	r3, #128	@ 0x80
 800844a:	00db      	lsls	r3, r3, #3
 800844c:	429a      	cmp	r2, r3
 800844e:	d005      	beq.n	800845c <HAL_RCCEx_GetPeriphCLKFreq+0x360>
            break;
 8008450:	e029      	b.n	80084a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 8008452:	f7ff fba9 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 8008456:	0003      	movs	r3, r0
 8008458:	61fb      	str	r3, [r7, #28]
            break;
 800845a:	e02b      	b.n	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
            frequency = HAL_RCC_GetSysClockFreq();
 800845c:	f7ff fafe 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 8008460:	0003      	movs	r3, r0
 8008462:	61fb      	str	r3, [r7, #28]
            break;
 8008464:	e026      	b.n	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 8008466:	46c0      	nop			@ (mov r8, r8)
 8008468:	40021000 	.word	0x40021000
 800846c:	0001e848 	.word	0x0001e848
 8008470:	08010198 	.word	0x08010198
 8008474:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008478:	4bbb      	ldr	r3, [pc, #748]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 800847a:	681a      	ldr	r2, [r3, #0]
 800847c:	2380      	movs	r3, #128	@ 0x80
 800847e:	00db      	lsls	r3, r3, #3
 8008480:	401a      	ands	r2, r3
 8008482:	2380      	movs	r3, #128	@ 0x80
 8008484:	00db      	lsls	r3, r3, #3
 8008486:	429a      	cmp	r2, r3
 8008488:	d110      	bne.n	80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
              frequency = HSI_VALUE;
 800848a:	4bb8      	ldr	r3, [pc, #736]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 800848c:	61fb      	str	r3, [r7, #28]
            break;
 800848e:	e00d      	b.n	80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008490:	4ab5      	ldr	r2, [pc, #724]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008492:	2390      	movs	r3, #144	@ 0x90
 8008494:	58d3      	ldr	r3, [r2, r3]
 8008496:	2202      	movs	r2, #2
 8008498:	4013      	ands	r3, r2
 800849a:	2b02      	cmp	r3, #2
 800849c:	d109      	bne.n	80084b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
              frequency = LSE_VALUE;
 800849e:	2380      	movs	r3, #128	@ 0x80
 80084a0:	021b      	lsls	r3, r3, #8
 80084a2:	61fb      	str	r3, [r7, #28]
            break;
 80084a4:	e005      	b.n	80084b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
            break;
 80084a6:	46c0      	nop			@ (mov r8, r8)
 80084a8:	f000 fb69 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80084ac:	46c0      	nop			@ (mov r8, r8)
 80084ae:	f000 fb66 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80084b2:	46c0      	nop			@ (mov r8, r8)
        break;
 80084b4:	f000 fb63 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART2_SOURCE();
 80084b8:	4aab      	ldr	r2, [pc, #684]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80084ba:	2388      	movs	r3, #136	@ 0x88
 80084bc:	58d2      	ldr	r2, [r2, r3]
 80084be:	23c0      	movs	r3, #192	@ 0xc0
 80084c0:	009b      	lsls	r3, r3, #2
 80084c2:	4013      	ands	r3, r2
 80084c4:	617b      	str	r3, [r7, #20]
 80084c6:	697a      	ldr	r2, [r7, #20]
 80084c8:	23c0      	movs	r3, #192	@ 0xc0
 80084ca:	009b      	lsls	r3, r3, #2
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d02d      	beq.n	800852c <HAL_RCCEx_GetPeriphCLKFreq+0x430>
 80084d0:	697a      	ldr	r2, [r7, #20]
 80084d2:	23c0      	movs	r3, #192	@ 0xc0
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d833      	bhi.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 80084da:	697a      	ldr	r2, [r7, #20]
 80084dc:	2380      	movs	r3, #128	@ 0x80
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d017      	beq.n	8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 80084e4:	697a      	ldr	r2, [r7, #20]
 80084e6:	2380      	movs	r3, #128	@ 0x80
 80084e8:	009b      	lsls	r3, r3, #2
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d829      	bhi.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d005      	beq.n	8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x404>
 80084f4:	697a      	ldr	r2, [r7, #20]
 80084f6:	2380      	movs	r3, #128	@ 0x80
 80084f8:	005b      	lsls	r3, r3, #1
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d005      	beq.n	800850a <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
            break;
 80084fe:	e020      	b.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
            frequency = HAL_RCC_GetPCLK1Freq();
 8008500:	f7ff fb52 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 8008504:	0003      	movs	r3, r0
 8008506:	61fb      	str	r3, [r7, #28]
            break;
 8008508:	e022      	b.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            frequency = HAL_RCC_GetSysClockFreq();
 800850a:	f7ff faa7 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 800850e:	0003      	movs	r3, r0
 8008510:	61fb      	str	r3, [r7, #28]
            break;
 8008512:	e01d      	b.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008514:	4b94      	ldr	r3, [pc, #592]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008516:	681a      	ldr	r2, [r3, #0]
 8008518:	2380      	movs	r3, #128	@ 0x80
 800851a:	00db      	lsls	r3, r3, #3
 800851c:	401a      	ands	r2, r3
 800851e:	2380      	movs	r3, #128	@ 0x80
 8008520:	00db      	lsls	r3, r3, #3
 8008522:	429a      	cmp	r2, r3
 8008524:	d110      	bne.n	8008548 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
              frequency = HSI_VALUE;
 8008526:	4b91      	ldr	r3, [pc, #580]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8008528:	61fb      	str	r3, [r7, #28]
            break;
 800852a:	e00d      	b.n	8008548 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800852c:	4a8e      	ldr	r2, [pc, #568]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 800852e:	2390      	movs	r3, #144	@ 0x90
 8008530:	58d3      	ldr	r3, [r2, r3]
 8008532:	2202      	movs	r2, #2
 8008534:	4013      	ands	r3, r2
 8008536:	2b02      	cmp	r3, #2
 8008538:	d109      	bne.n	800854e <HAL_RCCEx_GetPeriphCLKFreq+0x452>
              frequency = LSE_VALUE;
 800853a:	2380      	movs	r3, #128	@ 0x80
 800853c:	021b      	lsls	r3, r3, #8
 800853e:	61fb      	str	r3, [r7, #28]
            break;
 8008540:	e005      	b.n	800854e <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            break;
 8008542:	46c0      	nop			@ (mov r8, r8)
 8008544:	f000 fb1b 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008548:	46c0      	nop			@ (mov r8, r8)
 800854a:	f000 fb18 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800854e:	46c0      	nop			@ (mov r8, r8)
        break;
 8008550:	f000 fb15 	bl	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPUART3_SOURCE();
 8008554:	4a84      	ldr	r2, [pc, #528]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008556:	2388      	movs	r3, #136	@ 0x88
 8008558:	58d3      	ldr	r3, [r2, r3]
 800855a:	22c0      	movs	r2, #192	@ 0xc0
 800855c:	4013      	ands	r3, r2
 800855e:	617b      	str	r3, [r7, #20]
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	2bc0      	cmp	r3, #192	@ 0xc0
 8008564:	d025      	beq.n	80085b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	2bc0      	cmp	r3, #192	@ 0xc0
 800856a:	d82d      	bhi.n	80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	2b80      	cmp	r3, #128	@ 0x80
 8008570:	d013      	beq.n	800859a <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	2b80      	cmp	r3, #128	@ 0x80
 8008576:	d827      	bhi.n	80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d003      	beq.n	8008586 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	2b40      	cmp	r3, #64	@ 0x40
 8008582:	d005      	beq.n	8008590 <HAL_RCCEx_GetPeriphCLKFreq+0x494>
            break;
 8008584:	e020      	b.n	80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 8008586:	f7ff fb0f 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 800858a:	0003      	movs	r3, r0
 800858c:	61fb      	str	r3, [r7, #28]
            break;
 800858e:	e020      	b.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            frequency = HAL_RCC_GetSysClockFreq();
 8008590:	f7ff fa64 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 8008594:	0003      	movs	r3, r0
 8008596:	61fb      	str	r3, [r7, #28]
            break;
 8008598:	e01b      	b.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800859a:	4b73      	ldr	r3, [pc, #460]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	2380      	movs	r3, #128	@ 0x80
 80085a0:	00db      	lsls	r3, r3, #3
 80085a2:	401a      	ands	r2, r3
 80085a4:	2380      	movs	r3, #128	@ 0x80
 80085a6:	00db      	lsls	r3, r3, #3
 80085a8:	429a      	cmp	r2, r3
 80085aa:	d10f      	bne.n	80085cc <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
              frequency = HSI_VALUE;
 80085ac:	4b6f      	ldr	r3, [pc, #444]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80085ae:	61fb      	str	r3, [r7, #28]
            break;
 80085b0:	e00c      	b.n	80085cc <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80085b2:	4a6d      	ldr	r2, [pc, #436]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80085b4:	2390      	movs	r3, #144	@ 0x90
 80085b6:	58d3      	ldr	r3, [r2, r3]
 80085b8:	2202      	movs	r2, #2
 80085ba:	4013      	ands	r3, r2
 80085bc:	2b02      	cmp	r3, #2
 80085be:	d107      	bne.n	80085d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
              frequency = LSE_VALUE;
 80085c0:	2380      	movs	r3, #128	@ 0x80
 80085c2:	021b      	lsls	r3, r3, #8
 80085c4:	61fb      	str	r3, [r7, #28]
            break;
 80085c6:	e003      	b.n	80085d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
            break;
 80085c8:	46c0      	nop			@ (mov r8, r8)
 80085ca:	e2d8      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80085cc:	46c0      	nop			@ (mov r8, r8)
 80085ce:	e2d6      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80085d0:	46c0      	nop			@ (mov r8, r8)
        break;
 80085d2:	e2d4      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80085d4:	4a64      	ldr	r2, [pc, #400]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80085d6:	2388      	movs	r3, #136	@ 0x88
 80085d8:	58d2      	ldr	r2, [r2, r3]
 80085da:	23c0      	movs	r3, #192	@ 0xc0
 80085dc:	059b      	lsls	r3, r3, #22
 80085de:	4013      	ands	r3, r2
 80085e0:	617b      	str	r3, [r7, #20]
 80085e2:	697a      	ldr	r2, [r7, #20]
 80085e4:	2380      	movs	r3, #128	@ 0x80
 80085e6:	059b      	lsls	r3, r3, #22
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d012      	beq.n	8008612 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80085ec:	697a      	ldr	r2, [r7, #20]
 80085ee:	2380      	movs	r3, #128	@ 0x80
 80085f0:	059b      	lsls	r3, r3, #22
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d825      	bhi.n	8008642 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d005      	beq.n	8008608 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
 80085fc:	697a      	ldr	r2, [r7, #20]
 80085fe:	2380      	movs	r3, #128	@ 0x80
 8008600:	055b      	lsls	r3, r3, #21
 8008602:	429a      	cmp	r2, r3
 8008604:	d014      	beq.n	8008630 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
            break;
 8008606:	e01c      	b.n	8008642 <HAL_RCCEx_GetPeriphCLKFreq+0x546>
            frequency = HAL_RCC_GetSysClockFreq();
 8008608:	f7ff fa28 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 800860c:	0003      	movs	r3, r0
 800860e:	61fb      	str	r3, [r7, #28]
            break;
 8008610:	e018      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008612:	4b55      	ldr	r3, [pc, #340]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	2380      	movs	r3, #128	@ 0x80
 8008618:	00db      	lsls	r3, r3, #3
 800861a:	401a      	ands	r2, r3
 800861c:	2380      	movs	r3, #128	@ 0x80
 800861e:	00db      	lsls	r3, r3, #3
 8008620:	429a      	cmp	r2, r3
 8008622:	d102      	bne.n	800862a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              frequency = HSI_VALUE;
 8008624:	4b51      	ldr	r3, [pc, #324]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 8008626:	61fb      	str	r3, [r7, #28]
            break;
 8008628:	e00c      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
              frequency = 0U;
 800862a:	2300      	movs	r3, #0
 800862c:	61fb      	str	r3, [r7, #28]
            break;
 800862e:	e009      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8008630:	2408      	movs	r4, #8
 8008632:	193b      	adds	r3, r7, r4
 8008634:	0018      	movs	r0, r3
 8008636:	f000 faad 	bl	8008b94 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_P_Frequency;
 800863a:	193b      	adds	r3, r7, r4
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	61fb      	str	r3, [r7, #28]
            break;
 8008640:	e000      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
            break;
 8008642:	46c0      	nop			@ (mov r8, r8)
        break;
 8008644:	e29b      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008646:	4a48      	ldr	r2, [pc, #288]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008648:	2388      	movs	r3, #136	@ 0x88
 800864a:	58d2      	ldr	r2, [r2, r3]
 800864c:	23c0      	movs	r3, #192	@ 0xc0
 800864e:	019b      	lsls	r3, r3, #6
 8008650:	4013      	ands	r3, r2
 8008652:	617b      	str	r3, [r7, #20]
 8008654:	697a      	ldr	r2, [r7, #20]
 8008656:	2380      	movs	r3, #128	@ 0x80
 8008658:	019b      	lsls	r3, r3, #6
 800865a:	429a      	cmp	r2, r3
 800865c:	d017      	beq.n	800868e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 800865e:	697a      	ldr	r2, [r7, #20]
 8008660:	2380      	movs	r3, #128	@ 0x80
 8008662:	019b      	lsls	r3, r3, #6
 8008664:	429a      	cmp	r2, r3
 8008666:	d81e      	bhi.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d005      	beq.n	800867a <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 800866e:	697a      	ldr	r2, [r7, #20]
 8008670:	2380      	movs	r3, #128	@ 0x80
 8008672:	015b      	lsls	r3, r3, #5
 8008674:	429a      	cmp	r2, r3
 8008676:	d005      	beq.n	8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
            break;
 8008678:	e015      	b.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
            frequency = HAL_RCC_GetPCLK1Freq();
 800867a:	f7ff fa95 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 800867e:	0003      	movs	r3, r0
 8008680:	61fb      	str	r3, [r7, #28]
            break;
 8008682:	e013      	b.n	80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            frequency = HAL_RCC_GetSysClockFreq();
 8008684:	f7ff f9ea 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 8008688:	0003      	movs	r3, r0
 800868a:	61fb      	str	r3, [r7, #28]
            break;
 800868c:	e00e      	b.n	80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800868e:	4b36      	ldr	r3, [pc, #216]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	2380      	movs	r3, #128	@ 0x80
 8008694:	00db      	lsls	r3, r3, #3
 8008696:	401a      	ands	r2, r3
 8008698:	2380      	movs	r3, #128	@ 0x80
 800869a:	00db      	lsls	r3, r3, #3
 800869c:	429a      	cmp	r2, r3
 800869e:	d104      	bne.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
              frequency = HSI_VALUE;
 80086a0:	4b32      	ldr	r3, [pc, #200]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 80086a2:	61fb      	str	r3, [r7, #28]
            break;
 80086a4:	e001      	b.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
            break;
 80086a6:	46c0      	nop			@ (mov r8, r8)
 80086a8:	e269      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80086aa:	46c0      	nop			@ (mov r8, r8)
        break;
 80086ac:	e267      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80086ae:	4a2e      	ldr	r2, [pc, #184]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80086b0:	2388      	movs	r3, #136	@ 0x88
 80086b2:	58d2      	ldr	r2, [r2, r3]
 80086b4:	23c0      	movs	r3, #192	@ 0xc0
 80086b6:	029b      	lsls	r3, r3, #10
 80086b8:	4013      	ands	r3, r2
 80086ba:	617b      	str	r3, [r7, #20]
 80086bc:	697a      	ldr	r2, [r7, #20]
 80086be:	2380      	movs	r3, #128	@ 0x80
 80086c0:	029b      	lsls	r3, r3, #10
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d017      	beq.n	80086f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
 80086c6:	697a      	ldr	r2, [r7, #20]
 80086c8:	2380      	movs	r3, #128	@ 0x80
 80086ca:	029b      	lsls	r3, r3, #10
 80086cc:	429a      	cmp	r2, r3
 80086ce:	d81e      	bhi.n	800870e <HAL_RCCEx_GetPeriphCLKFreq+0x612>
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d005      	beq.n	80086e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
 80086d6:	697a      	ldr	r2, [r7, #20]
 80086d8:	2380      	movs	r3, #128	@ 0x80
 80086da:	025b      	lsls	r3, r3, #9
 80086dc:	429a      	cmp	r2, r3
 80086de:	d005      	beq.n	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
            break;
 80086e0:	e015      	b.n	800870e <HAL_RCCEx_GetPeriphCLKFreq+0x612>
            frequency = HAL_RCC_GetPCLK1Freq();
 80086e2:	f7ff fa61 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 80086e6:	0003      	movs	r3, r0
 80086e8:	61fb      	str	r3, [r7, #28]
            break;
 80086ea:	e013      	b.n	8008714 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HAL_RCC_GetSysClockFreq();
 80086ec:	f7ff f9b6 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 80086f0:	0003      	movs	r3, r0
 80086f2:	61fb      	str	r3, [r7, #28]
            break;
 80086f4:	e00e      	b.n	8008714 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80086f6:	4b1c      	ldr	r3, [pc, #112]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	2380      	movs	r3, #128	@ 0x80
 80086fc:	00db      	lsls	r3, r3, #3
 80086fe:	401a      	ands	r2, r3
 8008700:	2380      	movs	r3, #128	@ 0x80
 8008702:	00db      	lsls	r3, r3, #3
 8008704:	429a      	cmp	r2, r3
 8008706:	d104      	bne.n	8008712 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
              frequency = HSI_VALUE;
 8008708:	4b18      	ldr	r3, [pc, #96]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
 800870a:	61fb      	str	r3, [r7, #28]
            break;
 800870c:	e001      	b.n	8008712 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
            break;
 800870e:	46c0      	nop			@ (mov r8, r8)
 8008710:	e235      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008712:	46c0      	nop			@ (mov r8, r8)
        break;
 8008714:	e233      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008716:	4a14      	ldr	r2, [pc, #80]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
 8008718:	2388      	movs	r3, #136	@ 0x88
 800871a:	58d2      	ldr	r2, [r2, r3]
 800871c:	23c0      	movs	r3, #192	@ 0xc0
 800871e:	031b      	lsls	r3, r3, #12
 8008720:	4013      	ands	r3, r2
 8008722:	617b      	str	r3, [r7, #20]
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	23c0      	movs	r3, #192	@ 0xc0
 8008728:	031b      	lsls	r3, r3, #12
 800872a:	429a      	cmp	r2, r3
 800872c:	d041      	beq.n	80087b2 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 800872e:	697a      	ldr	r2, [r7, #20]
 8008730:	23c0      	movs	r3, #192	@ 0xc0
 8008732:	031b      	lsls	r3, r3, #12
 8008734:	429a      	cmp	r2, r3
 8008736:	d847      	bhi.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8008738:	697a      	ldr	r2, [r7, #20]
 800873a:	2380      	movs	r3, #128	@ 0x80
 800873c:	031b      	lsls	r3, r3, #12
 800873e:	429a      	cmp	r2, r3
 8008740:	d02b      	beq.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
 8008742:	697a      	ldr	r2, [r7, #20]
 8008744:	2380      	movs	r3, #128	@ 0x80
 8008746:	031b      	lsls	r3, r3, #12
 8008748:	429a      	cmp	r2, r3
 800874a:	d83d      	bhi.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d005      	beq.n	800875e <HAL_RCCEx_GetPeriphCLKFreq+0x662>
 8008752:	697a      	ldr	r2, [r7, #20]
 8008754:	2380      	movs	r3, #128	@ 0x80
 8008756:	02db      	lsls	r3, r3, #11
 8008758:	429a      	cmp	r2, r3
 800875a:	d009      	beq.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            break;
 800875c:	e034      	b.n	80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
            frequency = HAL_RCC_GetPCLK1Freq();
 800875e:	f7ff fa23 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 8008762:	0003      	movs	r3, r0
 8008764:	61fb      	str	r3, [r7, #28]
            break;
 8008766:	e036      	b.n	80087d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8008768:	40021000 	.word	0x40021000
 800876c:	00f42400 	.word	0x00f42400
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008770:	4abd      	ldr	r2, [pc, #756]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008772:	2394      	movs	r3, #148	@ 0x94
 8008774:	58d3      	ldr	r3, [r2, r3]
 8008776:	2202      	movs	r2, #2
 8008778:	4013      	ands	r3, r2
 800877a:	2b02      	cmp	r3, #2
 800877c:	d126      	bne.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 800877e:	4aba      	ldr	r2, [pc, #744]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008780:	2394      	movs	r3, #148	@ 0x94
 8008782:	58d3      	ldr	r3, [r2, r3]
 8008784:	2204      	movs	r2, #4
 8008786:	4013      	ands	r3, r2
 8008788:	2b04      	cmp	r3, #4
 800878a:	d102      	bne.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
                frequency = LSI_VALUE / 128U;
 800878c:	23fa      	movs	r3, #250	@ 0xfa
 800878e:	61fb      	str	r3, [r7, #28]
            break;
 8008790:	e01c      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
                frequency = LSI_VALUE;
 8008792:	23fa      	movs	r3, #250	@ 0xfa
 8008794:	01db      	lsls	r3, r3, #7
 8008796:	61fb      	str	r3, [r7, #28]
            break;
 8008798:	e018      	b.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800879a:	4bb3      	ldr	r3, [pc, #716]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800879c:	681a      	ldr	r2, [r3, #0]
 800879e:	2380      	movs	r3, #128	@ 0x80
 80087a0:	00db      	lsls	r3, r3, #3
 80087a2:	401a      	ands	r2, r3
 80087a4:	2380      	movs	r3, #128	@ 0x80
 80087a6:	00db      	lsls	r3, r3, #3
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d111      	bne.n	80087d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
              frequency = HSI_VALUE;
 80087ac:	4baf      	ldr	r3, [pc, #700]	@ (8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 80087ae:	61fb      	str	r3, [r7, #28]
            break;
 80087b0:	e00e      	b.n	80087d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80087b2:	4aad      	ldr	r2, [pc, #692]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80087b4:	2390      	movs	r3, #144	@ 0x90
 80087b6:	58d3      	ldr	r3, [r2, r3]
 80087b8:	2202      	movs	r2, #2
 80087ba:	4013      	ands	r3, r2
 80087bc:	2b02      	cmp	r3, #2
 80087be:	d109      	bne.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
              frequency = LSE_VALUE;
 80087c0:	2380      	movs	r3, #128	@ 0x80
 80087c2:	021b      	lsls	r3, r3, #8
 80087c4:	61fb      	str	r3, [r7, #28]
            break;
 80087c6:	e005      	b.n	80087d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
            break;
 80087c8:	46c0      	nop			@ (mov r8, r8)
 80087ca:	e1d8      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80087cc:	46c0      	nop			@ (mov r8, r8)
 80087ce:	e1d6      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80087d0:	46c0      	nop			@ (mov r8, r8)
 80087d2:	e1d4      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 80087d4:	46c0      	nop			@ (mov r8, r8)
        break;
 80087d6:	e1d2      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80087d8:	4aa3      	ldr	r2, [pc, #652]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80087da:	2388      	movs	r3, #136	@ 0x88
 80087dc:	58d2      	ldr	r2, [r2, r3]
 80087de:	23c0      	movs	r3, #192	@ 0xc0
 80087e0:	039b      	lsls	r3, r3, #14
 80087e2:	4013      	ands	r3, r2
 80087e4:	617b      	str	r3, [r7, #20]
 80087e6:	697a      	ldr	r2, [r7, #20]
 80087e8:	23c0      	movs	r3, #192	@ 0xc0
 80087ea:	039b      	lsls	r3, r3, #14
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d03d      	beq.n	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80087f0:	697a      	ldr	r2, [r7, #20]
 80087f2:	23c0      	movs	r3, #192	@ 0xc0
 80087f4:	039b      	lsls	r3, r3, #14
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d843      	bhi.n	8008882 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 80087fa:	697a      	ldr	r2, [r7, #20]
 80087fc:	2380      	movs	r3, #128	@ 0x80
 80087fe:	039b      	lsls	r3, r3, #14
 8008800:	429a      	cmp	r2, r3
 8008802:	d027      	beq.n	8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 8008804:	697a      	ldr	r2, [r7, #20]
 8008806:	2380      	movs	r3, #128	@ 0x80
 8008808:	039b      	lsls	r3, r3, #14
 800880a:	429a      	cmp	r2, r3
 800880c:	d839      	bhi.n	8008882 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 800880e:	697b      	ldr	r3, [r7, #20]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d005      	beq.n	8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008814:	697a      	ldr	r2, [r7, #20]
 8008816:	2380      	movs	r3, #128	@ 0x80
 8008818:	035b      	lsls	r3, r3, #13
 800881a:	429a      	cmp	r2, r3
 800881c:	d005      	beq.n	800882a <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
            break;
 800881e:	e030      	b.n	8008882 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HAL_RCC_GetPCLK1Freq();
 8008820:	f7ff f9c2 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 8008824:	0003      	movs	r3, r0
 8008826:	61fb      	str	r3, [r7, #28]
            break;
 8008828:	e032      	b.n	8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800882a:	4a8f      	ldr	r2, [pc, #572]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800882c:	2394      	movs	r3, #148	@ 0x94
 800882e:	58d3      	ldr	r3, [r2, r3]
 8008830:	2202      	movs	r2, #2
 8008832:	4013      	ands	r3, r2
 8008834:	2b02      	cmp	r3, #2
 8008836:	d126      	bne.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8008838:	4a8b      	ldr	r2, [pc, #556]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800883a:	2394      	movs	r3, #148	@ 0x94
 800883c:	58d3      	ldr	r3, [r2, r3]
 800883e:	2204      	movs	r2, #4
 8008840:	4013      	ands	r3, r2
 8008842:	2b04      	cmp	r3, #4
 8008844:	d102      	bne.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x750>
                frequency = LSI_VALUE / 128U;
 8008846:	23fa      	movs	r3, #250	@ 0xfa
 8008848:	61fb      	str	r3, [r7, #28]
            break;
 800884a:	e01c      	b.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
                frequency = LSI_VALUE;
 800884c:	23fa      	movs	r3, #250	@ 0xfa
 800884e:	01db      	lsls	r3, r3, #7
 8008850:	61fb      	str	r3, [r7, #28]
            break;
 8008852:	e018      	b.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008854:	4b84      	ldr	r3, [pc, #528]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	2380      	movs	r3, #128	@ 0x80
 800885a:	00db      	lsls	r3, r3, #3
 800885c:	401a      	ands	r2, r3
 800885e:	2380      	movs	r3, #128	@ 0x80
 8008860:	00db      	lsls	r3, r3, #3
 8008862:	429a      	cmp	r2, r3
 8008864:	d111      	bne.n	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
              frequency = HSI_VALUE;
 8008866:	4b81      	ldr	r3, [pc, #516]	@ (8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 8008868:	61fb      	str	r3, [r7, #28]
            break;
 800886a:	e00e      	b.n	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800886c:	4a7e      	ldr	r2, [pc, #504]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800886e:	2390      	movs	r3, #144	@ 0x90
 8008870:	58d3      	ldr	r3, [r2, r3]
 8008872:	2202      	movs	r2, #2
 8008874:	4013      	ands	r3, r2
 8008876:	2b02      	cmp	r3, #2
 8008878:	d109      	bne.n	800888e <HAL_RCCEx_GetPeriphCLKFreq+0x792>
              frequency = LSE_VALUE;
 800887a:	2380      	movs	r3, #128	@ 0x80
 800887c:	021b      	lsls	r3, r3, #8
 800887e:	61fb      	str	r3, [r7, #28]
            break;
 8008880:	e005      	b.n	800888e <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            break;
 8008882:	46c0      	nop			@ (mov r8, r8)
 8008884:	e17b      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008886:	46c0      	nop			@ (mov r8, r8)
 8008888:	e179      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800888a:	46c0      	nop			@ (mov r8, r8)
 800888c:	e177      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 800888e:	46c0      	nop			@ (mov r8, r8)
        break;
 8008890:	e175      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8008892:	4a75      	ldr	r2, [pc, #468]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008894:	2388      	movs	r3, #136	@ 0x88
 8008896:	58d2      	ldr	r2, [r2, r3]
 8008898:	23c0      	movs	r3, #192	@ 0xc0
 800889a:	041b      	lsls	r3, r3, #16
 800889c:	4013      	ands	r3, r2
 800889e:	617b      	str	r3, [r7, #20]
 80088a0:	697a      	ldr	r2, [r7, #20]
 80088a2:	23c0      	movs	r3, #192	@ 0xc0
 80088a4:	041b      	lsls	r3, r3, #16
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d03d      	beq.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
 80088aa:	697a      	ldr	r2, [r7, #20]
 80088ac:	23c0      	movs	r3, #192	@ 0xc0
 80088ae:	041b      	lsls	r3, r3, #16
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d843      	bhi.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80088b4:	697a      	ldr	r2, [r7, #20]
 80088b6:	2380      	movs	r3, #128	@ 0x80
 80088b8:	041b      	lsls	r3, r3, #16
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d027      	beq.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80088be:	697a      	ldr	r2, [r7, #20]
 80088c0:	2380      	movs	r3, #128	@ 0x80
 80088c2:	041b      	lsls	r3, r3, #16
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d839      	bhi.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d005      	beq.n	80088da <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
 80088ce:	697a      	ldr	r2, [r7, #20]
 80088d0:	2380      	movs	r3, #128	@ 0x80
 80088d2:	03db      	lsls	r3, r3, #15
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d005      	beq.n	80088e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            break;
 80088d8:	e030      	b.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
            frequency = HAL_RCC_GetPCLK1Freq();
 80088da:	f7ff f965 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 80088de:	0003      	movs	r3, r0
 80088e0:	61fb      	str	r3, [r7, #28]
            break;
 80088e2:	e032      	b.n	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80088e4:	4a60      	ldr	r2, [pc, #384]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80088e6:	2394      	movs	r3, #148	@ 0x94
 80088e8:	58d3      	ldr	r3, [r2, r3]
 80088ea:	2202      	movs	r2, #2
 80088ec:	4013      	ands	r3, r2
 80088ee:	2b02      	cmp	r3, #2
 80088f0:	d126      	bne.n	8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80088f2:	4a5d      	ldr	r2, [pc, #372]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80088f4:	2394      	movs	r3, #148	@ 0x94
 80088f6:	58d3      	ldr	r3, [r2, r3]
 80088f8:	2204      	movs	r2, #4
 80088fa:	4013      	ands	r3, r2
 80088fc:	2b04      	cmp	r3, #4
 80088fe:	d102      	bne.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
                frequency = LSI_VALUE / 128U;
 8008900:	23fa      	movs	r3, #250	@ 0xfa
 8008902:	61fb      	str	r3, [r7, #28]
            break;
 8008904:	e01c      	b.n	8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
                frequency = LSI_VALUE;
 8008906:	23fa      	movs	r3, #250	@ 0xfa
 8008908:	01db      	lsls	r3, r3, #7
 800890a:	61fb      	str	r3, [r7, #28]
            break;
 800890c:	e018      	b.n	8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800890e:	4b56      	ldr	r3, [pc, #344]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	2380      	movs	r3, #128	@ 0x80
 8008914:	00db      	lsls	r3, r3, #3
 8008916:	401a      	ands	r2, r3
 8008918:	2380      	movs	r3, #128	@ 0x80
 800891a:	00db      	lsls	r3, r3, #3
 800891c:	429a      	cmp	r2, r3
 800891e:	d111      	bne.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
              frequency = HSI_VALUE;
 8008920:	4b52      	ldr	r3, [pc, #328]	@ (8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
 8008922:	61fb      	str	r3, [r7, #28]
            break;
 8008924:	e00e      	b.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008926:	4a50      	ldr	r2, [pc, #320]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008928:	2390      	movs	r3, #144	@ 0x90
 800892a:	58d3      	ldr	r3, [r2, r3]
 800892c:	2202      	movs	r2, #2
 800892e:	4013      	ands	r3, r2
 8008930:	2b02      	cmp	r3, #2
 8008932:	d109      	bne.n	8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
              frequency = LSE_VALUE;
 8008934:	2380      	movs	r3, #128	@ 0x80
 8008936:	021b      	lsls	r3, r3, #8
 8008938:	61fb      	str	r3, [r7, #28]
            break;
 800893a:	e005      	b.n	8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
            break;
 800893c:	46c0      	nop			@ (mov r8, r8)
 800893e:	e11e      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008940:	46c0      	nop			@ (mov r8, r8)
 8008942:	e11c      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008944:	46c0      	nop			@ (mov r8, r8)
 8008946:	e11a      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008948:	46c0      	nop			@ (mov r8, r8)
        break;
 800894a:	e118      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 800894c:	4a46      	ldr	r2, [pc, #280]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800894e:	2388      	movs	r3, #136	@ 0x88
 8008950:	58d2      	ldr	r2, [r2, r3]
 8008952:	2380      	movs	r3, #128	@ 0x80
 8008954:	045b      	lsls	r3, r3, #17
 8008956:	4013      	ands	r3, r2
 8008958:	617b      	str	r3, [r7, #20]
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d005      	beq.n	800896c <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8008960:	697a      	ldr	r2, [r7, #20]
 8008962:	2380      	movs	r3, #128	@ 0x80
 8008964:	045b      	lsls	r3, r3, #17
 8008966:	429a      	cmp	r2, r3
 8008968:	d011      	beq.n	800898e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
            break;
 800896a:	e019      	b.n	80089a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 800896c:	4b3e      	ldr	r3, [pc, #248]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 800896e:	689a      	ldr	r2, [r3, #8]
 8008970:	23e0      	movs	r3, #224	@ 0xe0
 8008972:	01db      	lsls	r3, r3, #7
 8008974:	4013      	ands	r3, r2
 8008976:	d104      	bne.n	8008982 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = HAL_RCC_GetPCLK1Freq();
 8008978:	f7ff f916 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 800897c:	0003      	movs	r3, r0
 800897e:	61fb      	str	r3, [r7, #28]
            break;
 8008980:	e00e      	b.n	80089a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 8008982:	f7ff f911 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 8008986:	0003      	movs	r3, r0
 8008988:	005b      	lsls	r3, r3, #1
 800898a:	61fb      	str	r3, [r7, #28]
            break;
 800898c:	e008      	b.n	80089a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 800898e:	2408      	movs	r4, #8
 8008990:	193b      	adds	r3, r7, r4
 8008992:	0018      	movs	r0, r3
 8008994:	f000 f8fe 	bl	8008b94 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8008998:	193b      	adds	r3, r7, r4
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	61fb      	str	r3, [r7, #28]
            break;
 800899e:	46c0      	nop			@ (mov r8, r8)
        break;
 80089a0:	e0ed      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 80089a2:	4a31      	ldr	r2, [pc, #196]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80089a4:	2388      	movs	r3, #136	@ 0x88
 80089a6:	58d2      	ldr	r2, [r2, r3]
 80089a8:	2380      	movs	r3, #128	@ 0x80
 80089aa:	049b      	lsls	r3, r3, #18
 80089ac:	4013      	ands	r3, r2
 80089ae:	617b      	str	r3, [r7, #20]
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d005      	beq.n	80089c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80089b6:	697a      	ldr	r2, [r7, #20]
 80089b8:	2380      	movs	r3, #128	@ 0x80
 80089ba:	049b      	lsls	r3, r3, #18
 80089bc:	429a      	cmp	r2, r3
 80089be:	d011      	beq.n	80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
            break;
 80089c0:	e019      	b.n	80089f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 80089c2:	4b29      	ldr	r3, [pc, #164]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80089c4:	689a      	ldr	r2, [r3, #8]
 80089c6:	23e0      	movs	r3, #224	@ 0xe0
 80089c8:	01db      	lsls	r3, r3, #7
 80089ca:	4013      	ands	r3, r2
 80089cc:	d104      	bne.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
              frequency = HAL_RCC_GetPCLK1Freq();
 80089ce:	f7ff f8eb 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 80089d2:	0003      	movs	r3, r0
 80089d4:	61fb      	str	r3, [r7, #28]
            break;
 80089d6:	e00e      	b.n	80089f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 80089d8:	f7ff f8e6 	bl	8007ba8 <HAL_RCC_GetPCLK1Freq>
 80089dc:	0003      	movs	r3, r0
 80089de:	005b      	lsls	r3, r3, #1
 80089e0:	61fb      	str	r3, [r7, #28]
            break;
 80089e2:	e008      	b.n	80089f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80089e4:	2408      	movs	r4, #8
 80089e6:	193b      	adds	r3, r7, r4
 80089e8:	0018      	movs	r0, r3
 80089ea:	f000 f8d3 	bl	8008b94 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80089ee:	193b      	adds	r3, r7, r4
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	61fb      	str	r3, [r7, #28]
            break;
 80089f4:	46c0      	nop			@ (mov r8, r8)
        break;
 80089f6:	e0c2      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80089f8:	4a1b      	ldr	r2, [pc, #108]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 80089fa:	2388      	movs	r3, #136	@ 0x88
 80089fc:	58d2      	ldr	r2, [r2, r3]
 80089fe:	23c0      	movs	r3, #192	@ 0xc0
 8008a00:	051b      	lsls	r3, r3, #20
 8008a02:	4013      	ands	r3, r2
 8008a04:	617b      	str	r3, [r7, #20]
 8008a06:	697a      	ldr	r2, [r7, #20]
 8008a08:	23c0      	movs	r3, #192	@ 0xc0
 8008a0a:	051b      	lsls	r3, r3, #20
 8008a0c:	429a      	cmp	r2, r3
 8008a0e:	d017      	beq.n	8008a40 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 8008a10:	697a      	ldr	r2, [r7, #20]
 8008a12:	23c0      	movs	r3, #192	@ 0xc0
 8008a14:	051b      	lsls	r3, r3, #20
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d84a      	bhi.n	8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8008a1a:	697a      	ldr	r2, [r7, #20]
 8008a1c:	2380      	movs	r3, #128	@ 0x80
 8008a1e:	051b      	lsls	r3, r3, #20
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d039      	beq.n	8008a98 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8008a24:	697a      	ldr	r2, [r7, #20]
 8008a26:	2380      	movs	r3, #128	@ 0x80
 8008a28:	051b      	lsls	r3, r3, #20
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d840      	bhi.n	8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d03a      	beq.n	8008aaa <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
 8008a34:	697a      	ldr	r2, [r7, #20]
 8008a36:	2380      	movs	r3, #128	@ 0x80
 8008a38:	04db      	lsls	r3, r3, #19
 8008a3a:	429a      	cmp	r2, r3
 8008a3c:	d003      	beq.n	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
            break;
 8008a3e:	e037      	b.n	8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
            frequency = HSI48_VALUE;
 8008a40:	4b0b      	ldr	r3, [pc, #44]	@ (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x974>)
 8008a42:	61fb      	str	r3, [r7, #28]
            break;
 8008a44:	e037      	b.n	8008ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8008a46:	4b08      	ldr	r3, [pc, #32]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2202      	movs	r2, #2
 8008a4c:	4013      	ands	r3, r2
 8008a4e:	2b02      	cmp	r3, #2
 8008a50:	d130      	bne.n	8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8008a52:	4b05      	ldr	r3, [pc, #20]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	2208      	movs	r2, #8
 8008a58:	4013      	ands	r3, r2
 8008a5a:	d00b      	beq.n	8008a74 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 8008a5c:	4b02      	ldr	r3, [pc, #8]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	091b      	lsrs	r3, r3, #4
 8008a62:	220f      	movs	r2, #15
 8008a64:	4013      	ands	r3, r2
 8008a66:	e00b      	b.n	8008a80 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
 8008a68:	40021000 	.word	0x40021000
 8008a6c:	00f42400 	.word	0x00f42400
 8008a70:	02dc6c00 	.word	0x02dc6c00
 8008a74:	4a44      	ldr	r2, [pc, #272]	@ (8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8008a76:	2394      	movs	r3, #148	@ 0x94
 8008a78:	58d3      	ldr	r3, [r2, r3]
 8008a7a:	0a1b      	lsrs	r3, r3, #8
 8008a7c:	220f      	movs	r2, #15
 8008a7e:	4013      	ands	r3, r2
 8008a80:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 8008a82:	69bb      	ldr	r3, [r7, #24]
 8008a84:	2b0b      	cmp	r3, #11
 8008a86:	d901      	bls.n	8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x990>
                msirange = 11U;
 8008a88:	230b      	movs	r3, #11
 8008a8a:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 8008a8c:	4b3f      	ldr	r3, [pc, #252]	@ (8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 8008a8e:	69ba      	ldr	r2, [r7, #24]
 8008a90:	0092      	lsls	r2, r2, #2
 8008a92:	58d3      	ldr	r3, [r2, r3]
 8008a94:	61fb      	str	r3, [r7, #28]
            break;
 8008a96:	e00d      	b.n	8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8008a98:	2408      	movs	r4, #8
 8008a9a:	193b      	adds	r3, r7, r4
 8008a9c:	0018      	movs	r0, r3
 8008a9e:	f000 f879 	bl	8008b94 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8008aa2:	193b      	adds	r3, r7, r4
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	61fb      	str	r3, [r7, #28]
            break;
 8008aa8:	e005      	b.n	8008ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            frequency = 0U;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	61fb      	str	r3, [r7, #28]
            break;
 8008aae:	e002      	b.n	8008ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
            break;
 8008ab0:	46c0      	nop			@ (mov r8, r8)
 8008ab2:	e064      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008ab4:	46c0      	nop			@ (mov r8, r8)
        break;
 8008ab6:	e062      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008ab8:	4a33      	ldr	r2, [pc, #204]	@ (8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8008aba:	2388      	movs	r3, #136	@ 0x88
 8008abc:	58d2      	ldr	r2, [r2, r3]
 8008abe:	23c0      	movs	r3, #192	@ 0xc0
 8008ac0:	051b      	lsls	r3, r3, #20
 8008ac2:	4013      	ands	r3, r2
 8008ac4:	617b      	str	r3, [r7, #20]
 8008ac6:	697a      	ldr	r2, [r7, #20]
 8008ac8:	23c0      	movs	r3, #192	@ 0xc0
 8008aca:	051b      	lsls	r3, r3, #20
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d017      	beq.n	8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0xa04>
 8008ad0:	697a      	ldr	r2, [r7, #20]
 8008ad2:	23c0      	movs	r3, #192	@ 0xc0
 8008ad4:	051b      	lsls	r3, r3, #20
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d844      	bhi.n	8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8008ada:	697a      	ldr	r2, [r7, #20]
 8008adc:	2380      	movs	r3, #128	@ 0x80
 8008ade:	051b      	lsls	r3, r3, #20
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d033      	beq.n	8008b4c <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8008ae4:	697a      	ldr	r2, [r7, #20]
 8008ae6:	2380      	movs	r3, #128	@ 0x80
 8008ae8:	051b      	lsls	r3, r3, #20
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d83a      	bhi.n	8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d034      	beq.n	8008b5e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8008af4:	697a      	ldr	r2, [r7, #20]
 8008af6:	2380      	movs	r3, #128	@ 0x80
 8008af8:	04db      	lsls	r3, r3, #19
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d003      	beq.n	8008b06 <HAL_RCCEx_GetPeriphCLKFreq+0xa0a>
            break;
 8008afe:	e031      	b.n	8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            frequency = HSI48_VALUE;
 8008b00:	4b23      	ldr	r3, [pc, #140]	@ (8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>)
 8008b02:	61fb      	str	r3, [r7, #28]
            break;
 8008b04:	e031      	b.n	8008b6a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8008b06:	4b20      	ldr	r3, [pc, #128]	@ (8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	2202      	movs	r2, #2
 8008b0c:	4013      	ands	r3, r2
 8008b0e:	2b02      	cmp	r3, #2
 8008b10:	d12a      	bne.n	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8008b12:	4b1d      	ldr	r3, [pc, #116]	@ (8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	2208      	movs	r2, #8
 8008b18:	4013      	ands	r3, r2
 8008b1a:	d005      	beq.n	8008b28 <HAL_RCCEx_GetPeriphCLKFreq+0xa2c>
 8008b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	091b      	lsrs	r3, r3, #4
 8008b22:	220f      	movs	r2, #15
 8008b24:	4013      	ands	r3, r2
 8008b26:	e005      	b.n	8008b34 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8008b28:	4a17      	ldr	r2, [pc, #92]	@ (8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0xa8c>)
 8008b2a:	2394      	movs	r3, #148	@ 0x94
 8008b2c:	58d3      	ldr	r3, [r2, r3]
 8008b2e:	0a1b      	lsrs	r3, r3, #8
 8008b30:	220f      	movs	r2, #15
 8008b32:	4013      	ands	r3, r2
 8008b34:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 8008b36:	69bb      	ldr	r3, [r7, #24]
 8008b38:	2b0b      	cmp	r3, #11
 8008b3a:	d901      	bls.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
                msirange = 11U;
 8008b3c:	230b      	movs	r3, #11
 8008b3e:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 8008b40:	4b12      	ldr	r3, [pc, #72]	@ (8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0xa90>)
 8008b42:	69ba      	ldr	r2, [r7, #24]
 8008b44:	0092      	lsls	r2, r2, #2
 8008b46:	58d3      	ldr	r3, [r2, r3]
 8008b48:	61fb      	str	r3, [r7, #28]
            break;
 8008b4a:	e00d      	b.n	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8008b4c:	2408      	movs	r4, #8
 8008b4e:	193b      	adds	r3, r7, r4
 8008b50:	0018      	movs	r0, r3
 8008b52:	f000 f81f 	bl	8008b94 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 8008b56:	193b      	adds	r3, r7, r4
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	61fb      	str	r3, [r7, #28]
            break;
 8008b5c:	e005      	b.n	8008b6a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = 0U;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	61fb      	str	r3, [r7, #28]
            break;
 8008b62:	e002      	b.n	8008b6a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            break;
 8008b64:	46c0      	nop			@ (mov r8, r8)
 8008b66:	e00a      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
            break;
 8008b68:	46c0      	nop			@ (mov r8, r8)
        break;
 8008b6a:	e008      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8008b6c:	46c0      	nop			@ (mov r8, r8)
 8008b6e:	e006      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8008b70:	46c0      	nop			@ (mov r8, r8)
 8008b72:	e004      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8008b74:	46c0      	nop			@ (mov r8, r8)
 8008b76:	e002      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8008b78:	46c0      	nop			@ (mov r8, r8)
 8008b7a:	e000      	b.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
        break;
 8008b7c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return (frequency);
 8008b7e:	69fb      	ldr	r3, [r7, #28]
}
 8008b80:	0018      	movs	r0, r3
 8008b82:	46bd      	mov	sp, r7
 8008b84:	b009      	add	sp, #36	@ 0x24
 8008b86:	bd90      	pop	{r4, r7, pc}
 8008b88:	40021000 	.word	0x40021000
 8008b8c:	08010168 	.word	0x08010168
 8008b90:	02dc6c00 	.word	0x02dc6c00

08008b94 <HAL_RCCEx_GetPLLClockFreq>:
  * @param  PLL_Clocks structure.
  * @retval None
  */

void HAL_RCCEx_GetPLLClockFreq(PLL_ClocksTypeDef *PLL_Clocks)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b088      	sub	sp, #32
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  uint32_t pllm;
  uint32_t plln;
  uint32_t pllvco;
  uint32_t msirange;

  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008b9c:	4b58      	ldr	r3, [pc, #352]	@ (8008d00 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008b9e:	68db      	ldr	r3, [r3, #12]
 8008ba0:	0a1b      	lsrs	r3, r3, #8
 8008ba2:	227f      	movs	r2, #127	@ 0x7f
 8008ba4:	4013      	ands	r3, r2
 8008ba6:	617b      	str	r3, [r7, #20]
  pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008ba8:	4b55      	ldr	r3, [pc, #340]	@ (8008d00 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008baa:	68db      	ldr	r3, [r3, #12]
 8008bac:	2203      	movs	r2, #3
 8008bae:	4013      	ands	r3, r2
 8008bb0:	613b      	str	r3, [r7, #16]
  pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 8008bb2:	4b53      	ldr	r3, [pc, #332]	@ (8008d00 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008bb4:	68db      	ldr	r3, [r3, #12]
 8008bb6:	091b      	lsrs	r3, r3, #4
 8008bb8:	2207      	movs	r2, #7
 8008bba:	4013      	ands	r3, r2
 8008bbc:	3301      	adds	r3, #1
 8008bbe:	60fb      	str	r3, [r7, #12]
  msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8008bc0:	4b4f      	ldr	r3, [pc, #316]	@ (8008d00 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2208      	movs	r2, #8
 8008bc6:	4013      	ands	r3, r2
 8008bc8:	d005      	beq.n	8008bd6 <HAL_RCCEx_GetPLLClockFreq+0x42>
 8008bca:	4b4d      	ldr	r3, [pc, #308]	@ (8008d00 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	091b      	lsrs	r3, r3, #4
 8008bd0:	220f      	movs	r2, #15
 8008bd2:	4013      	ands	r3, r2
 8008bd4:	e005      	b.n	8008be2 <HAL_RCCEx_GetPLLClockFreq+0x4e>
 8008bd6:	4a4a      	ldr	r2, [pc, #296]	@ (8008d00 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008bd8:	2394      	movs	r3, #148	@ 0x94
 8008bda:	58d3      	ldr	r3, [r2, r3]
 8008bdc:	0a1b      	lsrs	r3, r3, #8
 8008bde:	220f      	movs	r2, #15
 8008be0:	4013      	ands	r3, r2
 8008be2:	61bb      	str	r3, [r7, #24]
  if (msirange > 11U)
 8008be4:	69bb      	ldr	r3, [r7, #24]
 8008be6:	2b0b      	cmp	r3, #11
 8008be8:	d901      	bls.n	8008bee <HAL_RCCEx_GetPLLClockFreq+0x5a>
  {
    msirange = 11U;
 8008bea:	230b      	movs	r3, #11
 8008bec:	61bb      	str	r3, [r7, #24]
  }
  switch (pllsource)
 8008bee:	693b      	ldr	r3, [r7, #16]
 8008bf0:	2b03      	cmp	r3, #3
 8008bf2:	d020      	beq.n	8008c36 <HAL_RCCEx_GetPLLClockFreq+0xa2>
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	2b03      	cmp	r3, #3
 8008bf8:	d827      	bhi.n	8008c4a <HAL_RCCEx_GetPLLClockFreq+0xb6>
 8008bfa:	693b      	ldr	r3, [r7, #16]
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d00c      	beq.n	8008c1a <HAL_RCCEx_GetPLLClockFreq+0x86>
 8008c00:	693b      	ldr	r3, [r7, #16]
 8008c02:	2b02      	cmp	r3, #2
 8008c04:	d121      	bne.n	8008c4a <HAL_RCCEx_GetPLLClockFreq+0xb6>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * plln;
 8008c06:	68f9      	ldr	r1, [r7, #12]
 8008c08:	483e      	ldr	r0, [pc, #248]	@ (8008d04 <HAL_RCCEx_GetPLLClockFreq+0x170>)
 8008c0a:	f7f7 fa99 	bl	8000140 <__udivsi3>
 8008c0e:	0003      	movs	r3, r0
 8008c10:	001a      	movs	r2, r3
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	4353      	muls	r3, r2
 8008c16:	61fb      	str	r3, [r7, #28]
      break;
 8008c18:	e025      	b.n	8008c66 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 8008c1a:	4b3b      	ldr	r3, [pc, #236]	@ (8008d08 <HAL_RCCEx_GetPLLClockFreq+0x174>)
 8008c1c:	69ba      	ldr	r2, [r7, #24]
 8008c1e:	0092      	lsls	r2, r2, #2
 8008c20:	58d3      	ldr	r3, [r2, r3]
 8008c22:	68f9      	ldr	r1, [r7, #12]
 8008c24:	0018      	movs	r0, r3
 8008c26:	f7f7 fa8b 	bl	8000140 <__udivsi3>
 8008c2a:	0003      	movs	r3, r0
 8008c2c:	001a      	movs	r2, r3
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	4353      	muls	r3, r2
 8008c32:	61fb      	str	r3, [r7, #28]
      break;
 8008c34:	e017      	b.n	8008c66 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * plln;
 8008c36:	68f9      	ldr	r1, [r7, #12]
 8008c38:	4834      	ldr	r0, [pc, #208]	@ (8008d0c <HAL_RCCEx_GetPLLClockFreq+0x178>)
 8008c3a:	f7f7 fa81 	bl	8000140 <__udivsi3>
 8008c3e:	0003      	movs	r3, r0
 8008c40:	001a      	movs	r2, r3
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	4353      	muls	r3, r2
 8008c46:	61fb      	str	r3, [r7, #28]
      break;
 8008c48:	e00d      	b.n	8008c66 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    default:
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 8008c4a:	4b2f      	ldr	r3, [pc, #188]	@ (8008d08 <HAL_RCCEx_GetPLLClockFreq+0x174>)
 8008c4c:	69ba      	ldr	r2, [r7, #24]
 8008c4e:	0092      	lsls	r2, r2, #2
 8008c50:	58d3      	ldr	r3, [r2, r3]
 8008c52:	68f9      	ldr	r1, [r7, #12]
 8008c54:	0018      	movs	r0, r3
 8008c56:	f7f7 fa73 	bl	8000140 <__udivsi3>
 8008c5a:	0003      	movs	r3, r0
 8008c5c:	001a      	movs	r2, r3
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	4353      	muls	r3, r2
 8008c62:	61fb      	str	r3, [r7, #28]
      break;
 8008c64:	46c0      	nop			@ (mov r8, r8)
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVP) != 0U)
 8008c66:	4b26      	ldr	r3, [pc, #152]	@ (8008d00 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008c68:	68da      	ldr	r2, [r3, #12]
 8008c6a:	2380      	movs	r3, #128	@ 0x80
 8008c6c:	025b      	lsls	r3, r3, #9
 8008c6e:	4013      	ands	r3, r2
 8008c70:	d00e      	beq.n	8008c90 <HAL_RCCEx_GetPLLClockFreq+0xfc>
  {
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 8008c72:	4b23      	ldr	r3, [pc, #140]	@ (8008d00 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008c74:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLP_Pos) + 1U));
 8008c76:	0c5b      	lsrs	r3, r3, #17
 8008c78:	221f      	movs	r2, #31
 8008c7a:	4013      	ands	r3, r2
 8008c7c:	3301      	adds	r3, #1
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 8008c7e:	0019      	movs	r1, r3
 8008c80:	69f8      	ldr	r0, [r7, #28]
 8008c82:	f7f7 fa5d 	bl	8000140 <__udivsi3>
 8008c86:	0003      	movs	r3, r0
 8008c88:	001a      	movs	r2, r3
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	601a      	str	r2, [r3, #0]
 8008c8e:	e002      	b.n	8008c96 <HAL_RCCEx_GetPLLClockFreq+0x102>
  }
  else
  {
    PLL_Clocks->PLL_P_Frequency = 0;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVQ) != 0U)
 8008c96:	4b1a      	ldr	r3, [pc, #104]	@ (8008d00 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008c98:	68da      	ldr	r2, [r3, #12]
 8008c9a:	2380      	movs	r3, #128	@ 0x80
 8008c9c:	045b      	lsls	r3, r3, #17
 8008c9e:	4013      	ands	r3, r2
 8008ca0:	d00e      	beq.n	8008cc0 <HAL_RCCEx_GetPLLClockFreq+0x12c>
  {
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 8008ca2:	4b17      	ldr	r3, [pc, #92]	@ (8008d00 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008ca4:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLQ_Pos) + 1U));
 8008ca6:	0e5b      	lsrs	r3, r3, #25
 8008ca8:	2207      	movs	r2, #7
 8008caa:	4013      	ands	r3, r2
 8008cac:	3301      	adds	r3, #1
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 8008cae:	0019      	movs	r1, r3
 8008cb0:	69f8      	ldr	r0, [r7, #28]
 8008cb2:	f7f7 fa45 	bl	8000140 <__udivsi3>
 8008cb6:	0003      	movs	r3, r0
 8008cb8:	001a      	movs	r2, r3
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	605a      	str	r2, [r3, #4]
 8008cbe:	e002      	b.n	8008cc6 <HAL_RCCEx_GetPLLClockFreq+0x132>
  }
  else
  {
    PLL_Clocks->PLL_Q_Frequency = 0;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVR) != 0U)
 8008cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8008d00 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008cc8:	68da      	ldr	r2, [r3, #12]
 8008cca:	2380      	movs	r3, #128	@ 0x80
 8008ccc:	055b      	lsls	r3, r3, #21
 8008cce:	4013      	ands	r3, r2
 8008cd0:	d00e      	beq.n	8008cf0 <HAL_RCCEx_GetPLLClockFreq+0x15c>
  {
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8008cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8008d00 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8008cd4:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLR_Pos) + 1U));
 8008cd6:	0f5b      	lsrs	r3, r3, #29
 8008cd8:	2207      	movs	r2, #7
 8008cda:	4013      	ands	r3, r2
 8008cdc:	3301      	adds	r3, #1
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8008cde:	0019      	movs	r1, r3
 8008ce0:	69f8      	ldr	r0, [r7, #28]
 8008ce2:	f7f7 fa2d 	bl	8000140 <__udivsi3>
 8008ce6:	0003      	movs	r3, r0
 8008ce8:	001a      	movs	r2, r3
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL_Clocks->PLL_R_Frequency = 0;
  }
}
 8008cee:	e002      	b.n	8008cf6 <HAL_RCCEx_GetPLLClockFreq+0x162>
    PLL_Clocks->PLL_R_Frequency = 0;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	609a      	str	r2, [r3, #8]
}
 8008cf6:	46c0      	nop			@ (mov r8, r8)
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	b008      	add	sp, #32
 8008cfc:	bd80      	pop	{r7, pc}
 8008cfe:	46c0      	nop			@ (mov r8, r8)
 8008d00:	40021000 	.word	0x40021000
 8008d04:	00f42400 	.word	0x00f42400
 8008d08:	08010168 	.word	0x08010168
 8008d0c:	003d0900 	.word	0x003d0900

08008d10 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b084      	sub	sp, #16
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008d18:	210f      	movs	r1, #15
 8008d1a:	187b      	adds	r3, r7, r1
 8008d1c:	2201      	movs	r2, #1
 8008d1e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d100      	bne.n	8008d28 <HAL_RTC_Init+0x18>
 8008d26:	e08b      	b.n	8008e40 <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 8008d28:	187b      	adds	r3, r7, r1
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	222d      	movs	r2, #45	@ 0x2d
 8008d32:	5c9b      	ldrb	r3, [r3, r2]
 8008d34:	b2db      	uxtb	r3, r3
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d107      	bne.n	8008d4a <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	222c      	movs	r2, #44	@ 0x2c
 8008d3e:	2100      	movs	r1, #0
 8008d40:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	0018      	movs	r0, r3
 8008d46:	f7fc fe0f 	bl	8005968 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	222d      	movs	r2, #45	@ 0x2d
 8008d4e:	2102      	movs	r1, #2
 8008d50:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008d52:	4b3f      	ldr	r3, [pc, #252]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008d54:	22ca      	movs	r2, #202	@ 0xca
 8008d56:	625a      	str	r2, [r3, #36]	@ 0x24
 8008d58:	4b3d      	ldr	r3, [pc, #244]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008d5a:	2253      	movs	r2, #83	@ 0x53
 8008d5c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	0018      	movs	r0, r3
 8008d62:	f000 f8a1 	bl	8008ea8 <RTC_EnterInitMode>
 8008d66:	1e03      	subs	r3, r0, #0
 8008d68:	d00b      	beq.n	8008d82 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d6a:	4b39      	ldr	r3, [pc, #228]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008d6c:	22ff      	movs	r2, #255	@ 0xff
 8008d6e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	222d      	movs	r2, #45	@ 0x2d
 8008d74:	2104      	movs	r1, #4
 8008d76:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 8008d78:	230f      	movs	r3, #15
 8008d7a:	18fb      	adds	r3, r7, r3
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	701a      	strb	r2, [r3, #0]
 8008d80:	e05e      	b.n	8008e40 <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8008d82:	4b33      	ldr	r3, [pc, #204]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008d84:	699a      	ldr	r2, [r3, #24]
 8008d86:	4b32      	ldr	r3, [pc, #200]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008d88:	4932      	ldr	r1, [pc, #200]	@ (8008e54 <HAL_RTC_Init+0x144>)
 8008d8a:	400a      	ands	r2, r1
 8008d8c:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8008d8e:	4b30      	ldr	r3, [pc, #192]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008d90:	6999      	ldr	r1, [r3, #24]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	685a      	ldr	r2, [r3, #4]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	691b      	ldr	r3, [r3, #16]
 8008d9a:	431a      	orrs	r2, r3
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	699b      	ldr	r3, [r3, #24]
 8008da0:	431a      	orrs	r2, r3
 8008da2:	4b2b      	ldr	r3, [pc, #172]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008da4:	430a      	orrs	r2, r1
 8008da6:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	68d9      	ldr	r1, [r3, #12]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	689b      	ldr	r3, [r3, #8]
 8008db0:	041a      	lsls	r2, r3, #16
 8008db2:	4b27      	ldr	r3, [pc, #156]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008db4:	430a      	orrs	r2, r1
 8008db6:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8008db8:	4b25      	ldr	r3, [pc, #148]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008dba:	68db      	ldr	r3, [r3, #12]
 8008dbc:	4a26      	ldr	r2, [pc, #152]	@ (8008e58 <HAL_RTC_Init+0x148>)
 8008dbe:	4013      	ands	r3, r2
 8008dc0:	0019      	movs	r1, r3
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dca:	431a      	orrs	r2, r3
 8008dcc:	4b20      	ldr	r3, [pc, #128]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008dce:	430a      	orrs	r2, r1
 8008dd0:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008dd2:	4b1f      	ldr	r3, [pc, #124]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008dd4:	68da      	ldr	r2, [r3, #12]
 8008dd6:	4b1e      	ldr	r3, [pc, #120]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008dd8:	2180      	movs	r1, #128	@ 0x80
 8008dda:	438a      	bics	r2, r1
 8008ddc:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008dde:	4b1c      	ldr	r3, [pc, #112]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008de0:	699b      	ldr	r3, [r3, #24]
 8008de2:	2220      	movs	r2, #32
 8008de4:	4013      	ands	r3, r2
 8008de6:	d110      	bne.n	8008e0a <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	0018      	movs	r0, r3
 8008dec:	f000 f836 	bl	8008e5c <HAL_RTC_WaitForSynchro>
 8008df0:	1e03      	subs	r3, r0, #0
 8008df2:	d00a      	beq.n	8008e0a <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008df4:	4b16      	ldr	r3, [pc, #88]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008df6:	22ff      	movs	r2, #255	@ 0xff
 8008df8:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	222d      	movs	r2, #45	@ 0x2d
 8008dfe:	2104      	movs	r1, #4
 8008e00:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 8008e02:	230f      	movs	r3, #15
 8008e04:	18fb      	adds	r3, r7, r3
 8008e06:	2201      	movs	r2, #1
 8008e08:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8008e0a:	230f      	movs	r3, #15
 8008e0c:	18fb      	adds	r3, r7, r3
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d115      	bne.n	8008e40 <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 8008e14:	4b0e      	ldr	r3, [pc, #56]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008e16:	699b      	ldr	r3, [r3, #24]
 8008e18:	00db      	lsls	r3, r3, #3
 8008e1a:	08d9      	lsrs	r1, r3, #3
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6a1a      	ldr	r2, [r3, #32]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	69db      	ldr	r3, [r3, #28]
 8008e24:	431a      	orrs	r2, r3
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	695b      	ldr	r3, [r3, #20]
 8008e2a:	431a      	orrs	r2, r3
 8008e2c:	4b08      	ldr	r3, [pc, #32]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008e2e:	430a      	orrs	r2, r1
 8008e30:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e32:	4b07      	ldr	r3, [pc, #28]	@ (8008e50 <HAL_RTC_Init+0x140>)
 8008e34:	22ff      	movs	r2, #255	@ 0xff
 8008e36:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	222d      	movs	r2, #45	@ 0x2d
 8008e3c:	2101      	movs	r1, #1
 8008e3e:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 8008e40:	230f      	movs	r3, #15
 8008e42:	18fb      	adds	r3, r7, r3
 8008e44:	781b      	ldrb	r3, [r3, #0]
}
 8008e46:	0018      	movs	r0, r3
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	b004      	add	sp, #16
 8008e4c:	bd80      	pop	{r7, pc}
 8008e4e:	46c0      	nop			@ (mov r8, r8)
 8008e50:	40002800 	.word	0x40002800
 8008e54:	fb8fffbf 	.word	0xfb8fffbf
 8008e58:	ffffe0ff 	.word	0xffffe0ff

08008e5c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8008e64:	4b0f      	ldr	r3, [pc, #60]	@ (8008ea4 <HAL_RTC_WaitForSynchro+0x48>)
 8008e66:	68da      	ldr	r2, [r3, #12]
 8008e68:	4b0e      	ldr	r3, [pc, #56]	@ (8008ea4 <HAL_RTC_WaitForSynchro+0x48>)
 8008e6a:	2120      	movs	r1, #32
 8008e6c:	438a      	bics	r2, r1
 8008e6e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8008e70:	f7fd f8b0 	bl	8005fd4 <HAL_GetTick>
 8008e74:	0003      	movs	r3, r0
 8008e76:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8008e78:	e00a      	b.n	8008e90 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008e7a:	f7fd f8ab 	bl	8005fd4 <HAL_GetTick>
 8008e7e:	0002      	movs	r2, r0
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	1ad2      	subs	r2, r2, r3
 8008e84:	23fa      	movs	r3, #250	@ 0xfa
 8008e86:	009b      	lsls	r3, r3, #2
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d901      	bls.n	8008e90 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8008e8c:	2303      	movs	r3, #3
 8008e8e:	e005      	b.n	8008e9c <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8008e90:	4b04      	ldr	r3, [pc, #16]	@ (8008ea4 <HAL_RTC_WaitForSynchro+0x48>)
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	2220      	movs	r2, #32
 8008e96:	4013      	ands	r3, r2
 8008e98:	d0ef      	beq.n	8008e7a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8008e9a:	2300      	movs	r3, #0
}
 8008e9c:	0018      	movs	r0, r3
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	b004      	add	sp, #16
 8008ea2:	bd80      	pop	{r7, pc}
 8008ea4:	40002800 	.word	0x40002800

08008ea8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b084      	sub	sp, #16
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008eb0:	4b12      	ldr	r3, [pc, #72]	@ (8008efc <RTC_EnterInitMode+0x54>)
 8008eb2:	68db      	ldr	r3, [r3, #12]
 8008eb4:	2240      	movs	r2, #64	@ 0x40
 8008eb6:	4013      	ands	r3, r2
 8008eb8:	d11a      	bne.n	8008ef0 <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8008eba:	4b10      	ldr	r3, [pc, #64]	@ (8008efc <RTC_EnterInitMode+0x54>)
 8008ebc:	68da      	ldr	r2, [r3, #12]
 8008ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8008efc <RTC_EnterInitMode+0x54>)
 8008ec0:	2180      	movs	r1, #128	@ 0x80
 8008ec2:	430a      	orrs	r2, r1
 8008ec4:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8008ec6:	f7fd f885 	bl	8005fd4 <HAL_GetTick>
 8008eca:	0003      	movs	r3, r0
 8008ecc:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008ece:	e00a      	b.n	8008ee6 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008ed0:	f7fd f880 	bl	8005fd4 <HAL_GetTick>
 8008ed4:	0002      	movs	r2, r0
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	1ad2      	subs	r2, r2, r3
 8008eda:	23fa      	movs	r3, #250	@ 0xfa
 8008edc:	009b      	lsls	r3, r3, #2
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d901      	bls.n	8008ee6 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	e005      	b.n	8008ef2 <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8008ee6:	4b05      	ldr	r3, [pc, #20]	@ (8008efc <RTC_EnterInitMode+0x54>)
 8008ee8:	68db      	ldr	r3, [r3, #12]
 8008eea:	2240      	movs	r2, #64	@ 0x40
 8008eec:	4013      	ands	r3, r2
 8008eee:	d0ef      	beq.n	8008ed0 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8008ef0:	2300      	movs	r3, #0
}
 8008ef2:	0018      	movs	r0, r3
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	b004      	add	sp, #16
 8008ef8:	bd80      	pop	{r7, pc}
 8008efa:	46c0      	nop			@ (mov r8, r8)
 8008efc:	40002800 	.word	0x40002800

08008f00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b084      	sub	sp, #16
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d101      	bne.n	8008f12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008f0e:	2301      	movs	r3, #1
 8008f10:	e0a0      	b.n	8009054 <HAL_SPI_Init+0x154>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d109      	bne.n	8008f2e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	685a      	ldr	r2, [r3, #4]
 8008f1e:	2382      	movs	r3, #130	@ 0x82
 8008f20:	005b      	lsls	r3, r3, #1
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d009      	beq.n	8008f3a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	61da      	str	r2, [r3, #28]
 8008f2c:	e005      	b.n	8008f3a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2200      	movs	r2, #0
 8008f32:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2200      	movs	r2, #0
 8008f38:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	225d      	movs	r2, #93	@ 0x5d
 8008f44:	5c9b      	ldrb	r3, [r3, r2]
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d107      	bne.n	8008f5c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	225c      	movs	r2, #92	@ 0x5c
 8008f50:	2100      	movs	r1, #0
 8008f52:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	0018      	movs	r0, r3
 8008f58:	f7fc fd84 	bl	8005a64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	225d      	movs	r2, #93	@ 0x5d
 8008f60:	2102      	movs	r1, #2
 8008f62:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	681a      	ldr	r2, [r3, #0]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	2140      	movs	r1, #64	@ 0x40
 8008f70:	438a      	bics	r2, r1
 8008f72:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	68da      	ldr	r2, [r3, #12]
 8008f78:	23e0      	movs	r3, #224	@ 0xe0
 8008f7a:	00db      	lsls	r3, r3, #3
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d902      	bls.n	8008f86 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008f80:	2300      	movs	r3, #0
 8008f82:	60fb      	str	r3, [r7, #12]
 8008f84:	e002      	b.n	8008f8c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008f86:	2380      	movs	r3, #128	@ 0x80
 8008f88:	015b      	lsls	r3, r3, #5
 8008f8a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	68da      	ldr	r2, [r3, #12]
 8008f90:	23f0      	movs	r3, #240	@ 0xf0
 8008f92:	011b      	lsls	r3, r3, #4
 8008f94:	429a      	cmp	r2, r3
 8008f96:	d008      	beq.n	8008faa <HAL_SPI_Init+0xaa>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	68da      	ldr	r2, [r3, #12]
 8008f9c:	23e0      	movs	r3, #224	@ 0xe0
 8008f9e:	00db      	lsls	r3, r3, #3
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d002      	beq.n	8008faa <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	685a      	ldr	r2, [r3, #4]
 8008fae:	2382      	movs	r3, #130	@ 0x82
 8008fb0:	005b      	lsls	r3, r3, #1
 8008fb2:	401a      	ands	r2, r3
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6899      	ldr	r1, [r3, #8]
 8008fb8:	2384      	movs	r3, #132	@ 0x84
 8008fba:	021b      	lsls	r3, r3, #8
 8008fbc:	400b      	ands	r3, r1
 8008fbe:	431a      	orrs	r2, r3
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	691b      	ldr	r3, [r3, #16]
 8008fc4:	2102      	movs	r1, #2
 8008fc6:	400b      	ands	r3, r1
 8008fc8:	431a      	orrs	r2, r3
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	695b      	ldr	r3, [r3, #20]
 8008fce:	2101      	movs	r1, #1
 8008fd0:	400b      	ands	r3, r1
 8008fd2:	431a      	orrs	r2, r3
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6999      	ldr	r1, [r3, #24]
 8008fd8:	2380      	movs	r3, #128	@ 0x80
 8008fda:	009b      	lsls	r3, r3, #2
 8008fdc:	400b      	ands	r3, r1
 8008fde:	431a      	orrs	r2, r3
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	69db      	ldr	r3, [r3, #28]
 8008fe4:	2138      	movs	r1, #56	@ 0x38
 8008fe6:	400b      	ands	r3, r1
 8008fe8:	431a      	orrs	r2, r3
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6a1b      	ldr	r3, [r3, #32]
 8008fee:	2180      	movs	r1, #128	@ 0x80
 8008ff0:	400b      	ands	r3, r1
 8008ff2:	431a      	orrs	r2, r3
 8008ff4:	0011      	movs	r1, r2
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008ffa:	2380      	movs	r3, #128	@ 0x80
 8008ffc:	019b      	lsls	r3, r3, #6
 8008ffe:	401a      	ands	r2, r3
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	430a      	orrs	r2, r1
 8009006:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	699b      	ldr	r3, [r3, #24]
 800900c:	0c1b      	lsrs	r3, r3, #16
 800900e:	2204      	movs	r2, #4
 8009010:	401a      	ands	r2, r3
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009016:	2110      	movs	r1, #16
 8009018:	400b      	ands	r3, r1
 800901a:	431a      	orrs	r2, r3
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009020:	2108      	movs	r1, #8
 8009022:	400b      	ands	r3, r1
 8009024:	431a      	orrs	r2, r3
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	68d9      	ldr	r1, [r3, #12]
 800902a:	23f0      	movs	r3, #240	@ 0xf0
 800902c:	011b      	lsls	r3, r3, #4
 800902e:	400b      	ands	r3, r1
 8009030:	431a      	orrs	r2, r3
 8009032:	0011      	movs	r1, r2
 8009034:	68fa      	ldr	r2, [r7, #12]
 8009036:	2380      	movs	r3, #128	@ 0x80
 8009038:	015b      	lsls	r3, r3, #5
 800903a:	401a      	ands	r2, r3
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	430a      	orrs	r2, r1
 8009042:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2200      	movs	r2, #0
 8009048:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	225d      	movs	r2, #93	@ 0x5d
 800904e:	2101      	movs	r1, #1
 8009050:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009052:	2300      	movs	r3, #0
}
 8009054:	0018      	movs	r0, r3
 8009056:	46bd      	mov	sp, r7
 8009058:	b004      	add	sp, #16
 800905a:	bd80      	pop	{r7, pc}

0800905c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b082      	sub	sp, #8
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d101      	bne.n	800906e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800906a:	2301      	movs	r3, #1
 800906c:	e046      	b.n	80090fc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2288      	movs	r2, #136	@ 0x88
 8009072:	589b      	ldr	r3, [r3, r2]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d107      	bne.n	8009088 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2284      	movs	r2, #132	@ 0x84
 800907c:	2100      	movs	r1, #0
 800907e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	0018      	movs	r0, r3
 8009084:	f7fc feac 	bl	8005de0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2288      	movs	r2, #136	@ 0x88
 800908c:	2124      	movs	r1, #36	@ 0x24
 800908e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	681a      	ldr	r2, [r3, #0]
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	2101      	movs	r1, #1
 800909c:	438a      	bics	r2, r1
 800909e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d003      	beq.n	80090b0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	0018      	movs	r0, r3
 80090ac:	f000 f9fe 	bl	80094ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	0018      	movs	r0, r3
 80090b4:	f000 f828 	bl	8009108 <UART_SetConfig>
 80090b8:	0003      	movs	r3, r0
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	d101      	bne.n	80090c2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	e01c      	b.n	80090fc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	685a      	ldr	r2, [r3, #4]
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	490d      	ldr	r1, [pc, #52]	@ (8009104 <HAL_UART_Init+0xa8>)
 80090ce:	400a      	ands	r2, r1
 80090d0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	689a      	ldr	r2, [r3, #8]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	212a      	movs	r1, #42	@ 0x2a
 80090de:	438a      	bics	r2, r1
 80090e0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	681a      	ldr	r2, [r3, #0]
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	2101      	movs	r1, #1
 80090ee:	430a      	orrs	r2, r1
 80090f0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	0018      	movs	r0, r3
 80090f6:	f000 fa8d 	bl	8009614 <UART_CheckIdleState>
 80090fa:	0003      	movs	r3, r0
}
 80090fc:	0018      	movs	r0, r3
 80090fe:	46bd      	mov	sp, r7
 8009100:	b002      	add	sp, #8
 8009102:	bd80      	pop	{r7, pc}
 8009104:	ffffb7ff 	.word	0xffffb7ff

08009108 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009108:	b5b0      	push	{r4, r5, r7, lr}
 800910a:	b092      	sub	sp, #72	@ 0x48
 800910c:	af00      	add	r7, sp, #0
 800910e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009110:	231f      	movs	r3, #31
 8009112:	2220      	movs	r2, #32
 8009114:	189b      	adds	r3, r3, r2
 8009116:	19db      	adds	r3, r3, r7
 8009118:	2200      	movs	r2, #0
 800911a:	701a      	strb	r2, [r3, #0]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800911c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	4ac8      	ldr	r2, [pc, #800]	@ (8009444 <UART_SetConfig+0x33c>)
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009124:	689a      	ldr	r2, [r3, #8]
 8009126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009128:	691b      	ldr	r3, [r3, #16]
 800912a:	431a      	orrs	r2, r3
 800912c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800912e:	695b      	ldr	r3, [r3, #20]
 8009130:	431a      	orrs	r2, r3
 8009132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009134:	69db      	ldr	r3, [r3, #28]
 8009136:	4313      	orrs	r3, r2
 8009138:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800913a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4ac1      	ldr	r2, [pc, #772]	@ (8009448 <UART_SetConfig+0x340>)
 8009142:	4013      	ands	r3, r2
 8009144:	0019      	movs	r1, r3
 8009146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009148:	681a      	ldr	r2, [r3, #0]
 800914a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800914c:	430b      	orrs	r3, r1
 800914e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	4abd      	ldr	r2, [pc, #756]	@ (800944c <UART_SetConfig+0x344>)
 8009158:	4013      	ands	r3, r2
 800915a:	0018      	movs	r0, r3
 800915c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800915e:	68d9      	ldr	r1, [r3, #12]
 8009160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009162:	681a      	ldr	r2, [r3, #0]
 8009164:	0003      	movs	r3, r0
 8009166:	430b      	orrs	r3, r1
 8009168:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800916a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800916c:	699b      	ldr	r3, [r3, #24]
 800916e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4ab3      	ldr	r2, [pc, #716]	@ (8009444 <UART_SetConfig+0x33c>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d00e      	beq.n	8009198 <UART_SetConfig+0x90>
 800917a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4ab4      	ldr	r2, [pc, #720]	@ (8009450 <UART_SetConfig+0x348>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d009      	beq.n	8009198 <UART_SetConfig+0x90>
 8009184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4ab2      	ldr	r2, [pc, #712]	@ (8009454 <UART_SetConfig+0x34c>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d004      	beq.n	8009198 <UART_SetConfig+0x90>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800918e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009190:	6a1b      	ldr	r3, [r3, #32]
 8009192:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009194:	4313      	orrs	r3, r2
 8009196:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	689b      	ldr	r3, [r3, #8]
 800919e:	4aae      	ldr	r2, [pc, #696]	@ (8009458 <UART_SetConfig+0x350>)
 80091a0:	4013      	ands	r3, r2
 80091a2:	0019      	movs	r1, r3
 80091a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a6:	681a      	ldr	r2, [r3, #0]
 80091a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091aa:	430b      	orrs	r3, r1
 80091ac:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80091ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091b4:	220f      	movs	r2, #15
 80091b6:	4393      	bics	r3, r2
 80091b8:	0018      	movs	r0, r3
 80091ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091bc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80091be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c0:	681a      	ldr	r2, [r3, #0]
 80091c2:	0003      	movs	r3, r0
 80091c4:	430b      	orrs	r3, r1
 80091c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80091c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4aa3      	ldr	r2, [pc, #652]	@ (800945c <UART_SetConfig+0x354>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d102      	bne.n	80091d8 <UART_SetConfig+0xd0>
 80091d2:	2301      	movs	r3, #1
 80091d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80091d6:	e033      	b.n	8009240 <UART_SetConfig+0x138>
 80091d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	4aa0      	ldr	r2, [pc, #640]	@ (8009460 <UART_SetConfig+0x358>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d102      	bne.n	80091e8 <UART_SetConfig+0xe0>
 80091e2:	2302      	movs	r3, #2
 80091e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80091e6:	e02b      	b.n	8009240 <UART_SetConfig+0x138>
 80091e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4a9d      	ldr	r2, [pc, #628]	@ (8009464 <UART_SetConfig+0x35c>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d103      	bne.n	80091fa <UART_SetConfig+0xf2>
 80091f2:	2380      	movs	r3, #128	@ 0x80
 80091f4:	025b      	lsls	r3, r3, #9
 80091f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80091f8:	e022      	b.n	8009240 <UART_SetConfig+0x138>
 80091fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a9a      	ldr	r2, [pc, #616]	@ (8009468 <UART_SetConfig+0x360>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d103      	bne.n	800920c <UART_SetConfig+0x104>
 8009204:	2380      	movs	r3, #128	@ 0x80
 8009206:	029b      	lsls	r3, r3, #10
 8009208:	643b      	str	r3, [r7, #64]	@ 0x40
 800920a:	e019      	b.n	8009240 <UART_SetConfig+0x138>
 800920c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	4a8c      	ldr	r2, [pc, #560]	@ (8009444 <UART_SetConfig+0x33c>)
 8009212:	4293      	cmp	r3, r2
 8009214:	d102      	bne.n	800921c <UART_SetConfig+0x114>
 8009216:	2310      	movs	r3, #16
 8009218:	643b      	str	r3, [r7, #64]	@ 0x40
 800921a:	e011      	b.n	8009240 <UART_SetConfig+0x138>
 800921c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4a8b      	ldr	r2, [pc, #556]	@ (8009450 <UART_SetConfig+0x348>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d102      	bne.n	800922c <UART_SetConfig+0x124>
 8009226:	2308      	movs	r3, #8
 8009228:	643b      	str	r3, [r7, #64]	@ 0x40
 800922a:	e009      	b.n	8009240 <UART_SetConfig+0x138>
 800922c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a88      	ldr	r2, [pc, #544]	@ (8009454 <UART_SetConfig+0x34c>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d102      	bne.n	800923c <UART_SetConfig+0x134>
 8009236:	2304      	movs	r3, #4
 8009238:	643b      	str	r3, [r7, #64]	@ 0x40
 800923a:	e001      	b.n	8009240 <UART_SetConfig+0x138>
 800923c:	2300      	movs	r3, #0
 800923e:	643b      	str	r3, [r7, #64]	@ 0x40

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a7f      	ldr	r2, [pc, #508]	@ (8009444 <UART_SetConfig+0x33c>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d00a      	beq.n	8009260 <UART_SetConfig+0x158>
 800924a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a80      	ldr	r2, [pc, #512]	@ (8009450 <UART_SetConfig+0x348>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d005      	beq.n	8009260 <UART_SetConfig+0x158>
 8009254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a7e      	ldr	r2, [pc, #504]	@ (8009454 <UART_SetConfig+0x34c>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d000      	beq.n	8009260 <UART_SetConfig+0x158>
 800925e:	e06f      	b.n	8009340 <UART_SetConfig+0x238>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009260:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009262:	0018      	movs	r0, r3
 8009264:	f7fe ff4a 	bl	80080fc <HAL_RCCEx_GetPeriphCLKFreq>
 8009268:	0003      	movs	r3, r0
 800926a:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* If proper clock source reported */
    if (pclk != 0U)
 800926c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800926e:	2b00      	cmp	r3, #0
 8009270:	d100      	bne.n	8009274 <UART_SetConfig+0x16c>
 8009272:	e103      	b.n	800947c <UART_SetConfig+0x374>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009276:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009278:	4b7c      	ldr	r3, [pc, #496]	@ (800946c <UART_SetConfig+0x364>)
 800927a:	0052      	lsls	r2, r2, #1
 800927c:	5ad3      	ldrh	r3, [r2, r3]
 800927e:	0019      	movs	r1, r3
 8009280:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009282:	f7f6 ff5d 	bl	8000140 <__udivsi3>
 8009286:	0003      	movs	r3, r0
 8009288:	62fb      	str	r3, [r7, #44]	@ 0x2c

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800928a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800928c:	685a      	ldr	r2, [r3, #4]
 800928e:	0013      	movs	r3, r2
 8009290:	005b      	lsls	r3, r3, #1
 8009292:	189b      	adds	r3, r3, r2
 8009294:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009296:	429a      	cmp	r2, r3
 8009298:	d305      	bcc.n	80092a6 <UART_SetConfig+0x19e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800929a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d906      	bls.n	80092b4 <UART_SetConfig+0x1ac>
      {
        ret = HAL_ERROR;
 80092a6:	231f      	movs	r3, #31
 80092a8:	2220      	movs	r2, #32
 80092aa:	189b      	adds	r3, r3, r2
 80092ac:	19db      	adds	r3, r3, r7
 80092ae:	2201      	movs	r2, #1
 80092b0:	701a      	strb	r2, [r3, #0]
 80092b2:	e044      	b.n	800933e <UART_SetConfig+0x236>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80092b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092b6:	61bb      	str	r3, [r7, #24]
 80092b8:	2300      	movs	r3, #0
 80092ba:	61fb      	str	r3, [r7, #28]
 80092bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80092c0:	4b6a      	ldr	r3, [pc, #424]	@ (800946c <UART_SetConfig+0x364>)
 80092c2:	0052      	lsls	r2, r2, #1
 80092c4:	5ad3      	ldrh	r3, [r2, r3]
 80092c6:	613b      	str	r3, [r7, #16]
 80092c8:	2300      	movs	r3, #0
 80092ca:	617b      	str	r3, [r7, #20]
 80092cc:	693a      	ldr	r2, [r7, #16]
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	69b8      	ldr	r0, [r7, #24]
 80092d2:	69f9      	ldr	r1, [r7, #28]
 80092d4:	f7f7 f906 	bl	80004e4 <__aeabi_uldivmod>
 80092d8:	0002      	movs	r2, r0
 80092da:	000b      	movs	r3, r1
 80092dc:	0e11      	lsrs	r1, r2, #24
 80092de:	021d      	lsls	r5, r3, #8
 80092e0:	430d      	orrs	r5, r1
 80092e2:	0214      	lsls	r4, r2, #8
 80092e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	085b      	lsrs	r3, r3, #1
 80092ea:	60bb      	str	r3, [r7, #8]
 80092ec:	2300      	movs	r3, #0
 80092ee:	60fb      	str	r3, [r7, #12]
 80092f0:	68b8      	ldr	r0, [r7, #8]
 80092f2:	68f9      	ldr	r1, [r7, #12]
 80092f4:	1900      	adds	r0, r0, r4
 80092f6:	4169      	adcs	r1, r5
 80092f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	603b      	str	r3, [r7, #0]
 80092fe:	2300      	movs	r3, #0
 8009300:	607b      	str	r3, [r7, #4]
 8009302:	683a      	ldr	r2, [r7, #0]
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f7f7 f8ed 	bl	80004e4 <__aeabi_uldivmod>
 800930a:	0002      	movs	r2, r0
 800930c:	000b      	movs	r3, r1
 800930e:	0013      	movs	r3, r2
 8009310:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009312:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009314:	23c0      	movs	r3, #192	@ 0xc0
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	429a      	cmp	r2, r3
 800931a:	d309      	bcc.n	8009330 <UART_SetConfig+0x228>
 800931c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800931e:	2380      	movs	r3, #128	@ 0x80
 8009320:	035b      	lsls	r3, r3, #13
 8009322:	429a      	cmp	r2, r3
 8009324:	d204      	bcs.n	8009330 <UART_SetConfig+0x228>
        {
          huart->Instance->BRR = usartdiv;
 8009326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800932c:	60da      	str	r2, [r3, #12]
 800932e:	e006      	b.n	800933e <UART_SetConfig+0x236>
        }
        else
        {
          ret = HAL_ERROR;
 8009330:	231f      	movs	r3, #31
 8009332:	2220      	movs	r2, #32
 8009334:	189b      	adds	r3, r3, r2
 8009336:	19db      	adds	r3, r3, r7
 8009338:	2201      	movs	r2, #1
 800933a:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800933c:	e09e      	b.n	800947c <UART_SetConfig+0x374>
 800933e:	e09d      	b.n	800947c <UART_SetConfig+0x374>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009342:	69da      	ldr	r2, [r3, #28]
 8009344:	2380      	movs	r3, #128	@ 0x80
 8009346:	021b      	lsls	r3, r3, #8
 8009348:	429a      	cmp	r2, r3
 800934a:	d14c      	bne.n	80093e6 <UART_SetConfig+0x2de>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800934c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800934e:	0018      	movs	r0, r3
 8009350:	f7fe fed4 	bl	80080fc <HAL_RCCEx_GetPeriphCLKFreq>
 8009354:	0003      	movs	r3, r0
 8009356:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800935a:	2b00      	cmp	r3, #0
 800935c:	d100      	bne.n	8009360 <UART_SetConfig+0x258>
 800935e:	e08d      	b.n	800947c <UART_SetConfig+0x374>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009362:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009364:	4b41      	ldr	r3, [pc, #260]	@ (800946c <UART_SetConfig+0x364>)
 8009366:	0052      	lsls	r2, r2, #1
 8009368:	5ad3      	ldrh	r3, [r2, r3]
 800936a:	0019      	movs	r1, r3
 800936c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800936e:	f7f6 fee7 	bl	8000140 <__udivsi3>
 8009372:	0003      	movs	r3, r0
 8009374:	005a      	lsls	r2, r3, #1
 8009376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009378:	685b      	ldr	r3, [r3, #4]
 800937a:	085b      	lsrs	r3, r3, #1
 800937c:	18d2      	adds	r2, r2, r3
 800937e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009380:	685b      	ldr	r3, [r3, #4]
 8009382:	0019      	movs	r1, r3
 8009384:	0010      	movs	r0, r2
 8009386:	f7f6 fedb 	bl	8000140 <__udivsi3>
 800938a:	0003      	movs	r3, r0
 800938c:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800938e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009390:	2b0f      	cmp	r3, #15
 8009392:	d921      	bls.n	80093d8 <UART_SetConfig+0x2d0>
 8009394:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009396:	2380      	movs	r3, #128	@ 0x80
 8009398:	025b      	lsls	r3, r3, #9
 800939a:	429a      	cmp	r2, r3
 800939c:	d21c      	bcs.n	80093d8 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800939e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093a0:	b29a      	uxth	r2, r3
 80093a2:	2012      	movs	r0, #18
 80093a4:	2420      	movs	r4, #32
 80093a6:	1903      	adds	r3, r0, r4
 80093a8:	19db      	adds	r3, r3, r7
 80093aa:	210f      	movs	r1, #15
 80093ac:	438a      	bics	r2, r1
 80093ae:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80093b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093b2:	085b      	lsrs	r3, r3, #1
 80093b4:	b29b      	uxth	r3, r3
 80093b6:	2207      	movs	r2, #7
 80093b8:	4013      	ands	r3, r2
 80093ba:	b299      	uxth	r1, r3
 80093bc:	1903      	adds	r3, r0, r4
 80093be:	19db      	adds	r3, r3, r7
 80093c0:	1902      	adds	r2, r0, r4
 80093c2:	19d2      	adds	r2, r2, r7
 80093c4:	8812      	ldrh	r2, [r2, #0]
 80093c6:	430a      	orrs	r2, r1
 80093c8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80093ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	1902      	adds	r2, r0, r4
 80093d0:	19d2      	adds	r2, r2, r7
 80093d2:	8812      	ldrh	r2, [r2, #0]
 80093d4:	60da      	str	r2, [r3, #12]
 80093d6:	e051      	b.n	800947c <UART_SetConfig+0x374>
      }
      else
      {
        ret = HAL_ERROR;
 80093d8:	231f      	movs	r3, #31
 80093da:	2220      	movs	r2, #32
 80093dc:	189b      	adds	r3, r3, r2
 80093de:	19db      	adds	r3, r3, r7
 80093e0:	2201      	movs	r2, #1
 80093e2:	701a      	strb	r2, [r3, #0]
 80093e4:	e04a      	b.n	800947c <UART_SetConfig+0x374>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80093e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093e8:	0018      	movs	r0, r3
 80093ea:	f7fe fe87 	bl	80080fc <HAL_RCCEx_GetPeriphCLKFreq>
 80093ee:	0003      	movs	r3, r0
 80093f0:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (pclk != 0U)
 80093f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d041      	beq.n	800947c <UART_SetConfig+0x374>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80093fc:	4b1b      	ldr	r3, [pc, #108]	@ (800946c <UART_SetConfig+0x364>)
 80093fe:	0052      	lsls	r2, r2, #1
 8009400:	5ad3      	ldrh	r3, [r2, r3]
 8009402:	0019      	movs	r1, r3
 8009404:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009406:	f7f6 fe9b 	bl	8000140 <__udivsi3>
 800940a:	0003      	movs	r3, r0
 800940c:	001a      	movs	r2, r3
 800940e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009410:	685b      	ldr	r3, [r3, #4]
 8009412:	085b      	lsrs	r3, r3, #1
 8009414:	18d2      	adds	r2, r2, r3
 8009416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	0019      	movs	r1, r3
 800941c:	0010      	movs	r0, r2
 800941e:	f7f6 fe8f 	bl	8000140 <__udivsi3>
 8009422:	0003      	movs	r3, r0
 8009424:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009428:	2b0f      	cmp	r3, #15
 800942a:	d921      	bls.n	8009470 <UART_SetConfig+0x368>
 800942c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800942e:	2380      	movs	r3, #128	@ 0x80
 8009430:	025b      	lsls	r3, r3, #9
 8009432:	429a      	cmp	r2, r3
 8009434:	d21c      	bcs.n	8009470 <UART_SetConfig+0x368>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009438:	b29a      	uxth	r2, r3
 800943a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	60da      	str	r2, [r3, #12]
 8009440:	e01c      	b.n	800947c <UART_SetConfig+0x374>
 8009442:	46c0      	nop			@ (mov r8, r8)
 8009444:	40008000 	.word	0x40008000
 8009448:	cfff69f3 	.word	0xcfff69f3
 800944c:	ffffcfff 	.word	0xffffcfff
 8009450:	40008400 	.word	0x40008400
 8009454:	40008c00 	.word	0x40008c00
 8009458:	11fff4ff 	.word	0x11fff4ff
 800945c:	40013800 	.word	0x40013800
 8009460:	40004400 	.word	0x40004400
 8009464:	40004800 	.word	0x40004800
 8009468:	40004c00 	.word	0x40004c00
 800946c:	0801021c 	.word	0x0801021c
      }
      else
      {
        ret = HAL_ERROR;
 8009470:	231f      	movs	r3, #31
 8009472:	2220      	movs	r2, #32
 8009474:	189b      	adds	r3, r3, r2
 8009476:	19db      	adds	r3, r3, r7
 8009478:	2201      	movs	r2, #1
 800947a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800947c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800947e:	226a      	movs	r2, #106	@ 0x6a
 8009480:	2101      	movs	r1, #1
 8009482:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8009484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009486:	2268      	movs	r2, #104	@ 0x68
 8009488:	2101      	movs	r1, #1
 800948a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800948c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800948e:	2200      	movs	r2, #0
 8009490:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009494:	2200      	movs	r2, #0
 8009496:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009498:	231f      	movs	r3, #31
 800949a:	2220      	movs	r2, #32
 800949c:	189b      	adds	r3, r3, r2
 800949e:	19db      	adds	r3, r3, r7
 80094a0:	781b      	ldrb	r3, [r3, #0]
}
 80094a2:	0018      	movs	r0, r3
 80094a4:	46bd      	mov	sp, r7
 80094a6:	b012      	add	sp, #72	@ 0x48
 80094a8:	bdb0      	pop	{r4, r5, r7, pc}
 80094aa:	46c0      	nop			@ (mov r8, r8)

080094ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b082      	sub	sp, #8
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094b8:	2208      	movs	r2, #8
 80094ba:	4013      	ands	r3, r2
 80094bc:	d00b      	beq.n	80094d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	4a4a      	ldr	r2, [pc, #296]	@ (80095f0 <UART_AdvFeatureConfig+0x144>)
 80094c6:	4013      	ands	r3, r2
 80094c8:	0019      	movs	r1, r3
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	430a      	orrs	r2, r1
 80094d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094da:	2201      	movs	r2, #1
 80094dc:	4013      	ands	r3, r2
 80094de:	d00b      	beq.n	80094f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	685b      	ldr	r3, [r3, #4]
 80094e6:	4a43      	ldr	r2, [pc, #268]	@ (80095f4 <UART_AdvFeatureConfig+0x148>)
 80094e8:	4013      	ands	r3, r2
 80094ea:	0019      	movs	r1, r3
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	430a      	orrs	r2, r1
 80094f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094fc:	2202      	movs	r2, #2
 80094fe:	4013      	ands	r3, r2
 8009500:	d00b      	beq.n	800951a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	4a3b      	ldr	r2, [pc, #236]	@ (80095f8 <UART_AdvFeatureConfig+0x14c>)
 800950a:	4013      	ands	r3, r2
 800950c:	0019      	movs	r1, r3
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	430a      	orrs	r2, r1
 8009518:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800951e:	2204      	movs	r2, #4
 8009520:	4013      	ands	r3, r2
 8009522:	d00b      	beq.n	800953c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	4a34      	ldr	r2, [pc, #208]	@ (80095fc <UART_AdvFeatureConfig+0x150>)
 800952c:	4013      	ands	r3, r2
 800952e:	0019      	movs	r1, r3
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	430a      	orrs	r2, r1
 800953a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009540:	2210      	movs	r2, #16
 8009542:	4013      	ands	r3, r2
 8009544:	d00b      	beq.n	800955e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	4a2c      	ldr	r2, [pc, #176]	@ (8009600 <UART_AdvFeatureConfig+0x154>)
 800954e:	4013      	ands	r3, r2
 8009550:	0019      	movs	r1, r3
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	430a      	orrs	r2, r1
 800955c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009562:	2220      	movs	r2, #32
 8009564:	4013      	ands	r3, r2
 8009566:	d00b      	beq.n	8009580 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	689b      	ldr	r3, [r3, #8]
 800956e:	4a25      	ldr	r2, [pc, #148]	@ (8009604 <UART_AdvFeatureConfig+0x158>)
 8009570:	4013      	ands	r3, r2
 8009572:	0019      	movs	r1, r3
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	430a      	orrs	r2, r1
 800957e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009584:	2240      	movs	r2, #64	@ 0x40
 8009586:	4013      	ands	r3, r2
 8009588:	d01d      	beq.n	80095c6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	4a1d      	ldr	r2, [pc, #116]	@ (8009608 <UART_AdvFeatureConfig+0x15c>)
 8009592:	4013      	ands	r3, r2
 8009594:	0019      	movs	r1, r3
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	430a      	orrs	r2, r1
 80095a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80095a6:	2380      	movs	r3, #128	@ 0x80
 80095a8:	035b      	lsls	r3, r3, #13
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d10b      	bne.n	80095c6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	4a15      	ldr	r2, [pc, #84]	@ (800960c <UART_AdvFeatureConfig+0x160>)
 80095b6:	4013      	ands	r3, r2
 80095b8:	0019      	movs	r1, r3
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	430a      	orrs	r2, r1
 80095c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ca:	2280      	movs	r2, #128	@ 0x80
 80095cc:	4013      	ands	r3, r2
 80095ce:	d00b      	beq.n	80095e8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	685b      	ldr	r3, [r3, #4]
 80095d6:	4a0e      	ldr	r2, [pc, #56]	@ (8009610 <UART_AdvFeatureConfig+0x164>)
 80095d8:	4013      	ands	r3, r2
 80095da:	0019      	movs	r1, r3
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	430a      	orrs	r2, r1
 80095e6:	605a      	str	r2, [r3, #4]
  }
}
 80095e8:	46c0      	nop			@ (mov r8, r8)
 80095ea:	46bd      	mov	sp, r7
 80095ec:	b002      	add	sp, #8
 80095ee:	bd80      	pop	{r7, pc}
 80095f0:	ffff7fff 	.word	0xffff7fff
 80095f4:	fffdffff 	.word	0xfffdffff
 80095f8:	fffeffff 	.word	0xfffeffff
 80095fc:	fffbffff 	.word	0xfffbffff
 8009600:	ffffefff 	.word	0xffffefff
 8009604:	ffffdfff 	.word	0xffffdfff
 8009608:	ffefffff 	.word	0xffefffff
 800960c:	ff9fffff 	.word	0xff9fffff
 8009610:	fff7ffff 	.word	0xfff7ffff

08009614 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b092      	sub	sp, #72	@ 0x48
 8009618:	af02      	add	r7, sp, #8
 800961a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2290      	movs	r2, #144	@ 0x90
 8009620:	2100      	movs	r1, #0
 8009622:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009624:	f7fc fcd6 	bl	8005fd4 <HAL_GetTick>
 8009628:	0003      	movs	r3, r0
 800962a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	2208      	movs	r2, #8
 8009634:	4013      	ands	r3, r2
 8009636:	2b08      	cmp	r3, #8
 8009638:	d12d      	bne.n	8009696 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800963a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800963c:	2280      	movs	r2, #128	@ 0x80
 800963e:	0391      	lsls	r1, r2, #14
 8009640:	6878      	ldr	r0, [r7, #4]
 8009642:	4a47      	ldr	r2, [pc, #284]	@ (8009760 <UART_CheckIdleState+0x14c>)
 8009644:	9200      	str	r2, [sp, #0]
 8009646:	2200      	movs	r2, #0
 8009648:	f000 f88e 	bl	8009768 <UART_WaitOnFlagUntilTimeout>
 800964c:	1e03      	subs	r3, r0, #0
 800964e:	d022      	beq.n	8009696 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009650:	f3ef 8310 	mrs	r3, PRIMASK
 8009654:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009658:	63bb      	str	r3, [r7, #56]	@ 0x38
 800965a:	2301      	movs	r3, #1
 800965c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800965e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009660:	f383 8810 	msr	PRIMASK, r3
}
 8009664:	46c0      	nop			@ (mov r8, r8)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	681a      	ldr	r2, [r3, #0]
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	2180      	movs	r1, #128	@ 0x80
 8009672:	438a      	bics	r2, r1
 8009674:	601a      	str	r2, [r3, #0]
 8009676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009678:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800967a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800967c:	f383 8810 	msr	PRIMASK, r3
}
 8009680:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2288      	movs	r2, #136	@ 0x88
 8009686:	2120      	movs	r1, #32
 8009688:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2284      	movs	r2, #132	@ 0x84
 800968e:	2100      	movs	r1, #0
 8009690:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009692:	2303      	movs	r3, #3
 8009694:	e060      	b.n	8009758 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	2204      	movs	r2, #4
 800969e:	4013      	ands	r3, r2
 80096a0:	2b04      	cmp	r3, #4
 80096a2:	d146      	bne.n	8009732 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80096a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096a6:	2280      	movs	r2, #128	@ 0x80
 80096a8:	03d1      	lsls	r1, r2, #15
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	4a2c      	ldr	r2, [pc, #176]	@ (8009760 <UART_CheckIdleState+0x14c>)
 80096ae:	9200      	str	r2, [sp, #0]
 80096b0:	2200      	movs	r2, #0
 80096b2:	f000 f859 	bl	8009768 <UART_WaitOnFlagUntilTimeout>
 80096b6:	1e03      	subs	r3, r0, #0
 80096b8:	d03b      	beq.n	8009732 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80096ba:	f3ef 8310 	mrs	r3, PRIMASK
 80096be:	60fb      	str	r3, [r7, #12]
  return(result);
 80096c0:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80096c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80096c4:	2301      	movs	r3, #1
 80096c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	f383 8810 	msr	PRIMASK, r3
}
 80096ce:	46c0      	nop			@ (mov r8, r8)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	681a      	ldr	r2, [r3, #0]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4922      	ldr	r1, [pc, #136]	@ (8009764 <UART_CheckIdleState+0x150>)
 80096dc:	400a      	ands	r2, r1
 80096de:	601a      	str	r2, [r3, #0]
 80096e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096e4:	697b      	ldr	r3, [r7, #20]
 80096e6:	f383 8810 	msr	PRIMASK, r3
}
 80096ea:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80096ec:	f3ef 8310 	mrs	r3, PRIMASK
 80096f0:	61bb      	str	r3, [r7, #24]
  return(result);
 80096f2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80096f6:	2301      	movs	r3, #1
 80096f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096fa:	69fb      	ldr	r3, [r7, #28]
 80096fc:	f383 8810 	msr	PRIMASK, r3
}
 8009700:	46c0      	nop			@ (mov r8, r8)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	689a      	ldr	r2, [r3, #8]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2101      	movs	r1, #1
 800970e:	438a      	bics	r2, r1
 8009710:	609a      	str	r2, [r3, #8]
 8009712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009714:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009716:	6a3b      	ldr	r3, [r7, #32]
 8009718:	f383 8810 	msr	PRIMASK, r3
}
 800971c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	228c      	movs	r2, #140	@ 0x8c
 8009722:	2120      	movs	r1, #32
 8009724:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2284      	movs	r2, #132	@ 0x84
 800972a:	2100      	movs	r1, #0
 800972c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800972e:	2303      	movs	r3, #3
 8009730:	e012      	b.n	8009758 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2288      	movs	r2, #136	@ 0x88
 8009736:	2120      	movs	r1, #32
 8009738:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	228c      	movs	r2, #140	@ 0x8c
 800973e:	2120      	movs	r1, #32
 8009740:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2200      	movs	r2, #0
 8009746:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2200      	movs	r2, #0
 800974c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2284      	movs	r2, #132	@ 0x84
 8009752:	2100      	movs	r1, #0
 8009754:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009756:	2300      	movs	r3, #0
}
 8009758:	0018      	movs	r0, r3
 800975a:	46bd      	mov	sp, r7
 800975c:	b010      	add	sp, #64	@ 0x40
 800975e:	bd80      	pop	{r7, pc}
 8009760:	01ffffff 	.word	0x01ffffff
 8009764:	fffffedf 	.word	0xfffffedf

08009768 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b084      	sub	sp, #16
 800976c:	af00      	add	r7, sp, #0
 800976e:	60f8      	str	r0, [r7, #12]
 8009770:	60b9      	str	r1, [r7, #8]
 8009772:	603b      	str	r3, [r7, #0]
 8009774:	1dfb      	adds	r3, r7, #7
 8009776:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009778:	e051      	b.n	800981e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800977a:	69bb      	ldr	r3, [r7, #24]
 800977c:	3301      	adds	r3, #1
 800977e:	d04e      	beq.n	800981e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009780:	f7fc fc28 	bl	8005fd4 <HAL_GetTick>
 8009784:	0002      	movs	r2, r0
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	1ad3      	subs	r3, r2, r3
 800978a:	69ba      	ldr	r2, [r7, #24]
 800978c:	429a      	cmp	r2, r3
 800978e:	d302      	bcc.n	8009796 <UART_WaitOnFlagUntilTimeout+0x2e>
 8009790:	69bb      	ldr	r3, [r7, #24]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d101      	bne.n	800979a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8009796:	2303      	movs	r3, #3
 8009798:	e051      	b.n	800983e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	2204      	movs	r2, #4
 80097a2:	4013      	ands	r3, r2
 80097a4:	d03b      	beq.n	800981e <UART_WaitOnFlagUntilTimeout+0xb6>
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	2b80      	cmp	r3, #128	@ 0x80
 80097aa:	d038      	beq.n	800981e <UART_WaitOnFlagUntilTimeout+0xb6>
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	2b40      	cmp	r3, #64	@ 0x40
 80097b0:	d035      	beq.n	800981e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	69db      	ldr	r3, [r3, #28]
 80097b8:	2208      	movs	r2, #8
 80097ba:	4013      	ands	r3, r2
 80097bc:	2b08      	cmp	r3, #8
 80097be:	d111      	bne.n	80097e4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	2208      	movs	r2, #8
 80097c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	0018      	movs	r0, r3
 80097cc:	f000 f83c 	bl	8009848 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2290      	movs	r2, #144	@ 0x90
 80097d4:	2108      	movs	r1, #8
 80097d6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	2284      	movs	r2, #132	@ 0x84
 80097dc:	2100      	movs	r1, #0
 80097de:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80097e0:	2301      	movs	r3, #1
 80097e2:	e02c      	b.n	800983e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	69da      	ldr	r2, [r3, #28]
 80097ea:	2380      	movs	r3, #128	@ 0x80
 80097ec:	011b      	lsls	r3, r3, #4
 80097ee:	401a      	ands	r2, r3
 80097f0:	2380      	movs	r3, #128	@ 0x80
 80097f2:	011b      	lsls	r3, r3, #4
 80097f4:	429a      	cmp	r2, r3
 80097f6:	d112      	bne.n	800981e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	2280      	movs	r2, #128	@ 0x80
 80097fe:	0112      	lsls	r2, r2, #4
 8009800:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	0018      	movs	r0, r3
 8009806:	f000 f81f 	bl	8009848 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2290      	movs	r2, #144	@ 0x90
 800980e:	2120      	movs	r1, #32
 8009810:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2284      	movs	r2, #132	@ 0x84
 8009816:	2100      	movs	r1, #0
 8009818:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800981a:	2303      	movs	r3, #3
 800981c:	e00f      	b.n	800983e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	69db      	ldr	r3, [r3, #28]
 8009824:	68ba      	ldr	r2, [r7, #8]
 8009826:	4013      	ands	r3, r2
 8009828:	68ba      	ldr	r2, [r7, #8]
 800982a:	1ad3      	subs	r3, r2, r3
 800982c:	425a      	negs	r2, r3
 800982e:	4153      	adcs	r3, r2
 8009830:	b2db      	uxtb	r3, r3
 8009832:	001a      	movs	r2, r3
 8009834:	1dfb      	adds	r3, r7, #7
 8009836:	781b      	ldrb	r3, [r3, #0]
 8009838:	429a      	cmp	r2, r3
 800983a:	d09e      	beq.n	800977a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800983c:	2300      	movs	r3, #0
}
 800983e:	0018      	movs	r0, r3
 8009840:	46bd      	mov	sp, r7
 8009842:	b004      	add	sp, #16
 8009844:	bd80      	pop	{r7, pc}
	...

08009848 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b08e      	sub	sp, #56	@ 0x38
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009850:	f3ef 8310 	mrs	r3, PRIMASK
 8009854:	617b      	str	r3, [r7, #20]
  return(result);
 8009856:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009858:	637b      	str	r3, [r7, #52]	@ 0x34
 800985a:	2301      	movs	r3, #1
 800985c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800985e:	69bb      	ldr	r3, [r7, #24]
 8009860:	f383 8810 	msr	PRIMASK, r3
}
 8009864:	46c0      	nop			@ (mov r8, r8)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	681a      	ldr	r2, [r3, #0]
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4926      	ldr	r1, [pc, #152]	@ (800990c <UART_EndRxTransfer+0xc4>)
 8009872:	400a      	ands	r2, r1
 8009874:	601a      	str	r2, [r3, #0]
 8009876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009878:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800987a:	69fb      	ldr	r3, [r7, #28]
 800987c:	f383 8810 	msr	PRIMASK, r3
}
 8009880:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009882:	f3ef 8310 	mrs	r3, PRIMASK
 8009886:	623b      	str	r3, [r7, #32]
  return(result);
 8009888:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800988a:	633b      	str	r3, [r7, #48]	@ 0x30
 800988c:	2301      	movs	r3, #1
 800988e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009892:	f383 8810 	msr	PRIMASK, r3
}
 8009896:	46c0      	nop			@ (mov r8, r8)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	689a      	ldr	r2, [r3, #8]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	491b      	ldr	r1, [pc, #108]	@ (8009910 <UART_EndRxTransfer+0xc8>)
 80098a4:	400a      	ands	r2, r1
 80098a6:	609a      	str	r2, [r3, #8]
 80098a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ae:	f383 8810 	msr	PRIMASK, r3
}
 80098b2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098b8:	2b01      	cmp	r3, #1
 80098ba:	d118      	bne.n	80098ee <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80098bc:	f3ef 8310 	mrs	r3, PRIMASK
 80098c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80098c2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80098c6:	2301      	movs	r3, #1
 80098c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f383 8810 	msr	PRIMASK, r3
}
 80098d0:	46c0      	nop			@ (mov r8, r8)
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	681a      	ldr	r2, [r3, #0]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	2110      	movs	r1, #16
 80098de:	438a      	bics	r2, r1
 80098e0:	601a      	str	r2, [r3, #0]
 80098e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	f383 8810 	msr	PRIMASK, r3
}
 80098ec:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	228c      	movs	r2, #140	@ 0x8c
 80098f2:	2120      	movs	r1, #32
 80098f4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2200      	movs	r2, #0
 80098fa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2200      	movs	r2, #0
 8009900:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009902:	46c0      	nop			@ (mov r8, r8)
 8009904:	46bd      	mov	sp, r7
 8009906:	b00e      	add	sp, #56	@ 0x38
 8009908:	bd80      	pop	{r7, pc}
 800990a:	46c0      	nop			@ (mov r8, r8)
 800990c:	fffffedf 	.word	0xfffffedf
 8009910:	effffffe 	.word	0xeffffffe

08009914 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b084      	sub	sp, #16
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2284      	movs	r2, #132	@ 0x84
 8009920:	5c9b      	ldrb	r3, [r3, r2]
 8009922:	2b01      	cmp	r3, #1
 8009924:	d101      	bne.n	800992a <HAL_UARTEx_DisableFifoMode+0x16>
 8009926:	2302      	movs	r3, #2
 8009928:	e027      	b.n	800997a <HAL_UARTEx_DisableFifoMode+0x66>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2284      	movs	r2, #132	@ 0x84
 800992e:	2101      	movs	r1, #1
 8009930:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2288      	movs	r2, #136	@ 0x88
 8009936:	2124      	movs	r1, #36	@ 0x24
 8009938:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	681a      	ldr	r2, [r3, #0]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	2101      	movs	r1, #1
 800994e:	438a      	bics	r2, r1
 8009950:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	4a0b      	ldr	r2, [pc, #44]	@ (8009984 <HAL_UARTEx_DisableFifoMode+0x70>)
 8009956:	4013      	ands	r3, r2
 8009958:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2200      	movs	r2, #0
 800995e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	68fa      	ldr	r2, [r7, #12]
 8009966:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2288      	movs	r2, #136	@ 0x88
 800996c:	2120      	movs	r1, #32
 800996e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2284      	movs	r2, #132	@ 0x84
 8009974:	2100      	movs	r1, #0
 8009976:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009978:	2300      	movs	r3, #0
}
 800997a:	0018      	movs	r0, r3
 800997c:	46bd      	mov	sp, r7
 800997e:	b004      	add	sp, #16
 8009980:	bd80      	pop	{r7, pc}
 8009982:	46c0      	nop			@ (mov r8, r8)
 8009984:	dfffffff 	.word	0xdfffffff

08009988 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b084      	sub	sp, #16
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
 8009990:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2284      	movs	r2, #132	@ 0x84
 8009996:	5c9b      	ldrb	r3, [r3, r2]
 8009998:	2b01      	cmp	r3, #1
 800999a:	d101      	bne.n	80099a0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800999c:	2302      	movs	r3, #2
 800999e:	e02e      	b.n	80099fe <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2284      	movs	r2, #132	@ 0x84
 80099a4:	2101      	movs	r1, #1
 80099a6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2288      	movs	r2, #136	@ 0x88
 80099ac:	2124      	movs	r1, #36	@ 0x24
 80099ae:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	681a      	ldr	r2, [r3, #0]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	2101      	movs	r1, #1
 80099c4:	438a      	bics	r2, r1
 80099c6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	689b      	ldr	r3, [r3, #8]
 80099ce:	00db      	lsls	r3, r3, #3
 80099d0:	08d9      	lsrs	r1, r3, #3
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	683a      	ldr	r2, [r7, #0]
 80099d8:	430a      	orrs	r2, r1
 80099da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	0018      	movs	r0, r3
 80099e0:	f000 f854 	bl	8009a8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	68fa      	ldr	r2, [r7, #12]
 80099ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2288      	movs	r2, #136	@ 0x88
 80099f0:	2120      	movs	r1, #32
 80099f2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2284      	movs	r2, #132	@ 0x84
 80099f8:	2100      	movs	r1, #0
 80099fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80099fc:	2300      	movs	r3, #0
}
 80099fe:	0018      	movs	r0, r3
 8009a00:	46bd      	mov	sp, r7
 8009a02:	b004      	add	sp, #16
 8009a04:	bd80      	pop	{r7, pc}
	...

08009a08 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b084      	sub	sp, #16
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
 8009a10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2284      	movs	r2, #132	@ 0x84
 8009a16:	5c9b      	ldrb	r3, [r3, r2]
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d101      	bne.n	8009a20 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009a1c:	2302      	movs	r3, #2
 8009a1e:	e02f      	b.n	8009a80 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2284      	movs	r2, #132	@ 0x84
 8009a24:	2101      	movs	r1, #1
 8009a26:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2288      	movs	r2, #136	@ 0x88
 8009a2c:	2124      	movs	r1, #36	@ 0x24
 8009a2e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	2101      	movs	r1, #1
 8009a44:	438a      	bics	r2, r1
 8009a46:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	4a0e      	ldr	r2, [pc, #56]	@ (8009a88 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8009a50:	4013      	ands	r3, r2
 8009a52:	0019      	movs	r1, r3
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	683a      	ldr	r2, [r7, #0]
 8009a5a:	430a      	orrs	r2, r1
 8009a5c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	0018      	movs	r0, r3
 8009a62:	f000 f813 	bl	8009a8c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	68fa      	ldr	r2, [r7, #12]
 8009a6c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2288      	movs	r2, #136	@ 0x88
 8009a72:	2120      	movs	r1, #32
 8009a74:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2284      	movs	r2, #132	@ 0x84
 8009a7a:	2100      	movs	r1, #0
 8009a7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009a7e:	2300      	movs	r3, #0
}
 8009a80:	0018      	movs	r0, r3
 8009a82:	46bd      	mov	sp, r7
 8009a84:	b004      	add	sp, #16
 8009a86:	bd80      	pop	{r7, pc}
 8009a88:	f1ffffff 	.word	0xf1ffffff

08009a8c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a8e:	b085      	sub	sp, #20
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d108      	bne.n	8009aae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	226a      	movs	r2, #106	@ 0x6a
 8009aa0:	2101      	movs	r1, #1
 8009aa2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2268      	movs	r2, #104	@ 0x68
 8009aa8:	2101      	movs	r1, #1
 8009aaa:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009aac:	e043      	b.n	8009b36 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009aae:	260f      	movs	r6, #15
 8009ab0:	19bb      	adds	r3, r7, r6
 8009ab2:	2208      	movs	r2, #8
 8009ab4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009ab6:	200e      	movs	r0, #14
 8009ab8:	183b      	adds	r3, r7, r0
 8009aba:	2208      	movs	r2, #8
 8009abc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	689b      	ldr	r3, [r3, #8]
 8009ac4:	0e5b      	lsrs	r3, r3, #25
 8009ac6:	b2da      	uxtb	r2, r3
 8009ac8:	240d      	movs	r4, #13
 8009aca:	193b      	adds	r3, r7, r4
 8009acc:	2107      	movs	r1, #7
 8009ace:	400a      	ands	r2, r1
 8009ad0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	0f5b      	lsrs	r3, r3, #29
 8009ada:	b2da      	uxtb	r2, r3
 8009adc:	250c      	movs	r5, #12
 8009ade:	197b      	adds	r3, r7, r5
 8009ae0:	2107      	movs	r1, #7
 8009ae2:	400a      	ands	r2, r1
 8009ae4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009ae6:	183b      	adds	r3, r7, r0
 8009ae8:	781b      	ldrb	r3, [r3, #0]
 8009aea:	197a      	adds	r2, r7, r5
 8009aec:	7812      	ldrb	r2, [r2, #0]
 8009aee:	4914      	ldr	r1, [pc, #80]	@ (8009b40 <UARTEx_SetNbDataToProcess+0xb4>)
 8009af0:	5c8a      	ldrb	r2, [r1, r2]
 8009af2:	435a      	muls	r2, r3
 8009af4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8009af6:	197b      	adds	r3, r7, r5
 8009af8:	781b      	ldrb	r3, [r3, #0]
 8009afa:	4a12      	ldr	r2, [pc, #72]	@ (8009b44 <UARTEx_SetNbDataToProcess+0xb8>)
 8009afc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009afe:	0019      	movs	r1, r3
 8009b00:	f7f6 fba8 	bl	8000254 <__divsi3>
 8009b04:	0003      	movs	r3, r0
 8009b06:	b299      	uxth	r1, r3
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	226a      	movs	r2, #106	@ 0x6a
 8009b0c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009b0e:	19bb      	adds	r3, r7, r6
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	193a      	adds	r2, r7, r4
 8009b14:	7812      	ldrb	r2, [r2, #0]
 8009b16:	490a      	ldr	r1, [pc, #40]	@ (8009b40 <UARTEx_SetNbDataToProcess+0xb4>)
 8009b18:	5c8a      	ldrb	r2, [r1, r2]
 8009b1a:	435a      	muls	r2, r3
 8009b1c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8009b1e:	193b      	adds	r3, r7, r4
 8009b20:	781b      	ldrb	r3, [r3, #0]
 8009b22:	4a08      	ldr	r2, [pc, #32]	@ (8009b44 <UARTEx_SetNbDataToProcess+0xb8>)
 8009b24:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009b26:	0019      	movs	r1, r3
 8009b28:	f7f6 fb94 	bl	8000254 <__divsi3>
 8009b2c:	0003      	movs	r3, r0
 8009b2e:	b299      	uxth	r1, r3
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2268      	movs	r2, #104	@ 0x68
 8009b34:	5299      	strh	r1, [r3, r2]
}
 8009b36:	46c0      	nop			@ (mov r8, r8)
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	b005      	add	sp, #20
 8009b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b3e:	46c0      	nop			@ (mov r8, r8)
 8009b40:	08010234 	.word	0x08010234
 8009b44:	0801023c 	.word	0x0801023c

08009b48 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8009b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b4a:	b085      	sub	sp, #20
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* chip id read try count */
    uint8_t try_count = 5;
 8009b50:	230e      	movs	r3, #14
 8009b52:	18fb      	adds	r3, r7, r3
 8009b54:	2205      	movs	r2, #5
 8009b56:	701a      	strb	r2, [r3, #0]
    uint8_t chip_id = 0;
 8009b58:	230d      	movs	r3, #13
 8009b5a:	18fb      	adds	r3, r7, r3
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	701a      	strb	r2, [r3, #0]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009b60:	250f      	movs	r5, #15
 8009b62:	197c      	adds	r4, r7, r5
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	0018      	movs	r0, r3
 8009b68:	f001 fa2b 	bl	800afc2 <null_ptr_check>
 8009b6c:	0003      	movs	r3, r0
 8009b6e:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8009b70:	197b      	adds	r3, r7, r5
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	b25b      	sxtb	r3, r3
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d154      	bne.n	8009c24 <bme280_init+0xdc>
    {
        while (try_count)
 8009b7a:	e043      	b.n	8009c04 <bme280_init+0xbc>
        {
            /* Read the chip-id of bme280 sensor */
            rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev); // 0xD0
 8009b7c:	250f      	movs	r5, #15
 8009b7e:	197c      	adds	r4, r7, r5
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	260d      	movs	r6, #13
 8009b84:	19b9      	adds	r1, r7, r6
 8009b86:	2201      	movs	r2, #1
 8009b88:	20d0      	movs	r0, #208	@ 0xd0
 8009b8a:	f000 f855 	bl	8009c38 <bme280_get_regs>
 8009b8e:	0003      	movs	r3, r0
 8009b90:	7023      	strb	r3, [r4, #0]
            printf("bme280 chip_id = %x\n", chip_id);
 8009b92:	0034      	movs	r4, r6
 8009b94:	193b      	adds	r3, r7, r4
 8009b96:	781b      	ldrb	r3, [r3, #0]
 8009b98:	001a      	movs	r2, r3
 8009b9a:	4b26      	ldr	r3, [pc, #152]	@ (8009c34 <bme280_init+0xec>)
 8009b9c:	0011      	movs	r1, r2
 8009b9e:	0018      	movs	r0, r3
 8009ba0:	f7fb fda4 	bl	80056ec <printf_>
            /* Check for chip id validity */
            if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID))
 8009ba4:	0029      	movs	r1, r5
 8009ba6:	187b      	adds	r3, r7, r1
 8009ba8:	781b      	ldrb	r3, [r3, #0]
 8009baa:	b25b      	sxtb	r3, r3
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d11c      	bne.n	8009bea <bme280_init+0xa2>
 8009bb0:	193b      	adds	r3, r7, r4
 8009bb2:	781b      	ldrb	r3, [r3, #0]
 8009bb4:	2b60      	cmp	r3, #96	@ 0x60
 8009bb6:	d118      	bne.n	8009bea <bme280_init+0xa2>
            {
                dev->chip_id = chip_id;
 8009bb8:	193b      	adds	r3, r7, r4
 8009bba:	781a      	ldrb	r2, [r3, #0]
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	701a      	strb	r2, [r3, #0]

                /* Reset the sensor */
                rslt = bme280_soft_reset(dev);
 8009bc0:	000d      	movs	r5, r1
 8009bc2:	187c      	adds	r4, r7, r1
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	0018      	movs	r0, r3
 8009bc8:	f000 fa05 	bl	8009fd6 <bme280_soft_reset>
 8009bcc:	0003      	movs	r3, r0
 8009bce:	7023      	strb	r3, [r4, #0]

                if (rslt == BME280_OK)
 8009bd0:	197b      	adds	r3, r7, r5
 8009bd2:	781b      	ldrb	r3, [r3, #0]
 8009bd4:	b25b      	sxtb	r3, r3
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d11a      	bne.n	8009c10 <bme280_init+0xc8>
                {
                    /* Read the calibration data */
                    rslt = get_calib_data(dev);
 8009bda:	197c      	adds	r4, r7, r5
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	0018      	movs	r0, r3
 8009be0:	f001 f840 	bl	800ac64 <get_calib_data>
 8009be4:	0003      	movs	r3, r0
 8009be6:	7023      	strb	r3, [r4, #0]
                }

                break;
 8009be8:	e012      	b.n	8009c10 <bme280_init+0xc8>
            }

            /* Wait for 1 ms */
            dev->delay_us(1, dev->intf_ptr);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	695a      	ldr	r2, [r3, #20]
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	0019      	movs	r1, r3
 8009bf4:	2001      	movs	r0, #1
 8009bf6:	4790      	blx	r2
            --try_count;
 8009bf8:	220e      	movs	r2, #14
 8009bfa:	18bb      	adds	r3, r7, r2
 8009bfc:	18ba      	adds	r2, r7, r2
 8009bfe:	7812      	ldrb	r2, [r2, #0]
 8009c00:	3a01      	subs	r2, #1
 8009c02:	701a      	strb	r2, [r3, #0]
        while (try_count)
 8009c04:	230e      	movs	r3, #14
 8009c06:	18fb      	adds	r3, r7, r3
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d1b6      	bne.n	8009b7c <bme280_init+0x34>
 8009c0e:	e000      	b.n	8009c12 <bme280_init+0xca>
                break;
 8009c10:	46c0      	nop			@ (mov r8, r8)
        }

        /* Chip id check failed */
        if (!try_count)
 8009c12:	230e      	movs	r3, #14
 8009c14:	18fb      	adds	r3, r7, r3
 8009c16:	781b      	ldrb	r3, [r3, #0]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d103      	bne.n	8009c24 <bme280_init+0xdc>
        {
            rslt = BME280_E_DEV_NOT_FOUND;
 8009c1c:	230f      	movs	r3, #15
 8009c1e:	18fb      	adds	r3, r7, r3
 8009c20:	22fe      	movs	r2, #254	@ 0xfe
 8009c22:	701a      	strb	r2, [r3, #0]
        }
    }

    return rslt;
 8009c24:	230f      	movs	r3, #15
 8009c26:	18fb      	adds	r3, r7, r3
 8009c28:	781b      	ldrb	r3, [r3, #0]
 8009c2a:	b25b      	sxtb	r3, r3
}
 8009c2c:	0018      	movs	r0, r3
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	b005      	add	sp, #20
 8009c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c34:	0800fdd0 	.word	0x0800fdd0

08009c38 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, struct bme280_dev *dev)
{
 8009c38:	b5b0      	push	{r4, r5, r7, lr}
 8009c3a:	b086      	sub	sp, #24
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	60b9      	str	r1, [r7, #8]
 8009c40:	0011      	movs	r1, r2
 8009c42:	607b      	str	r3, [r7, #4]
 8009c44:	240f      	movs	r4, #15
 8009c46:	193b      	adds	r3, r7, r4
 8009c48:	1c02      	adds	r2, r0, #0
 8009c4a:	701a      	strb	r2, [r3, #0]
 8009c4c:	230c      	movs	r3, #12
 8009c4e:	18fb      	adds	r3, r7, r3
 8009c50:	1c0a      	adds	r2, r1, #0
 8009c52:	801a      	strh	r2, [r3, #0]
    volatile int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	0018      	movs	r0, r3
 8009c58:	f001 f9b3 	bl	800afc2 <null_ptr_check>
 8009c5c:	0003      	movs	r3, r0
 8009c5e:	001a      	movs	r2, r3
 8009c60:	2117      	movs	r1, #23
 8009c62:	187b      	adds	r3, r7, r1
 8009c64:	701a      	strb	r2, [r3, #0]

    /* Proceed if null check is fine */
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8009c66:	187b      	adds	r3, r7, r1
 8009c68:	781b      	ldrb	r3, [r3, #0]
 8009c6a:	b25b      	sxtb	r3, r3
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d129      	bne.n	8009cc4 <bme280_get_regs+0x8c>
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d026      	beq.n	8009cc4 <bme280_get_regs+0x8c>
    {
        /* If interface selected is SPI */
        if (dev->intf != BME280_I2C_INTF)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	7a1b      	ldrb	r3, [r3, #8]
 8009c7a:	2b01      	cmp	r3, #1
 8009c7c:	d006      	beq.n	8009c8c <bme280_get_regs+0x54>
        {
            reg_addr = reg_addr | 0x80;
 8009c7e:	193b      	adds	r3, r7, r4
 8009c80:	193a      	adds	r2, r7, r4
 8009c82:	7812      	ldrb	r2, [r2, #0]
 8009c84:	2180      	movs	r1, #128	@ 0x80
 8009c86:	4249      	negs	r1, r1
 8009c88:	430a      	orrs	r2, r1
 8009c8a:	701a      	strb	r2, [r3, #0]

        /* Read the data  */
        /*  void *intf_ptr;Interface function pointer used to enable the device address for I2C
                            and chip selection for SPI */

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	68dc      	ldr	r4, [r3, #12]
 8009c90:	230c      	movs	r3, #12
 8009c92:	18fb      	adds	r3, r7, r3
 8009c94:	881a      	ldrh	r2, [r3, #0]
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	685d      	ldr	r5, [r3, #4]
 8009c9a:	68b9      	ldr	r1, [r7, #8]
 8009c9c:	230f      	movs	r3, #15
 8009c9e:	18fb      	adds	r3, r7, r3
 8009ca0:	7818      	ldrb	r0, [r3, #0]
 8009ca2:	002b      	movs	r3, r5
 8009ca4:	47a0      	blx	r4
 8009ca6:	0003      	movs	r3, r0
 8009ca8:	0019      	movs	r1, r3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2245      	movs	r2, #69	@ 0x45
 8009cae:	5499      	strb	r1, [r3, r2]

        /* Check for communication error */
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2245      	movs	r2, #69	@ 0x45
 8009cb4:	569b      	ldrsb	r3, [r3, r2]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d008      	beq.n	8009ccc <bme280_get_regs+0x94>
        {
            rslt = BME280_E_COMM_FAIL; // BME280_E_COMM_FAIL = INT8_C(-4)
 8009cba:	2317      	movs	r3, #23
 8009cbc:	18fb      	adds	r3, r7, r3
 8009cbe:	22fc      	movs	r2, #252	@ 0xfc
 8009cc0:	701a      	strb	r2, [r3, #0]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) // BME280_INTF_RET_SUCCESS = INT8_C(0)
 8009cc2:	e003      	b.n	8009ccc <bme280_get_regs+0x94>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR; // BME280_E_NULL_PTR = INT8_C(-1)
 8009cc4:	2317      	movs	r3, #23
 8009cc6:	18fb      	adds	r3, r7, r3
 8009cc8:	22ff      	movs	r2, #255	@ 0xff
 8009cca:	701a      	strb	r2, [r3, #0]
    }
    //	printf("result => %d\n", rslt);
    return rslt;
 8009ccc:	2317      	movs	r3, #23
 8009cce:	18fb      	adds	r3, r7, r3
 8009cd0:	781b      	ldrb	r3, [r3, #0]
 8009cd2:	b25b      	sxtb	r3, r3
}
 8009cd4:	0018      	movs	r0, r3
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	b006      	add	sp, #24
 8009cda:	bdb0      	pop	{r4, r5, r7, pc}

08009cdc <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, struct bme280_dev *dev)
{
 8009cdc:	b5b0      	push	{r4, r5, r7, lr}
 8009cde:	b08c      	sub	sp, #48	@ 0x30
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	60f8      	str	r0, [r7, #12]
 8009ce4:	60b9      	str	r1, [r7, #8]
 8009ce6:	603b      	str	r3, [r7, #0]
 8009ce8:	1dfb      	adds	r3, r7, #7
 8009cea:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

    if (len > 10)
 8009cec:	1dfb      	adds	r3, r7, #7
 8009cee:	781b      	ldrb	r3, [r3, #0]
 8009cf0:	2b0a      	cmp	r3, #10
 8009cf2:	d902      	bls.n	8009cfa <bme280_set_regs+0x1e>
    {
        len = 10;
 8009cf4:	1dfb      	adds	r3, r7, #7
 8009cf6:	220a      	movs	r2, #10
 8009cf8:	701a      	strb	r2, [r3, #0]

    uint16_t temp_len;
    uint8_t reg_addr_cnt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009cfa:	252f      	movs	r5, #47	@ 0x2f
 8009cfc:	197c      	adds	r4, r7, r5
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	0018      	movs	r0, r3
 8009d02:	f001 f95e 	bl	800afc2 <null_ptr_check>
 8009d06:	0003      	movs	r3, r0
 8009d08:	7023      	strb	r3, [r4, #0]

    /* Check for arguments validity */
    if ((rslt == BME280_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8009d0a:	197b      	adds	r3, r7, r5
 8009d0c:	781b      	ldrb	r3, [r3, #0]
 8009d0e:	b25b      	sxtb	r3, r3
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d000      	beq.n	8009d16 <bme280_set_regs+0x3a>
 8009d14:	e06c      	b.n	8009df0 <bme280_set_regs+0x114>
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d069      	beq.n	8009df0 <bme280_set_regs+0x114>
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d066      	beq.n	8009df0 <bme280_set_regs+0x114>
    {
        if (len != 0)
 8009d22:	1dfb      	adds	r3, r7, #7
 8009d24:	781b      	ldrb	r3, [r3, #0]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d05d      	beq.n	8009de6 <bme280_set_regs+0x10a>
        {
            temp_buff[0] = reg_data[0];
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	781a      	ldrb	r2, [r3, #0]
 8009d2e:	2314      	movs	r3, #20
 8009d30:	18fb      	adds	r3, r7, r3
 8009d32:	701a      	strb	r2, [r3, #0]

            /* If interface selected is SPI */
            if (dev->intf != BME280_I2C_INTF)
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	7a1b      	ldrb	r3, [r3, #8]
 8009d38:	2b01      	cmp	r3, #1
 8009d3a:	d01e      	beq.n	8009d7a <bme280_set_regs+0x9e>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8009d3c:	232b      	movs	r3, #43	@ 0x2b
 8009d3e:	18fb      	adds	r3, r7, r3
 8009d40:	2200      	movs	r2, #0
 8009d42:	701a      	strb	r2, [r3, #0]
 8009d44:	e012      	b.n	8009d6c <bme280_set_regs+0x90>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8009d46:	202b      	movs	r0, #43	@ 0x2b
 8009d48:	183b      	adds	r3, r7, r0
 8009d4a:	781b      	ldrb	r3, [r3, #0]
 8009d4c:	68fa      	ldr	r2, [r7, #12]
 8009d4e:	18d3      	adds	r3, r2, r3
 8009d50:	781a      	ldrb	r2, [r3, #0]
 8009d52:	183b      	adds	r3, r7, r0
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	68f9      	ldr	r1, [r7, #12]
 8009d58:	18cb      	adds	r3, r1, r3
 8009d5a:	217f      	movs	r1, #127	@ 0x7f
 8009d5c:	400a      	ands	r2, r1
 8009d5e:	b2d2      	uxtb	r2, r2
 8009d60:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8009d62:	183b      	adds	r3, r7, r0
 8009d64:	781a      	ldrb	r2, [r3, #0]
 8009d66:	183b      	adds	r3, r7, r0
 8009d68:	3201      	adds	r2, #1
 8009d6a:	701a      	strb	r2, [r3, #0]
 8009d6c:	232b      	movs	r3, #43	@ 0x2b
 8009d6e:	18fa      	adds	r2, r7, r3
 8009d70:	1dfb      	adds	r3, r7, #7
 8009d72:	7812      	ldrb	r2, [r2, #0]
 8009d74:	781b      	ldrb	r3, [r3, #0]
 8009d76:	429a      	cmp	r2, r3
 8009d78:	d3e5      	bcc.n	8009d46 <bme280_set_regs+0x6a>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8009d7a:	1dfb      	adds	r3, r7, #7
 8009d7c:	781b      	ldrb	r3, [r3, #0]
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d911      	bls.n	8009da6 <bme280_set_regs+0xca>
            {
                /* Interleave register address w.r.t data for
                 * burst write
                 */
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8009d82:	1dfb      	adds	r3, r7, #7
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	68ba      	ldr	r2, [r7, #8]
 8009d88:	2114      	movs	r1, #20
 8009d8a:	1879      	adds	r1, r7, r1
 8009d8c:	68f8      	ldr	r0, [r7, #12]
 8009d8e:	f000 ffb5 	bl	800acfc <interleave_reg_addr>
                temp_len = ((len * 2) - 1);
 8009d92:	1dfb      	adds	r3, r7, #7
 8009d94:	781b      	ldrb	r3, [r3, #0]
 8009d96:	b29b      	uxth	r3, r3
 8009d98:	18db      	adds	r3, r3, r3
 8009d9a:	b29a      	uxth	r2, r3
 8009d9c:	232c      	movs	r3, #44	@ 0x2c
 8009d9e:	18fb      	adds	r3, r7, r3
 8009da0:	3a01      	subs	r2, #1
 8009da2:	801a      	strh	r2, [r3, #0]
 8009da4:	e004      	b.n	8009db0 <bme280_set_regs+0xd4>
            }
            else
            {
                temp_len = len;
 8009da6:	232c      	movs	r3, #44	@ 0x2c
 8009da8:	18fb      	adds	r3, r7, r3
 8009daa:	1dfa      	adds	r2, r7, #7
 8009dac:	7812      	ldrb	r2, [r2, #0]
 8009dae:	801a      	strh	r2, [r3, #0]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	691c      	ldr	r4, [r3, #16]
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	7818      	ldrb	r0, [r3, #0]
 8009db8:	232c      	movs	r3, #44	@ 0x2c
 8009dba:	18fb      	adds	r3, r7, r3
 8009dbc:	881a      	ldrh	r2, [r3, #0]
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	2114      	movs	r1, #20
 8009dc4:	1879      	adds	r1, r7, r1
 8009dc6:	47a0      	blx	r4
 8009dc8:	0003      	movs	r3, r0
 8009dca:	0019      	movs	r1, r3
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	2245      	movs	r2, #69	@ 0x45
 8009dd0:	5499      	strb	r1, [r3, r2]

            /* Check for communication error */
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	2245      	movs	r2, #69	@ 0x45
 8009dd6:	569b      	ldrsb	r3, [r3, r2]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d00e      	beq.n	8009dfa <bme280_set_regs+0x11e>
            {
                rslt = BME280_E_COMM_FAIL;
 8009ddc:	232f      	movs	r3, #47	@ 0x2f
 8009dde:	18fb      	adds	r3, r7, r3
 8009de0:	22fc      	movs	r2, #252	@ 0xfc
 8009de2:	701a      	strb	r2, [r3, #0]
        if (len != 0)
 8009de4:	e009      	b.n	8009dfa <bme280_set_regs+0x11e>
            }
        }
        else
        {
            rslt = BME280_E_INVALID_LEN;
 8009de6:	232f      	movs	r3, #47	@ 0x2f
 8009de8:	18fb      	adds	r3, r7, r3
 8009dea:	22fd      	movs	r2, #253	@ 0xfd
 8009dec:	701a      	strb	r2, [r3, #0]
        if (len != 0)
 8009dee:	e004      	b.n	8009dfa <bme280_set_regs+0x11e>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8009df0:	232f      	movs	r3, #47	@ 0x2f
 8009df2:	18fb      	adds	r3, r7, r3
 8009df4:	22ff      	movs	r2, #255	@ 0xff
 8009df6:	701a      	strb	r2, [r3, #0]
 8009df8:	e000      	b.n	8009dfc <bme280_set_regs+0x120>
        if (len != 0)
 8009dfa:	46c0      	nop			@ (mov r8, r8)
    }

    return rslt;
 8009dfc:	232f      	movs	r3, #47	@ 0x2f
 8009dfe:	18fb      	adds	r3, r7, r3
 8009e00:	781b      	ldrb	r3, [r3, #0]
 8009e02:	b25b      	sxtb	r3, r3
}
 8009e04:	0018      	movs	r0, r3
 8009e06:	46bd      	mov	sp, r7
 8009e08:	b00c      	add	sp, #48	@ 0x30
 8009e0a:	bdb0      	pop	{r4, r5, r7, pc}

08009e0c <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, struct bme280_dev *dev)
{
 8009e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e0e:	b085      	sub	sp, #20
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	0002      	movs	r2, r0
 8009e14:	6039      	str	r1, [r7, #0]
 8009e16:	1dfb      	adds	r3, r7, #7
 8009e18:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t sensor_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009e1a:	250f      	movs	r5, #15
 8009e1c:	197c      	adds	r4, r7, r5
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	0018      	movs	r0, r3
 8009e22:	f001 f8ce 	bl	800afc2 <null_ptr_check>
 8009e26:	0003      	movs	r3, r0
 8009e28:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8009e2a:	197b      	adds	r3, r7, r5
 8009e2c:	781b      	ldrb	r3, [r3, #0]
 8009e2e:	b25b      	sxtb	r3, r3
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d14e      	bne.n	8009ed2 <bme280_set_sensor_settings+0xc6>
    {
        rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 8009e34:	197c      	adds	r4, r7, r5
 8009e36:	683a      	ldr	r2, [r7, #0]
 8009e38:	260e      	movs	r6, #14
 8009e3a:	19bb      	adds	r3, r7, r6
 8009e3c:	0011      	movs	r1, r2
 8009e3e:	0018      	movs	r0, r3
 8009e40:	f000 f896 	bl	8009f70 <bme280_get_sensor_mode>
 8009e44:	0003      	movs	r3, r0
 8009e46:	7023      	strb	r3, [r4, #0]

        if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 8009e48:	002a      	movs	r2, r5
 8009e4a:	18bb      	adds	r3, r7, r2
 8009e4c:	781b      	ldrb	r3, [r3, #0]
 8009e4e:	b25b      	sxtb	r3, r3
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d10a      	bne.n	8009e6a <bme280_set_sensor_settings+0x5e>
 8009e54:	19bb      	adds	r3, r7, r6
 8009e56:	781b      	ldrb	r3, [r3, #0]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d006      	beq.n	8009e6a <bme280_set_sensor_settings+0x5e>
        {
            rslt = put_device_to_sleep(dev);
 8009e5c:	18bc      	adds	r4, r7, r2
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	0018      	movs	r0, r3
 8009e62:	f000 fc78 	bl	800a756 <put_device_to_sleep>
 8009e66:	0003      	movs	r3, r0
 8009e68:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME280_OK)
 8009e6a:	240f      	movs	r4, #15
 8009e6c:	193b      	adds	r3, r7, r4
 8009e6e:	781b      	ldrb	r3, [r3, #0]
 8009e70:	b25b      	sxtb	r3, r3
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d12d      	bne.n	8009ed2 <bme280_set_sensor_settings+0xc6>
        {
            /* Check if user wants to change oversampling
             * settings
             */
            if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8009e76:	1dfb      	adds	r3, r7, #7
 8009e78:	781b      	ldrb	r3, [r3, #0]
 8009e7a:	0019      	movs	r1, r3
 8009e7c:	2007      	movs	r0, #7
 8009e7e:	f001 f87c 	bl	800af7a <are_settings_changed>
 8009e82:	1e03      	subs	r3, r0, #0
 8009e84:	d00b      	beq.n	8009e9e <bme280_set_sensor_settings+0x92>
            {
                rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	3340      	adds	r3, #64	@ 0x40
 8009e8a:	0019      	movs	r1, r3
 8009e8c:	193c      	adds	r4, r7, r4
 8009e8e:	683a      	ldr	r2, [r7, #0]
 8009e90:	1dfb      	adds	r3, r7, #7
 8009e92:	781b      	ldrb	r3, [r3, #0]
 8009e94:	0018      	movs	r0, r3
 8009e96:	f000 fa75 	bl	800a384 <set_osr_settings>
 8009e9a:	0003      	movs	r3, r0
 8009e9c:	7023      	strb	r3, [r4, #0]
            }

            /* Check if user wants to change filter and/or
             * standby settings
             */
            if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 8009e9e:	240f      	movs	r4, #15
 8009ea0:	193b      	adds	r3, r7, r4
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	b25b      	sxtb	r3, r3
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d113      	bne.n	8009ed2 <bme280_set_sensor_settings+0xc6>
 8009eaa:	1dfb      	adds	r3, r7, #7
 8009eac:	781b      	ldrb	r3, [r3, #0]
 8009eae:	0019      	movs	r1, r3
 8009eb0:	2018      	movs	r0, #24
 8009eb2:	f001 f862 	bl	800af7a <are_settings_changed>
 8009eb6:	1e03      	subs	r3, r0, #0
 8009eb8:	d00b      	beq.n	8009ed2 <bme280_set_sensor_settings+0xc6>
            {
                rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	3340      	adds	r3, #64	@ 0x40
 8009ebe:	0019      	movs	r1, r3
 8009ec0:	193c      	adds	r4, r7, r4
 8009ec2:	683a      	ldr	r2, [r7, #0]
 8009ec4:	1dfb      	adds	r3, r7, #7
 8009ec6:	781b      	ldrb	r3, [r3, #0]
 8009ec8:	0018      	movs	r0, r3
 8009eca:	f000 fb21 	bl	800a510 <set_filter_standby_settings>
 8009ece:	0003      	movs	r3, r0
 8009ed0:	7023      	strb	r3, [r4, #0]
            }
        }
    }

    return rslt;
 8009ed2:	230f      	movs	r3, #15
 8009ed4:	18fb      	adds	r3, r7, r3
 8009ed6:	781b      	ldrb	r3, [r3, #0]
 8009ed8:	b25b      	sxtb	r3, r3
}
 8009eda:	0018      	movs	r0, r3
 8009edc:	46bd      	mov	sp, r7
 8009ede:	b005      	add	sp, #20
 8009ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009ee2 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, struct bme280_dev *dev)
{
 8009ee2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ee4:	b085      	sub	sp, #20
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	0002      	movs	r2, r0
 8009eea:	6039      	str	r1, [r7, #0]
 8009eec:	1dfb      	adds	r3, r7, #7
 8009eee:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t last_set_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009ef0:	250f      	movs	r5, #15
 8009ef2:	197c      	adds	r4, r7, r5
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	0018      	movs	r0, r3
 8009ef8:	f001 f863 	bl	800afc2 <null_ptr_check>
 8009efc:	0003      	movs	r3, r0
 8009efe:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 8009f00:	197b      	adds	r3, r7, r5
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	b25b      	sxtb	r3, r3
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d12a      	bne.n	8009f60 <bme280_set_sensor_mode+0x7e>
    {
        rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8009f0a:	197c      	adds	r4, r7, r5
 8009f0c:	683a      	ldr	r2, [r7, #0]
 8009f0e:	260e      	movs	r6, #14
 8009f10:	19bb      	adds	r3, r7, r6
 8009f12:	0011      	movs	r1, r2
 8009f14:	0018      	movs	r0, r3
 8009f16:	f000 f82b 	bl	8009f70 <bme280_get_sensor_mode>
 8009f1a:	0003      	movs	r3, r0
 8009f1c:	7023      	strb	r3, [r4, #0]

        /* If the sensor is not in sleep mode put the device to sleep
         * mode
         */
        if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8009f1e:	002a      	movs	r2, r5
 8009f20:	18bb      	adds	r3, r7, r2
 8009f22:	781b      	ldrb	r3, [r3, #0]
 8009f24:	b25b      	sxtb	r3, r3
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d10a      	bne.n	8009f40 <bme280_set_sensor_mode+0x5e>
 8009f2a:	19bb      	adds	r3, r7, r6
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d006      	beq.n	8009f40 <bme280_set_sensor_mode+0x5e>
        {
            rslt = put_device_to_sleep(dev);
 8009f32:	18bc      	adds	r4, r7, r2
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	0018      	movs	r0, r3
 8009f38:	f000 fc0d 	bl	800a756 <put_device_to_sleep>
 8009f3c:	0003      	movs	r3, r0
 8009f3e:	7023      	strb	r3, [r4, #0]
        }

        /* Set the power mode */
        if (rslt == BME280_OK)
 8009f40:	220f      	movs	r2, #15
 8009f42:	18bb      	adds	r3, r7, r2
 8009f44:	781b      	ldrb	r3, [r3, #0]
 8009f46:	b25b      	sxtb	r3, r3
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d109      	bne.n	8009f60 <bme280_set_sensor_mode+0x7e>
        {
            rslt = write_power_mode(sensor_mode, dev);
 8009f4c:	18bc      	adds	r4, r7, r2
 8009f4e:	683a      	ldr	r2, [r7, #0]
 8009f50:	1dfb      	adds	r3, r7, #7
 8009f52:	781b      	ldrb	r3, [r3, #0]
 8009f54:	0011      	movs	r1, r2
 8009f56:	0018      	movs	r0, r3
 8009f58:	f000 fbbd 	bl	800a6d6 <write_power_mode>
 8009f5c:	0003      	movs	r3, r0
 8009f5e:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 8009f60:	230f      	movs	r3, #15
 8009f62:	18fb      	adds	r3, r7, r3
 8009f64:	781b      	ldrb	r3, [r3, #0]
 8009f66:	b25b      	sxtb	r3, r3
}
 8009f68:	0018      	movs	r0, r3
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	b005      	add	sp, #20
 8009f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009f70 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, struct bme280_dev *dev)
{
 8009f70:	b5b0      	push	{r4, r5, r7, lr}
 8009f72:	b084      	sub	sp, #16
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
 8009f78:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009f7a:	250f      	movs	r5, #15
 8009f7c:	197c      	adds	r4, r7, r5
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	0018      	movs	r0, r3
 8009f82:	f001 f81e 	bl	800afc2 <null_ptr_check>
 8009f86:	0003      	movs	r3, r0
 8009f88:	7023      	strb	r3, [r4, #0]

    if ((rslt == BME280_OK) && (sensor_mode != NULL))
 8009f8a:	002a      	movs	r2, r5
 8009f8c:	18bb      	adds	r3, r7, r2
 8009f8e:	781b      	ldrb	r3, [r3, #0]
 8009f90:	b25b      	sxtb	r3, r3
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d113      	bne.n	8009fbe <bme280_get_sensor_mode+0x4e>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d010      	beq.n	8009fbe <bme280_get_sensor_mode+0x4e>
    {
        /* Read the power mode register */
        rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 8009f9c:	18bc      	adds	r4, r7, r2
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	6879      	ldr	r1, [r7, #4]
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	20f4      	movs	r0, #244	@ 0xf4
 8009fa6:	f7ff fe47 	bl	8009c38 <bme280_get_regs>
 8009faa:	0003      	movs	r3, r0
 8009fac:	7023      	strb	r3, [r4, #0]

        /* Assign the power mode in the device structure */
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	781b      	ldrb	r3, [r3, #0]
 8009fb2:	2203      	movs	r2, #3
 8009fb4:	4013      	ands	r3, r2
 8009fb6:	b2da      	uxtb	r2, r3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	701a      	strb	r2, [r3, #0]
 8009fbc:	e003      	b.n	8009fc6 <bme280_get_sensor_mode+0x56>
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8009fbe:	230f      	movs	r3, #15
 8009fc0:	18fb      	adds	r3, r7, r3
 8009fc2:	22ff      	movs	r2, #255	@ 0xff
 8009fc4:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8009fc6:	230f      	movs	r3, #15
 8009fc8:	18fb      	adds	r3, r7, r3
 8009fca:	781b      	ldrb	r3, [r3, #0]
 8009fcc:	b25b      	sxtb	r3, r3
}
 8009fce:	0018      	movs	r0, r3
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	b004      	add	sp, #16
 8009fd4:	bdb0      	pop	{r4, r5, r7, pc}

08009fd6 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(struct bme280_dev *dev)
{
 8009fd6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fd8:	b085      	sub	sp, #20
 8009fda:	af00      	add	r7, sp, #0
 8009fdc:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_RESET_ADDR; // UINT8_C(0xE0)
 8009fde:	260d      	movs	r6, #13
 8009fe0:	19bb      	adds	r3, r7, r6
 8009fe2:	22e0      	movs	r2, #224	@ 0xe0
 8009fe4:	701a      	strb	r2, [r3, #0]
    uint8_t status_reg = 0;
 8009fe6:	230c      	movs	r3, #12
 8009fe8:	18fb      	adds	r3, r7, r3
 8009fea:	2200      	movs	r2, #0
 8009fec:	701a      	strb	r2, [r3, #0]
    uint8_t try_run = 5;
 8009fee:	230e      	movs	r3, #14
 8009ff0:	18fb      	adds	r3, r7, r3
 8009ff2:	2205      	movs	r2, #5
 8009ff4:	701a      	strb	r2, [r3, #0]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BME280_SOFT_RESET_COMMAND;
 8009ff6:	230b      	movs	r3, #11
 8009ff8:	18fb      	adds	r3, r7, r3
 8009ffa:	22b6      	movs	r2, #182	@ 0xb6
 8009ffc:	701a      	strb	r2, [r3, #0]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8009ffe:	250f      	movs	r5, #15
 800a000:	197c      	adds	r4, r7, r5
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	0018      	movs	r0, r3
 800a006:	f000 ffdc 	bl	800afc2 <null_ptr_check>
 800a00a:	0003      	movs	r3, r0
 800a00c:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 800a00e:	197b      	adds	r3, r7, r5
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	b25b      	sxtb	r3, r3
 800a014:	2b00      	cmp	r3, #0
 800a016:	d13e      	bne.n	800a096 <bme280_soft_reset+0xc0>
    {
        /* Write the soft reset command in the sensor */
        rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 800a018:	197c      	adds	r4, r7, r5
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	220b      	movs	r2, #11
 800a01e:	18b9      	adds	r1, r7, r2
 800a020:	19b8      	adds	r0, r7, r6
 800a022:	2201      	movs	r2, #1
 800a024:	f7ff fe5a 	bl	8009cdc <bme280_set_regs>
 800a028:	0003      	movs	r3, r0
 800a02a:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 800a02c:	197b      	adds	r3, r7, r5
 800a02e:	781b      	ldrb	r3, [r3, #0]
 800a030:	b25b      	sxtb	r3, r3
 800a032:	2b00      	cmp	r3, #0
 800a034:	d12f      	bne.n	800a096 <bme280_soft_reset+0xc0>
        {
            /* If NVM not copied yet, Wait for NVM to copy */
            do
            {
                /* As per data sheet - Table 1, startup time is 2 ms. */
                dev->delay_us(2, dev->intf_ptr);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	695a      	ldr	r2, [r3, #20]
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	0019      	movs	r1, r3
 800a040:	2002      	movs	r0, #2
 800a042:	4790      	blx	r2
                rslt = bme280_get_regs(BME280_STATUS_REG_ADDR, &status_reg, 1, dev);
 800a044:	250f      	movs	r5, #15
 800a046:	197c      	adds	r4, r7, r5
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	260c      	movs	r6, #12
 800a04c:	19b9      	adds	r1, r7, r6
 800a04e:	2201      	movs	r2, #1
 800a050:	20f3      	movs	r0, #243	@ 0xf3
 800a052:	f7ff fdf1 	bl	8009c38 <bme280_get_regs>
 800a056:	0003      	movs	r3, r0
 800a058:	7023      	strb	r3, [r4, #0]

            } while ((rslt == BME280_OK) && (try_run--) && (status_reg & BME280_STATUS_IM_UPDATE));
 800a05a:	197b      	adds	r3, r7, r5
 800a05c:	781b      	ldrb	r3, [r3, #0]
 800a05e:	b25b      	sxtb	r3, r3
 800a060:	2b00      	cmp	r3, #0
 800a062:	d10d      	bne.n	800a080 <bme280_soft_reset+0xaa>
 800a064:	220e      	movs	r2, #14
 800a066:	18bb      	adds	r3, r7, r2
 800a068:	781b      	ldrb	r3, [r3, #0]
 800a06a:	18ba      	adds	r2, r7, r2
 800a06c:	1e59      	subs	r1, r3, #1
 800a06e:	7011      	strb	r1, [r2, #0]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d005      	beq.n	800a080 <bme280_soft_reset+0xaa>
 800a074:	19bb      	adds	r3, r7, r6
 800a076:	781b      	ldrb	r3, [r3, #0]
 800a078:	001a      	movs	r2, r3
 800a07a:	2301      	movs	r3, #1
 800a07c:	4013      	ands	r3, r2
 800a07e:	d1da      	bne.n	800a036 <bme280_soft_reset+0x60>

            if (status_reg & BME280_STATUS_IM_UPDATE)
 800a080:	230c      	movs	r3, #12
 800a082:	18fb      	adds	r3, r7, r3
 800a084:	781b      	ldrb	r3, [r3, #0]
 800a086:	001a      	movs	r2, r3
 800a088:	2301      	movs	r3, #1
 800a08a:	4013      	ands	r3, r2
 800a08c:	d003      	beq.n	800a096 <bme280_soft_reset+0xc0>
            {
                rslt = BME280_E_NVM_COPY_FAILED;
 800a08e:	230f      	movs	r3, #15
 800a090:	18fb      	adds	r3, r7, r3
 800a092:	22fa      	movs	r2, #250	@ 0xfa
 800a094:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    return rslt;
 800a096:	230f      	movs	r3, #15
 800a098:	18fb      	adds	r3, r7, r3
 800a09a:	781b      	ldrb	r3, [r3, #0]
 800a09c:	b25b      	sxtb	r3, r3
}
 800a09e:	0018      	movs	r0, r3
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	b005      	add	sp, #20
 800a0a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a0a6 <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user../ struct bme280_data
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 800a0a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0a8:	b08b      	sub	sp, #44	@ 0x2c
 800a0aa:	af00      	add	r7, sp, #0
 800a0ac:	60b9      	str	r1, [r7, #8]
 800a0ae:	607a      	str	r2, [r7, #4]
 800a0b0:	230f      	movs	r3, #15
 800a0b2:	18fb      	adds	r3, r7, r3
 800a0b4:	1c02      	adds	r2, r0, #0
 800a0b6:	701a      	strb	r2, [r3, #0]
    int8_t rslt;

    /* Array to store the pressure, temperature and humidity data read from
     * the sensor
     */
    uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 800a0b8:	261c      	movs	r6, #28
 800a0ba:	19bb      	adds	r3, r7, r6
 800a0bc:	2200      	movs	r2, #0
 800a0be:	601a      	str	r2, [r3, #0]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	605a      	str	r2, [r3, #4]
    struct bme280_uncomp_data uncomp_data = {0};
 800a0c4:	2310      	movs	r3, #16
 800a0c6:	18fb      	adds	r3, r7, r3
 800a0c8:	0018      	movs	r0, r3
 800a0ca:	230c      	movs	r3, #12
 800a0cc:	001a      	movs	r2, r3
 800a0ce:	2100      	movs	r1, #0
 800a0d0:	f003 fd94 	bl	800dbfc <memset>

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 800a0d4:	2527      	movs	r5, #39	@ 0x27
 800a0d6:	197c      	adds	r4, r7, r5
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	0018      	movs	r0, r3
 800a0dc:	f000 ff71 	bl	800afc2 <null_ptr_check>
 800a0e0:	0003      	movs	r3, r0
 800a0e2:	7023      	strb	r3, [r4, #0]

    if ((rslt == BME280_OK) && (comp_data != NULL))
 800a0e4:	197b      	adds	r3, r7, r5
 800a0e6:	781b      	ldrb	r3, [r3, #0]
 800a0e8:	b25b      	sxtb	r3, r3
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d128      	bne.n	800a140 <bme280_get_sensor_data+0x9a>
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d025      	beq.n	800a140 <bme280_get_sensor_data+0x9a>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 800a0f4:	197c      	adds	r4, r7, r5
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	19b9      	adds	r1, r7, r6
 800a0fa:	2208      	movs	r2, #8
 800a0fc:	20f7      	movs	r0, #247	@ 0xf7
 800a0fe:	f7ff fd9b 	bl	8009c38 <bme280_get_regs>
 800a102:	0003      	movs	r3, r0
 800a104:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 800a106:	002c      	movs	r4, r5
 800a108:	193b      	adds	r3, r7, r4
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	b25b      	sxtb	r3, r3
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d11a      	bne.n	800a148 <bme280_get_sensor_data+0xa2>
        {
            /* Parse the read data from the sensor */
            bme280_parse_sensor_data(reg_data, &uncomp_data);
 800a112:	2310      	movs	r3, #16
 800a114:	18fa      	adds	r2, r7, r3
 800a116:	19bb      	adds	r3, r7, r6
 800a118:	0011      	movs	r1, r2
 800a11a:	0018      	movs	r0, r3
 800a11c:	f000 f81c 	bl	800a158 <bme280_parse_sensor_data>

            /* Compensate the pressure and/or temperature and/or
             * humidity data from the sensor
             */
            rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	001d      	movs	r5, r3
 800a124:	3518      	adds	r5, #24
 800a126:	193c      	adds	r4, r7, r4
 800a128:	68ba      	ldr	r2, [r7, #8]
 800a12a:	2310      	movs	r3, #16
 800a12c:	18f9      	adds	r1, r7, r3
 800a12e:	230f      	movs	r3, #15
 800a130:	18fb      	adds	r3, r7, r3
 800a132:	7818      	ldrb	r0, [r3, #0]
 800a134:	002b      	movs	r3, r5
 800a136:	f000 f853 	bl	800a1e0 <bme280_compensate_data>
 800a13a:	0003      	movs	r3, r0
 800a13c:	7023      	strb	r3, [r4, #0]
        if (rslt == BME280_OK)
 800a13e:	e003      	b.n	800a148 <bme280_get_sensor_data+0xa2>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 800a140:	2327      	movs	r3, #39	@ 0x27
 800a142:	18fb      	adds	r3, r7, r3
 800a144:	22ff      	movs	r2, #255	@ 0xff
 800a146:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 800a148:	2327      	movs	r3, #39	@ 0x27
 800a14a:	18fb      	adds	r3, r7, r3
 800a14c:	781b      	ldrb	r3, [r3, #0]
 800a14e:	b25b      	sxtb	r3, r3
}
 800a150:	0018      	movs	r0, r3
 800a152:	46bd      	mov	sp, r7
 800a154:	b00b      	add	sp, #44	@ 0x2c
 800a156:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a158 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b086      	sub	sp, #24
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
 800a160:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	781b      	ldrb	r3, [r3, #0]
 800a166:	031b      	lsls	r3, r3, #12
 800a168:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	3301      	adds	r3, #1
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	011b      	lsls	r3, r3, #4
 800a172:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	3302      	adds	r3, #2
 800a178:	781b      	ldrb	r3, [r3, #0]
 800a17a:	091b      	lsrs	r3, r3, #4
 800a17c:	b2db      	uxtb	r3, r3
 800a17e:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 800a180:	697a      	ldr	r2, [r7, #20]
 800a182:	693b      	ldr	r3, [r7, #16]
 800a184:	431a      	orrs	r2, r3
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	431a      	orrs	r2, r3
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	601a      	str	r2, [r3, #0]

    /* Store the parsed register values for temperature data */
    data_msb = (uint32_t)reg_data[3] << 12;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	3303      	adds	r3, #3
 800a192:	781b      	ldrb	r3, [r3, #0]
 800a194:	031b      	lsls	r3, r3, #12
 800a196:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << 4;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	3304      	adds	r3, #4
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	011b      	lsls	r3, r3, #4
 800a1a0:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[5] >> 4;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	3305      	adds	r3, #5
 800a1a6:	781b      	ldrb	r3, [r3, #0]
 800a1a8:	091b      	lsrs	r3, r3, #4
 800a1aa:	b2db      	uxtb	r3, r3
 800a1ac:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 800a1ae:	697a      	ldr	r2, [r7, #20]
 800a1b0:	693b      	ldr	r3, [r7, #16]
 800a1b2:	431a      	orrs	r2, r3
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	431a      	orrs	r2, r3
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for humidity data */
    data_msb = (uint32_t)reg_data[6] << 8;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	3306      	adds	r3, #6
 800a1c0:	781b      	ldrb	r3, [r3, #0]
 800a1c2:	021b      	lsls	r3, r3, #8
 800a1c4:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[7];
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	3307      	adds	r3, #7
 800a1ca:	781b      	ldrb	r3, [r3, #0]
 800a1cc:	613b      	str	r3, [r7, #16]
    uncomp_data->humidity = data_msb | data_lsb;
 800a1ce:	697a      	ldr	r2, [r7, #20]
 800a1d0:	693b      	ldr	r3, [r7, #16]
 800a1d2:	431a      	orrs	r2, r3
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	609a      	str	r2, [r3, #8]
}
 800a1d8:	46c0      	nop			@ (mov r8, r8)
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	b006      	add	sp, #24
 800a1de:	bd80      	pop	{r7, pc}

0800a1e0 <bme280_compensate_data>:
 */
int8_t bme280_compensate_data(uint8_t sensor_comp,
                              const struct bme280_uncomp_data *uncomp_data,
                              struct bme280_data *comp_data,
                              struct bme280_calib_data *calib_data)
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b086      	sub	sp, #24
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	60b9      	str	r1, [r7, #8]
 800a1e8:	607a      	str	r2, [r7, #4]
 800a1ea:	603b      	str	r3, [r7, #0]
 800a1ec:	210f      	movs	r1, #15
 800a1ee:	187b      	adds	r3, r7, r1
 800a1f0:	1c02      	adds	r2, r0, #0
 800a1f2:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME280_OK;
 800a1f4:	2317      	movs	r3, #23
 800a1f6:	18fb      	adds	r3, r7, r3
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	701a      	strb	r2, [r3, #0]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d03b      	beq.n	800a27a <bme280_compensate_data+0x9a>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d038      	beq.n	800a27a <bme280_compensate_data+0x9a>
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d035      	beq.n	800a27a <bme280_compensate_data+0x9a>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2200      	movs	r2, #0
 800a212:	605a      	str	r2, [r3, #4]
        comp_data->pressure = 0;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2200      	movs	r2, #0
 800a218:	601a      	str	r2, [r3, #0]
        comp_data->humidity = 0;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2200      	movs	r2, #0
 800a21e:	609a      	str	r2, [r3, #8]

        /* If pressure or temperature component is selected */
        if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM))
 800a220:	187b      	adds	r3, r7, r1
 800a222:	781b      	ldrb	r3, [r3, #0]
 800a224:	2207      	movs	r2, #7
 800a226:	4013      	ands	r3, r2
 800a228:	d008      	beq.n	800a23c <bme280_compensate_data+0x5c>
        {
            /* Compensate the temperature data */
            comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 800a22a:	683a      	ldr	r2, [r7, #0]
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	0011      	movs	r1, r2
 800a230:	0018      	movs	r0, r3
 800a232:	f000 faf1 	bl	800a818 <compensate_temperature>
 800a236:	0002      	movs	r2, r0
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	605a      	str	r2, [r3, #4]
        }

        if (sensor_comp & BME280_PRESS)
 800a23c:	230f      	movs	r3, #15
 800a23e:	18fb      	adds	r3, r7, r3
 800a240:	781b      	ldrb	r3, [r3, #0]
 800a242:	2201      	movs	r2, #1
 800a244:	4013      	ands	r3, r2
 800a246:	d008      	beq.n	800a25a <bme280_compensate_data+0x7a>
        {
            /* Compensate the pressure data */
            comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 800a248:	683a      	ldr	r2, [r7, #0]
 800a24a:	68bb      	ldr	r3, [r7, #8]
 800a24c:	0011      	movs	r1, r2
 800a24e:	0018      	movs	r0, r3
 800a250:	f000 fb48 	bl	800a8e4 <compensate_pressure>
 800a254:	0002      	movs	r2, r0
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	601a      	str	r2, [r3, #0]
        }

        if (sensor_comp & BME280_HUM)
 800a25a:	230f      	movs	r3, #15
 800a25c:	18fb      	adds	r3, r7, r3
 800a25e:	781b      	ldrb	r3, [r3, #0]
 800a260:	2204      	movs	r2, #4
 800a262:	4013      	ands	r3, r2
 800a264:	d00d      	beq.n	800a282 <bme280_compensate_data+0xa2>
        {
            /* Compensate the humidity data */
            comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 800a266:	683a      	ldr	r2, [r7, #0]
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	0011      	movs	r1, r2
 800a26c:	0018      	movs	r0, r3
 800a26e:	f000 fc3b 	bl	800aae8 <compensate_humidity>
 800a272:	0002      	movs	r2, r0
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	609a      	str	r2, [r3, #8]
        if (sensor_comp & BME280_HUM)
 800a278:	e003      	b.n	800a282 <bme280_compensate_data+0xa2>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 800a27a:	2317      	movs	r3, #23
 800a27c:	18fb      	adds	r3, r7, r3
 800a27e:	22ff      	movs	r2, #255	@ 0xff
 800a280:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 800a282:	2317      	movs	r3, #23
 800a284:	18fb      	adds	r3, r7, r3
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	b25b      	sxtb	r3, r3
}
 800a28a:	0018      	movs	r0, r3
 800a28c:	46bd      	mov	sp, r7
 800a28e:	b006      	add	sp, #24
 800a290:	bd80      	pop	{r7, pc}
	...

0800a294 <bme280_cal_meas_delay>:
/*!
 * @brief This API is used to calculate the maximum delay in milliseconds required for the
 * temperature/pressure/humidity(which ever at enabled) measurement to complete.
 */
uint32_t bme280_cal_meas_delay(const struct bme280_settings *settings)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b086      	sub	sp, #24
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
    uint8_t temp_osr;
    uint8_t pres_osr;
    uint8_t hum_osr;

    /*Array to map OSR config register value to actual OSR */
    uint8_t osr_sett_to_act_osr[] = {0, 1, 2, 4, 8, 16};
 800a29c:	2008      	movs	r0, #8
 800a29e:	183b      	adds	r3, r7, r0
 800a2a0:	4a35      	ldr	r2, [pc, #212]	@ (800a378 <bme280_cal_meas_delay+0xe4>)
 800a2a2:	6811      	ldr	r1, [r2, #0]
 800a2a4:	6019      	str	r1, [r3, #0]
 800a2a6:	8892      	ldrh	r2, [r2, #4]
 800a2a8:	809a      	strh	r2, [r3, #4]

    /* Mapping osr settings to the actual osr values e.g. 0b101 -> osr X16  */
    if (settings->osr_t <= 5)
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	785b      	ldrb	r3, [r3, #1]
 800a2ae:	2b05      	cmp	r3, #5
 800a2b0:	d808      	bhi.n	800a2c4 <bme280_cal_meas_delay+0x30>
    {
        temp_osr = osr_sett_to_act_osr[settings->osr_t];
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	785b      	ldrb	r3, [r3, #1]
 800a2b6:	0019      	movs	r1, r3
 800a2b8:	2317      	movs	r3, #23
 800a2ba:	18fb      	adds	r3, r7, r3
 800a2bc:	183a      	adds	r2, r7, r0
 800a2be:	5c52      	ldrb	r2, [r2, r1]
 800a2c0:	701a      	strb	r2, [r3, #0]
 800a2c2:	e003      	b.n	800a2cc <bme280_cal_meas_delay+0x38>
    }
    else
    {
        temp_osr = 16;
 800a2c4:	2317      	movs	r3, #23
 800a2c6:	18fb      	adds	r3, r7, r3
 800a2c8:	2210      	movs	r2, #16
 800a2ca:	701a      	strb	r2, [r3, #0]
    }

    if (settings->osr_p <= 5)
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	781b      	ldrb	r3, [r3, #0]
 800a2d0:	2b05      	cmp	r3, #5
 800a2d2:	d809      	bhi.n	800a2e8 <bme280_cal_meas_delay+0x54>
    {
        pres_osr = osr_sett_to_act_osr[settings->osr_p];
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	781b      	ldrb	r3, [r3, #0]
 800a2d8:	0019      	movs	r1, r3
 800a2da:	2316      	movs	r3, #22
 800a2dc:	18fb      	adds	r3, r7, r3
 800a2de:	2208      	movs	r2, #8
 800a2e0:	18ba      	adds	r2, r7, r2
 800a2e2:	5c52      	ldrb	r2, [r2, r1]
 800a2e4:	701a      	strb	r2, [r3, #0]
 800a2e6:	e003      	b.n	800a2f0 <bme280_cal_meas_delay+0x5c>
    }
    else
    {
        pres_osr = 16;
 800a2e8:	2316      	movs	r3, #22
 800a2ea:	18fb      	adds	r3, r7, r3
 800a2ec:	2210      	movs	r2, #16
 800a2ee:	701a      	strb	r2, [r3, #0]
    }

    if (settings->osr_h <= 5)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	789b      	ldrb	r3, [r3, #2]
 800a2f4:	2b05      	cmp	r3, #5
 800a2f6:	d809      	bhi.n	800a30c <bme280_cal_meas_delay+0x78>
    {
        hum_osr = osr_sett_to_act_osr[settings->osr_h];
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	789b      	ldrb	r3, [r3, #2]
 800a2fc:	0019      	movs	r1, r3
 800a2fe:	2315      	movs	r3, #21
 800a300:	18fb      	adds	r3, r7, r3
 800a302:	2208      	movs	r2, #8
 800a304:	18ba      	adds	r2, r7, r2
 800a306:	5c52      	ldrb	r2, [r2, r1]
 800a308:	701a      	strb	r2, [r3, #0]
 800a30a:	e003      	b.n	800a314 <bme280_cal_meas_delay+0x80>
    }
    else
    {
        hum_osr = 16;
 800a30c:	2315      	movs	r3, #21
 800a30e:	18fb      	adds	r3, r7, r3
 800a310:	2210      	movs	r2, #16
 800a312:	701a      	strb	r2, [r3, #0]
    }

    max_delay =
        (uint32_t)((BME280_MEAS_OFFSET + (BME280_MEAS_DUR * temp_osr) +
 800a314:	2317      	movs	r3, #23
 800a316:	18fb      	adds	r3, r7, r3
 800a318:	781a      	ldrb	r2, [r3, #0]
 800a31a:	0013      	movs	r3, r2
 800a31c:	00db      	lsls	r3, r3, #3
 800a31e:	189b      	adds	r3, r3, r2
 800a320:	019b      	lsls	r3, r3, #6
 800a322:	1a9b      	subs	r3, r3, r2
 800a324:	009b      	lsls	r3, r3, #2
 800a326:	4a15      	ldr	r2, [pc, #84]	@ (800a37c <bme280_cal_meas_delay+0xe8>)
 800a328:	1899      	adds	r1, r3, r2
                    ((BME280_MEAS_DUR * pres_osr) + BME280_PRES_HUM_MEAS_OFFSET) +
 800a32a:	2316      	movs	r3, #22
 800a32c:	18fb      	adds	r3, r7, r3
 800a32e:	781a      	ldrb	r2, [r3, #0]
 800a330:	0013      	movs	r3, r2
 800a332:	00db      	lsls	r3, r3, #3
 800a334:	189b      	adds	r3, r3, r2
 800a336:	019b      	lsls	r3, r3, #6
 800a338:	1a9b      	subs	r3, r3, r2
 800a33a:	009b      	lsls	r3, r3, #2
 800a33c:	4a10      	ldr	r2, [pc, #64]	@ (800a380 <bme280_cal_meas_delay+0xec>)
 800a33e:	4694      	mov	ip, r2
 800a340:	4463      	add	r3, ip
        (uint32_t)((BME280_MEAS_OFFSET + (BME280_MEAS_DUR * temp_osr) +
 800a342:	18c9      	adds	r1, r1, r3
                    ((BME280_MEAS_DUR * hum_osr) + BME280_PRES_HUM_MEAS_OFFSET)) /
 800a344:	2315      	movs	r3, #21
 800a346:	18fb      	adds	r3, r7, r3
 800a348:	781a      	ldrb	r2, [r3, #0]
 800a34a:	0013      	movs	r3, r2
 800a34c:	00db      	lsls	r3, r3, #3
 800a34e:	189b      	adds	r3, r3, r2
 800a350:	019b      	lsls	r3, r3, #6
 800a352:	1a9b      	subs	r3, r3, r2
 800a354:	009b      	lsls	r3, r3, #2
 800a356:	4a0a      	ldr	r2, [pc, #40]	@ (800a380 <bme280_cal_meas_delay+0xec>)
 800a358:	4694      	mov	ip, r2
 800a35a:	4463      	add	r3, ip
                    ((BME280_MEAS_DUR * pres_osr) + BME280_PRES_HUM_MEAS_OFFSET) +
 800a35c:	18cb      	adds	r3, r1, r3
                    ((BME280_MEAS_DUR * hum_osr) + BME280_PRES_HUM_MEAS_OFFSET)) /
 800a35e:	22fa      	movs	r2, #250	@ 0xfa
 800a360:	0091      	lsls	r1, r2, #2
 800a362:	0018      	movs	r0, r3
 800a364:	f7f5 ff76 	bl	8000254 <__divsi3>
 800a368:	0003      	movs	r3, r0
    max_delay =
 800a36a:	613b      	str	r3, [r7, #16]
                   BME280_MEAS_SCALING_FACTOR);

    return max_delay;
 800a36c:	693b      	ldr	r3, [r7, #16]
}
 800a36e:	0018      	movs	r0, r3
 800a370:	46bd      	mov	sp, r7
 800a372:	b006      	add	sp, #24
 800a374:	bd80      	pop	{r7, pc}
 800a376:	46c0      	nop			@ (mov r8, r8)
 800a378:	0800fde8 	.word	0x0800fde8
 800a37c:	000004e2 	.word	0x000004e2
 800a380:	0000023f 	.word	0x0000023f

0800a384 <set_osr_settings>:
/*!
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings, struct bme280_dev *dev)
{
 800a384:	b590      	push	{r4, r7, lr}
 800a386:	b087      	sub	sp, #28
 800a388:	af00      	add	r7, sp, #0
 800a38a:	60b9      	str	r1, [r7, #8]
 800a38c:	607a      	str	r2, [r7, #4]
 800a38e:	210f      	movs	r1, #15
 800a390:	187b      	adds	r3, r7, r1
 800a392:	1c02      	adds	r2, r0, #0
 800a394:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 800a396:	2017      	movs	r0, #23
 800a398:	183b      	adds	r3, r7, r0
 800a39a:	2201      	movs	r2, #1
 800a39c:	701a      	strb	r2, [r3, #0]

    if (desired_settings & BME280_OSR_HUM_SEL)
 800a39e:	187b      	adds	r3, r7, r1
 800a3a0:	781b      	ldrb	r3, [r3, #0]
 800a3a2:	2204      	movs	r2, #4
 800a3a4:	4013      	ands	r3, r2
 800a3a6:	d008      	beq.n	800a3ba <set_osr_settings+0x36>
    {
        rslt = set_osr_humidity_settings(settings, dev);
 800a3a8:	183c      	adds	r4, r7, r0
 800a3aa:	687a      	ldr	r2, [r7, #4]
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	0011      	movs	r1, r2
 800a3b0:	0018      	movs	r0, r3
 800a3b2:	f000 f81b 	bl	800a3ec <set_osr_humidity_settings>
 800a3b6:	0003      	movs	r3, r0
 800a3b8:	7023      	strb	r3, [r4, #0]
    }

    if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800a3ba:	200f      	movs	r0, #15
 800a3bc:	183b      	adds	r3, r7, r0
 800a3be:	781b      	ldrb	r3, [r3, #0]
 800a3c0:	2203      	movs	r2, #3
 800a3c2:	4013      	ands	r3, r2
 800a3c4:	d00a      	beq.n	800a3dc <set_osr_settings+0x58>
    {
        rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 800a3c6:	2317      	movs	r3, #23
 800a3c8:	18fc      	adds	r4, r7, r3
 800a3ca:	687a      	ldr	r2, [r7, #4]
 800a3cc:	68b9      	ldr	r1, [r7, #8]
 800a3ce:	183b      	adds	r3, r7, r0
 800a3d0:	781b      	ldrb	r3, [r3, #0]
 800a3d2:	0018      	movs	r0, r3
 800a3d4:	f000 f851 	bl	800a47a <set_osr_press_temp_settings>
 800a3d8:	0003      	movs	r3, r0
 800a3da:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a3dc:	2317      	movs	r3, #23
 800a3de:	18fb      	adds	r3, r7, r3
 800a3e0:	781b      	ldrb	r3, [r3, #0]
 800a3e2:	b25b      	sxtb	r3, r3
}
 800a3e4:	0018      	movs	r0, r3
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	b007      	add	sp, #28
 800a3ea:	bd90      	pop	{r4, r7, pc}

0800a3ec <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, struct bme280_dev *dev)
{
 800a3ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3ee:	b085      	sub	sp, #20
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
 800a3f4:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t ctrl_hum;
    uint8_t ctrl_meas;
    uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 800a3f6:	250c      	movs	r5, #12
 800a3f8:	197b      	adds	r3, r7, r5
 800a3fa:	22f2      	movs	r2, #242	@ 0xf2
 800a3fc:	701a      	strb	r2, [r3, #0]

    ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	789b      	ldrb	r3, [r3, #2]
 800a402:	2207      	movs	r2, #7
 800a404:	4013      	ands	r3, r2
 800a406:	b2da      	uxtb	r2, r3
 800a408:	210e      	movs	r1, #14
 800a40a:	187b      	adds	r3, r7, r1
 800a40c:	701a      	strb	r2, [r3, #0]

    /* Write the humidity control value in the register */
    rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 800a40e:	260f      	movs	r6, #15
 800a410:	19bc      	adds	r4, r7, r6
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	1879      	adds	r1, r7, r1
 800a416:	1978      	adds	r0, r7, r5
 800a418:	2201      	movs	r2, #1
 800a41a:	f7ff fc5f 	bl	8009cdc <bme280_set_regs>
 800a41e:	0003      	movs	r3, r0
 800a420:	7023      	strb	r3, [r4, #0]

    /* Humidity related changes will be only effective after a
     * write operation to ctrl_meas register
     */
    if (rslt == BME280_OK)
 800a422:	0031      	movs	r1, r6
 800a424:	187b      	adds	r3, r7, r1
 800a426:	781b      	ldrb	r3, [r3, #0]
 800a428:	b25b      	sxtb	r3, r3
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d11d      	bne.n	800a46a <set_osr_humidity_settings+0x7e>
    {
        reg_addr = BME280_CTRL_MEAS_ADDR;
 800a42e:	197b      	adds	r3, r7, r5
 800a430:	22f4      	movs	r2, #244	@ 0xf4
 800a432:	701a      	strb	r2, [r3, #0]
        rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 800a434:	197b      	adds	r3, r7, r5
 800a436:	7818      	ldrb	r0, [r3, #0]
 800a438:	000e      	movs	r6, r1
 800a43a:	187c      	adds	r4, r7, r1
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	220d      	movs	r2, #13
 800a440:	18b9      	adds	r1, r7, r2
 800a442:	2201      	movs	r2, #1
 800a444:	f7ff fbf8 	bl	8009c38 <bme280_get_regs>
 800a448:	0003      	movs	r3, r0
 800a44a:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 800a44c:	19bb      	adds	r3, r7, r6
 800a44e:	781b      	ldrb	r3, [r3, #0]
 800a450:	b25b      	sxtb	r3, r3
 800a452:	2b00      	cmp	r3, #0
 800a454:	d109      	bne.n	800a46a <set_osr_humidity_settings+0x7e>
        {
            rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 800a456:	19bc      	adds	r4, r7, r6
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	220d      	movs	r2, #13
 800a45c:	18b9      	adds	r1, r7, r2
 800a45e:	1978      	adds	r0, r7, r5
 800a460:	2201      	movs	r2, #1
 800a462:	f7ff fc3b 	bl	8009cdc <bme280_set_regs>
 800a466:	0003      	movs	r3, r0
 800a468:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 800a46a:	230f      	movs	r3, #15
 800a46c:	18fb      	adds	r3, r7, r3
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	b25b      	sxtb	r3, r3
}
 800a472:	0018      	movs	r0, r3
 800a474:	46bd      	mov	sp, r7
 800a476:	b005      	add	sp, #20
 800a478:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a47a <set_osr_press_temp_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          struct bme280_dev *dev)
{
 800a47a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a47c:	b087      	sub	sp, #28
 800a47e:	af00      	add	r7, sp, #0
 800a480:	60b9      	str	r1, [r7, #8]
 800a482:	607a      	str	r2, [r7, #4]
 800a484:	250f      	movs	r5, #15
 800a486:	197b      	adds	r3, r7, r5
 800a488:	1c02      	adds	r2, r0, #0
 800a48a:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 800a48c:	2116      	movs	r1, #22
 800a48e:	187b      	adds	r3, r7, r1
 800a490:	22f4      	movs	r2, #244	@ 0xf4
 800a492:	701a      	strb	r2, [r3, #0]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800a494:	187b      	adds	r3, r7, r1
 800a496:	7818      	ldrb	r0, [r3, #0]
 800a498:	2617      	movs	r6, #23
 800a49a:	19bc      	adds	r4, r7, r6
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2215      	movs	r2, #21
 800a4a0:	18b9      	adds	r1, r7, r2
 800a4a2:	2201      	movs	r2, #1
 800a4a4:	f7ff fbc8 	bl	8009c38 <bme280_get_regs>
 800a4a8:	0003      	movs	r3, r0
 800a4aa:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800a4ac:	19bb      	adds	r3, r7, r6
 800a4ae:	781b      	ldrb	r3, [r3, #0]
 800a4b0:	b25b      	sxtb	r3, r3
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d124      	bne.n	800a500 <set_osr_press_temp_settings+0x86>
    {
        if (desired_settings & BME280_OSR_PRESS_SEL)
 800a4b6:	197b      	adds	r3, r7, r5
 800a4b8:	781b      	ldrb	r3, [r3, #0]
 800a4ba:	2201      	movs	r2, #1
 800a4bc:	4013      	ands	r3, r2
 800a4be:	d006      	beq.n	800a4ce <set_osr_press_temp_settings+0x54>
        {
            fill_osr_press_settings(&reg_data, settings);
 800a4c0:	68ba      	ldr	r2, [r7, #8]
 800a4c2:	2315      	movs	r3, #21
 800a4c4:	18fb      	adds	r3, r7, r3
 800a4c6:	0011      	movs	r1, r2
 800a4c8:	0018      	movs	r0, r3
 800a4ca:	f000 f89f 	bl	800a60c <fill_osr_press_settings>
        }

        if (desired_settings & BME280_OSR_TEMP_SEL)
 800a4ce:	230f      	movs	r3, #15
 800a4d0:	18fb      	adds	r3, r7, r3
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	2202      	movs	r2, #2
 800a4d6:	4013      	ands	r3, r2
 800a4d8:	d006      	beq.n	800a4e8 <set_osr_press_temp_settings+0x6e>
        {
            fill_osr_temp_settings(&reg_data, settings);
 800a4da:	68ba      	ldr	r2, [r7, #8]
 800a4dc:	2315      	movs	r3, #21
 800a4de:	18fb      	adds	r3, r7, r3
 800a4e0:	0011      	movs	r1, r2
 800a4e2:	0018      	movs	r0, r3
 800a4e4:	f000 f8ad 	bl	800a642 <fill_osr_temp_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800a4e8:	2317      	movs	r3, #23
 800a4ea:	18fc      	adds	r4, r7, r3
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2215      	movs	r2, #21
 800a4f0:	18b9      	adds	r1, r7, r2
 800a4f2:	2216      	movs	r2, #22
 800a4f4:	18b8      	adds	r0, r7, r2
 800a4f6:	2201      	movs	r2, #1
 800a4f8:	f7ff fbf0 	bl	8009cdc <bme280_set_regs>
 800a4fc:	0003      	movs	r3, r0
 800a4fe:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a500:	2317      	movs	r3, #23
 800a502:	18fb      	adds	r3, r7, r3
 800a504:	781b      	ldrb	r3, [r3, #0]
 800a506:	b25b      	sxtb	r3, r3
}
 800a508:	0018      	movs	r0, r3
 800a50a:	46bd      	mov	sp, r7
 800a50c:	b007      	add	sp, #28
 800a50e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a510 <set_filter_standby_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          struct bme280_dev *dev)
{
 800a510:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a512:	b087      	sub	sp, #28
 800a514:	af00      	add	r7, sp, #0
 800a516:	60b9      	str	r1, [r7, #8]
 800a518:	607a      	str	r2, [r7, #4]
 800a51a:	250f      	movs	r5, #15
 800a51c:	197b      	adds	r3, r7, r5
 800a51e:	1c02      	adds	r2, r0, #0
 800a520:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_CONFIG_ADDR;
 800a522:	2116      	movs	r1, #22
 800a524:	187b      	adds	r3, r7, r1
 800a526:	22f5      	movs	r2, #245	@ 0xf5
 800a528:	701a      	strb	r2, [r3, #0]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800a52a:	187b      	adds	r3, r7, r1
 800a52c:	7818      	ldrb	r0, [r3, #0]
 800a52e:	2617      	movs	r6, #23
 800a530:	19bc      	adds	r4, r7, r6
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2215      	movs	r2, #21
 800a536:	18b9      	adds	r1, r7, r2
 800a538:	2201      	movs	r2, #1
 800a53a:	f7ff fb7d 	bl	8009c38 <bme280_get_regs>
 800a53e:	0003      	movs	r3, r0
 800a540:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800a542:	19bb      	adds	r3, r7, r6
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	b25b      	sxtb	r3, r3
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d124      	bne.n	800a596 <set_filter_standby_settings+0x86>
    {
        if (desired_settings & BME280_FILTER_SEL)
 800a54c:	197b      	adds	r3, r7, r5
 800a54e:	781b      	ldrb	r3, [r3, #0]
 800a550:	2208      	movs	r2, #8
 800a552:	4013      	ands	r3, r2
 800a554:	d006      	beq.n	800a564 <set_filter_standby_settings+0x54>
        {
            fill_filter_settings(&reg_data, settings);
 800a556:	68ba      	ldr	r2, [r7, #8]
 800a558:	2315      	movs	r3, #21
 800a55a:	18fb      	adds	r3, r7, r3
 800a55c:	0011      	movs	r1, r2
 800a55e:	0018      	movs	r0, r3
 800a560:	f000 f821 	bl	800a5a6 <fill_filter_settings>
        }

        if (desired_settings & BME280_STANDBY_SEL)
 800a564:	230f      	movs	r3, #15
 800a566:	18fb      	adds	r3, r7, r3
 800a568:	781b      	ldrb	r3, [r3, #0]
 800a56a:	2210      	movs	r2, #16
 800a56c:	4013      	ands	r3, r2
 800a56e:	d006      	beq.n	800a57e <set_filter_standby_settings+0x6e>
        {
            fill_standby_settings(&reg_data, settings);
 800a570:	68ba      	ldr	r2, [r7, #8]
 800a572:	2315      	movs	r3, #21
 800a574:	18fb      	adds	r3, r7, r3
 800a576:	0011      	movs	r1, r2
 800a578:	0018      	movs	r0, r3
 800a57a:	f000 f82f 	bl	800a5dc <fill_standby_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800a57e:	2317      	movs	r3, #23
 800a580:	18fc      	adds	r4, r7, r3
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2215      	movs	r2, #21
 800a586:	18b9      	adds	r1, r7, r2
 800a588:	2216      	movs	r2, #22
 800a58a:	18b8      	adds	r0, r7, r2
 800a58c:	2201      	movs	r2, #1
 800a58e:	f7ff fba5 	bl	8009cdc <bme280_set_regs>
 800a592:	0003      	movs	r3, r0
 800a594:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a596:	2317      	movs	r3, #23
 800a598:	18fb      	adds	r3, r7, r3
 800a59a:	781b      	ldrb	r3, [r3, #0]
 800a59c:	b25b      	sxtb	r3, r3
}
 800a59e:	0018      	movs	r0, r3
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	b007      	add	sp, #28
 800a5a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a5a6 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800a5a6:	b580      	push	{r7, lr}
 800a5a8:	b082      	sub	sp, #8
 800a5aa:	af00      	add	r7, sp, #0
 800a5ac:	6078      	str	r0, [r7, #4]
 800a5ae:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	781b      	ldrb	r3, [r3, #0]
 800a5b4:	b25b      	sxtb	r3, r3
 800a5b6:	221c      	movs	r2, #28
 800a5b8:	4393      	bics	r3, r2
 800a5ba:	b25a      	sxtb	r2, r3
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	78db      	ldrb	r3, [r3, #3]
 800a5c0:	009b      	lsls	r3, r3, #2
 800a5c2:	b25b      	sxtb	r3, r3
 800a5c4:	211c      	movs	r1, #28
 800a5c6:	400b      	ands	r3, r1
 800a5c8:	b25b      	sxtb	r3, r3
 800a5ca:	4313      	orrs	r3, r2
 800a5cc:	b25b      	sxtb	r3, r3
 800a5ce:	b2da      	uxtb	r2, r3
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	701a      	strb	r2, [r3, #0]
}
 800a5d4:	46c0      	nop			@ (mov r8, r8)
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	b002      	add	sp, #8
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b082      	sub	sp, #8
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
 800a5e4:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	781b      	ldrb	r3, [r3, #0]
 800a5ea:	b25b      	sxtb	r3, r3
 800a5ec:	221f      	movs	r2, #31
 800a5ee:	4013      	ands	r3, r2
 800a5f0:	b25a      	sxtb	r2, r3
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	791b      	ldrb	r3, [r3, #4]
 800a5f6:	015b      	lsls	r3, r3, #5
 800a5f8:	b25b      	sxtb	r3, r3
 800a5fa:	4313      	orrs	r3, r2
 800a5fc:	b25b      	sxtb	r3, r3
 800a5fe:	b2da      	uxtb	r2, r3
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	701a      	strb	r2, [r3, #0]
}
 800a604:	46c0      	nop			@ (mov r8, r8)
 800a606:	46bd      	mov	sp, r7
 800a608:	b002      	add	sp, #8
 800a60a:	bd80      	pop	{r7, pc}

0800a60c <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b082      	sub	sp, #8
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
 800a614:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	781b      	ldrb	r3, [r3, #0]
 800a61a:	b25b      	sxtb	r3, r3
 800a61c:	221c      	movs	r2, #28
 800a61e:	4393      	bics	r3, r2
 800a620:	b25a      	sxtb	r2, r3
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	781b      	ldrb	r3, [r3, #0]
 800a626:	009b      	lsls	r3, r3, #2
 800a628:	b25b      	sxtb	r3, r3
 800a62a:	211c      	movs	r1, #28
 800a62c:	400b      	ands	r3, r1
 800a62e:	b25b      	sxtb	r3, r3
 800a630:	4313      	orrs	r3, r2
 800a632:	b25b      	sxtb	r3, r3
 800a634:	b2da      	uxtb	r2, r3
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	701a      	strb	r2, [r3, #0]
}
 800a63a:	46c0      	nop			@ (mov r8, r8)
 800a63c:	46bd      	mov	sp, r7
 800a63e:	b002      	add	sp, #8
 800a640:	bd80      	pop	{r7, pc}

0800a642 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800a642:	b580      	push	{r7, lr}
 800a644:	b082      	sub	sp, #8
 800a646:	af00      	add	r7, sp, #0
 800a648:	6078      	str	r0, [r7, #4]
 800a64a:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	781b      	ldrb	r3, [r3, #0]
 800a650:	b25b      	sxtb	r3, r3
 800a652:	221f      	movs	r2, #31
 800a654:	4013      	ands	r3, r2
 800a656:	b25a      	sxtb	r2, r3
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	785b      	ldrb	r3, [r3, #1]
 800a65c:	015b      	lsls	r3, r3, #5
 800a65e:	b25b      	sxtb	r3, r3
 800a660:	4313      	orrs	r3, r2
 800a662:	b25b      	sxtb	r3, r3
 800a664:	b2da      	uxtb	r2, r3
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	701a      	strb	r2, [r3, #0]
}
 800a66a:	46c0      	nop			@ (mov r8, r8)
 800a66c:	46bd      	mov	sp, r7
 800a66e:	b002      	add	sp, #8
 800a670:	bd80      	pop	{r7, pc}

0800a672 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 800a672:	b580      	push	{r7, lr}
 800a674:	b082      	sub	sp, #8
 800a676:	af00      	add	r7, sp, #0
 800a678:	6078      	str	r0, [r7, #4]
 800a67a:	6039      	str	r1, [r7, #0]
    settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	781b      	ldrb	r3, [r3, #0]
 800a680:	2207      	movs	r2, #7
 800a682:	4013      	ands	r3, r2
 800a684:	b2da      	uxtb	r2, r3
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	709a      	strb	r2, [r3, #2]
    settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	3302      	adds	r3, #2
 800a68e:	781b      	ldrb	r3, [r3, #0]
 800a690:	109b      	asrs	r3, r3, #2
 800a692:	b2db      	uxtb	r3, r3
 800a694:	2207      	movs	r2, #7
 800a696:	4013      	ands	r3, r2
 800a698:	b2da      	uxtb	r2, r3
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	701a      	strb	r2, [r3, #0]
    settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	3302      	adds	r3, #2
 800a6a2:	781b      	ldrb	r3, [r3, #0]
 800a6a4:	095b      	lsrs	r3, r3, #5
 800a6a6:	b2da      	uxtb	r2, r3
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	705a      	strb	r2, [r3, #1]
    settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	3303      	adds	r3, #3
 800a6b0:	781b      	ldrb	r3, [r3, #0]
 800a6b2:	109b      	asrs	r3, r3, #2
 800a6b4:	b2db      	uxtb	r3, r3
 800a6b6:	2207      	movs	r2, #7
 800a6b8:	4013      	ands	r3, r2
 800a6ba:	b2da      	uxtb	r2, r3
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	70da      	strb	r2, [r3, #3]
    settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	3303      	adds	r3, #3
 800a6c4:	781b      	ldrb	r3, [r3, #0]
 800a6c6:	095b      	lsrs	r3, r3, #5
 800a6c8:	b2da      	uxtb	r2, r3
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	711a      	strb	r2, [r3, #4]
}
 800a6ce:	46c0      	nop			@ (mov r8, r8)
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	b002      	add	sp, #8
 800a6d4:	bd80      	pop	{r7, pc}

0800a6d6 <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, struct bme280_dev *dev)
{
 800a6d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6d8:	b085      	sub	sp, #20
 800a6da:	af00      	add	r7, sp, #0
 800a6dc:	0002      	movs	r2, r0
 800a6de:	6039      	str	r1, [r7, #0]
 800a6e0:	1dfb      	adds	r3, r7, #7
 800a6e2:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 800a6e4:	260e      	movs	r6, #14
 800a6e6:	19bb      	adds	r3, r7, r6
 800a6e8:	22f4      	movs	r2, #244	@ 0xf4
 800a6ea:	701a      	strb	r2, [r3, #0]

    /* Variable to store the value read from power mode register */
    uint8_t sensor_mode_reg_val;

    /* Read the power mode register */
    rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 800a6ec:	19bb      	adds	r3, r7, r6
 800a6ee:	7818      	ldrb	r0, [r3, #0]
 800a6f0:	240f      	movs	r4, #15
 800a6f2:	193c      	adds	r4, r7, r4
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	250d      	movs	r5, #13
 800a6f8:	1979      	adds	r1, r7, r5
 800a6fa:	2201      	movs	r2, #1
 800a6fc:	f7ff fa9c 	bl	8009c38 <bme280_get_regs>
 800a700:	0003      	movs	r3, r0
 800a702:	7023      	strb	r3, [r4, #0]

    /* Set the power mode */
    if (rslt == BME280_OK)
 800a704:	240f      	movs	r4, #15
 800a706:	193b      	adds	r3, r7, r4
 800a708:	781b      	ldrb	r3, [r3, #0]
 800a70a:	b25b      	sxtb	r3, r3
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d11a      	bne.n	800a746 <write_power_mode+0x70>
    {
        sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 800a710:	0028      	movs	r0, r5
 800a712:	183b      	adds	r3, r7, r0
 800a714:	781b      	ldrb	r3, [r3, #0]
 800a716:	b25b      	sxtb	r3, r3
 800a718:	2203      	movs	r2, #3
 800a71a:	4393      	bics	r3, r2
 800a71c:	b25a      	sxtb	r2, r3
 800a71e:	1dfb      	adds	r3, r7, #7
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	b25b      	sxtb	r3, r3
 800a724:	2103      	movs	r1, #3
 800a726:	400b      	ands	r3, r1
 800a728:	b25b      	sxtb	r3, r3
 800a72a:	4313      	orrs	r3, r2
 800a72c:	b25b      	sxtb	r3, r3
 800a72e:	b2da      	uxtb	r2, r3
 800a730:	183b      	adds	r3, r7, r0
 800a732:	701a      	strb	r2, [r3, #0]

        /* Write the power mode in the register */
        rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 800a734:	193c      	adds	r4, r7, r4
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	1839      	adds	r1, r7, r0
 800a73a:	19b8      	adds	r0, r7, r6
 800a73c:	2201      	movs	r2, #1
 800a73e:	f7ff facd 	bl	8009cdc <bme280_set_regs>
 800a742:	0003      	movs	r3, r0
 800a744:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a746:	230f      	movs	r3, #15
 800a748:	18fb      	adds	r3, r7, r3
 800a74a:	781b      	ldrb	r3, [r3, #0]
 800a74c:	b25b      	sxtb	r3, r3
}
 800a74e:	0018      	movs	r0, r3
 800a750:	46bd      	mov	sp, r7
 800a752:	b005      	add	sp, #20
 800a754:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a756 <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
int8_t put_device_to_sleep(struct bme280_dev *dev)
{
 800a756:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a758:	b087      	sub	sp, #28
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data[4];
    struct bme280_settings settings;

    rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 800a75e:	2517      	movs	r5, #23
 800a760:	197c      	adds	r4, r7, r5
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	2610      	movs	r6, #16
 800a766:	19b9      	adds	r1, r7, r6
 800a768:	2204      	movs	r2, #4
 800a76a:	20f2      	movs	r0, #242	@ 0xf2
 800a76c:	f7ff fa64 	bl	8009c38 <bme280_get_regs>
 800a770:	0003      	movs	r3, r0
 800a772:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800a774:	002c      	movs	r4, r5
 800a776:	193b      	adds	r3, r7, r4
 800a778:	781b      	ldrb	r3, [r3, #0]
 800a77a:	b25b      	sxtb	r3, r3
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d11d      	bne.n	800a7bc <put_device_to_sleep+0x66>
    {
        parse_device_settings(reg_data, &settings);
 800a780:	2308      	movs	r3, #8
 800a782:	18fa      	adds	r2, r7, r3
 800a784:	19bb      	adds	r3, r7, r6
 800a786:	0011      	movs	r1, r2
 800a788:	0018      	movs	r0, r3
 800a78a:	f7ff ff72 	bl	800a672 <parse_device_settings>
        rslt = bme280_soft_reset(dev);
 800a78e:	0025      	movs	r5, r4
 800a790:	193c      	adds	r4, r7, r4
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	0018      	movs	r0, r3
 800a796:	f7ff fc1e 	bl	8009fd6 <bme280_soft_reset>
 800a79a:	0003      	movs	r3, r0
 800a79c:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 800a79e:	197b      	adds	r3, r7, r5
 800a7a0:	781b      	ldrb	r3, [r3, #0]
 800a7a2:	b25b      	sxtb	r3, r3
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d109      	bne.n	800a7bc <put_device_to_sleep+0x66>
        {
            rslt = reload_device_settings(&settings, dev);
 800a7a8:	197c      	adds	r4, r7, r5
 800a7aa:	687a      	ldr	r2, [r7, #4]
 800a7ac:	2308      	movs	r3, #8
 800a7ae:	18fb      	adds	r3, r7, r3
 800a7b0:	0011      	movs	r1, r2
 800a7b2:	0018      	movs	r0, r3
 800a7b4:	f000 f80a 	bl	800a7cc <reload_device_settings>
 800a7b8:	0003      	movs	r3, r0
 800a7ba:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 800a7bc:	2317      	movs	r3, #23
 800a7be:	18fb      	adds	r3, r7, r3
 800a7c0:	781b      	ldrb	r3, [r3, #0]
 800a7c2:	b25b      	sxtb	r3, r3
}
 800a7c4:	0018      	movs	r0, r3
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	b007      	add	sp, #28
 800a7ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a7cc <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, struct bme280_dev *dev)
{
 800a7cc:	b5b0      	push	{r4, r5, r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 800a7d6:	250f      	movs	r5, #15
 800a7d8:	197c      	adds	r4, r7, r5
 800a7da:	683a      	ldr	r2, [r7, #0]
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	0019      	movs	r1, r3
 800a7e0:	201f      	movs	r0, #31
 800a7e2:	f7ff fdcf 	bl	800a384 <set_osr_settings>
 800a7e6:	0003      	movs	r3, r0
 800a7e8:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800a7ea:	197b      	adds	r3, r7, r5
 800a7ec:	781b      	ldrb	r3, [r3, #0]
 800a7ee:	b25b      	sxtb	r3, r3
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d108      	bne.n	800a806 <reload_device_settings+0x3a>
    {
        rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 800a7f4:	197c      	adds	r4, r7, r5
 800a7f6:	683a      	ldr	r2, [r7, #0]
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	0019      	movs	r1, r3
 800a7fc:	201f      	movs	r0, #31
 800a7fe:	f7ff fe87 	bl	800a510 <set_filter_standby_settings>
 800a802:	0003      	movs	r3, r0
 800a804:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800a806:	230f      	movs	r3, #15
 800a808:	18fb      	adds	r3, r7, r3
 800a80a:	781b      	ldrb	r3, [r3, #0]
 800a80c:	b25b      	sxtb	r3, r3
}
 800a80e:	0018      	movs	r0, r3
 800a810:	46bd      	mov	sp, r7
 800a812:	b004      	add	sp, #16
 800a814:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800a818 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
                                      struct bme280_calib_data *calib_data)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b088      	sub	sp, #32
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
 800a820:	6039      	str	r1, [r7, #0]
    int32_t var1;
    int32_t var2;
    int32_t temperature;
    int32_t temperature_min = -4000;
 800a822:	4b2b      	ldr	r3, [pc, #172]	@ (800a8d0 <compensate_temperature+0xb8>)
 800a824:	61bb      	str	r3, [r7, #24]
    int32_t temperature_max = 8500;
 800a826:	4b2b      	ldr	r3, [pc, #172]	@ (800a8d4 <compensate_temperature+0xbc>)
 800a828:	617b      	str	r3, [r7, #20]

    var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_t1 * 2));
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	08db      	lsrs	r3, r3, #3
 800a830:	683a      	ldr	r2, [r7, #0]
 800a832:	8812      	ldrh	r2, [r2, #0]
 800a834:	0052      	lsls	r2, r2, #1
 800a836:	1a9b      	subs	r3, r3, r2
 800a838:	613b      	str	r3, [r7, #16]
    var1 = (var1 * ((int32_t)calib_data->dig_t2)) / 2048;
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	2202      	movs	r2, #2
 800a83e:	5e9b      	ldrsh	r3, [r3, r2]
 800a840:	001a      	movs	r2, r3
 800a842:	693b      	ldr	r3, [r7, #16]
 800a844:	4353      	muls	r3, r2
 800a846:	2b00      	cmp	r3, #0
 800a848:	da02      	bge.n	800a850 <compensate_temperature+0x38>
 800a84a:	4a23      	ldr	r2, [pc, #140]	@ (800a8d8 <compensate_temperature+0xc0>)
 800a84c:	4694      	mov	ip, r2
 800a84e:	4463      	add	r3, ip
 800a850:	12db      	asrs	r3, r3, #11
 800a852:	613b      	str	r3, [r7, #16]
    var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_t1));
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	685b      	ldr	r3, [r3, #4]
 800a858:	091b      	lsrs	r3, r3, #4
 800a85a:	683a      	ldr	r2, [r7, #0]
 800a85c:	8812      	ldrh	r2, [r2, #0]
 800a85e:	1a9b      	subs	r3, r3, r2
 800a860:	60fb      	str	r3, [r7, #12]
    var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_t3)) / 16384;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	435b      	muls	r3, r3
 800a866:	2b00      	cmp	r3, #0
 800a868:	da02      	bge.n	800a870 <compensate_temperature+0x58>
 800a86a:	4a1c      	ldr	r2, [pc, #112]	@ (800a8dc <compensate_temperature+0xc4>)
 800a86c:	4694      	mov	ip, r2
 800a86e:	4463      	add	r3, ip
 800a870:	131b      	asrs	r3, r3, #12
 800a872:	001a      	movs	r2, r3
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	2104      	movs	r1, #4
 800a878:	5e5b      	ldrsh	r3, [r3, r1]
 800a87a:	4353      	muls	r3, r2
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	da02      	bge.n	800a886 <compensate_temperature+0x6e>
 800a880:	4a17      	ldr	r2, [pc, #92]	@ (800a8e0 <compensate_temperature+0xc8>)
 800a882:	4694      	mov	ip, r2
 800a884:	4463      	add	r3, ip
 800a886:	139b      	asrs	r3, r3, #14
 800a888:	60fb      	str	r3, [r7, #12]
    calib_data->t_fine = var1 + var2;
 800a88a:	693a      	ldr	r2, [r7, #16]
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	18d2      	adds	r2, r2, r3
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	625a      	str	r2, [r3, #36]	@ 0x24
    temperature = (calib_data->t_fine * 5 + 128) / 256;
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a898:	0013      	movs	r3, r2
 800a89a:	009b      	lsls	r3, r3, #2
 800a89c:	189b      	adds	r3, r3, r2
 800a89e:	3380      	adds	r3, #128	@ 0x80
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	da00      	bge.n	800a8a6 <compensate_temperature+0x8e>
 800a8a4:	33ff      	adds	r3, #255	@ 0xff
 800a8a6:	121b      	asrs	r3, r3, #8
 800a8a8:	61fb      	str	r3, [r7, #28]

    if (temperature < temperature_min)
 800a8aa:	69fa      	ldr	r2, [r7, #28]
 800a8ac:	69bb      	ldr	r3, [r7, #24]
 800a8ae:	429a      	cmp	r2, r3
 800a8b0:	da02      	bge.n	800a8b8 <compensate_temperature+0xa0>
    {
        temperature = temperature_min;
 800a8b2:	69bb      	ldr	r3, [r7, #24]
 800a8b4:	61fb      	str	r3, [r7, #28]
 800a8b6:	e005      	b.n	800a8c4 <compensate_temperature+0xac>
    }
    else if (temperature > temperature_max)
 800a8b8:	69fa      	ldr	r2, [r7, #28]
 800a8ba:	697b      	ldr	r3, [r7, #20]
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	dd01      	ble.n	800a8c4 <compensate_temperature+0xac>
    {
        temperature = temperature_max;
 800a8c0:	697b      	ldr	r3, [r7, #20]
 800a8c2:	61fb      	str	r3, [r7, #28]
    }
    __asm volatile("nop");
 800a8c4:	46c0      	nop			@ (mov r8, r8)
    return temperature;
 800a8c6:	69fb      	ldr	r3, [r7, #28]
}
 800a8c8:	0018      	movs	r0, r3
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	b008      	add	sp, #32
 800a8ce:	bd80      	pop	{r7, pc}
 800a8d0:	fffff060 	.word	0xfffff060
 800a8d4:	00002134 	.word	0x00002134
 800a8d8:	000007ff 	.word	0x000007ff
 800a8dc:	00000fff 	.word	0x00000fff
 800a8e0:	00003fff 	.word	0x00003fff

0800a8e4 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in integer data type.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
                                    const struct bme280_calib_data *calib_data)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b08a      	sub	sp, #40	@ 0x28
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	6039      	str	r1, [r7, #0]
    int32_t var2;
    int32_t var3;
    int32_t var4;
    uint32_t var5;
    uint32_t pressure;
    uint32_t pressure_min = 30000;
 800a8ee:	4b75      	ldr	r3, [pc, #468]	@ (800aac4 <compensate_pressure+0x1e0>)
 800a8f0:	623b      	str	r3, [r7, #32]
    uint32_t pressure_max = 110000;
 800a8f2:	4b75      	ldr	r3, [pc, #468]	@ (800aac8 <compensate_pressure+0x1e4>)
 800a8f4:	61fb      	str	r3, [r7, #28]

    var1 = (((int32_t)calib_data->t_fine) / 2) - (int32_t)64000;
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	da00      	bge.n	800a900 <compensate_pressure+0x1c>
 800a8fe:	3301      	adds	r3, #1
 800a900:	105b      	asrs	r3, r3, #1
 800a902:	4a72      	ldr	r2, [pc, #456]	@ (800aacc <compensate_pressure+0x1e8>)
 800a904:	4694      	mov	ip, r2
 800a906:	4463      	add	r3, ip
 800a908:	61bb      	str	r3, [r7, #24]
    var2 = (((var1 / 4) * (var1 / 4)) / 2048) * ((int32_t)calib_data->dig_p6);
 800a90a:	69bb      	ldr	r3, [r7, #24]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	da00      	bge.n	800a912 <compensate_pressure+0x2e>
 800a910:	3303      	adds	r3, #3
 800a912:	109b      	asrs	r3, r3, #2
 800a914:	001a      	movs	r2, r3
 800a916:	69bb      	ldr	r3, [r7, #24]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	da00      	bge.n	800a91e <compensate_pressure+0x3a>
 800a91c:	3303      	adds	r3, #3
 800a91e:	109b      	asrs	r3, r3, #2
 800a920:	4353      	muls	r3, r2
 800a922:	2b00      	cmp	r3, #0
 800a924:	da02      	bge.n	800a92c <compensate_pressure+0x48>
 800a926:	4a6a      	ldr	r2, [pc, #424]	@ (800aad0 <compensate_pressure+0x1ec>)
 800a928:	4694      	mov	ip, r2
 800a92a:	4463      	add	r3, ip
 800a92c:	12db      	asrs	r3, r3, #11
 800a92e:	001a      	movs	r2, r3
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	2110      	movs	r1, #16
 800a934:	5e5b      	ldrsh	r3, [r3, r1]
 800a936:	4353      	muls	r3, r2
 800a938:	617b      	str	r3, [r7, #20]
    var2 = var2 + ((var1 * ((int32_t)calib_data->dig_p5)) * 2);
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	220e      	movs	r2, #14
 800a93e:	5e9b      	ldrsh	r3, [r3, r2]
 800a940:	001a      	movs	r2, r3
 800a942:	69bb      	ldr	r3, [r7, #24]
 800a944:	4353      	muls	r3, r2
 800a946:	005b      	lsls	r3, r3, #1
 800a948:	697a      	ldr	r2, [r7, #20]
 800a94a:	18d3      	adds	r3, r2, r3
 800a94c:	617b      	str	r3, [r7, #20]
    var2 = (var2 / 4) + (((int32_t)calib_data->dig_p4) * 65536);
 800a94e:	697b      	ldr	r3, [r7, #20]
 800a950:	2b00      	cmp	r3, #0
 800a952:	da00      	bge.n	800a956 <compensate_pressure+0x72>
 800a954:	3303      	adds	r3, #3
 800a956:	109b      	asrs	r3, r3, #2
 800a958:	001a      	movs	r2, r3
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	210c      	movs	r1, #12
 800a95e:	5e5b      	ldrsh	r3, [r3, r1]
 800a960:	041b      	lsls	r3, r3, #16
 800a962:	18d3      	adds	r3, r2, r3
 800a964:	617b      	str	r3, [r7, #20]
    var3 = (calib_data->dig_p3 * (((var1 / 4) * (var1 / 4)) / 8192)) / 8;
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	220a      	movs	r2, #10
 800a96a:	5e9b      	ldrsh	r3, [r3, r2]
 800a96c:	001a      	movs	r2, r3
 800a96e:	69bb      	ldr	r3, [r7, #24]
 800a970:	2b00      	cmp	r3, #0
 800a972:	da00      	bge.n	800a976 <compensate_pressure+0x92>
 800a974:	3303      	adds	r3, #3
 800a976:	109b      	asrs	r3, r3, #2
 800a978:	0019      	movs	r1, r3
 800a97a:	69bb      	ldr	r3, [r7, #24]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	da00      	bge.n	800a982 <compensate_pressure+0x9e>
 800a980:	3303      	adds	r3, #3
 800a982:	109b      	asrs	r3, r3, #2
 800a984:	434b      	muls	r3, r1
 800a986:	2b00      	cmp	r3, #0
 800a988:	da02      	bge.n	800a990 <compensate_pressure+0xac>
 800a98a:	4952      	ldr	r1, [pc, #328]	@ (800aad4 <compensate_pressure+0x1f0>)
 800a98c:	468c      	mov	ip, r1
 800a98e:	4463      	add	r3, ip
 800a990:	135b      	asrs	r3, r3, #13
 800a992:	4353      	muls	r3, r2
 800a994:	2b00      	cmp	r3, #0
 800a996:	da00      	bge.n	800a99a <compensate_pressure+0xb6>
 800a998:	3307      	adds	r3, #7
 800a99a:	10db      	asrs	r3, r3, #3
 800a99c:	613b      	str	r3, [r7, #16]
    var4 = (((int32_t)calib_data->dig_p2) * var1) / 2;
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	2208      	movs	r2, #8
 800a9a2:	5e9b      	ldrsh	r3, [r3, r2]
 800a9a4:	001a      	movs	r2, r3
 800a9a6:	69bb      	ldr	r3, [r7, #24]
 800a9a8:	4353      	muls	r3, r2
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	da00      	bge.n	800a9b0 <compensate_pressure+0xcc>
 800a9ae:	3301      	adds	r3, #1
 800a9b0:	105b      	asrs	r3, r3, #1
 800a9b2:	60fb      	str	r3, [r7, #12]
    var1 = (var3 + var4) / 262144;
 800a9b4:	693a      	ldr	r2, [r7, #16]
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	18d3      	adds	r3, r2, r3
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	da02      	bge.n	800a9c4 <compensate_pressure+0xe0>
 800a9be:	4a46      	ldr	r2, [pc, #280]	@ (800aad8 <compensate_pressure+0x1f4>)
 800a9c0:	4694      	mov	ip, r2
 800a9c2:	4463      	add	r3, ip
 800a9c4:	149b      	asrs	r3, r3, #18
 800a9c6:	61bb      	str	r3, [r7, #24]
    var1 = (((32768 + var1)) * ((int32_t)calib_data->dig_p1)) / 32768;
 800a9c8:	69bb      	ldr	r3, [r7, #24]
 800a9ca:	2280      	movs	r2, #128	@ 0x80
 800a9cc:	0212      	lsls	r2, r2, #8
 800a9ce:	4694      	mov	ip, r2
 800a9d0:	4463      	add	r3, ip
 800a9d2:	683a      	ldr	r2, [r7, #0]
 800a9d4:	88d2      	ldrh	r2, [r2, #6]
 800a9d6:	4353      	muls	r3, r2
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	da02      	bge.n	800a9e2 <compensate_pressure+0xfe>
 800a9dc:	4a3f      	ldr	r2, [pc, #252]	@ (800aadc <compensate_pressure+0x1f8>)
 800a9de:	4694      	mov	ip, r2
 800a9e0:	4463      	add	r3, ip
 800a9e2:	13db      	asrs	r3, r3, #15
 800a9e4:	61bb      	str	r3, [r7, #24]

    /* avoid exception caused by division by zero */
    if (var1)
 800a9e6:	69bb      	ldr	r3, [r7, #24]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d064      	beq.n	800aab6 <compensate_pressure+0x1d2>
    {
        var5 = (uint32_t)((uint32_t)1048576) - uncomp_data->pressure;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	2280      	movs	r2, #128	@ 0x80
 800a9f2:	0352      	lsls	r2, r2, #13
 800a9f4:	1ad3      	subs	r3, r2, r3
 800a9f6:	60bb      	str	r3, [r7, #8]
        pressure = ((uint32_t)(var5 - (uint32_t)(var2 / 4096))) * 3125;
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	da02      	bge.n	800aa04 <compensate_pressure+0x120>
 800a9fe:	4a38      	ldr	r2, [pc, #224]	@ (800aae0 <compensate_pressure+0x1fc>)
 800aa00:	4694      	mov	ip, r2
 800aa02:	4463      	add	r3, ip
 800aa04:	131b      	asrs	r3, r3, #12
 800aa06:	001a      	movs	r2, r3
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	1a9b      	subs	r3, r3, r2
 800aa0c:	4a35      	ldr	r2, [pc, #212]	@ (800aae4 <compensate_pressure+0x200>)
 800aa0e:	4353      	muls	r3, r2
 800aa10:	627b      	str	r3, [r7, #36]	@ 0x24

        if (pressure < 0x80000000)
 800aa12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	db09      	blt.n	800aa2c <compensate_pressure+0x148>
        {
            pressure = (pressure << 1) / ((uint32_t)var1);
 800aa18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa1a:	005b      	lsls	r3, r3, #1
 800aa1c:	69ba      	ldr	r2, [r7, #24]
 800aa1e:	0011      	movs	r1, r2
 800aa20:	0018      	movs	r0, r3
 800aa22:	f7f5 fb8d 	bl	8000140 <__udivsi3>
 800aa26:	0003      	movs	r3, r0
 800aa28:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa2a:	e007      	b.n	800aa3c <compensate_pressure+0x158>
        }
        else
        {
            pressure = (pressure / (uint32_t)var1) * 2;
 800aa2c:	69bb      	ldr	r3, [r7, #24]
 800aa2e:	0019      	movs	r1, r3
 800aa30:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aa32:	f7f5 fb85 	bl	8000140 <__udivsi3>
 800aa36:	0003      	movs	r3, r0
 800aa38:	005b      	lsls	r3, r3, #1
 800aa3a:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        var1 = (((int32_t)calib_data->dig_p9) * ((int32_t)(((pressure / 8) * (pressure / 8)) / 8192))) / 4096;
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	2216      	movs	r2, #22
 800aa40:	5e9b      	ldrsh	r3, [r3, r2]
 800aa42:	0019      	movs	r1, r3
 800aa44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa46:	08db      	lsrs	r3, r3, #3
 800aa48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa4a:	08d2      	lsrs	r2, r2, #3
 800aa4c:	4353      	muls	r3, r2
 800aa4e:	0b5b      	lsrs	r3, r3, #13
 800aa50:	434b      	muls	r3, r1
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	da02      	bge.n	800aa5c <compensate_pressure+0x178>
 800aa56:	4a22      	ldr	r2, [pc, #136]	@ (800aae0 <compensate_pressure+0x1fc>)
 800aa58:	4694      	mov	ip, r2
 800aa5a:	4463      	add	r3, ip
 800aa5c:	131b      	asrs	r3, r3, #12
 800aa5e:	61bb      	str	r3, [r7, #24]
        var2 = (((int32_t)(pressure / 4)) * ((int32_t)calib_data->dig_p8)) / 8192;
 800aa60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa62:	089b      	lsrs	r3, r3, #2
 800aa64:	001a      	movs	r2, r3
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	2114      	movs	r1, #20
 800aa6a:	5e5b      	ldrsh	r3, [r3, r1]
 800aa6c:	4353      	muls	r3, r2
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	da02      	bge.n	800aa78 <compensate_pressure+0x194>
 800aa72:	4a18      	ldr	r2, [pc, #96]	@ (800aad4 <compensate_pressure+0x1f0>)
 800aa74:	4694      	mov	ip, r2
 800aa76:	4463      	add	r3, ip
 800aa78:	135b      	asrs	r3, r3, #13
 800aa7a:	617b      	str	r3, [r7, #20]
        pressure = (uint32_t)((int32_t)pressure + ((var1 + var2 + calib_data->dig_p7) / 16));
 800aa7c:	69ba      	ldr	r2, [r7, #24]
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	18d3      	adds	r3, r2, r3
 800aa82:	683a      	ldr	r2, [r7, #0]
 800aa84:	2112      	movs	r1, #18
 800aa86:	5e52      	ldrsh	r2, [r2, r1]
 800aa88:	189b      	adds	r3, r3, r2
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	da00      	bge.n	800aa90 <compensate_pressure+0x1ac>
 800aa8e:	330f      	adds	r3, #15
 800aa90:	111b      	asrs	r3, r3, #4
 800aa92:	001a      	movs	r2, r3
 800aa94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa96:	18d3      	adds	r3, r2, r3
 800aa98:	627b      	str	r3, [r7, #36]	@ 0x24

        if (pressure < pressure_min)
 800aa9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa9c:	6a3b      	ldr	r3, [r7, #32]
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d202      	bcs.n	800aaa8 <compensate_pressure+0x1c4>
        {
            pressure = pressure_min;
 800aaa2:	6a3b      	ldr	r3, [r7, #32]
 800aaa4:	627b      	str	r3, [r7, #36]	@ 0x24
 800aaa6:	e008      	b.n	800aaba <compensate_pressure+0x1d6>
        }
        else if (pressure > pressure_max)
 800aaa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aaaa:	69fb      	ldr	r3, [r7, #28]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d904      	bls.n	800aaba <compensate_pressure+0x1d6>
        {
            pressure = pressure_max;
 800aab0:	69fb      	ldr	r3, [r7, #28]
 800aab2:	627b      	str	r3, [r7, #36]	@ 0x24
 800aab4:	e001      	b.n	800aaba <compensate_pressure+0x1d6>
        }
    }
    else
    {
        pressure = pressure_min;
 800aab6:	6a3b      	ldr	r3, [r7, #32]
 800aab8:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return pressure;
 800aaba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800aabc:	0018      	movs	r0, r3
 800aabe:	46bd      	mov	sp, r7
 800aac0:	b00a      	add	sp, #40	@ 0x28
 800aac2:	bd80      	pop	{r7, pc}
 800aac4:	00007530 	.word	0x00007530
 800aac8:	0001adb0 	.word	0x0001adb0
 800aacc:	ffff0600 	.word	0xffff0600
 800aad0:	000007ff 	.word	0x000007ff
 800aad4:	00001fff 	.word	0x00001fff
 800aad8:	0003ffff 	.word	0x0003ffff
 800aadc:	00007fff 	.word	0x00007fff
 800aae0:	00000fff 	.word	0x00000fff
 800aae4:	00000c35 	.word	0x00000c35

0800aae8 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
                                    const struct bme280_calib_data *calib_data)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b08a      	sub	sp, #40	@ 0x28
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
 800aaf0:	6039      	str	r1, [r7, #0]
    int32_t var2;
    int32_t var3;
    int32_t var4;
    int32_t var5;
    uint32_t humidity;
    uint32_t humidity_max = 102400;
 800aaf2:	23c8      	movs	r3, #200	@ 0xc8
 800aaf4:	025b      	lsls	r3, r3, #9
 800aaf6:	623b      	str	r3, [r7, #32]

    var1 = calib_data->t_fine - ((int32_t)76800);
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aafc:	4a53      	ldr	r2, [pc, #332]	@ (800ac4c <compensate_humidity+0x164>)
 800aafe:	4694      	mov	ip, r2
 800ab00:	4463      	add	r3, ip
 800ab02:	61fb      	str	r3, [r7, #28]
    var2 = (int32_t)(uncomp_data->humidity * 16384);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	689b      	ldr	r3, [r3, #8]
 800ab08:	039b      	lsls	r3, r3, #14
 800ab0a:	61bb      	str	r3, [r7, #24]
    var3 = (int32_t)(((int32_t)calib_data->dig_h4) * 1048576);
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	221e      	movs	r2, #30
 800ab10:	5e9b      	ldrsh	r3, [r3, r2]
 800ab12:	051b      	lsls	r3, r3, #20
 800ab14:	617b      	str	r3, [r7, #20]
    var4 = ((int32_t)calib_data->dig_h5) * var1;
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	2220      	movs	r2, #32
 800ab1a:	5e9b      	ldrsh	r3, [r3, r2]
 800ab1c:	001a      	movs	r2, r3
 800ab1e:	69fb      	ldr	r3, [r7, #28]
 800ab20:	4353      	muls	r3, r2
 800ab22:	613b      	str	r3, [r7, #16]
    var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 800ab24:	69ba      	ldr	r2, [r7, #24]
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	1ad2      	subs	r2, r2, r3
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	1ad3      	subs	r3, r2, r3
 800ab2e:	2280      	movs	r2, #128	@ 0x80
 800ab30:	01d2      	lsls	r2, r2, #7
 800ab32:	4694      	mov	ip, r2
 800ab34:	4463      	add	r3, ip
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	da02      	bge.n	800ab40 <compensate_humidity+0x58>
 800ab3a:	4a45      	ldr	r2, [pc, #276]	@ (800ac50 <compensate_humidity+0x168>)
 800ab3c:	4694      	mov	ip, r2
 800ab3e:	4463      	add	r3, ip
 800ab40:	13db      	asrs	r3, r3, #15
 800ab42:	60fb      	str	r3, [r7, #12]
    var2 = (var1 * ((int32_t)calib_data->dig_h6)) / 1024;
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	2222      	movs	r2, #34	@ 0x22
 800ab48:	569b      	ldrsb	r3, [r3, r2]
 800ab4a:	001a      	movs	r2, r3
 800ab4c:	69fb      	ldr	r3, [r7, #28]
 800ab4e:	4353      	muls	r3, r2
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	da02      	bge.n	800ab5a <compensate_humidity+0x72>
 800ab54:	4a3f      	ldr	r2, [pc, #252]	@ (800ac54 <compensate_humidity+0x16c>)
 800ab56:	4694      	mov	ip, r2
 800ab58:	4463      	add	r3, ip
 800ab5a:	129b      	asrs	r3, r3, #10
 800ab5c:	61bb      	str	r3, [r7, #24]
    var3 = (var1 * ((int32_t)calib_data->dig_h3)) / 2048;
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	7f1b      	ldrb	r3, [r3, #28]
 800ab62:	001a      	movs	r2, r3
 800ab64:	69fb      	ldr	r3, [r7, #28]
 800ab66:	4353      	muls	r3, r2
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	da02      	bge.n	800ab72 <compensate_humidity+0x8a>
 800ab6c:	4a3a      	ldr	r2, [pc, #232]	@ (800ac58 <compensate_humidity+0x170>)
 800ab6e:	4694      	mov	ip, r2
 800ab70:	4463      	add	r3, ip
 800ab72:	12db      	asrs	r3, r3, #11
 800ab74:	617b      	str	r3, [r7, #20]
    var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	2280      	movs	r2, #128	@ 0x80
 800ab7a:	0212      	lsls	r2, r2, #8
 800ab7c:	4694      	mov	ip, r2
 800ab7e:	4463      	add	r3, ip
 800ab80:	69ba      	ldr	r2, [r7, #24]
 800ab82:	4353      	muls	r3, r2
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	da02      	bge.n	800ab8e <compensate_humidity+0xa6>
 800ab88:	4a32      	ldr	r2, [pc, #200]	@ (800ac54 <compensate_humidity+0x16c>)
 800ab8a:	4694      	mov	ip, r2
 800ab8c:	4463      	add	r3, ip
 800ab8e:	129b      	asrs	r3, r3, #10
 800ab90:	2280      	movs	r2, #128	@ 0x80
 800ab92:	0392      	lsls	r2, r2, #14
 800ab94:	4694      	mov	ip, r2
 800ab96:	4463      	add	r3, ip
 800ab98:	613b      	str	r3, [r7, #16]
    var2 = ((var4 * ((int32_t)calib_data->dig_h2)) + 8192) / 16384;
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	221a      	movs	r2, #26
 800ab9e:	5e9b      	ldrsh	r3, [r3, r2]
 800aba0:	001a      	movs	r2, r3
 800aba2:	693b      	ldr	r3, [r7, #16]
 800aba4:	4353      	muls	r3, r2
 800aba6:	2280      	movs	r2, #128	@ 0x80
 800aba8:	0192      	lsls	r2, r2, #6
 800abaa:	4694      	mov	ip, r2
 800abac:	4463      	add	r3, ip
 800abae:	2b00      	cmp	r3, #0
 800abb0:	da02      	bge.n	800abb8 <compensate_humidity+0xd0>
 800abb2:	4a2a      	ldr	r2, [pc, #168]	@ (800ac5c <compensate_humidity+0x174>)
 800abb4:	4694      	mov	ip, r2
 800abb6:	4463      	add	r3, ip
 800abb8:	139b      	asrs	r3, r3, #14
 800abba:	61bb      	str	r3, [r7, #24]
    var3 = var5 * var2;
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	69ba      	ldr	r2, [r7, #24]
 800abc0:	4353      	muls	r3, r2
 800abc2:	617b      	str	r3, [r7, #20]
    var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 800abc4:	697b      	ldr	r3, [r7, #20]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	da02      	bge.n	800abd0 <compensate_humidity+0xe8>
 800abca:	4a21      	ldr	r2, [pc, #132]	@ (800ac50 <compensate_humidity+0x168>)
 800abcc:	4694      	mov	ip, r2
 800abce:	4463      	add	r3, ip
 800abd0:	13db      	asrs	r3, r3, #15
 800abd2:	001a      	movs	r2, r3
 800abd4:	697b      	ldr	r3, [r7, #20]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	da02      	bge.n	800abe0 <compensate_humidity+0xf8>
 800abda:	491d      	ldr	r1, [pc, #116]	@ (800ac50 <compensate_humidity+0x168>)
 800abdc:	468c      	mov	ip, r1
 800abde:	4463      	add	r3, ip
 800abe0:	13db      	asrs	r3, r3, #15
 800abe2:	4353      	muls	r3, r2
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	da00      	bge.n	800abea <compensate_humidity+0x102>
 800abe8:	337f      	adds	r3, #127	@ 0x7f
 800abea:	11db      	asrs	r3, r3, #7
 800abec:	613b      	str	r3, [r7, #16]
    var5 = var3 - ((var4 * ((int32_t)calib_data->dig_h1)) / 16);
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	7e1b      	ldrb	r3, [r3, #24]
 800abf2:	001a      	movs	r2, r3
 800abf4:	693b      	ldr	r3, [r7, #16]
 800abf6:	4353      	muls	r3, r2
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	da00      	bge.n	800abfe <compensate_humidity+0x116>
 800abfc:	330f      	adds	r3, #15
 800abfe:	111b      	asrs	r3, r3, #4
 800ac00:	425b      	negs	r3, r3
 800ac02:	001a      	movs	r2, r3
 800ac04:	697b      	ldr	r3, [r7, #20]
 800ac06:	189b      	adds	r3, r3, r2
 800ac08:	60fb      	str	r3, [r7, #12]
    var5 = (var5 < 0 ? 0 : var5);
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	da00      	bge.n	800ac12 <compensate_humidity+0x12a>
 800ac10:	2300      	movs	r3, #0
 800ac12:	60fb      	str	r3, [r7, #12]
    var5 = (var5 > 419430400 ? 419430400 : var5);
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	22c8      	movs	r2, #200	@ 0xc8
 800ac18:	0552      	lsls	r2, r2, #21
 800ac1a:	4293      	cmp	r3, r2
 800ac1c:	dd01      	ble.n	800ac22 <compensate_humidity+0x13a>
 800ac1e:	23c8      	movs	r3, #200	@ 0xc8
 800ac20:	055b      	lsls	r3, r3, #21
 800ac22:	60fb      	str	r3, [r7, #12]
    humidity = (uint32_t)(var5 / 4096);
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	da02      	bge.n	800ac30 <compensate_humidity+0x148>
 800ac2a:	4a0d      	ldr	r2, [pc, #52]	@ (800ac60 <compensate_humidity+0x178>)
 800ac2c:	4694      	mov	ip, r2
 800ac2e:	4463      	add	r3, ip
 800ac30:	131b      	asrs	r3, r3, #12
 800ac32:	627b      	str	r3, [r7, #36]	@ 0x24

    if (humidity > humidity_max)
 800ac34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac36:	6a3b      	ldr	r3, [r7, #32]
 800ac38:	429a      	cmp	r2, r3
 800ac3a:	d901      	bls.n	800ac40 <compensate_humidity+0x158>
    {
        humidity = humidity_max;
 800ac3c:	6a3b      	ldr	r3, [r7, #32]
 800ac3e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return humidity;
 800ac40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ac42:	0018      	movs	r0, r3
 800ac44:	46bd      	mov	sp, r7
 800ac46:	b00a      	add	sp, #40	@ 0x28
 800ac48:	bd80      	pop	{r7, pc}
 800ac4a:	46c0      	nop			@ (mov r8, r8)
 800ac4c:	fffed400 	.word	0xfffed400
 800ac50:	00007fff 	.word	0x00007fff
 800ac54:	000003ff 	.word	0x000003ff
 800ac58:	000007ff 	.word	0x000007ff
 800ac5c:	00003fff 	.word	0x00003fff
 800ac60:	00000fff 	.word	0x00000fff

0800ac64 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 800ac64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac66:	b08b      	sub	sp, #44	@ 0x2c
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 800ac6c:	2626      	movs	r6, #38	@ 0x26
 800ac6e:	19bb      	adds	r3, r7, r6
 800ac70:	2288      	movs	r2, #136	@ 0x88
 800ac72:	701a      	strb	r2, [r3, #0]

    /* Array to store calibration data */
    uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 800ac74:	250c      	movs	r5, #12
 800ac76:	197b      	adds	r3, r7, r5
 800ac78:	2200      	movs	r2, #0
 800ac7a:	601a      	str	r2, [r3, #0]
 800ac7c:	3304      	adds	r3, #4
 800ac7e:	2216      	movs	r2, #22
 800ac80:	2100      	movs	r1, #0
 800ac82:	0018      	movs	r0, r3
 800ac84:	f002 ffba 	bl	800dbfc <memset>

    /* Read the calibration data from the sensor */
    rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 800ac88:	2427      	movs	r4, #39	@ 0x27
 800ac8a:	193c      	adds	r4, r7, r4
 800ac8c:	687a      	ldr	r2, [r7, #4]
 800ac8e:	1979      	adds	r1, r7, r5
 800ac90:	19bb      	adds	r3, r7, r6
 800ac92:	7818      	ldrb	r0, [r3, #0]
 800ac94:	0013      	movs	r3, r2
 800ac96:	221a      	movs	r2, #26
 800ac98:	f7fe ffce 	bl	8009c38 <bme280_get_regs>
 800ac9c:	0003      	movs	r3, r0
 800ac9e:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800aca0:	2427      	movs	r4, #39	@ 0x27
 800aca2:	193b      	adds	r3, r7, r4
 800aca4:	781b      	ldrb	r3, [r3, #0]
 800aca6:	b25b      	sxtb	r3, r3
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d11f      	bne.n	800acec <get_calib_data+0x88>
    {
        /* Parse temperature and pressure calibration data and store
         * it in device structure
         */
        parse_temp_press_calib_data(calib_data, dev);
 800acac:	687a      	ldr	r2, [r7, #4]
 800acae:	197b      	adds	r3, r7, r5
 800acb0:	0011      	movs	r1, r2
 800acb2:	0018      	movs	r0, r3
 800acb4:	f000 f85a 	bl	800ad6c <parse_temp_press_calib_data>
        reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 800acb8:	19bb      	adds	r3, r7, r6
 800acba:	22e1      	movs	r2, #225	@ 0xe1
 800acbc:	701a      	strb	r2, [r3, #0]

        /* Read the humidity calibration data from the sensor */
        rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800acbe:	193c      	adds	r4, r7, r4
 800acc0:	687a      	ldr	r2, [r7, #4]
 800acc2:	1979      	adds	r1, r7, r5
 800acc4:	19bb      	adds	r3, r7, r6
 800acc6:	7818      	ldrb	r0, [r3, #0]
 800acc8:	0013      	movs	r3, r2
 800acca:	2207      	movs	r2, #7
 800accc:	f7fe ffb4 	bl	8009c38 <bme280_get_regs>
 800acd0:	0003      	movs	r3, r0
 800acd2:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 800acd4:	2427      	movs	r4, #39	@ 0x27
 800acd6:	193b      	adds	r3, r7, r4
 800acd8:	781b      	ldrb	r3, [r3, #0]
 800acda:	b25b      	sxtb	r3, r3
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d105      	bne.n	800acec <get_calib_data+0x88>
        {
            /* Parse humidity calibration data and store it in
             * device structure
             */
            parse_humidity_calib_data(calib_data, dev);
 800ace0:	687a      	ldr	r2, [r7, #4]
 800ace2:	197b      	adds	r3, r7, r5
 800ace4:	0011      	movs	r1, r2
 800ace6:	0018      	movs	r0, r3
 800ace8:	f000 f8ee 	bl	800aec8 <parse_humidity_calib_data>
        }
    }

    return rslt;
 800acec:	2327      	movs	r3, #39	@ 0x27
 800acee:	18fb      	adds	r3, r7, r3
 800acf0:	781b      	ldrb	r3, [r3, #0]
 800acf2:	b25b      	sxtb	r3, r3
}
 800acf4:	0018      	movs	r0, r3
 800acf6:	46bd      	mov	sp, r7
 800acf8:	b00b      	add	sp, #44	@ 0x2c
 800acfa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800acfc <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b086      	sub	sp, #24
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	60f8      	str	r0, [r7, #12]
 800ad04:	60b9      	str	r1, [r7, #8]
 800ad06:	607a      	str	r2, [r7, #4]
 800ad08:	001a      	movs	r2, r3
 800ad0a:	1cfb      	adds	r3, r7, #3
 800ad0c:	701a      	strb	r2, [r3, #0]
    uint8_t index;

    for (index = 1; index < len; index++)
 800ad0e:	2317      	movs	r3, #23
 800ad10:	18fb      	adds	r3, r7, r3
 800ad12:	2201      	movs	r2, #1
 800ad14:	701a      	strb	r2, [r3, #0]
 800ad16:	e01d      	b.n	800ad54 <interleave_reg_addr+0x58>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 800ad18:	2017      	movs	r0, #23
 800ad1a:	183b      	adds	r3, r7, r0
 800ad1c:	781b      	ldrb	r3, [r3, #0]
 800ad1e:	68fa      	ldr	r2, [r7, #12]
 800ad20:	18d2      	adds	r2, r2, r3
 800ad22:	183b      	adds	r3, r7, r0
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	005b      	lsls	r3, r3, #1
 800ad28:	3b01      	subs	r3, #1
 800ad2a:	68b9      	ldr	r1, [r7, #8]
 800ad2c:	18cb      	adds	r3, r1, r3
 800ad2e:	7812      	ldrb	r2, [r2, #0]
 800ad30:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 800ad32:	183b      	adds	r3, r7, r0
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	687a      	ldr	r2, [r7, #4]
 800ad38:	18d2      	adds	r2, r2, r3
 800ad3a:	183b      	adds	r3, r7, r0
 800ad3c:	781b      	ldrb	r3, [r3, #0]
 800ad3e:	005b      	lsls	r3, r3, #1
 800ad40:	0019      	movs	r1, r3
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	185b      	adds	r3, r3, r1
 800ad46:	7812      	ldrb	r2, [r2, #0]
 800ad48:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800ad4a:	183b      	adds	r3, r7, r0
 800ad4c:	781a      	ldrb	r2, [r3, #0]
 800ad4e:	183b      	adds	r3, r7, r0
 800ad50:	3201      	adds	r2, #1
 800ad52:	701a      	strb	r2, [r3, #0]
 800ad54:	2317      	movs	r3, #23
 800ad56:	18fa      	adds	r2, r7, r3
 800ad58:	1cfb      	adds	r3, r7, #3
 800ad5a:	7812      	ldrb	r2, [r2, #0]
 800ad5c:	781b      	ldrb	r3, [r3, #0]
 800ad5e:	429a      	cmp	r2, r3
 800ad60:	d3da      	bcc.n	800ad18 <interleave_reg_addr+0x1c>
    }
}
 800ad62:	46c0      	nop			@ (mov r8, r8)
 800ad64:	46c0      	nop			@ (mov r8, r8)
 800ad66:	46bd      	mov	sp, r7
 800ad68:	b006      	add	sp, #24
 800ad6a:	bd80      	pop	{r7, pc}

0800ad6c <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b084      	sub	sp, #16
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	3318      	adds	r3, #24
 800ad7a:	60fb      	str	r3, [r7, #12]

    calib_data->dig_t1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	3301      	adds	r3, #1
 800ad80:	781b      	ldrb	r3, [r3, #0]
 800ad82:	021b      	lsls	r3, r3, #8
 800ad84:	b21a      	sxth	r2, r3
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	781b      	ldrb	r3, [r3, #0]
 800ad8a:	b21b      	sxth	r3, r3
 800ad8c:	4313      	orrs	r3, r2
 800ad8e:	b21b      	sxth	r3, r3
 800ad90:	b29a      	uxth	r2, r3
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	801a      	strh	r2, [r3, #0]
    calib_data->dig_t2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	3303      	adds	r3, #3
 800ad9a:	781b      	ldrb	r3, [r3, #0]
 800ad9c:	021b      	lsls	r3, r3, #8
 800ad9e:	b21a      	sxth	r2, r3
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	3302      	adds	r3, #2
 800ada4:	781b      	ldrb	r3, [r3, #0]
 800ada6:	b21b      	sxth	r3, r3
 800ada8:	4313      	orrs	r3, r2
 800adaa:	b21a      	sxth	r2, r3
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	805a      	strh	r2, [r3, #2]
    calib_data->dig_t3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	3305      	adds	r3, #5
 800adb4:	781b      	ldrb	r3, [r3, #0]
 800adb6:	021b      	lsls	r3, r3, #8
 800adb8:	b21a      	sxth	r2, r3
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	3304      	adds	r3, #4
 800adbe:	781b      	ldrb	r3, [r3, #0]
 800adc0:	b21b      	sxth	r3, r3
 800adc2:	4313      	orrs	r3, r2
 800adc4:	b21a      	sxth	r2, r3
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	809a      	strh	r2, [r3, #4]
    calib_data->dig_p1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	3307      	adds	r3, #7
 800adce:	781b      	ldrb	r3, [r3, #0]
 800add0:	021b      	lsls	r3, r3, #8
 800add2:	b21a      	sxth	r2, r3
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	3306      	adds	r3, #6
 800add8:	781b      	ldrb	r3, [r3, #0]
 800adda:	b21b      	sxth	r3, r3
 800addc:	4313      	orrs	r3, r2
 800adde:	b21b      	sxth	r3, r3
 800ade0:	b29a      	uxth	r2, r3
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	80da      	strh	r2, [r3, #6]
    calib_data->dig_p2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	3309      	adds	r3, #9
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	021b      	lsls	r3, r3, #8
 800adee:	b21a      	sxth	r2, r3
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	3308      	adds	r3, #8
 800adf4:	781b      	ldrb	r3, [r3, #0]
 800adf6:	b21b      	sxth	r3, r3
 800adf8:	4313      	orrs	r3, r2
 800adfa:	b21a      	sxth	r2, r3
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	811a      	strh	r2, [r3, #8]
    calib_data->dig_p3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	330b      	adds	r3, #11
 800ae04:	781b      	ldrb	r3, [r3, #0]
 800ae06:	021b      	lsls	r3, r3, #8
 800ae08:	b21a      	sxth	r2, r3
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	330a      	adds	r3, #10
 800ae0e:	781b      	ldrb	r3, [r3, #0]
 800ae10:	b21b      	sxth	r3, r3
 800ae12:	4313      	orrs	r3, r2
 800ae14:	b21a      	sxth	r2, r3
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	815a      	strh	r2, [r3, #10]
    calib_data->dig_p4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	330d      	adds	r3, #13
 800ae1e:	781b      	ldrb	r3, [r3, #0]
 800ae20:	021b      	lsls	r3, r3, #8
 800ae22:	b21a      	sxth	r2, r3
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	330c      	adds	r3, #12
 800ae28:	781b      	ldrb	r3, [r3, #0]
 800ae2a:	b21b      	sxth	r3, r3
 800ae2c:	4313      	orrs	r3, r2
 800ae2e:	b21a      	sxth	r2, r3
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	819a      	strh	r2, [r3, #12]
    calib_data->dig_p5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	330f      	adds	r3, #15
 800ae38:	781b      	ldrb	r3, [r3, #0]
 800ae3a:	021b      	lsls	r3, r3, #8
 800ae3c:	b21a      	sxth	r2, r3
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	330e      	adds	r3, #14
 800ae42:	781b      	ldrb	r3, [r3, #0]
 800ae44:	b21b      	sxth	r3, r3
 800ae46:	4313      	orrs	r3, r2
 800ae48:	b21a      	sxth	r2, r3
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	81da      	strh	r2, [r3, #14]
    calib_data->dig_p6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	3311      	adds	r3, #17
 800ae52:	781b      	ldrb	r3, [r3, #0]
 800ae54:	021b      	lsls	r3, r3, #8
 800ae56:	b21a      	sxth	r2, r3
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	3310      	adds	r3, #16
 800ae5c:	781b      	ldrb	r3, [r3, #0]
 800ae5e:	b21b      	sxth	r3, r3
 800ae60:	4313      	orrs	r3, r2
 800ae62:	b21a      	sxth	r2, r3
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	821a      	strh	r2, [r3, #16]
    calib_data->dig_p7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	3313      	adds	r3, #19
 800ae6c:	781b      	ldrb	r3, [r3, #0]
 800ae6e:	021b      	lsls	r3, r3, #8
 800ae70:	b21a      	sxth	r2, r3
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	3312      	adds	r3, #18
 800ae76:	781b      	ldrb	r3, [r3, #0]
 800ae78:	b21b      	sxth	r3, r3
 800ae7a:	4313      	orrs	r3, r2
 800ae7c:	b21a      	sxth	r2, r3
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	825a      	strh	r2, [r3, #18]
    calib_data->dig_p8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	3315      	adds	r3, #21
 800ae86:	781b      	ldrb	r3, [r3, #0]
 800ae88:	021b      	lsls	r3, r3, #8
 800ae8a:	b21a      	sxth	r2, r3
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	3314      	adds	r3, #20
 800ae90:	781b      	ldrb	r3, [r3, #0]
 800ae92:	b21b      	sxth	r3, r3
 800ae94:	4313      	orrs	r3, r2
 800ae96:	b21a      	sxth	r2, r3
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	829a      	strh	r2, [r3, #20]
    calib_data->dig_p9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	3317      	adds	r3, #23
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	021b      	lsls	r3, r3, #8
 800aea4:	b21a      	sxth	r2, r3
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	3316      	adds	r3, #22
 800aeaa:	781b      	ldrb	r3, [r3, #0]
 800aeac:	b21b      	sxth	r3, r3
 800aeae:	4313      	orrs	r3, r2
 800aeb0:	b21a      	sxth	r2, r3
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	82da      	strh	r2, [r3, #22]
    calib_data->dig_h1 = reg_data[25];
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	3319      	adds	r3, #25
 800aeba:	781a      	ldrb	r2, [r3, #0]
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	761a      	strb	r2, [r3, #24]
}
 800aec0:	46c0      	nop			@ (mov r8, r8)
 800aec2:	46bd      	mov	sp, r7
 800aec4:	b004      	add	sp, #16
 800aec6:	bd80      	pop	{r7, pc}

0800aec8 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800aec8:	b590      	push	{r4, r7, lr}
 800aeca:	b087      	sub	sp, #28
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
 800aed0:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	3318      	adds	r3, #24
 800aed6:	617b      	str	r3, [r7, #20]
    int16_t dig_h4_lsb;
    int16_t dig_h4_msb;
    int16_t dig_h5_lsb;
    int16_t dig_h5_msb;

    calib_data->dig_h2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	3301      	adds	r3, #1
 800aedc:	781b      	ldrb	r3, [r3, #0]
 800aede:	021b      	lsls	r3, r3, #8
 800aee0:	b21a      	sxth	r2, r3
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	781b      	ldrb	r3, [r3, #0]
 800aee6:	b21b      	sxth	r3, r3
 800aee8:	4313      	orrs	r3, r2
 800aeea:	b21a      	sxth	r2, r3
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	835a      	strh	r2, [r3, #26]
    calib_data->dig_h3 = reg_data[2];
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	3302      	adds	r3, #2
 800aef4:	781a      	ldrb	r2, [r3, #0]
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	771a      	strb	r2, [r3, #28]
    dig_h4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	3303      	adds	r3, #3
 800aefe:	781b      	ldrb	r3, [r3, #0]
 800af00:	b25b      	sxtb	r3, r3
 800af02:	b29b      	uxth	r3, r3
 800af04:	011b      	lsls	r3, r3, #4
 800af06:	b29a      	uxth	r2, r3
 800af08:	2012      	movs	r0, #18
 800af0a:	183b      	adds	r3, r7, r0
 800af0c:	801a      	strh	r2, [r3, #0]
    dig_h4_lsb = (int16_t)(reg_data[4] & 0x0F);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	3304      	adds	r3, #4
 800af12:	781b      	ldrb	r3, [r3, #0]
 800af14:	b21a      	sxth	r2, r3
 800af16:	2410      	movs	r4, #16
 800af18:	193b      	adds	r3, r7, r4
 800af1a:	210f      	movs	r1, #15
 800af1c:	400a      	ands	r2, r1
 800af1e:	801a      	strh	r2, [r3, #0]
    calib_data->dig_h4 = dig_h4_msb | dig_h4_lsb;
 800af20:	183a      	adds	r2, r7, r0
 800af22:	193b      	adds	r3, r7, r4
 800af24:	8812      	ldrh	r2, [r2, #0]
 800af26:	881b      	ldrh	r3, [r3, #0]
 800af28:	4313      	orrs	r3, r2
 800af2a:	b21a      	sxth	r2, r3
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	83da      	strh	r2, [r3, #30]
    dig_h5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	3305      	adds	r3, #5
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	b25b      	sxtb	r3, r3
 800af38:	b29b      	uxth	r3, r3
 800af3a:	011b      	lsls	r3, r3, #4
 800af3c:	b29a      	uxth	r2, r3
 800af3e:	210e      	movs	r1, #14
 800af40:	187b      	adds	r3, r7, r1
 800af42:	801a      	strh	r2, [r3, #0]
    dig_h5_lsb = (int16_t)(reg_data[4] >> 4);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	3304      	adds	r3, #4
 800af48:	781b      	ldrb	r3, [r3, #0]
 800af4a:	091b      	lsrs	r3, r3, #4
 800af4c:	b2da      	uxtb	r2, r3
 800af4e:	200c      	movs	r0, #12
 800af50:	183b      	adds	r3, r7, r0
 800af52:	801a      	strh	r2, [r3, #0]
    calib_data->dig_h5 = dig_h5_msb | dig_h5_lsb;
 800af54:	187a      	adds	r2, r7, r1
 800af56:	183b      	adds	r3, r7, r0
 800af58:	8812      	ldrh	r2, [r2, #0]
 800af5a:	881b      	ldrh	r3, [r3, #0]
 800af5c:	4313      	orrs	r3, r2
 800af5e:	b21a      	sxth	r2, r3
 800af60:	697b      	ldr	r3, [r7, #20]
 800af62:	841a      	strh	r2, [r3, #32]
    calib_data->dig_h6 = (int8_t)reg_data[6];
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	3306      	adds	r3, #6
 800af68:	781b      	ldrb	r3, [r3, #0]
 800af6a:	b259      	sxtb	r1, r3
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	2222      	movs	r2, #34	@ 0x22
 800af70:	5499      	strb	r1, [r3, r2]
}
 800af72:	46c0      	nop			@ (mov r8, r8)
 800af74:	46bd      	mov	sp, r7
 800af76:	b007      	add	sp, #28
 800af78:	bd90      	pop	{r4, r7, pc}

0800af7a <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 800af7a:	b580      	push	{r7, lr}
 800af7c:	b084      	sub	sp, #16
 800af7e:	af00      	add	r7, sp, #0
 800af80:	0002      	movs	r2, r0
 800af82:	1dfb      	adds	r3, r7, #7
 800af84:	701a      	strb	r2, [r3, #0]
 800af86:	1dbb      	adds	r3, r7, #6
 800af88:	1c0a      	adds	r2, r1, #0
 800af8a:	701a      	strb	r2, [r3, #0]
    uint8_t settings_changed = FALSE;
 800af8c:	210f      	movs	r1, #15
 800af8e:	187b      	adds	r3, r7, r1
 800af90:	2200      	movs	r2, #0
 800af92:	701a      	strb	r2, [r3, #0]

    if (sub_settings & desired_settings)
 800af94:	1dfb      	adds	r3, r7, #7
 800af96:	1dba      	adds	r2, r7, #6
 800af98:	781b      	ldrb	r3, [r3, #0]
 800af9a:	7812      	ldrb	r2, [r2, #0]
 800af9c:	4013      	ands	r3, r2
 800af9e:	b2db      	uxtb	r3, r3
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d003      	beq.n	800afac <are_settings_changed+0x32>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 800afa4:	187b      	adds	r3, r7, r1
 800afa6:	2201      	movs	r2, #1
 800afa8:	701a      	strb	r2, [r3, #0]
 800afaa:	e003      	b.n	800afb4 <are_settings_changed+0x3a>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 800afac:	230f      	movs	r3, #15
 800afae:	18fb      	adds	r3, r7, r3
 800afb0:	2200      	movs	r2, #0
 800afb2:	701a      	strb	r2, [r3, #0]
    }

    return settings_changed;
 800afb4:	230f      	movs	r3, #15
 800afb6:	18fb      	adds	r3, r7, r3
 800afb8:	781b      	ldrb	r3, [r3, #0]
}
 800afba:	0018      	movs	r0, r3
 800afbc:	46bd      	mov	sp, r7
 800afbe:	b004      	add	sp, #16
 800afc0:	bd80      	pop	{r7, pc}

0800afc2 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 800afc2:	b580      	push	{r7, lr}
 800afc4:	b084      	sub	sp, #16
 800afc6:	af00      	add	r7, sp, #0
 800afc8:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d00b      	beq.n	800afe8 <null_ptr_check+0x26>
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	68db      	ldr	r3, [r3, #12]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d007      	beq.n	800afe8 <null_ptr_check+0x26>
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	691b      	ldr	r3, [r3, #16]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d003      	beq.n	800afe8 <null_ptr_check+0x26>
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	695b      	ldr	r3, [r3, #20]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d104      	bne.n	800aff2 <null_ptr_check+0x30>
    {
        /* Device structure pointer is not valid */
        rslt = BME280_E_NULL_PTR;
 800afe8:	230f      	movs	r3, #15
 800afea:	18fb      	adds	r3, r7, r3
 800afec:	22ff      	movs	r2, #255	@ 0xff
 800afee:	701a      	strb	r2, [r3, #0]
 800aff0:	e003      	b.n	800affa <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BME280_OK;
 800aff2:	230f      	movs	r3, #15
 800aff4:	18fb      	adds	r3, r7, r3
 800aff6:	2200      	movs	r2, #0
 800aff8:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 800affa:	230f      	movs	r3, #15
 800affc:	18fb      	adds	r3, r7, r3
 800affe:	781b      	ldrb	r3, [r3, #0]
 800b000:	b25b      	sxtb	r3, r3
}
 800b002:	0018      	movs	r0, r3
 800b004:	46bd      	mov	sp, r7
 800b006:	b004      	add	sp, #16
 800b008:	bd80      	pop	{r7, pc}

0800b00a <LL_SPI_IsActiveFlag_RXNE>:
{
 800b00a:	b580      	push	{r7, lr}
 800b00c:	b082      	sub	sp, #8
 800b00e:	af00      	add	r7, sp, #0
 800b010:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	689b      	ldr	r3, [r3, #8]
 800b016:	2201      	movs	r2, #1
 800b018:	4013      	ands	r3, r2
 800b01a:	2b01      	cmp	r3, #1
 800b01c:	d101      	bne.n	800b022 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800b01e:	2301      	movs	r3, #1
 800b020:	e000      	b.n	800b024 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800b022:	2300      	movs	r3, #0
}
 800b024:	0018      	movs	r0, r3
 800b026:	46bd      	mov	sp, r7
 800b028:	b002      	add	sp, #8
 800b02a:	bd80      	pop	{r7, pc}

0800b02c <LL_SPI_IsActiveFlag_TXE>:
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b082      	sub	sp, #8
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	689b      	ldr	r3, [r3, #8]
 800b038:	2202      	movs	r2, #2
 800b03a:	4013      	ands	r3, r2
 800b03c:	2b02      	cmp	r3, #2
 800b03e:	d101      	bne.n	800b044 <LL_SPI_IsActiveFlag_TXE+0x18>
 800b040:	2301      	movs	r3, #1
 800b042:	e000      	b.n	800b046 <LL_SPI_IsActiveFlag_TXE+0x1a>
 800b044:	2300      	movs	r3, #0
}
 800b046:	0018      	movs	r0, r3
 800b048:	46bd      	mov	sp, r7
 800b04a:	b002      	add	sp, #8
 800b04c:	bd80      	pop	{r7, pc}

0800b04e <LL_SPI_ReceiveData8>:
{
 800b04e:	b580      	push	{r7, lr}
 800b050:	b082      	sub	sp, #8
 800b052:	af00      	add	r7, sp, #0
 800b054:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	330c      	adds	r3, #12
 800b05a:	781b      	ldrb	r3, [r3, #0]
 800b05c:	b2db      	uxtb	r3, r3
}
 800b05e:	0018      	movs	r0, r3
 800b060:	46bd      	mov	sp, r7
 800b062:	b002      	add	sp, #8
 800b064:	bd80      	pop	{r7, pc}

0800b066 <LL_SPI_TransmitData8>:
{
 800b066:	b580      	push	{r7, lr}
 800b068:	b084      	sub	sp, #16
 800b06a:	af00      	add	r7, sp, #0
 800b06c:	6078      	str	r0, [r7, #4]
 800b06e:	000a      	movs	r2, r1
 800b070:	1cfb      	adds	r3, r7, #3
 800b072:	701a      	strb	r2, [r3, #0]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	330c      	adds	r3, #12
 800b078:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	1cfa      	adds	r2, r7, #3
 800b07e:	7812      	ldrb	r2, [r2, #0]
 800b080:	701a      	strb	r2, [r3, #0]
}
 800b082:	46c0      	nop			@ (mov r8, r8)
 800b084:	46bd      	mov	sp, r7
 800b086:	b004      	add	sp, #16
 800b088:	bd80      	pop	{r7, pc}

0800b08a <user_delay_us>:
inline static uint8_t SPI1_Readbyte(uint8_t reg_addr);
inline static void SPI1_Writebyte(uint8_t reg_addr, uint8_t val);


void user_delay_us(uint32_t period,void *intf_ptr)
{
 800b08a:	b580      	push	{r7, lr}
 800b08c:	b082      	sub	sp, #8
 800b08e:	af00      	add	r7, sp, #0
 800b090:	6078      	str	r0, [r7, #4]
 800b092:	6039      	str	r1, [r7, #0]
	HAL_Delay(period);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	0018      	movs	r0, r3
 800b098:	f7fa ffa6 	bl	8005fe8 <HAL_Delay>
}
 800b09c:	46c0      	nop			@ (mov r8, r8)
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	b002      	add	sp, #8
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <SPI1_SendByte>:


inline static uint8_t SPI1_SendByte(uint8_t data)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b082      	sub	sp, #8
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	0002      	movs	r2, r0
 800b0ac:	1dfb      	adds	r3, r7, #7
 800b0ae:	701a      	strb	r2, [r3, #0]
	while(LL_SPI_IsActiveFlag_TXE(SPI1)==RESET);
 800b0b0:	46c0      	nop			@ (mov r8, r8)
 800b0b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b0ec <SPI1_SendByte+0x48>)
 800b0b4:	0018      	movs	r0, r3
 800b0b6:	f7ff ffb9 	bl	800b02c <LL_SPI_IsActiveFlag_TXE>
 800b0ba:	1e03      	subs	r3, r0, #0
 800b0bc:	d0f9      	beq.n	800b0b2 <SPI1_SendByte+0xe>
	LL_SPI_TransmitData8(SPI1, data);
 800b0be:	1dfb      	adds	r3, r7, #7
 800b0c0:	781b      	ldrb	r3, [r3, #0]
 800b0c2:	4a0a      	ldr	r2, [pc, #40]	@ (800b0ec <SPI1_SendByte+0x48>)
 800b0c4:	0019      	movs	r1, r3
 800b0c6:	0010      	movs	r0, r2
 800b0c8:	f7ff ffcd 	bl	800b066 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(SPI1)==RESET);
 800b0cc:	46c0      	nop			@ (mov r8, r8)
 800b0ce:	4b07      	ldr	r3, [pc, #28]	@ (800b0ec <SPI1_SendByte+0x48>)
 800b0d0:	0018      	movs	r0, r3
 800b0d2:	f7ff ff9a 	bl	800b00a <LL_SPI_IsActiveFlag_RXNE>
 800b0d6:	1e03      	subs	r3, r0, #0
 800b0d8:	d0f9      	beq.n	800b0ce <SPI1_SendByte+0x2a>
	return LL_SPI_ReceiveData8(SPI1);
 800b0da:	4b04      	ldr	r3, [pc, #16]	@ (800b0ec <SPI1_SendByte+0x48>)
 800b0dc:	0018      	movs	r0, r3
 800b0de:	f7ff ffb6 	bl	800b04e <LL_SPI_ReceiveData8>
 800b0e2:	0003      	movs	r3, r0
}
 800b0e4:	0018      	movs	r0, r3
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	b002      	add	sp, #8
 800b0ea:	bd80      	pop	{r7, pc}
 800b0ec:	40013000 	.word	0x40013000

0800b0f0 <user_spi_read>:
}



uint8_t user_spi_read(uint8_t reg_addr, uint8_t* data, uint8_t len, void *intf_ptr)
{
 800b0f0:	b590      	push	{r4, r7, lr}
 800b0f2:	b087      	sub	sp, #28
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	60b9      	str	r1, [r7, #8]
 800b0f8:	0011      	movs	r1, r2
 800b0fa:	607b      	str	r3, [r7, #4]
 800b0fc:	230f      	movs	r3, #15
 800b0fe:	18fb      	adds	r3, r7, r3
 800b100:	1c02      	adds	r2, r0, #0
 800b102:	701a      	strb	r2, [r3, #0]
 800b104:	230e      	movs	r3, #14
 800b106:	18fb      	adds	r3, r7, r3
 800b108:	1c0a      	adds	r2, r1, #0
 800b10a:	701a      	strb	r2, [r3, #0]
	unsigned int i = 0;
 800b10c:	2300      	movs	r3, #0
 800b10e:	617b      	str	r3, [r7, #20]
	if (!((SPI1)->CR1 & SPI_CR1_SPE)) {SPI1->CR1 |= SPI_CR1_SPE;}
 800b110:	4b18      	ldr	r3, [pc, #96]	@ (800b174 <user_spi_read+0x84>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	2240      	movs	r2, #64	@ 0x40
 800b116:	4013      	ands	r3, r2
 800b118:	d105      	bne.n	800b126 <user_spi_read+0x36>
 800b11a:	4b16      	ldr	r3, [pc, #88]	@ (800b174 <user_spi_read+0x84>)
 800b11c:	681a      	ldr	r2, [r3, #0]
 800b11e:	4b15      	ldr	r3, [pc, #84]	@ (800b174 <user_spi_read+0x84>)
 800b120:	2140      	movs	r1, #64	@ 0x40
 800b122:	430a      	orrs	r2, r1
 800b124:	601a      	str	r2, [r3, #0]
	CSB_L();
 800b126:	23a0      	movs	r3, #160	@ 0xa0
 800b128:	05db      	lsls	r3, r3, #23
 800b12a:	2280      	movs	r2, #128	@ 0x80
 800b12c:	04d2      	lsls	r2, r2, #19
 800b12e:	619a      	str	r2, [r3, #24]
	SPI1_SendByte(reg_addr); 	
 800b130:	230f      	movs	r3, #15
 800b132:	18fb      	adds	r3, r7, r3
 800b134:	781b      	ldrb	r3, [r3, #0]
 800b136:	0018      	movs	r0, r3
 800b138:	f7ff ffb4 	bl	800b0a4 <SPI1_SendByte>
	while(i < len)
 800b13c:	e009      	b.n	800b152 <user_spi_read+0x62>
	{
		data[i++] = SPI1_SendByte(0x00); 	//Send DUMMY to read data
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	1c5a      	adds	r2, r3, #1
 800b142:	617a      	str	r2, [r7, #20]
 800b144:	68ba      	ldr	r2, [r7, #8]
 800b146:	18d4      	adds	r4, r2, r3
 800b148:	2000      	movs	r0, #0
 800b14a:	f7ff ffab 	bl	800b0a4 <SPI1_SendByte>
 800b14e:	0003      	movs	r3, r0
 800b150:	7023      	strb	r3, [r4, #0]
	while(i < len)
 800b152:	230e      	movs	r3, #14
 800b154:	18fb      	adds	r3, r7, r3
 800b156:	781b      	ldrb	r3, [r3, #0]
 800b158:	697a      	ldr	r2, [r7, #20]
 800b15a:	429a      	cmp	r2, r3
 800b15c:	d3ef      	bcc.n	800b13e <user_spi_read+0x4e>
	}
	CSB_H();
 800b15e:	23a0      	movs	r3, #160	@ 0xa0
 800b160:	05db      	lsls	r3, r3, #23
 800b162:	2280      	movs	r2, #128	@ 0x80
 800b164:	00d2      	lsls	r2, r2, #3
 800b166:	619a      	str	r2, [r3, #24]
	return 0;
 800b168:	2300      	movs	r3, #0
}
 800b16a:	0018      	movs	r0, r3
 800b16c:	46bd      	mov	sp, r7
 800b16e:	b007      	add	sp, #28
 800b170:	bd90      	pop	{r4, r7, pc}
 800b172:	46c0      	nop			@ (mov r8, r8)
 800b174:	40013000 	.word	0x40013000

0800b178 <user_spi_write>:
}



uint8_t user_spi_write(uint8_t reg_addr, uint8_t* data, uint8_t len, void *intf_ptr)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b086      	sub	sp, #24
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	60b9      	str	r1, [r7, #8]
 800b180:	0011      	movs	r1, r2
 800b182:	607b      	str	r3, [r7, #4]
 800b184:	230f      	movs	r3, #15
 800b186:	18fb      	adds	r3, r7, r3
 800b188:	1c02      	adds	r2, r0, #0
 800b18a:	701a      	strb	r2, [r3, #0]
 800b18c:	230e      	movs	r3, #14
 800b18e:	18fb      	adds	r3, r7, r3
 800b190:	1c0a      	adds	r2, r1, #0
 800b192:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0;
 800b194:	2317      	movs	r3, #23
 800b196:	18fb      	adds	r3, r7, r3
 800b198:	2200      	movs	r2, #0
 800b19a:	701a      	strb	r2, [r3, #0]
	if (!((SPI1)->CR1 & SPI_CR1_SPE)) {SPI1->CR1 |= SPI_CR1_SPE;}
 800b19c:	4b1a      	ldr	r3, [pc, #104]	@ (800b208 <user_spi_write+0x90>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	2240      	movs	r2, #64	@ 0x40
 800b1a2:	4013      	ands	r3, r2
 800b1a4:	d105      	bne.n	800b1b2 <user_spi_write+0x3a>
 800b1a6:	4b18      	ldr	r3, [pc, #96]	@ (800b208 <user_spi_write+0x90>)
 800b1a8:	681a      	ldr	r2, [r3, #0]
 800b1aa:	4b17      	ldr	r3, [pc, #92]	@ (800b208 <user_spi_write+0x90>)
 800b1ac:	2140      	movs	r1, #64	@ 0x40
 800b1ae:	430a      	orrs	r2, r1
 800b1b0:	601a      	str	r2, [r3, #0]
	CSB_L();
 800b1b2:	23a0      	movs	r3, #160	@ 0xa0
 800b1b4:	05db      	lsls	r3, r3, #23
 800b1b6:	2280      	movs	r2, #128	@ 0x80
 800b1b8:	04d2      	lsls	r2, r2, #19
 800b1ba:	619a      	str	r2, [r3, #24]
	SPI1_SendByte(reg_addr); 		
 800b1bc:	230f      	movs	r3, #15
 800b1be:	18fb      	adds	r3, r7, r3
 800b1c0:	781b      	ldrb	r3, [r3, #0]
 800b1c2:	0018      	movs	r0, r3
 800b1c4:	f7ff ff6e 	bl	800b0a4 <SPI1_SendByte>
	while(i < len)
 800b1c8:	e00c      	b.n	800b1e4 <user_spi_write+0x6c>
	{
		SPI1_SendByte(data[i++]); 	//Send Data to write
 800b1ca:	2217      	movs	r2, #23
 800b1cc:	18bb      	adds	r3, r7, r2
 800b1ce:	781b      	ldrb	r3, [r3, #0]
 800b1d0:	18ba      	adds	r2, r7, r2
 800b1d2:	1c59      	adds	r1, r3, #1
 800b1d4:	7011      	strb	r1, [r2, #0]
 800b1d6:	001a      	movs	r2, r3
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	189b      	adds	r3, r3, r2
 800b1dc:	781b      	ldrb	r3, [r3, #0]
 800b1de:	0018      	movs	r0, r3
 800b1e0:	f7ff ff60 	bl	800b0a4 <SPI1_SendByte>
	while(i < len)
 800b1e4:	2317      	movs	r3, #23
 800b1e6:	18fa      	adds	r2, r7, r3
 800b1e8:	230e      	movs	r3, #14
 800b1ea:	18fb      	adds	r3, r7, r3
 800b1ec:	7812      	ldrb	r2, [r2, #0]
 800b1ee:	781b      	ldrb	r3, [r3, #0]
 800b1f0:	429a      	cmp	r2, r3
 800b1f2:	d3ea      	bcc.n	800b1ca <user_spi_write+0x52>
	}
	CSB_H();
 800b1f4:	23a0      	movs	r3, #160	@ 0xa0
 800b1f6:	05db      	lsls	r3, r3, #23
 800b1f8:	2280      	movs	r2, #128	@ 0x80
 800b1fa:	00d2      	lsls	r2, r2, #3
 800b1fc:	619a      	str	r2, [r3, #24]
	return 0;
 800b1fe:	2300      	movs	r3, #0
}
 800b200:	0018      	movs	r0, r3
 800b202:	46bd      	mov	sp, r7
 800b204:	b006      	add	sp, #24
 800b206:	bd80      	pop	{r7, pc}
 800b208:	40013000 	.word	0x40013000

0800b20c <LL_SPI_IsActiveFlag_RXNE>:
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b082      	sub	sp, #8
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	689b      	ldr	r3, [r3, #8]
 800b218:	2201      	movs	r2, #1
 800b21a:	4013      	ands	r3, r2
 800b21c:	2b01      	cmp	r3, #1
 800b21e:	d101      	bne.n	800b224 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800b220:	2301      	movs	r3, #1
 800b222:	e000      	b.n	800b226 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800b224:	2300      	movs	r3, #0
}
 800b226:	0018      	movs	r0, r3
 800b228:	46bd      	mov	sp, r7
 800b22a:	b002      	add	sp, #8
 800b22c:	bd80      	pop	{r7, pc}

0800b22e <LL_SPI_IsActiveFlag_TXE>:
{
 800b22e:	b580      	push	{r7, lr}
 800b230:	b082      	sub	sp, #8
 800b232:	af00      	add	r7, sp, #0
 800b234:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	689b      	ldr	r3, [r3, #8]
 800b23a:	2202      	movs	r2, #2
 800b23c:	4013      	ands	r3, r2
 800b23e:	2b02      	cmp	r3, #2
 800b240:	d101      	bne.n	800b246 <LL_SPI_IsActiveFlag_TXE+0x18>
 800b242:	2301      	movs	r3, #1
 800b244:	e000      	b.n	800b248 <LL_SPI_IsActiveFlag_TXE+0x1a>
 800b246:	2300      	movs	r3, #0
}
 800b248:	0018      	movs	r0, r3
 800b24a:	46bd      	mov	sp, r7
 800b24c:	b002      	add	sp, #8
 800b24e:	bd80      	pop	{r7, pc}

0800b250 <LL_SPI_ReceiveData8>:
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b082      	sub	sp, #8
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	330c      	adds	r3, #12
 800b25c:	781b      	ldrb	r3, [r3, #0]
 800b25e:	b2db      	uxtb	r3, r3
}
 800b260:	0018      	movs	r0, r3
 800b262:	46bd      	mov	sp, r7
 800b264:	b002      	add	sp, #8
 800b266:	bd80      	pop	{r7, pc}

0800b268 <LL_SPI_TransmitData8>:
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b084      	sub	sp, #16
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
 800b270:	000a      	movs	r2, r1
 800b272:	1cfb      	adds	r3, r7, #3
 800b274:	701a      	strb	r2, [r3, #0]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	330c      	adds	r3, #12
 800b27a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	1cfa      	adds	r2, r7, #3
 800b280:	7812      	ldrb	r2, [r2, #0]
 800b282:	701a      	strb	r2, [r3, #0]
}
 800b284:	46c0      	nop			@ (mov r8, r8)
 800b286:	46bd      	mov	sp, r7
 800b288:	b004      	add	sp, #16
 800b28a:	bd80      	pop	{r7, pc}

0800b28c <DEV_SPI_WriteByte>:
#include "main.h"
// #include "stm32l4xx_hal_spi.h"
// extern SPI_HandleTypeDef hspi1;

void DEV_SPI_WriteByte(uint8_t value)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b082      	sub	sp, #8
 800b290:	af00      	add	r7, sp, #0
 800b292:	0002      	movs	r2, r0
 800b294:	1dfb      	adds	r3, r7, #7
 800b296:	701a      	strb	r2, [r3, #0]

	// Check if the SPI is enabled
	if (!((SPI1)->CR1 & SPI_CR1_SPE))
 800b298:	4b18      	ldr	r3, [pc, #96]	@ (800b2fc <DEV_SPI_WriteByte+0x70>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	2240      	movs	r2, #64	@ 0x40
 800b29e:	4013      	ands	r3, r2
 800b2a0:	d105      	bne.n	800b2ae <DEV_SPI_WriteByte+0x22>
	{
		SPI1->CR1 |= SPI_CR1_SPE;
 800b2a2:	4b16      	ldr	r3, [pc, #88]	@ (800b2fc <DEV_SPI_WriteByte+0x70>)
 800b2a4:	681a      	ldr	r2, [r3, #0]
 800b2a6:	4b15      	ldr	r3, [pc, #84]	@ (800b2fc <DEV_SPI_WriteByte+0x70>)
 800b2a8:	2140      	movs	r1, #64	@ 0x40
 800b2aa:	430a      	orrs	r2, r1
 800b2ac:	601a      	str	r2, [r3, #0]
	}

	while (LL_SPI_IsActiveFlag_TXE(SPI1) == RESET)
 800b2ae:	46c0      	nop			@ (mov r8, r8)
 800b2b0:	4b12      	ldr	r3, [pc, #72]	@ (800b2fc <DEV_SPI_WriteByte+0x70>)
 800b2b2:	0018      	movs	r0, r3
 800b2b4:	f7ff ffbb 	bl	800b22e <LL_SPI_IsActiveFlag_TXE>
 800b2b8:	1e03      	subs	r3, r0, #0
 800b2ba:	d0f9      	beq.n	800b2b0 <DEV_SPI_WriteByte+0x24>
		;

	CS_L();
 800b2bc:	23a0      	movs	r3, #160	@ 0xa0
 800b2be:	05db      	lsls	r3, r3, #23
 800b2c0:	2280      	movs	r2, #128	@ 0x80
 800b2c2:	0552      	lsls	r2, r2, #21
 800b2c4:	619a      	str	r2, [r3, #24]
	// Send bytes over the SPI
	LL_SPI_TransmitData8(SPI1, value);
 800b2c6:	1dfb      	adds	r3, r7, #7
 800b2c8:	781b      	ldrb	r3, [r3, #0]
 800b2ca:	4a0c      	ldr	r2, [pc, #48]	@ (800b2fc <DEV_SPI_WriteByte+0x70>)
 800b2cc:	0019      	movs	r1, r3
 800b2ce:	0010      	movs	r0, r2
 800b2d0:	f7ff ffca 	bl	800b268 <LL_SPI_TransmitData8>

	// Wait until the transmission is complete
	while (LL_SPI_IsActiveFlag_RXNE(SPI1) == RESET)
 800b2d4:	46c0      	nop			@ (mov r8, r8)
 800b2d6:	4b09      	ldr	r3, [pc, #36]	@ (800b2fc <DEV_SPI_WriteByte+0x70>)
 800b2d8:	0018      	movs	r0, r3
 800b2da:	f7ff ff97 	bl	800b20c <LL_SPI_IsActiveFlag_RXNE>
 800b2de:	1e03      	subs	r3, r0, #0
 800b2e0:	d0f9      	beq.n	800b2d6 <DEV_SPI_WriteByte+0x4a>
		;
	/* Read data register */
	(void)LL_SPI_ReceiveData8(SPI1);
 800b2e2:	4b06      	ldr	r3, [pc, #24]	@ (800b2fc <DEV_SPI_WriteByte+0x70>)
 800b2e4:	0018      	movs	r0, r3
 800b2e6:	f7ff ffb3 	bl	800b250 <LL_SPI_ReceiveData8>
	CS_H();
 800b2ea:	23a0      	movs	r3, #160	@ 0xa0
 800b2ec:	05db      	lsls	r3, r3, #23
 800b2ee:	2280      	movs	r2, #128	@ 0x80
 800b2f0:	0152      	lsls	r2, r2, #5
 800b2f2:	619a      	str	r2, [r3, #24]
}
 800b2f4:	46c0      	nop			@ (mov r8, r8)
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	b002      	add	sp, #8
 800b2fa:	bd80      	pop	{r7, pc}
 800b2fc:	40013000 	.word	0x40013000

0800b300 <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 800b300:	b580      	push	{r7, lr}
 800b302:	af00      	add	r7, sp, #0
	DC_L();
 800b304:	23a0      	movs	r3, #160	@ 0xa0
 800b306:	05db      	lsls	r3, r3, #23
 800b308:	2280      	movs	r2, #128	@ 0x80
 800b30a:	0452      	lsls	r2, r2, #17
 800b30c:	619a      	str	r2, [r3, #24]
	CS_H();
 800b30e:	23a0      	movs	r3, #160	@ 0xa0
 800b310:	05db      	lsls	r3, r3, #23
 800b312:	2280      	movs	r2, #128	@ 0x80
 800b314:	0152      	lsls	r2, r2, #5
 800b316:	619a      	str	r2, [r3, #24]
	RST_H(); // The Reset is active low.
 800b318:	23a0      	movs	r3, #160	@ 0xa0
 800b31a:	05db      	lsls	r3, r3, #23
 800b31c:	2280      	movs	r2, #128	@ 0x80
 800b31e:	0112      	lsls	r2, r2, #4
 800b320:	619a      	str	r2, [r3, #24]
	return 0;
 800b322:	2300      	movs	r3, #0
}
 800b324:	0018      	movs	r0, r3
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}

0800b32a <EPD_1IN54_V2_Reset>:
/******************************************************************************
function :	Software reset
parameter:
******************************************************************************/
void EPD_1IN54_V2_Reset(void)
{
 800b32a:	b580      	push	{r7, lr}
 800b32c:	af00      	add	r7, sp, #0
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800b32e:	23a0      	movs	r3, #160	@ 0xa0
 800b330:	05db      	lsls	r3, r3, #23
 800b332:	2280      	movs	r2, #128	@ 0x80
 800b334:	0112      	lsls	r2, r2, #4
 800b336:	619a      	str	r2, [r3, #24]
    RST_L(); // DEV_Digital_Write(EPD_RST_PIN, 0);
 800b338:	23a0      	movs	r3, #160	@ 0xa0
 800b33a:	05db      	lsls	r3, r3, #23
 800b33c:	2280      	movs	r2, #128	@ 0x80
 800b33e:	0512      	lsls	r2, r2, #20
 800b340:	619a      	str	r2, [r3, #24]
    HAL_Delay(2);
 800b342:	2002      	movs	r0, #2
 800b344:	f7fa fe50 	bl	8005fe8 <HAL_Delay>
    RST_H(); // DEV_Digital_Write(EPD_RST_PIN, 1);
 800b348:	23a0      	movs	r3, #160	@ 0xa0
 800b34a:	05db      	lsls	r3, r3, #23
 800b34c:	2280      	movs	r2, #128	@ 0x80
 800b34e:	0112      	lsls	r2, r2, #4
 800b350:	619a      	str	r2, [r3, #24]
}
 800b352:	46c0      	nop			@ (mov r8, r8)
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}

0800b358 <EPD_1IN54_V2_SendCommand>:
function :	send command
parameter:
     Reg : Command register
******************************************************************************/
static void EPD_1IN54_V2_SendCommand(UBYTE Reg)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b082      	sub	sp, #8
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	0002      	movs	r2, r0
 800b360:	1dfb      	adds	r3, r7, #7
 800b362:	701a      	strb	r2, [r3, #0]
    DC_L();
 800b364:	23a0      	movs	r3, #160	@ 0xa0
 800b366:	05db      	lsls	r3, r3, #23
 800b368:	2280      	movs	r2, #128	@ 0x80
 800b36a:	0452      	lsls	r2, r2, #17
 800b36c:	619a      	str	r2, [r3, #24]
    CS_L();
 800b36e:	23a0      	movs	r3, #160	@ 0xa0
 800b370:	05db      	lsls	r3, r3, #23
 800b372:	2280      	movs	r2, #128	@ 0x80
 800b374:	0552      	lsls	r2, r2, #21
 800b376:	619a      	str	r2, [r3, #24]
    DEV_SPI_WriteByte(Reg);
 800b378:	1dfb      	adds	r3, r7, #7
 800b37a:	781b      	ldrb	r3, [r3, #0]
 800b37c:	0018      	movs	r0, r3
 800b37e:	f7ff ff85 	bl	800b28c <DEV_SPI_WriteByte>
    CS_H();
 800b382:	23a0      	movs	r3, #160	@ 0xa0
 800b384:	05db      	lsls	r3, r3, #23
 800b386:	2280      	movs	r2, #128	@ 0x80
 800b388:	0152      	lsls	r2, r2, #5
 800b38a:	619a      	str	r2, [r3, #24]
}
 800b38c:	46c0      	nop			@ (mov r8, r8)
 800b38e:	46bd      	mov	sp, r7
 800b390:	b002      	add	sp, #8
 800b392:	bd80      	pop	{r7, pc}

0800b394 <EPD_1IN54_V2_SendData>:
function :	send data
parameter:
    Data : Write data
******************************************************************************/
static void EPD_1IN54_V2_SendData(UBYTE Data)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b082      	sub	sp, #8
 800b398:	af00      	add	r7, sp, #0
 800b39a:	0002      	movs	r2, r0
 800b39c:	1dfb      	adds	r3, r7, #7
 800b39e:	701a      	strb	r2, [r3, #0]
    DC_H();
 800b3a0:	23a0      	movs	r3, #160	@ 0xa0
 800b3a2:	05db      	lsls	r3, r3, #23
 800b3a4:	2280      	movs	r2, #128	@ 0x80
 800b3a6:	0052      	lsls	r2, r2, #1
 800b3a8:	619a      	str	r2, [r3, #24]
    CS_L();
 800b3aa:	23a0      	movs	r3, #160	@ 0xa0
 800b3ac:	05db      	lsls	r3, r3, #23
 800b3ae:	2280      	movs	r2, #128	@ 0x80
 800b3b0:	0552      	lsls	r2, r2, #21
 800b3b2:	619a      	str	r2, [r3, #24]
    DEV_SPI_WriteByte(Data);
 800b3b4:	1dfb      	adds	r3, r7, #7
 800b3b6:	781b      	ldrb	r3, [r3, #0]
 800b3b8:	0018      	movs	r0, r3
 800b3ba:	f7ff ff67 	bl	800b28c <DEV_SPI_WriteByte>
    CS_H();
 800b3be:	23a0      	movs	r3, #160	@ 0xa0
 800b3c0:	05db      	lsls	r3, r3, #23
 800b3c2:	2280      	movs	r2, #128	@ 0x80
 800b3c4:	0152      	lsls	r2, r2, #5
 800b3c6:	619a      	str	r2, [r3, #24]
}
 800b3c8:	46c0      	nop			@ (mov r8, r8)
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	b002      	add	sp, #8
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <EPD_1IN54_V2_ReadBusy>:
/******************************************************************************
function :	Wait until the busy_pin goes LOW
parameter:
******************************************************************************/
static void EPD_1IN54_V2_ReadBusy(void)
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b082      	sub	sp, #8
 800b3d4:	af00      	add	r7, sp, #0

    uint32_t time1 = HAL_GetTick();
 800b3d6:	f7fa fdfd 	bl	8005fd4 <HAL_GetTick>
 800b3da:	0003      	movs	r3, r0
 800b3dc:	607b      	str	r3, [r7, #4]
    //	bool result = GPIOA->regs->IDR & 0x0004; //returns true if A2 is HIGH
    while (GPIOA->IDR & 0b0000001000000000)
 800b3de:	e00c      	b.n	800b3fa <EPD_1IN54_V2_ReadBusy+0x2a>
    { // A9, LOW = idle, HIGH = busy; DEV_Digital_Read(EPD_BUSY_PIN) == 1

        // Timeout check
        if ((HAL_GetTick() - time1) > timeout_value)
 800b3e0:	f7fa fdf8 	bl	8005fd4 <HAL_GetTick>
 800b3e4:	0002      	movs	r2, r0
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	1ad3      	subs	r3, r2, r3
 800b3ea:	4a0a      	ldr	r2, [pc, #40]	@ (800b414 <EPD_1IN54_V2_ReadBusy+0x44>)
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d904      	bls.n	800b3fa <EPD_1IN54_V2_ReadBusy+0x2a>
        {
            timeout_reset(__func__, __LINE__);
 800b3f0:	4b09      	ldr	r3, [pc, #36]	@ (800b418 <EPD_1IN54_V2_ReadBusy+0x48>)
 800b3f2:	218b      	movs	r1, #139	@ 0x8b
 800b3f4:	0018      	movs	r0, r3
 800b3f6:	f7f8 fd0b 	bl	8003e10 <timeout_reset>
    while (GPIOA->IDR & 0b0000001000000000)
 800b3fa:	23a0      	movs	r3, #160	@ 0xa0
 800b3fc:	05db      	lsls	r3, r3, #23
 800b3fe:	691a      	ldr	r2, [r3, #16]
 800b400:	2380      	movs	r3, #128	@ 0x80
 800b402:	009b      	lsls	r3, r3, #2
 800b404:	4013      	ands	r3, r2
 800b406:	d1eb      	bne.n	800b3e0 <EPD_1IN54_V2_ReadBusy+0x10>
        }
    }

    //DE_BUG("busy: %d\r\n", (HAL_GetTick() - time1));
}
 800b408:	46c0      	nop			@ (mov r8, r8)
 800b40a:	46c0      	nop			@ (mov r8, r8)
 800b40c:	46bd      	mov	sp, r7
 800b40e:	b002      	add	sp, #8
 800b410:	bd80      	pop	{r7, pc}
 800b412:	46c0      	nop			@ (mov r8, r8)
 800b414:	00000bb8 	.word	0x00000bb8
 800b418:	08010244 	.word	0x08010244

0800b41c <EPD_1IN54_V2_TurnOnDisplay>:
/******************************************************************************
function :	Turn On Display full
parameter:
******************************************************************************/
static void EPD_1IN54_V2_TurnOnDisplay(void)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	af00      	add	r7, sp, #0
    EPD_1IN54_V2_SendCommand(0x22);
 800b420:	2022      	movs	r0, #34	@ 0x22
 800b422:	f7ff ff99 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0xc7);
 800b426:	20c7      	movs	r0, #199	@ 0xc7
 800b428:	f7ff ffb4 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendCommand(0x20);
 800b42c:	2020      	movs	r0, #32
 800b42e:	f7ff ff93 	bl	800b358 <EPD_1IN54_V2_SendCommand>

#if (USE_TIME_PROFILING == 1)
    uint32_t startTick = DWT->CYCCNT;
#endif /* USE_TIME_PROFILING */
    EPD_1IN54_V2_ReadBusy();
 800b432:	f7ff ffcd 	bl	800b3d0 <EPD_1IN54_V2_ReadBusy>
#if (USE_TIME_PROFILING == 1)
    uint32_t tmp = DWT->CYCCNT - startTick;
    printf("####  EPD_1IN54_V2_TurnOnDisplay: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */
}
 800b436:	46c0      	nop			@ (mov r8, r8)
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}

0800b43c <EPD_1IN54_V2_TurnOnDisplayPart>:
/******************************************************************************
function :	Turn On Display part
parameter:
******************************************************************************/
void EPD_1IN54_V2_TurnOnDisplayPart(void)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	af00      	add	r7, sp, #0
    EPD_1IN54_V2_SendCommand(0x22);
 800b440:	2022      	movs	r0, #34	@ 0x22
 800b442:	f7ff ff89 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0xcF);
 800b446:	20cf      	movs	r0, #207	@ 0xcf
 800b448:	f7ff ffa4 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendCommand(0x20);
 800b44c:	2020      	movs	r0, #32
 800b44e:	f7ff ff83 	bl	800b358 <EPD_1IN54_V2_SendCommand>

    //enter_stop2(2330, LL_RTC_WAKEUPCLOCK_DIV_8);

    //  *********************   End S L E E P  571 ms !  *********************

    EPD_1IN54_V2_ReadBusy();
 800b452:	f7ff ffbd 	bl	800b3d0 <EPD_1IN54_V2_ReadBusy>
}
 800b456:	46c0      	nop			@ (mov r8, r8)
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}

0800b45c <EPD_1IN54_V2_Lut>:

static void EPD_1IN54_V2_Lut(UBYTE *lut)
{
 800b45c:	b590      	push	{r4, r7, lr}
 800b45e:	b085      	sub	sp, #20
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
    EPD_1IN54_V2_SendCommand(0x32);
 800b464:	2032      	movs	r0, #50	@ 0x32
 800b466:	f7ff ff77 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    for (UBYTE i = 0; i < 153; i++)
 800b46a:	230f      	movs	r3, #15
 800b46c:	18fb      	adds	r3, r7, r3
 800b46e:	2200      	movs	r2, #0
 800b470:	701a      	strb	r2, [r3, #0]
 800b472:	e00d      	b.n	800b490 <EPD_1IN54_V2_Lut+0x34>
        EPD_1IN54_V2_SendData(lut[i]);
 800b474:	240f      	movs	r4, #15
 800b476:	193b      	adds	r3, r7, r4
 800b478:	781b      	ldrb	r3, [r3, #0]
 800b47a:	687a      	ldr	r2, [r7, #4]
 800b47c:	18d3      	adds	r3, r2, r3
 800b47e:	781b      	ldrb	r3, [r3, #0]
 800b480:	0018      	movs	r0, r3
 800b482:	f7ff ff87 	bl	800b394 <EPD_1IN54_V2_SendData>
    for (UBYTE i = 0; i < 153; i++)
 800b486:	193b      	adds	r3, r7, r4
 800b488:	781a      	ldrb	r2, [r3, #0]
 800b48a:	193b      	adds	r3, r7, r4
 800b48c:	3201      	adds	r2, #1
 800b48e:	701a      	strb	r2, [r3, #0]
 800b490:	230f      	movs	r3, #15
 800b492:	18fb      	adds	r3, r7, r3
 800b494:	781b      	ldrb	r3, [r3, #0]
 800b496:	2b98      	cmp	r3, #152	@ 0x98
 800b498:	d9ec      	bls.n	800b474 <EPD_1IN54_V2_Lut+0x18>


}
 800b49a:	46c0      	nop			@ (mov r8, r8)
 800b49c:	46c0      	nop			@ (mov r8, r8)
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	b005      	add	sp, #20
 800b4a2:	bd90      	pop	{r4, r7, pc}

0800b4a4 <EPD_1IN54_V2_SetLut>:

static void EPD_1IN54_V2_SetLut(UBYTE *lut)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b082      	sub	sp, #8
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
    EPD_1IN54_V2_Lut(lut);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	0018      	movs	r0, r3
 800b4b0:	f7ff ffd4 	bl	800b45c <EPD_1IN54_V2_Lut>

    EPD_1IN54_V2_SendCommand(0x3f);
 800b4b4:	203f      	movs	r0, #63	@ 0x3f
 800b4b6:	f7ff ff4f 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(lut[153]);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	3399      	adds	r3, #153	@ 0x99
 800b4be:	781b      	ldrb	r3, [r3, #0]
 800b4c0:	0018      	movs	r0, r3
 800b4c2:	f7ff ff67 	bl	800b394 <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x03);
 800b4c6:	2003      	movs	r0, #3
 800b4c8:	f7ff ff46 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(lut[154]);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	339a      	adds	r3, #154	@ 0x9a
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	0018      	movs	r0, r3
 800b4d4:	f7ff ff5e 	bl	800b394 <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x04);
 800b4d8:	2004      	movs	r0, #4
 800b4da:	f7ff ff3d 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(lut[155]);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	339b      	adds	r3, #155	@ 0x9b
 800b4e2:	781b      	ldrb	r3, [r3, #0]
 800b4e4:	0018      	movs	r0, r3
 800b4e6:	f7ff ff55 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(lut[156]);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	339c      	adds	r3, #156	@ 0x9c
 800b4ee:	781b      	ldrb	r3, [r3, #0]
 800b4f0:	0018      	movs	r0, r3
 800b4f2:	f7ff ff4f 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(lut[157]);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	339d      	adds	r3, #157	@ 0x9d
 800b4fa:	781b      	ldrb	r3, [r3, #0]
 800b4fc:	0018      	movs	r0, r3
 800b4fe:	f7ff ff49 	bl	800b394 <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x2c);
 800b502:	202c      	movs	r0, #44	@ 0x2c
 800b504:	f7ff ff28 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(lut[158]);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	339e      	adds	r3, #158	@ 0x9e
 800b50c:	781b      	ldrb	r3, [r3, #0]
 800b50e:	0018      	movs	r0, r3
 800b510:	f7ff ff40 	bl	800b394 <EPD_1IN54_V2_SendData>
}
 800b514:	46c0      	nop			@ (mov r8, r8)
 800b516:	46bd      	mov	sp, r7
 800b518:	b002      	add	sp, #8
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <EPD_1IN54_V2_SetWindows>:

static void EPD_1IN54_V2_SetWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend)
{
 800b51c:	b5b0      	push	{r4, r5, r7, lr}
 800b51e:	b082      	sub	sp, #8
 800b520:	af00      	add	r7, sp, #0
 800b522:	0005      	movs	r5, r0
 800b524:	000c      	movs	r4, r1
 800b526:	0010      	movs	r0, r2
 800b528:	0019      	movs	r1, r3
 800b52a:	1dbb      	adds	r3, r7, #6
 800b52c:	1c2a      	adds	r2, r5, #0
 800b52e:	801a      	strh	r2, [r3, #0]
 800b530:	1d3b      	adds	r3, r7, #4
 800b532:	1c22      	adds	r2, r4, #0
 800b534:	801a      	strh	r2, [r3, #0]
 800b536:	1cbb      	adds	r3, r7, #2
 800b538:	1c02      	adds	r2, r0, #0
 800b53a:	801a      	strh	r2, [r3, #0]
 800b53c:	003b      	movs	r3, r7
 800b53e:	1c0a      	adds	r2, r1, #0
 800b540:	801a      	strh	r2, [r3, #0]
    EPD_1IN54_V2_SendCommand(0x44); // SET_RAM_X_ADDRESS_START_END_POSITION
 800b542:	2044      	movs	r0, #68	@ 0x44
 800b544:	f7ff ff08 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData((Xstart >> 3) & 0xFF);
 800b548:	1dbb      	adds	r3, r7, #6
 800b54a:	881b      	ldrh	r3, [r3, #0]
 800b54c:	08db      	lsrs	r3, r3, #3
 800b54e:	b29b      	uxth	r3, r3
 800b550:	b2db      	uxtb	r3, r3
 800b552:	0018      	movs	r0, r3
 800b554:	f7ff ff1e 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData((Xend >> 3) & 0xFF);
 800b558:	1cbb      	adds	r3, r7, #2
 800b55a:	881b      	ldrh	r3, [r3, #0]
 800b55c:	08db      	lsrs	r3, r3, #3
 800b55e:	b29b      	uxth	r3, r3
 800b560:	b2db      	uxtb	r3, r3
 800b562:	0018      	movs	r0, r3
 800b564:	f7ff ff16 	bl	800b394 <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x45); // SET_RAM_Y_ADDRESS_START_END_POSITION
 800b568:	2045      	movs	r0, #69	@ 0x45
 800b56a:	f7ff fef5 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(Ystart & 0xFF);
 800b56e:	1d3b      	adds	r3, r7, #4
 800b570:	881b      	ldrh	r3, [r3, #0]
 800b572:	b2db      	uxtb	r3, r3
 800b574:	0018      	movs	r0, r3
 800b576:	f7ff ff0d 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData((Ystart >> 8) & 0xFF);
 800b57a:	1d3b      	adds	r3, r7, #4
 800b57c:	881b      	ldrh	r3, [r3, #0]
 800b57e:	0a1b      	lsrs	r3, r3, #8
 800b580:	b29b      	uxth	r3, r3
 800b582:	b2db      	uxtb	r3, r3
 800b584:	0018      	movs	r0, r3
 800b586:	f7ff ff05 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(Yend & 0xFF);
 800b58a:	003b      	movs	r3, r7
 800b58c:	881b      	ldrh	r3, [r3, #0]
 800b58e:	b2db      	uxtb	r3, r3
 800b590:	0018      	movs	r0, r3
 800b592:	f7ff feff 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData((Yend >> 8) & 0xFF);
 800b596:	003b      	movs	r3, r7
 800b598:	881b      	ldrh	r3, [r3, #0]
 800b59a:	0a1b      	lsrs	r3, r3, #8
 800b59c:	b29b      	uxth	r3, r3
 800b59e:	b2db      	uxtb	r3, r3
 800b5a0:	0018      	movs	r0, r3
 800b5a2:	f7ff fef7 	bl	800b394 <EPD_1IN54_V2_SendData>
}
 800b5a6:	46c0      	nop			@ (mov r8, r8)
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	b002      	add	sp, #8
 800b5ac:	bdb0      	pop	{r4, r5, r7, pc}

0800b5ae <EPD_1IN54_V2_SetCursor>:

static void EPD_1IN54_V2_SetCursor(UWORD Xstart, UWORD Ystart)
{
 800b5ae:	b580      	push	{r7, lr}
 800b5b0:	b082      	sub	sp, #8
 800b5b2:	af00      	add	r7, sp, #0
 800b5b4:	0002      	movs	r2, r0
 800b5b6:	1dbb      	adds	r3, r7, #6
 800b5b8:	801a      	strh	r2, [r3, #0]
 800b5ba:	1d3b      	adds	r3, r7, #4
 800b5bc:	1c0a      	adds	r2, r1, #0
 800b5be:	801a      	strh	r2, [r3, #0]
    EPD_1IN54_V2_SendCommand(0x4E); // SET_RAM_X_ADDRESS_COUNTER
 800b5c0:	204e      	movs	r0, #78	@ 0x4e
 800b5c2:	f7ff fec9 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(Xstart & 0xFF);
 800b5c6:	1dbb      	adds	r3, r7, #6
 800b5c8:	881b      	ldrh	r3, [r3, #0]
 800b5ca:	b2db      	uxtb	r3, r3
 800b5cc:	0018      	movs	r0, r3
 800b5ce:	f7ff fee1 	bl	800b394 <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x4F); // SET_RAM_Y_ADDRESS_COUNTER
 800b5d2:	204f      	movs	r0, #79	@ 0x4f
 800b5d4:	f7ff fec0 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(Ystart & 0xFF);
 800b5d8:	1d3b      	adds	r3, r7, #4
 800b5da:	881b      	ldrh	r3, [r3, #0]
 800b5dc:	b2db      	uxtb	r3, r3
 800b5de:	0018      	movs	r0, r3
 800b5e0:	f7ff fed8 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData((Ystart >> 8) & 0xFF);
 800b5e4:	1d3b      	adds	r3, r7, #4
 800b5e6:	881b      	ldrh	r3, [r3, #0]
 800b5e8:	0a1b      	lsrs	r3, r3, #8
 800b5ea:	b29b      	uxth	r3, r3
 800b5ec:	b2db      	uxtb	r3, r3
 800b5ee:	0018      	movs	r0, r3
 800b5f0:	f7ff fed0 	bl	800b394 <EPD_1IN54_V2_SendData>
}
 800b5f4:	46c0      	nop			@ (mov r8, r8)
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	b002      	add	sp, #8
 800b5fa:	bd80      	pop	{r7, pc}

0800b5fc <EPD_1IN54_V2_Init>:
/******************************************************************************
function :	Initialize the e-Paper register
parameter:
******************************************************************************/
void EPD_1IN54_V2_Init(void)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	af00      	add	r7, sp, #0
    EPD_1IN54_V2_Reset();
 800b600:	f7ff fe93 	bl	800b32a <EPD_1IN54_V2_Reset>

#if (USE_TIME_PROFILING == 1)
    uint32_t startTick = DWT->CYCCNT;
#endif /* USE_TIME_PROFILING */
    EPD_1IN54_V2_ReadBusy();
 800b604:	f7ff fee4 	bl	800b3d0 <EPD_1IN54_V2_ReadBusy>
#if (USE_TIME_PROFILING == 1)
    uint32_t tmp = DWT->CYCCNT - startTick;
    printf("####  EPD_1IN54_V2_Init-1: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */

    EPD_1IN54_V2_SendCommand(0x12); // SWRESET
 800b608:	2012      	movs	r0, #18
 800b60a:	f7ff fea5 	bl	800b358 <EPD_1IN54_V2_SendCommand>

#if (USE_TIME_PROFILING == 1)
    startTick = DWT->CYCCNT;
#endif /* USE_TIME_PROFILING */
    EPD_1IN54_V2_ReadBusy();
 800b60e:	f7ff fedf 	bl	800b3d0 <EPD_1IN54_V2_ReadBusy>
#if (USE_TIME_PROFILING == 1)
    tmp = DWT->CYCCNT - startTick;
    printf("####  EPD_1IN54_V2_Init-2: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */

    EPD_1IN54_V2_SendCommand(0x01); // Driver output control
 800b612:	2001      	movs	r0, #1
 800b614:	f7ff fea0 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0xC7);
 800b618:	20c7      	movs	r0, #199	@ 0xc7
 800b61a:	f7ff febb 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b61e:	2000      	movs	r0, #0
 800b620:	f7ff feb8 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x01);
 800b624:	2001      	movs	r0, #1
 800b626:	f7ff feb5 	bl	800b394 <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x11); // data entry mode
 800b62a:	2011      	movs	r0, #17
 800b62c:	f7ff fe94 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0x01);
 800b630:	2001      	movs	r0, #1
 800b632:	f7ff feaf 	bl	800b394 <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SetWindows(0, EPD_1IN54_V2_HEIGHT - 1, EPD_1IN54_V2_WIDTH - 1, 0);
 800b636:	2300      	movs	r3, #0
 800b638:	22c7      	movs	r2, #199	@ 0xc7
 800b63a:	21c7      	movs	r1, #199	@ 0xc7
 800b63c:	2000      	movs	r0, #0
 800b63e:	f7ff ff6d 	bl	800b51c <EPD_1IN54_V2_SetWindows>

    EPD_1IN54_V2_SendCommand(0x3C); // BorderWavefrom
 800b642:	203c      	movs	r0, #60	@ 0x3c
 800b644:	f7ff fe88 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0x01);
 800b648:	2001      	movs	r0, #1
 800b64a:	f7ff fea3 	bl	800b394 <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x18);
 800b64e:	2018      	movs	r0, #24
 800b650:	f7ff fe82 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0x80);
 800b654:	2080      	movs	r0, #128	@ 0x80
 800b656:	f7ff fe9d 	bl	800b394 <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x22); // Load Temperature and waveform setting.
 800b65a:	2022      	movs	r0, #34	@ 0x22
 800b65c:	f7ff fe7c 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0XB1);
 800b660:	20b1      	movs	r0, #177	@ 0xb1
 800b662:	f7ff fe97 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendCommand(0x20);
 800b666:	2020      	movs	r0, #32
 800b668:	f7ff fe76 	bl	800b358 <EPD_1IN54_V2_SendCommand>

    EPD_1IN54_V2_SetCursor(0, EPD_1IN54_V2_HEIGHT - 1);
 800b66c:	21c7      	movs	r1, #199	@ 0xc7
 800b66e:	2000      	movs	r0, #0
 800b670:	f7ff ff9d 	bl	800b5ae <EPD_1IN54_V2_SetCursor>

#if (USE_TIME_PROFILING == 1)
    startTick = DWT->CYCCNT;
#endif /* USE_TIME_PROFILING */
    EPD_1IN54_V2_ReadBusy();
 800b674:	f7ff feac 	bl	800b3d0 <EPD_1IN54_V2_ReadBusy>
#if (USE_TIME_PROFILING == 1)
    tmp = DWT->CYCCNT - startTick;
    printf("####  EPD_1IN54_V2_Init-3: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */

    EPD_1IN54_V2_SetLut(WF_Full_1IN54);
 800b678:	4b03      	ldr	r3, [pc, #12]	@ (800b688 <EPD_1IN54_V2_Init+0x8c>)
 800b67a:	0018      	movs	r0, r3
 800b67c:	f7ff ff12 	bl	800b4a4 <EPD_1IN54_V2_SetLut>
}
 800b680:	46c0      	nop			@ (mov r8, r8)
 800b682:	46bd      	mov	sp, r7
 800b684:	bd80      	pop	{r7, pc}
 800b686:	46c0      	nop			@ (mov r8, r8)
 800b688:	20000010 	.word	0x20000010

0800b68c <EPD_1IN54_V2_Init_Partial>:
/******************************************************************************
function :	Initialize the e-Paper register (Partial display)
parameter:
******************************************************************************/
void EPD_1IN54_V2_Init_Partial(void)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	af00      	add	r7, sp, #0
    EPD_1IN54_V2_Reset();
 800b690:	f7ff fe4b 	bl	800b32a <EPD_1IN54_V2_Reset>

#if (USE_TIME_PROFILING == 1)
    uint32_t startTick = DWT->CYCCNT;
#endif /* USE_TIME_PROFILING */
    EPD_1IN54_V2_ReadBusy();
 800b694:	f7ff fe9c 	bl	800b3d0 <EPD_1IN54_V2_ReadBusy>
#if (USE_TIME_PROFILING == 1)
    uint32_t tmp = DWT->CYCCNT - startTick;
    printf("####  EPD_1IN54_V2_Init_Partial-1: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */

    EPD_1IN54_V2_SetLut(WF_PARTIAL_1IN54_0);
 800b698:	4b1c      	ldr	r3, [pc, #112]	@ (800b70c <EPD_1IN54_V2_Init_Partial+0x80>)
 800b69a:	0018      	movs	r0, r3
 800b69c:	f7ff ff02 	bl	800b4a4 <EPD_1IN54_V2_SetLut>
    EPD_1IN54_V2_SendCommand(0x37);
 800b6a0:	2037      	movs	r0, #55	@ 0x37
 800b6a2:	f7ff fe59 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0x00);
 800b6a6:	2000      	movs	r0, #0
 800b6a8:	f7ff fe74 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b6ac:	2000      	movs	r0, #0
 800b6ae:	f7ff fe71 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b6b2:	2000      	movs	r0, #0
 800b6b4:	f7ff fe6e 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b6b8:	2000      	movs	r0, #0
 800b6ba:	f7ff fe6b 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b6be:	2000      	movs	r0, #0
 800b6c0:	f7ff fe68 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x40);
 800b6c4:	2040      	movs	r0, #64	@ 0x40
 800b6c6:	f7ff fe65 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b6ca:	2000      	movs	r0, #0
 800b6cc:	f7ff fe62 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b6d0:	2000      	movs	r0, #0
 800b6d2:	f7ff fe5f 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b6d6:	2000      	movs	r0, #0
 800b6d8:	f7ff fe5c 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendData(0x00);
 800b6dc:	2000      	movs	r0, #0
 800b6de:	f7ff fe59 	bl	800b394 <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x3C); // BorderWavefrom
 800b6e2:	203c      	movs	r0, #60	@ 0x3c
 800b6e4:	f7ff fe38 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0x80);
 800b6e8:	2080      	movs	r0, #128	@ 0x80
 800b6ea:	f7ff fe53 	bl	800b394 <EPD_1IN54_V2_SendData>

    EPD_1IN54_V2_SendCommand(0x22);
 800b6ee:	2022      	movs	r0, #34	@ 0x22
 800b6f0:	f7ff fe32 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0xc0);
 800b6f4:	20c0      	movs	r0, #192	@ 0xc0
 800b6f6:	f7ff fe4d 	bl	800b394 <EPD_1IN54_V2_SendData>
    EPD_1IN54_V2_SendCommand(0x20);
 800b6fa:	2020      	movs	r0, #32
 800b6fc:	f7ff fe2c 	bl	800b358 <EPD_1IN54_V2_SendCommand>

#if (USE_TIME_PROFILING == 1)
    startTick = DWT->CYCCNT;
#endif /* USE_TIME_PROFILING */
    EPD_1IN54_V2_ReadBusy();
 800b700:	f7ff fe66 	bl	800b3d0 <EPD_1IN54_V2_ReadBusy>
#if (USE_TIME_PROFILING == 1)
    tmp = DWT->CYCCNT - startTick;
    printf("###  EPD_1IN54_V2_Init_Partial-2: %d\n", (int)(tmp * 0.0000625));
#endif /* USE_TIME_PROFILING */
}
 800b704:	46c0      	nop			@ (mov r8, r8)
 800b706:	46bd      	mov	sp, r7
 800b708:	bd80      	pop	{r7, pc}
 800b70a:	46c0      	nop			@ (mov r8, r8)
 800b70c:	200000b0 	.word	0x200000b0

0800b710 <EPD_1IN54_V2_Display>:
/******************************************************************************
function :	Sends the image buffer in RAM to e-Paper and displays
parameter:
******************************************************************************/
void EPD_1IN54_V2_Display(UBYTE *Image)
{
 800b710:	b590      	push	{r4, r7, lr}
 800b712:	b087      	sub	sp, #28
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
    UWORD Width, Height;
    Width = (EPD_1IN54_V2_WIDTH % 8 == 0) ? (EPD_1IN54_V2_WIDTH / 8) : (EPD_1IN54_V2_WIDTH / 8 + 1);
 800b718:	2312      	movs	r3, #18
 800b71a:	18fb      	adds	r3, r7, r3
 800b71c:	2219      	movs	r2, #25
 800b71e:	801a      	strh	r2, [r3, #0]
    Height = EPD_1IN54_V2_HEIGHT;
 800b720:	2310      	movs	r3, #16
 800b722:	18fb      	adds	r3, r7, r3
 800b724:	22c8      	movs	r2, #200	@ 0xc8
 800b726:	801a      	strh	r2, [r3, #0]

    UDOUBLE Addr = 0;
 800b728:	2300      	movs	r3, #0
 800b72a:	60fb      	str	r3, [r7, #12]
    EPD_1IN54_V2_SendCommand(0x24);
 800b72c:	2024      	movs	r0, #36	@ 0x24
 800b72e:	f7ff fe13 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    for (UWORD j = 0; j < Height; j++)
 800b732:	2316      	movs	r3, #22
 800b734:	18fb      	adds	r3, r7, r3
 800b736:	2200      	movs	r2, #0
 800b738:	801a      	strh	r2, [r3, #0]
 800b73a:	e02a      	b.n	800b792 <EPD_1IN54_V2_Display+0x82>
    {
        for (UWORD i = 0; i < Width; i++)
 800b73c:	2314      	movs	r3, #20
 800b73e:	18fb      	adds	r3, r7, r3
 800b740:	2200      	movs	r2, #0
 800b742:	801a      	strh	r2, [r3, #0]
 800b744:	e017      	b.n	800b776 <EPD_1IN54_V2_Display+0x66>
        {
            Addr = i + j * Width;
 800b746:	2414      	movs	r4, #20
 800b748:	193b      	adds	r3, r7, r4
 800b74a:	881a      	ldrh	r2, [r3, #0]
 800b74c:	2316      	movs	r3, #22
 800b74e:	18fb      	adds	r3, r7, r3
 800b750:	881b      	ldrh	r3, [r3, #0]
 800b752:	2112      	movs	r1, #18
 800b754:	1879      	adds	r1, r7, r1
 800b756:	8809      	ldrh	r1, [r1, #0]
 800b758:	434b      	muls	r3, r1
 800b75a:	18d3      	adds	r3, r2, r3
 800b75c:	60fb      	str	r3, [r7, #12]
            EPD_1IN54_V2_SendData(Image[Addr]);
 800b75e:	687a      	ldr	r2, [r7, #4]
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	18d3      	adds	r3, r2, r3
 800b764:	781b      	ldrb	r3, [r3, #0]
 800b766:	0018      	movs	r0, r3
 800b768:	f7ff fe14 	bl	800b394 <EPD_1IN54_V2_SendData>
        for (UWORD i = 0; i < Width; i++)
 800b76c:	193b      	adds	r3, r7, r4
 800b76e:	881a      	ldrh	r2, [r3, #0]
 800b770:	193b      	adds	r3, r7, r4
 800b772:	3201      	adds	r2, #1
 800b774:	801a      	strh	r2, [r3, #0]
 800b776:	2314      	movs	r3, #20
 800b778:	18fa      	adds	r2, r7, r3
 800b77a:	2312      	movs	r3, #18
 800b77c:	18fb      	adds	r3, r7, r3
 800b77e:	8812      	ldrh	r2, [r2, #0]
 800b780:	881b      	ldrh	r3, [r3, #0]
 800b782:	429a      	cmp	r2, r3
 800b784:	d3df      	bcc.n	800b746 <EPD_1IN54_V2_Display+0x36>
    for (UWORD j = 0; j < Height; j++)
 800b786:	2116      	movs	r1, #22
 800b788:	187b      	adds	r3, r7, r1
 800b78a:	881a      	ldrh	r2, [r3, #0]
 800b78c:	187b      	adds	r3, r7, r1
 800b78e:	3201      	adds	r2, #1
 800b790:	801a      	strh	r2, [r3, #0]
 800b792:	2316      	movs	r3, #22
 800b794:	18fa      	adds	r2, r7, r3
 800b796:	2310      	movs	r3, #16
 800b798:	18fb      	adds	r3, r7, r3
 800b79a:	8812      	ldrh	r2, [r2, #0]
 800b79c:	881b      	ldrh	r3, [r3, #0]
 800b79e:	429a      	cmp	r2, r3
 800b7a0:	d3cc      	bcc.n	800b73c <EPD_1IN54_V2_Display+0x2c>
        }
    }
    EPD_1IN54_V2_TurnOnDisplay();
 800b7a2:	f7ff fe3b 	bl	800b41c <EPD_1IN54_V2_TurnOnDisplay>
}
 800b7a6:	46c0      	nop			@ (mov r8, r8)
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	b007      	add	sp, #28
 800b7ac:	bd90      	pop	{r4, r7, pc}

0800b7ae <EPD_1IN54_V2_DisplayPartBaseImage>:
function :	 The image of the previous frame must be uploaded, otherwise the
                 first few seconds will display an exception.
parameter:
******************************************************************************/
void EPD_1IN54_V2_DisplayPartBaseImage(UBYTE *Image)
{
 800b7ae:	b590      	push	{r4, r7, lr}
 800b7b0:	b087      	sub	sp, #28
 800b7b2:	af00      	add	r7, sp, #0
 800b7b4:	6078      	str	r0, [r7, #4]
    UWORD Width, Height;
    Width = (EPD_1IN54_V2_WIDTH % 8 == 0) ? (EPD_1IN54_V2_WIDTH / 8) : (EPD_1IN54_V2_WIDTH / 8 + 1);
 800b7b6:	230e      	movs	r3, #14
 800b7b8:	18fb      	adds	r3, r7, r3
 800b7ba:	2219      	movs	r2, #25
 800b7bc:	801a      	strh	r2, [r3, #0]
    Height = EPD_1IN54_V2_HEIGHT;
 800b7be:	230c      	movs	r3, #12
 800b7c0:	18fb      	adds	r3, r7, r3
 800b7c2:	22c8      	movs	r2, #200	@ 0xc8
 800b7c4:	801a      	strh	r2, [r3, #0]

    UDOUBLE Addr = 0;
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	60bb      	str	r3, [r7, #8]
    EPD_1IN54_V2_SendCommand(0x24);
 800b7ca:	2024      	movs	r0, #36	@ 0x24
 800b7cc:	f7ff fdc4 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    for (UWORD j = 0; j < Height; j++)
 800b7d0:	2316      	movs	r3, #22
 800b7d2:	18fb      	adds	r3, r7, r3
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	801a      	strh	r2, [r3, #0]
 800b7d8:	e02a      	b.n	800b830 <EPD_1IN54_V2_DisplayPartBaseImage+0x82>
    {
        for (UWORD i = 0; i < Width; i++)
 800b7da:	2314      	movs	r3, #20
 800b7dc:	18fb      	adds	r3, r7, r3
 800b7de:	2200      	movs	r2, #0
 800b7e0:	801a      	strh	r2, [r3, #0]
 800b7e2:	e017      	b.n	800b814 <EPD_1IN54_V2_DisplayPartBaseImage+0x66>
        {
            Addr = i + j * Width;
 800b7e4:	2414      	movs	r4, #20
 800b7e6:	193b      	adds	r3, r7, r4
 800b7e8:	881a      	ldrh	r2, [r3, #0]
 800b7ea:	2316      	movs	r3, #22
 800b7ec:	18fb      	adds	r3, r7, r3
 800b7ee:	881b      	ldrh	r3, [r3, #0]
 800b7f0:	210e      	movs	r1, #14
 800b7f2:	1879      	adds	r1, r7, r1
 800b7f4:	8809      	ldrh	r1, [r1, #0]
 800b7f6:	434b      	muls	r3, r1
 800b7f8:	18d3      	adds	r3, r2, r3
 800b7fa:	60bb      	str	r3, [r7, #8]
            EPD_1IN54_V2_SendData(Image[Addr]);
 800b7fc:	687a      	ldr	r2, [r7, #4]
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	18d3      	adds	r3, r2, r3
 800b802:	781b      	ldrb	r3, [r3, #0]
 800b804:	0018      	movs	r0, r3
 800b806:	f7ff fdc5 	bl	800b394 <EPD_1IN54_V2_SendData>
        for (UWORD i = 0; i < Width; i++)
 800b80a:	193b      	adds	r3, r7, r4
 800b80c:	881a      	ldrh	r2, [r3, #0]
 800b80e:	193b      	adds	r3, r7, r4
 800b810:	3201      	adds	r2, #1
 800b812:	801a      	strh	r2, [r3, #0]
 800b814:	2314      	movs	r3, #20
 800b816:	18fa      	adds	r2, r7, r3
 800b818:	230e      	movs	r3, #14
 800b81a:	18fb      	adds	r3, r7, r3
 800b81c:	8812      	ldrh	r2, [r2, #0]
 800b81e:	881b      	ldrh	r3, [r3, #0]
 800b820:	429a      	cmp	r2, r3
 800b822:	d3df      	bcc.n	800b7e4 <EPD_1IN54_V2_DisplayPartBaseImage+0x36>
    for (UWORD j = 0; j < Height; j++)
 800b824:	2116      	movs	r1, #22
 800b826:	187b      	adds	r3, r7, r1
 800b828:	881a      	ldrh	r2, [r3, #0]
 800b82a:	187b      	adds	r3, r7, r1
 800b82c:	3201      	adds	r2, #1
 800b82e:	801a      	strh	r2, [r3, #0]
 800b830:	2316      	movs	r3, #22
 800b832:	18fa      	adds	r2, r7, r3
 800b834:	230c      	movs	r3, #12
 800b836:	18fb      	adds	r3, r7, r3
 800b838:	8812      	ldrh	r2, [r2, #0]
 800b83a:	881b      	ldrh	r3, [r3, #0]
 800b83c:	429a      	cmp	r2, r3
 800b83e:	d3cc      	bcc.n	800b7da <EPD_1IN54_V2_DisplayPartBaseImage+0x2c>
        }
    }
    EPD_1IN54_V2_SendCommand(0x26);
 800b840:	2026      	movs	r0, #38	@ 0x26
 800b842:	f7ff fd89 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    for (UWORD j = 0; j < Height; j++)
 800b846:	2312      	movs	r3, #18
 800b848:	18fb      	adds	r3, r7, r3
 800b84a:	2200      	movs	r2, #0
 800b84c:	801a      	strh	r2, [r3, #0]
 800b84e:	e02a      	b.n	800b8a6 <EPD_1IN54_V2_DisplayPartBaseImage+0xf8>
    {
        for (UWORD i = 0; i < Width; i++)
 800b850:	2310      	movs	r3, #16
 800b852:	18fb      	adds	r3, r7, r3
 800b854:	2200      	movs	r2, #0
 800b856:	801a      	strh	r2, [r3, #0]
 800b858:	e017      	b.n	800b88a <EPD_1IN54_V2_DisplayPartBaseImage+0xdc>
        {
            Addr = i + j * Width;
 800b85a:	2410      	movs	r4, #16
 800b85c:	193b      	adds	r3, r7, r4
 800b85e:	881a      	ldrh	r2, [r3, #0]
 800b860:	2312      	movs	r3, #18
 800b862:	18fb      	adds	r3, r7, r3
 800b864:	881b      	ldrh	r3, [r3, #0]
 800b866:	210e      	movs	r1, #14
 800b868:	1879      	adds	r1, r7, r1
 800b86a:	8809      	ldrh	r1, [r1, #0]
 800b86c:	434b      	muls	r3, r1
 800b86e:	18d3      	adds	r3, r2, r3
 800b870:	60bb      	str	r3, [r7, #8]
            EPD_1IN54_V2_SendData(Image[Addr]);
 800b872:	687a      	ldr	r2, [r7, #4]
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	18d3      	adds	r3, r2, r3
 800b878:	781b      	ldrb	r3, [r3, #0]
 800b87a:	0018      	movs	r0, r3
 800b87c:	f7ff fd8a 	bl	800b394 <EPD_1IN54_V2_SendData>
        for (UWORD i = 0; i < Width; i++)
 800b880:	193b      	adds	r3, r7, r4
 800b882:	881a      	ldrh	r2, [r3, #0]
 800b884:	193b      	adds	r3, r7, r4
 800b886:	3201      	adds	r2, #1
 800b888:	801a      	strh	r2, [r3, #0]
 800b88a:	2310      	movs	r3, #16
 800b88c:	18fa      	adds	r2, r7, r3
 800b88e:	230e      	movs	r3, #14
 800b890:	18fb      	adds	r3, r7, r3
 800b892:	8812      	ldrh	r2, [r2, #0]
 800b894:	881b      	ldrh	r3, [r3, #0]
 800b896:	429a      	cmp	r2, r3
 800b898:	d3df      	bcc.n	800b85a <EPD_1IN54_V2_DisplayPartBaseImage+0xac>
    for (UWORD j = 0; j < Height; j++)
 800b89a:	2112      	movs	r1, #18
 800b89c:	187b      	adds	r3, r7, r1
 800b89e:	881a      	ldrh	r2, [r3, #0]
 800b8a0:	187b      	adds	r3, r7, r1
 800b8a2:	3201      	adds	r2, #1
 800b8a4:	801a      	strh	r2, [r3, #0]
 800b8a6:	2312      	movs	r3, #18
 800b8a8:	18fa      	adds	r2, r7, r3
 800b8aa:	230c      	movs	r3, #12
 800b8ac:	18fb      	adds	r3, r7, r3
 800b8ae:	8812      	ldrh	r2, [r2, #0]
 800b8b0:	881b      	ldrh	r3, [r3, #0]
 800b8b2:	429a      	cmp	r2, r3
 800b8b4:	d3cc      	bcc.n	800b850 <EPD_1IN54_V2_DisplayPartBaseImage+0xa2>
        }
    }
    EPD_1IN54_V2_TurnOnDisplayPart();
 800b8b6:	f7ff fdc1 	bl	800b43c <EPD_1IN54_V2_TurnOnDisplayPart>
}
 800b8ba:	46c0      	nop			@ (mov r8, r8)
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	b007      	add	sp, #28
 800b8c0:	bd90      	pop	{r4, r7, pc}

0800b8c2 <EPD_1IN54_V2_DisplayPart>:
/******************************************************************************
function :	Sends the image buffer in RAM to e-Paper and displays
parameter:
******************************************************************************/
void EPD_1IN54_V2_DisplayPart(UBYTE *Image)
{
 800b8c2:	b590      	push	{r4, r7, lr}
 800b8c4:	b087      	sub	sp, #28
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	6078      	str	r0, [r7, #4]
    UWORD Width, Height;
    Width = (EPD_1IN54_V2_WIDTH % 8 == 0) ? (EPD_1IN54_V2_WIDTH / 8) : (EPD_1IN54_V2_WIDTH / 8 + 1);
 800b8ca:	2312      	movs	r3, #18
 800b8cc:	18fb      	adds	r3, r7, r3
 800b8ce:	2219      	movs	r2, #25
 800b8d0:	801a      	strh	r2, [r3, #0]
    Height = EPD_1IN54_V2_HEIGHT;
 800b8d2:	2310      	movs	r3, #16
 800b8d4:	18fb      	adds	r3, r7, r3
 800b8d6:	22c8      	movs	r2, #200	@ 0xc8
 800b8d8:	801a      	strh	r2, [r3, #0]

    UDOUBLE Addr = 0;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	60fb      	str	r3, [r7, #12]
    EPD_1IN54_V2_SendCommand(0x24);
 800b8de:	2024      	movs	r0, #36	@ 0x24
 800b8e0:	f7ff fd3a 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    for (UWORD j = 0; j < Height; j++)
 800b8e4:	2316      	movs	r3, #22
 800b8e6:	18fb      	adds	r3, r7, r3
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	801a      	strh	r2, [r3, #0]
 800b8ec:	e02a      	b.n	800b944 <EPD_1IN54_V2_DisplayPart+0x82>
    {
        for (UWORD i = 0; i < Width; i++)
 800b8ee:	2314      	movs	r3, #20
 800b8f0:	18fb      	adds	r3, r7, r3
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	801a      	strh	r2, [r3, #0]
 800b8f6:	e017      	b.n	800b928 <EPD_1IN54_V2_DisplayPart+0x66>
        {
            Addr = i + j * Width;
 800b8f8:	2414      	movs	r4, #20
 800b8fa:	193b      	adds	r3, r7, r4
 800b8fc:	881a      	ldrh	r2, [r3, #0]
 800b8fe:	2316      	movs	r3, #22
 800b900:	18fb      	adds	r3, r7, r3
 800b902:	881b      	ldrh	r3, [r3, #0]
 800b904:	2112      	movs	r1, #18
 800b906:	1879      	adds	r1, r7, r1
 800b908:	8809      	ldrh	r1, [r1, #0]
 800b90a:	434b      	muls	r3, r1
 800b90c:	18d3      	adds	r3, r2, r3
 800b90e:	60fb      	str	r3, [r7, #12]
            EPD_1IN54_V2_SendData(Image[Addr]);
 800b910:	687a      	ldr	r2, [r7, #4]
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	18d3      	adds	r3, r2, r3
 800b916:	781b      	ldrb	r3, [r3, #0]
 800b918:	0018      	movs	r0, r3
 800b91a:	f7ff fd3b 	bl	800b394 <EPD_1IN54_V2_SendData>
        for (UWORD i = 0; i < Width; i++)
 800b91e:	193b      	adds	r3, r7, r4
 800b920:	881a      	ldrh	r2, [r3, #0]
 800b922:	193b      	adds	r3, r7, r4
 800b924:	3201      	adds	r2, #1
 800b926:	801a      	strh	r2, [r3, #0]
 800b928:	2314      	movs	r3, #20
 800b92a:	18fa      	adds	r2, r7, r3
 800b92c:	2312      	movs	r3, #18
 800b92e:	18fb      	adds	r3, r7, r3
 800b930:	8812      	ldrh	r2, [r2, #0]
 800b932:	881b      	ldrh	r3, [r3, #0]
 800b934:	429a      	cmp	r2, r3
 800b936:	d3df      	bcc.n	800b8f8 <EPD_1IN54_V2_DisplayPart+0x36>
    for (UWORD j = 0; j < Height; j++)
 800b938:	2116      	movs	r1, #22
 800b93a:	187b      	adds	r3, r7, r1
 800b93c:	881a      	ldrh	r2, [r3, #0]
 800b93e:	187b      	adds	r3, r7, r1
 800b940:	3201      	adds	r2, #1
 800b942:	801a      	strh	r2, [r3, #0]
 800b944:	2316      	movs	r3, #22
 800b946:	18fa      	adds	r2, r7, r3
 800b948:	2310      	movs	r3, #16
 800b94a:	18fb      	adds	r3, r7, r3
 800b94c:	8812      	ldrh	r2, [r2, #0]
 800b94e:	881b      	ldrh	r3, [r3, #0]
 800b950:	429a      	cmp	r2, r3
 800b952:	d3cc      	bcc.n	800b8ee <EPD_1IN54_V2_DisplayPart+0x2c>
        }
    }

    EPD_1IN54_V2_TurnOnDisplayPart();
 800b954:	f7ff fd72 	bl	800b43c <EPD_1IN54_V2_TurnOnDisplayPart>
}
 800b958:	46c0      	nop			@ (mov r8, r8)
 800b95a:	46bd      	mov	sp, r7
 800b95c:	b007      	add	sp, #28
 800b95e:	bd90      	pop	{r4, r7, pc}

0800b960 <EPD_1IN54_V2_Sleep>:
/******************************************************************************
function :	Enter sleep mode
parameter:
******************************************************************************/
void EPD_1IN54_V2_Sleep(void)
{
 800b960:	b580      	push	{r7, lr}
 800b962:	af00      	add	r7, sp, #0
    EPD_1IN54_V2_SendCommand(0x10); // enter deep sleep
 800b964:	2010      	movs	r0, #16
 800b966:	f7ff fcf7 	bl	800b358 <EPD_1IN54_V2_SendCommand>
    EPD_1IN54_V2_SendData(0x01);
 800b96a:	2001      	movs	r0, #1
 800b96c:	f7ff fd12 	bl	800b394 <EPD_1IN54_V2_SendData>
    //    DEV_Delay_ms(100);
}
 800b970:	46c0      	nop			@ (mov r8, r8)
 800b972:	46bd      	mov	sp, r7
 800b974:	bd80      	pop	{r7, pc}
	...

0800b978 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UBYTE *image, UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 800b978:	b5b0      	push	{r4, r5, r7, lr}
 800b97a:	b084      	sub	sp, #16
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	60f8      	str	r0, [r7, #12]
 800b980:	000c      	movs	r4, r1
 800b982:	0010      	movs	r0, r2
 800b984:	0019      	movs	r1, r3
 800b986:	250a      	movs	r5, #10
 800b988:	197b      	adds	r3, r7, r5
 800b98a:	1c22      	adds	r2, r4, #0
 800b98c:	801a      	strh	r2, [r3, #0]
 800b98e:	2408      	movs	r4, #8
 800b990:	193b      	adds	r3, r7, r4
 800b992:	1c02      	adds	r2, r0, #0
 800b994:	801a      	strh	r2, [r3, #0]
 800b996:	1dbb      	adds	r3, r7, #6
 800b998:	1c0a      	adds	r2, r1, #0
 800b99a:	801a      	strh	r2, [r3, #0]
    Paint.Image = NULL;
 800b99c:	4b2c      	ldr	r3, [pc, #176]	@ (800ba50 <Paint_NewImage+0xd8>)
 800b99e:	2200      	movs	r2, #0
 800b9a0:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 800b9a2:	4b2b      	ldr	r3, [pc, #172]	@ (800ba50 <Paint_NewImage+0xd8>)
 800b9a4:	68fa      	ldr	r2, [r7, #12]
 800b9a6:	601a      	str	r2, [r3, #0]

    Paint.WidthMemory = Width;
 800b9a8:	4b29      	ldr	r3, [pc, #164]	@ (800ba50 <Paint_NewImage+0xd8>)
 800b9aa:	0029      	movs	r1, r5
 800b9ac:	187a      	adds	r2, r7, r1
 800b9ae:	8812      	ldrh	r2, [r2, #0]
 800b9b0:	811a      	strh	r2, [r3, #8]
    Paint.HeightMemory = Height;
 800b9b2:	4b27      	ldr	r3, [pc, #156]	@ (800ba50 <Paint_NewImage+0xd8>)
 800b9b4:	193a      	adds	r2, r7, r4
 800b9b6:	8812      	ldrh	r2, [r2, #0]
 800b9b8:	815a      	strh	r2, [r3, #10]
    Paint.Color = Color;
 800b9ba:	4a25      	ldr	r2, [pc, #148]	@ (800ba50 <Paint_NewImage+0xd8>)
 800b9bc:	2320      	movs	r3, #32
 800b9be:	18fb      	adds	r3, r7, r3
 800b9c0:	881b      	ldrh	r3, [r3, #0]
 800b9c2:	8193      	strh	r3, [r2, #12]
    Paint.Scale = 2;
 800b9c4:	4b22      	ldr	r3, [pc, #136]	@ (800ba50 <Paint_NewImage+0xd8>)
 800b9c6:	2202      	movs	r2, #2
 800b9c8:	82da      	strh	r2, [r3, #22]

    Paint.WidthByte = (Width % 8 == 0) ? (Width / 8) : (Width / 8 + 1);
 800b9ca:	187b      	adds	r3, r7, r1
 800b9cc:	881b      	ldrh	r3, [r3, #0]
 800b9ce:	2207      	movs	r2, #7
 800b9d0:	4013      	ands	r3, r2
 800b9d2:	b29b      	uxth	r3, r3
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d104      	bne.n	800b9e2 <Paint_NewImage+0x6a>
 800b9d8:	187b      	adds	r3, r7, r1
 800b9da:	881b      	ldrh	r3, [r3, #0]
 800b9dc:	08db      	lsrs	r3, r3, #3
 800b9de:	b29b      	uxth	r3, r3
 800b9e0:	e006      	b.n	800b9f0 <Paint_NewImage+0x78>
 800b9e2:	230a      	movs	r3, #10
 800b9e4:	18fb      	adds	r3, r7, r3
 800b9e6:	881b      	ldrh	r3, [r3, #0]
 800b9e8:	08db      	lsrs	r3, r3, #3
 800b9ea:	b29b      	uxth	r3, r3
 800b9ec:	3301      	adds	r3, #1
 800b9ee:	b29b      	uxth	r3, r3
 800b9f0:	4a17      	ldr	r2, [pc, #92]	@ (800ba50 <Paint_NewImage+0xd8>)
 800b9f2:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;
 800b9f4:	4b16      	ldr	r3, [pc, #88]	@ (800ba50 <Paint_NewImage+0xd8>)
 800b9f6:	2208      	movs	r2, #8
 800b9f8:	18ba      	adds	r2, r7, r2
 800b9fa:	8812      	ldrh	r2, [r2, #0]
 800b9fc:	829a      	strh	r2, [r3, #20]
    //    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
    //    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);

    Paint.Rotate = Rotate;
 800b9fe:	4b14      	ldr	r3, [pc, #80]	@ (800ba50 <Paint_NewImage+0xd8>)
 800ba00:	1dba      	adds	r2, r7, #6
 800ba02:	8812      	ldrh	r2, [r2, #0]
 800ba04:	81da      	strh	r2, [r3, #14]
    Paint.Mirror = MIRROR_NONE;
 800ba06:	4b12      	ldr	r3, [pc, #72]	@ (800ba50 <Paint_NewImage+0xd8>)
 800ba08:	2200      	movs	r2, #0
 800ba0a:	821a      	strh	r2, [r3, #16]

    if (Rotate == ROTATE_0 || Rotate == ROTATE_180)
 800ba0c:	1dbb      	adds	r3, r7, #6
 800ba0e:	881b      	ldrh	r3, [r3, #0]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d003      	beq.n	800ba1c <Paint_NewImage+0xa4>
 800ba14:	1dbb      	adds	r3, r7, #6
 800ba16:	881b      	ldrh	r3, [r3, #0]
 800ba18:	2bb4      	cmp	r3, #180	@ 0xb4
 800ba1a:	d10a      	bne.n	800ba32 <Paint_NewImage+0xba>
    {
        Paint.Width = Width;
 800ba1c:	4b0c      	ldr	r3, [pc, #48]	@ (800ba50 <Paint_NewImage+0xd8>)
 800ba1e:	220a      	movs	r2, #10
 800ba20:	18ba      	adds	r2, r7, r2
 800ba22:	8812      	ldrh	r2, [r2, #0]
 800ba24:	809a      	strh	r2, [r3, #4]
        Paint.Height = Height;
 800ba26:	4b0a      	ldr	r3, [pc, #40]	@ (800ba50 <Paint_NewImage+0xd8>)
 800ba28:	2208      	movs	r2, #8
 800ba2a:	18ba      	adds	r2, r7, r2
 800ba2c:	8812      	ldrh	r2, [r2, #0]
 800ba2e:	80da      	strh	r2, [r3, #6]
 800ba30:	e00a      	b.n	800ba48 <Paint_NewImage+0xd0>
    }
    else
    {
        Paint.Width = Height;
 800ba32:	4b07      	ldr	r3, [pc, #28]	@ (800ba50 <Paint_NewImage+0xd8>)
 800ba34:	2208      	movs	r2, #8
 800ba36:	18ba      	adds	r2, r7, r2
 800ba38:	8812      	ldrh	r2, [r2, #0]
 800ba3a:	809a      	strh	r2, [r3, #4]
        Paint.Height = Width;
 800ba3c:	4b04      	ldr	r3, [pc, #16]	@ (800ba50 <Paint_NewImage+0xd8>)
 800ba3e:	220a      	movs	r2, #10
 800ba40:	18ba      	adds	r2, r7, r2
 800ba42:	8812      	ldrh	r2, [r2, #0]
 800ba44:	80da      	strh	r2, [r3, #6]
    }
}
 800ba46:	46c0      	nop			@ (mov r8, r8)
 800ba48:	46c0      	nop			@ (mov r8, r8)
 800ba4a:	46bd      	mov	sp, r7
 800ba4c:	b004      	add	sp, #16
 800ba4e:	bdb0      	pop	{r4, r5, r7, pc}
 800ba50:	200005b0 	.word	0x200005b0

0800ba54 <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(UBYTE *image)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b082      	sub	sp, #8
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 800ba5c:	4b03      	ldr	r3, [pc, #12]	@ (800ba6c <Paint_SelectImage+0x18>)
 800ba5e:	687a      	ldr	r2, [r7, #4]
 800ba60:	601a      	str	r2, [r3, #0]
}
 800ba62:	46c0      	nop			@ (mov r8, r8)
 800ba64:	46bd      	mov	sp, r7
 800ba66:	b002      	add	sp, #8
 800ba68:	bd80      	pop	{r7, pc}
 800ba6a:	46c0      	nop			@ (mov r8, r8)
 800ba6c:	200005b0 	.word	0x200005b0

0800ba70 <Paint_SetPixel>:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 800ba70:	b590      	push	{r4, r7, lr}
 800ba72:	b08b      	sub	sp, #44	@ 0x2c
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	0004      	movs	r4, r0
 800ba78:	0008      	movs	r0, r1
 800ba7a:	0011      	movs	r1, r2
 800ba7c:	1dbb      	adds	r3, r7, #6
 800ba7e:	1c22      	adds	r2, r4, #0
 800ba80:	801a      	strh	r2, [r3, #0]
 800ba82:	1d3b      	adds	r3, r7, #4
 800ba84:	1c02      	adds	r2, r0, #0
 800ba86:	801a      	strh	r2, [r3, #0]
 800ba88:	1cbb      	adds	r3, r7, #2
 800ba8a:	1c0a      	adds	r2, r1, #0
 800ba8c:	801a      	strh	r2, [r3, #0]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800ba8e:	4bc4      	ldr	r3, [pc, #784]	@ (800bda0 <Paint_SetPixel+0x330>)
 800ba90:	889b      	ldrh	r3, [r3, #4]
 800ba92:	1dba      	adds	r2, r7, #6
 800ba94:	8812      	ldrh	r2, [r2, #0]
 800ba96:	429a      	cmp	r2, r3
 800ba98:	d900      	bls.n	800ba9c <Paint_SetPixel+0x2c>
 800ba9a:	e17b      	b.n	800bd94 <Paint_SetPixel+0x324>
 800ba9c:	4bc0      	ldr	r3, [pc, #768]	@ (800bda0 <Paint_SetPixel+0x330>)
 800ba9e:	88db      	ldrh	r3, [r3, #6]
 800baa0:	1d3a      	adds	r2, r7, #4
 800baa2:	8812      	ldrh	r2, [r2, #0]
 800baa4:	429a      	cmp	r2, r3
 800baa6:	d900      	bls.n	800baaa <Paint_SetPixel+0x3a>
 800baa8:	e174      	b.n	800bd94 <Paint_SetPixel+0x324>
        DE_BUG("Exceeding display boundaries\r\n");
        return;
    }
    UWORD X, Y;

    switch (Paint.Rotate)
 800baaa:	4bbd      	ldr	r3, [pc, #756]	@ (800bda0 <Paint_SetPixel+0x330>)
 800baac:	89db      	ldrh	r3, [r3, #14]
 800baae:	2287      	movs	r2, #135	@ 0x87
 800bab0:	0052      	lsls	r2, r2, #1
 800bab2:	4293      	cmp	r3, r2
 800bab4:	d03d      	beq.n	800bb32 <Paint_SetPixel+0xc2>
 800bab6:	2287      	movs	r2, #135	@ 0x87
 800bab8:	0052      	lsls	r2, r2, #1
 800baba:	4293      	cmp	r3, r2
 800babc:	dd00      	ble.n	800bac0 <Paint_SetPixel+0x50>
 800babe:	e16b      	b.n	800bd98 <Paint_SetPixel+0x328>
 800bac0:	2bb4      	cmp	r3, #180	@ 0xb4
 800bac2:	d021      	beq.n	800bb08 <Paint_SetPixel+0x98>
 800bac4:	dd00      	ble.n	800bac8 <Paint_SetPixel+0x58>
 800bac6:	e167      	b.n	800bd98 <Paint_SetPixel+0x328>
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d002      	beq.n	800bad2 <Paint_SetPixel+0x62>
 800bacc:	2b5a      	cmp	r3, #90	@ 0x5a
 800bace:	d00b      	beq.n	800bae8 <Paint_SetPixel+0x78>
    case 270:
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;
    default:
        return;
 800bad0:	e162      	b.n	800bd98 <Paint_SetPixel+0x328>
        X = Xpoint;
 800bad2:	2326      	movs	r3, #38	@ 0x26
 800bad4:	18fb      	adds	r3, r7, r3
 800bad6:	1dba      	adds	r2, r7, #6
 800bad8:	8812      	ldrh	r2, [r2, #0]
 800bada:	801a      	strh	r2, [r3, #0]
        Y = Ypoint;
 800badc:	2324      	movs	r3, #36	@ 0x24
 800bade:	18fb      	adds	r3, r7, r3
 800bae0:	1d3a      	adds	r2, r7, #4
 800bae2:	8812      	ldrh	r2, [r2, #0]
 800bae4:	801a      	strh	r2, [r3, #0]
        break;
 800bae6:	e034      	b.n	800bb52 <Paint_SetPixel+0xe2>
        X = Paint.WidthMemory - Ypoint - 1;
 800bae8:	4bad      	ldr	r3, [pc, #692]	@ (800bda0 <Paint_SetPixel+0x330>)
 800baea:	891a      	ldrh	r2, [r3, #8]
 800baec:	1d3b      	adds	r3, r7, #4
 800baee:	881b      	ldrh	r3, [r3, #0]
 800baf0:	1ad3      	subs	r3, r2, r3
 800baf2:	b29a      	uxth	r2, r3
 800baf4:	2326      	movs	r3, #38	@ 0x26
 800baf6:	18fb      	adds	r3, r7, r3
 800baf8:	3a01      	subs	r2, #1
 800bafa:	801a      	strh	r2, [r3, #0]
        Y = Xpoint;
 800bafc:	2324      	movs	r3, #36	@ 0x24
 800bafe:	18fb      	adds	r3, r7, r3
 800bb00:	1dba      	adds	r2, r7, #6
 800bb02:	8812      	ldrh	r2, [r2, #0]
 800bb04:	801a      	strh	r2, [r3, #0]
        break;
 800bb06:	e024      	b.n	800bb52 <Paint_SetPixel+0xe2>
        X = Paint.WidthMemory - Xpoint - 1;
 800bb08:	4ba5      	ldr	r3, [pc, #660]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bb0a:	891a      	ldrh	r2, [r3, #8]
 800bb0c:	1dbb      	adds	r3, r7, #6
 800bb0e:	881b      	ldrh	r3, [r3, #0]
 800bb10:	1ad3      	subs	r3, r2, r3
 800bb12:	b29a      	uxth	r2, r3
 800bb14:	2326      	movs	r3, #38	@ 0x26
 800bb16:	18fb      	adds	r3, r7, r3
 800bb18:	3a01      	subs	r2, #1
 800bb1a:	801a      	strh	r2, [r3, #0]
        Y = Paint.HeightMemory - Ypoint - 1;
 800bb1c:	4ba0      	ldr	r3, [pc, #640]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bb1e:	895a      	ldrh	r2, [r3, #10]
 800bb20:	1d3b      	adds	r3, r7, #4
 800bb22:	881b      	ldrh	r3, [r3, #0]
 800bb24:	1ad3      	subs	r3, r2, r3
 800bb26:	b29a      	uxth	r2, r3
 800bb28:	2324      	movs	r3, #36	@ 0x24
 800bb2a:	18fb      	adds	r3, r7, r3
 800bb2c:	3a01      	subs	r2, #1
 800bb2e:	801a      	strh	r2, [r3, #0]
        break;
 800bb30:	e00f      	b.n	800bb52 <Paint_SetPixel+0xe2>
        X = Ypoint;
 800bb32:	2326      	movs	r3, #38	@ 0x26
 800bb34:	18fb      	adds	r3, r7, r3
 800bb36:	1d3a      	adds	r2, r7, #4
 800bb38:	8812      	ldrh	r2, [r2, #0]
 800bb3a:	801a      	strh	r2, [r3, #0]
        Y = Paint.HeightMemory - Xpoint - 1;
 800bb3c:	4b98      	ldr	r3, [pc, #608]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bb3e:	895a      	ldrh	r2, [r3, #10]
 800bb40:	1dbb      	adds	r3, r7, #6
 800bb42:	881b      	ldrh	r3, [r3, #0]
 800bb44:	1ad3      	subs	r3, r2, r3
 800bb46:	b29a      	uxth	r2, r3
 800bb48:	2324      	movs	r3, #36	@ 0x24
 800bb4a:	18fb      	adds	r3, r7, r3
 800bb4c:	3a01      	subs	r2, #1
 800bb4e:	801a      	strh	r2, [r3, #0]
        break;
 800bb50:	46c0      	nop			@ (mov r8, r8)
    }

    switch (Paint.Mirror)
 800bb52:	4b93      	ldr	r3, [pc, #588]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bb54:	8a1b      	ldrh	r3, [r3, #16]
 800bb56:	2b03      	cmp	r3, #3
 800bb58:	d020      	beq.n	800bb9c <Paint_SetPixel+0x12c>
 800bb5a:	dd00      	ble.n	800bb5e <Paint_SetPixel+0xee>
 800bb5c:	e11e      	b.n	800bd9c <Paint_SetPixel+0x32c>
 800bb5e:	2b02      	cmp	r3, #2
 800bb60:	d011      	beq.n	800bb86 <Paint_SetPixel+0x116>
 800bb62:	dd00      	ble.n	800bb66 <Paint_SetPixel+0xf6>
 800bb64:	e11a      	b.n	800bd9c <Paint_SetPixel+0x32c>
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d02d      	beq.n	800bbc6 <Paint_SetPixel+0x156>
 800bb6a:	2b01      	cmp	r3, #1
 800bb6c:	d000      	beq.n	800bb70 <Paint_SetPixel+0x100>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
        Y = Paint.HeightMemory - Y - 1;
        break;
    default:
        return;
 800bb6e:	e115      	b.n	800bd9c <Paint_SetPixel+0x32c>
        X = Paint.WidthMemory - X - 1;
 800bb70:	4b8b      	ldr	r3, [pc, #556]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bb72:	891a      	ldrh	r2, [r3, #8]
 800bb74:	2126      	movs	r1, #38	@ 0x26
 800bb76:	187b      	adds	r3, r7, r1
 800bb78:	881b      	ldrh	r3, [r3, #0]
 800bb7a:	1ad3      	subs	r3, r2, r3
 800bb7c:	b29a      	uxth	r2, r3
 800bb7e:	187b      	adds	r3, r7, r1
 800bb80:	3a01      	subs	r2, #1
 800bb82:	801a      	strh	r2, [r3, #0]
        break;
 800bb84:	e020      	b.n	800bbc8 <Paint_SetPixel+0x158>
        Y = Paint.HeightMemory - Y - 1;
 800bb86:	4b86      	ldr	r3, [pc, #536]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bb88:	895a      	ldrh	r2, [r3, #10]
 800bb8a:	2124      	movs	r1, #36	@ 0x24
 800bb8c:	187b      	adds	r3, r7, r1
 800bb8e:	881b      	ldrh	r3, [r3, #0]
 800bb90:	1ad3      	subs	r3, r2, r3
 800bb92:	b29a      	uxth	r2, r3
 800bb94:	187b      	adds	r3, r7, r1
 800bb96:	3a01      	subs	r2, #1
 800bb98:	801a      	strh	r2, [r3, #0]
        break;
 800bb9a:	e015      	b.n	800bbc8 <Paint_SetPixel+0x158>
        X = Paint.WidthMemory - X - 1;
 800bb9c:	4b80      	ldr	r3, [pc, #512]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bb9e:	891a      	ldrh	r2, [r3, #8]
 800bba0:	2126      	movs	r1, #38	@ 0x26
 800bba2:	187b      	adds	r3, r7, r1
 800bba4:	881b      	ldrh	r3, [r3, #0]
 800bba6:	1ad3      	subs	r3, r2, r3
 800bba8:	b29a      	uxth	r2, r3
 800bbaa:	187b      	adds	r3, r7, r1
 800bbac:	3a01      	subs	r2, #1
 800bbae:	801a      	strh	r2, [r3, #0]
        Y = Paint.HeightMemory - Y - 1;
 800bbb0:	4b7b      	ldr	r3, [pc, #492]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bbb2:	895a      	ldrh	r2, [r3, #10]
 800bbb4:	2124      	movs	r1, #36	@ 0x24
 800bbb6:	187b      	adds	r3, r7, r1
 800bbb8:	881b      	ldrh	r3, [r3, #0]
 800bbba:	1ad3      	subs	r3, r2, r3
 800bbbc:	b29a      	uxth	r2, r3
 800bbbe:	187b      	adds	r3, r7, r1
 800bbc0:	3a01      	subs	r2, #1
 800bbc2:	801a      	strh	r2, [r3, #0]
        break;
 800bbc4:	e000      	b.n	800bbc8 <Paint_SetPixel+0x158>
        break;
 800bbc6:	46c0      	nop			@ (mov r8, r8)
    }

    if (X > Paint.WidthMemory || Y > Paint.HeightMemory)
 800bbc8:	4b75      	ldr	r3, [pc, #468]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bbca:	891b      	ldrh	r3, [r3, #8]
 800bbcc:	2026      	movs	r0, #38	@ 0x26
 800bbce:	183a      	adds	r2, r7, r0
 800bbd0:	8812      	ldrh	r2, [r2, #0]
 800bbd2:	429a      	cmp	r2, r3
 800bbd4:	d900      	bls.n	800bbd8 <Paint_SetPixel+0x168>
 800bbd6:	e0e5      	b.n	800bda4 <Paint_SetPixel+0x334>
 800bbd8:	4b71      	ldr	r3, [pc, #452]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bbda:	895b      	ldrh	r3, [r3, #10]
 800bbdc:	2424      	movs	r4, #36	@ 0x24
 800bbde:	193a      	adds	r2, r7, r4
 800bbe0:	8812      	ldrh	r2, [r2, #0]
 800bbe2:	429a      	cmp	r2, r3
 800bbe4:	d900      	bls.n	800bbe8 <Paint_SetPixel+0x178>
 800bbe6:	e0dd      	b.n	800bda4 <Paint_SetPixel+0x334>
    {
        DE_BUG("Exceeding display boundaries\r\n");
        return;
    }

    if (Paint.Scale == 2)
 800bbe8:	4b6d      	ldr	r3, [pc, #436]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bbea:	8adb      	ldrh	r3, [r3, #22]
 800bbec:	2b02      	cmp	r3, #2
 800bbee:	d143      	bne.n	800bc78 <Paint_SetPixel+0x208>
    {
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 800bbf0:	183b      	adds	r3, r7, r0
 800bbf2:	881b      	ldrh	r3, [r3, #0]
 800bbf4:	08db      	lsrs	r3, r3, #3
 800bbf6:	b29b      	uxth	r3, r3
 800bbf8:	0019      	movs	r1, r3
 800bbfa:	193b      	adds	r3, r7, r4
 800bbfc:	881b      	ldrh	r3, [r3, #0]
 800bbfe:	4a68      	ldr	r2, [pc, #416]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bc00:	8a52      	ldrh	r2, [r2, #18]
 800bc02:	4353      	muls	r3, r2
 800bc04:	18cb      	adds	r3, r1, r3
 800bc06:	613b      	str	r3, [r7, #16]
        UBYTE Rdata = Paint.Image[Addr];
 800bc08:	4b65      	ldr	r3, [pc, #404]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bc0a:	681a      	ldr	r2, [r3, #0]
 800bc0c:	693b      	ldr	r3, [r7, #16]
 800bc0e:	18d2      	adds	r2, r2, r3
 800bc10:	210f      	movs	r1, #15
 800bc12:	187b      	adds	r3, r7, r1
 800bc14:	7812      	ldrb	r2, [r2, #0]
 800bc16:	701a      	strb	r2, [r3, #0]
        if (Color == BLACK)
 800bc18:	1cbb      	adds	r3, r7, #2
 800bc1a:	881b      	ldrh	r3, [r3, #0]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d115      	bne.n	800bc4c <Paint_SetPixel+0x1dc>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 800bc20:	183b      	adds	r3, r7, r0
 800bc22:	881b      	ldrh	r3, [r3, #0]
 800bc24:	2207      	movs	r2, #7
 800bc26:	4013      	ands	r3, r2
 800bc28:	2280      	movs	r2, #128	@ 0x80
 800bc2a:	411a      	asrs	r2, r3
 800bc2c:	0013      	movs	r3, r2
 800bc2e:	b25b      	sxtb	r3, r3
 800bc30:	43db      	mvns	r3, r3
 800bc32:	b25b      	sxtb	r3, r3
 800bc34:	187a      	adds	r2, r7, r1
 800bc36:	7812      	ldrb	r2, [r2, #0]
 800bc38:	b252      	sxtb	r2, r2
 800bc3a:	4013      	ands	r3, r2
 800bc3c:	b259      	sxtb	r1, r3
 800bc3e:	4b58      	ldr	r3, [pc, #352]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bc40:	681a      	ldr	r2, [r3, #0]
 800bc42:	693b      	ldr	r3, [r7, #16]
 800bc44:	18d3      	adds	r3, r2, r3
 800bc46:	b2ca      	uxtb	r2, r1
 800bc48:	701a      	strb	r2, [r3, #0]
 800bc4a:	e0ac      	b.n	800bda6 <Paint_SetPixel+0x336>
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 800bc4c:	2326      	movs	r3, #38	@ 0x26
 800bc4e:	18fb      	adds	r3, r7, r3
 800bc50:	881b      	ldrh	r3, [r3, #0]
 800bc52:	2207      	movs	r2, #7
 800bc54:	4013      	ands	r3, r2
 800bc56:	2280      	movs	r2, #128	@ 0x80
 800bc58:	411a      	asrs	r2, r3
 800bc5a:	0013      	movs	r3, r2
 800bc5c:	b25a      	sxtb	r2, r3
 800bc5e:	230f      	movs	r3, #15
 800bc60:	18fb      	adds	r3, r7, r3
 800bc62:	781b      	ldrb	r3, [r3, #0]
 800bc64:	b25b      	sxtb	r3, r3
 800bc66:	4313      	orrs	r3, r2
 800bc68:	b259      	sxtb	r1, r3
 800bc6a:	4b4d      	ldr	r3, [pc, #308]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bc6c:	681a      	ldr	r2, [r3, #0]
 800bc6e:	693b      	ldr	r3, [r7, #16]
 800bc70:	18d3      	adds	r3, r2, r3
 800bc72:	b2ca      	uxtb	r2, r1
 800bc74:	701a      	strb	r2, [r3, #0]
 800bc76:	e096      	b.n	800bda6 <Paint_SetPixel+0x336>
    }
    else if (Paint.Scale == 4)
 800bc78:	4b49      	ldr	r3, [pc, #292]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bc7a:	8adb      	ldrh	r3, [r3, #22]
 800bc7c:	2b04      	cmp	r3, #4
 800bc7e:	d145      	bne.n	800bd0c <Paint_SetPixel+0x29c>
    {
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 800bc80:	2426      	movs	r4, #38	@ 0x26
 800bc82:	193b      	adds	r3, r7, r4
 800bc84:	881b      	ldrh	r3, [r3, #0]
 800bc86:	089b      	lsrs	r3, r3, #2
 800bc88:	b29b      	uxth	r3, r3
 800bc8a:	0019      	movs	r1, r3
 800bc8c:	2324      	movs	r3, #36	@ 0x24
 800bc8e:	18fb      	adds	r3, r7, r3
 800bc90:	881b      	ldrh	r3, [r3, #0]
 800bc92:	4a43      	ldr	r2, [pc, #268]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bc94:	8a52      	ldrh	r2, [r2, #18]
 800bc96:	4353      	muls	r3, r2
 800bc98:	18cb      	adds	r3, r1, r3
 800bc9a:	61bb      	str	r3, [r7, #24]
        Color = Color % 4; // Guaranteed color scale is 4  --- 0~3
 800bc9c:	1cbb      	adds	r3, r7, #2
 800bc9e:	1cba      	adds	r2, r7, #2
 800bca0:	8812      	ldrh	r2, [r2, #0]
 800bca2:	2103      	movs	r1, #3
 800bca4:	400a      	ands	r2, r1
 800bca6:	801a      	strh	r2, [r3, #0]
        UBYTE Rdata = Paint.Image[Addr];
 800bca8:	4b3d      	ldr	r3, [pc, #244]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bcaa:	681a      	ldr	r2, [r3, #0]
 800bcac:	69bb      	ldr	r3, [r7, #24]
 800bcae:	18d2      	adds	r2, r2, r3
 800bcb0:	2017      	movs	r0, #23
 800bcb2:	183b      	adds	r3, r7, r0
 800bcb4:	7812      	ldrb	r2, [r2, #0]
 800bcb6:	701a      	strb	r2, [r3, #0]

        Rdata = Rdata & (~(0xC0 >> ((X % 4) * 2)));
 800bcb8:	0021      	movs	r1, r4
 800bcba:	187b      	adds	r3, r7, r1
 800bcbc:	881b      	ldrh	r3, [r3, #0]
 800bcbe:	2203      	movs	r2, #3
 800bcc0:	4013      	ands	r3, r2
 800bcc2:	005b      	lsls	r3, r3, #1
 800bcc4:	22c0      	movs	r2, #192	@ 0xc0
 800bcc6:	411a      	asrs	r2, r3
 800bcc8:	0013      	movs	r3, r2
 800bcca:	b25b      	sxtb	r3, r3
 800bccc:	43db      	mvns	r3, r3
 800bcce:	b25b      	sxtb	r3, r3
 800bcd0:	183a      	adds	r2, r7, r0
 800bcd2:	7812      	ldrb	r2, [r2, #0]
 800bcd4:	b252      	sxtb	r2, r2
 800bcd6:	4013      	ands	r3, r2
 800bcd8:	b25a      	sxtb	r2, r3
 800bcda:	183b      	adds	r3, r7, r0
 800bcdc:	701a      	strb	r2, [r3, #0]
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4) * 2));
 800bcde:	1cbb      	adds	r3, r7, #2
 800bce0:	881b      	ldrh	r3, [r3, #0]
 800bce2:	019a      	lsls	r2, r3, #6
 800bce4:	187b      	adds	r3, r7, r1
 800bce6:	881b      	ldrh	r3, [r3, #0]
 800bce8:	2103      	movs	r1, #3
 800bcea:	400b      	ands	r3, r1
 800bcec:	005b      	lsls	r3, r3, #1
 800bcee:	411a      	asrs	r2, r3
 800bcf0:	0013      	movs	r3, r2
 800bcf2:	b25a      	sxtb	r2, r3
 800bcf4:	183b      	adds	r3, r7, r0
 800bcf6:	781b      	ldrb	r3, [r3, #0]
 800bcf8:	b25b      	sxtb	r3, r3
 800bcfa:	4313      	orrs	r3, r2
 800bcfc:	b259      	sxtb	r1, r3
 800bcfe:	4b28      	ldr	r3, [pc, #160]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bd00:	681a      	ldr	r2, [r3, #0]
 800bd02:	69bb      	ldr	r3, [r7, #24]
 800bd04:	18d3      	adds	r3, r2, r3
 800bd06:	b2ca      	uxtb	r2, r1
 800bd08:	701a      	strb	r2, [r3, #0]
 800bd0a:	e04c      	b.n	800bda6 <Paint_SetPixel+0x336>
    }
    else if (Paint.Scale == 7)
 800bd0c:	4b24      	ldr	r3, [pc, #144]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bd0e:	8adb      	ldrh	r3, [r3, #22]
 800bd10:	2b07      	cmp	r3, #7
 800bd12:	d148      	bne.n	800bda6 <Paint_SetPixel+0x336>
    {
        UDOUBLE Addr = X / 2 + Y * Paint.WidthByte;
 800bd14:	2426      	movs	r4, #38	@ 0x26
 800bd16:	193b      	adds	r3, r7, r4
 800bd18:	881b      	ldrh	r3, [r3, #0]
 800bd1a:	085b      	lsrs	r3, r3, #1
 800bd1c:	b29b      	uxth	r3, r3
 800bd1e:	0019      	movs	r1, r3
 800bd20:	2324      	movs	r3, #36	@ 0x24
 800bd22:	18fb      	adds	r3, r7, r3
 800bd24:	881b      	ldrh	r3, [r3, #0]
 800bd26:	4a1e      	ldr	r2, [pc, #120]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bd28:	8a52      	ldrh	r2, [r2, #18]
 800bd2a:	4353      	muls	r3, r2
 800bd2c:	18cb      	adds	r3, r1, r3
 800bd2e:	623b      	str	r3, [r7, #32]
        UBYTE Rdata = Paint.Image[Addr];
 800bd30:	4b1b      	ldr	r3, [pc, #108]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bd32:	681a      	ldr	r2, [r3, #0]
 800bd34:	6a3b      	ldr	r3, [r7, #32]
 800bd36:	18d2      	adds	r2, r2, r3
 800bd38:	201f      	movs	r0, #31
 800bd3a:	183b      	adds	r3, r7, r0
 800bd3c:	7812      	ldrb	r2, [r2, #0]
 800bd3e:	701a      	strb	r2, [r3, #0]
        Rdata = Rdata & (~(0xF0 >> ((X % 2) * 4))); // Clear first, then set value
 800bd40:	0021      	movs	r1, r4
 800bd42:	187b      	adds	r3, r7, r1
 800bd44:	881b      	ldrh	r3, [r3, #0]
 800bd46:	2201      	movs	r2, #1
 800bd48:	4013      	ands	r3, r2
 800bd4a:	009b      	lsls	r3, r3, #2
 800bd4c:	22f0      	movs	r2, #240	@ 0xf0
 800bd4e:	411a      	asrs	r2, r3
 800bd50:	0013      	movs	r3, r2
 800bd52:	b25b      	sxtb	r3, r3
 800bd54:	43db      	mvns	r3, r3
 800bd56:	b25b      	sxtb	r3, r3
 800bd58:	183a      	adds	r2, r7, r0
 800bd5a:	7812      	ldrb	r2, [r2, #0]
 800bd5c:	b252      	sxtb	r2, r2
 800bd5e:	4013      	ands	r3, r2
 800bd60:	b25a      	sxtb	r2, r3
 800bd62:	183b      	adds	r3, r7, r0
 800bd64:	701a      	strb	r2, [r3, #0]
        Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2) * 4));
 800bd66:	1cbb      	adds	r3, r7, #2
 800bd68:	881b      	ldrh	r3, [r3, #0]
 800bd6a:	011a      	lsls	r2, r3, #4
 800bd6c:	187b      	adds	r3, r7, r1
 800bd6e:	881b      	ldrh	r3, [r3, #0]
 800bd70:	2101      	movs	r1, #1
 800bd72:	400b      	ands	r3, r1
 800bd74:	009b      	lsls	r3, r3, #2
 800bd76:	411a      	asrs	r2, r3
 800bd78:	0013      	movs	r3, r2
 800bd7a:	b25a      	sxtb	r2, r3
 800bd7c:	183b      	adds	r3, r7, r0
 800bd7e:	781b      	ldrb	r3, [r3, #0]
 800bd80:	b25b      	sxtb	r3, r3
 800bd82:	4313      	orrs	r3, r2
 800bd84:	b259      	sxtb	r1, r3
 800bd86:	4b06      	ldr	r3, [pc, #24]	@ (800bda0 <Paint_SetPixel+0x330>)
 800bd88:	681a      	ldr	r2, [r3, #0]
 800bd8a:	6a3b      	ldr	r3, [r7, #32]
 800bd8c:	18d3      	adds	r3, r2, r3
 800bd8e:	b2ca      	uxtb	r2, r1
 800bd90:	701a      	strb	r2, [r3, #0]
 800bd92:	e008      	b.n	800bda6 <Paint_SetPixel+0x336>
        return;
 800bd94:	46c0      	nop			@ (mov r8, r8)
 800bd96:	e006      	b.n	800bda6 <Paint_SetPixel+0x336>
        return;
 800bd98:	46c0      	nop			@ (mov r8, r8)
 800bd9a:	e004      	b.n	800bda6 <Paint_SetPixel+0x336>
        return;
 800bd9c:	46c0      	nop			@ (mov r8, r8)
 800bd9e:	e002      	b.n	800bda6 <Paint_SetPixel+0x336>
 800bda0:	200005b0 	.word	0x200005b0
        return;
 800bda4:	46c0      	nop			@ (mov r8, r8)
        // printf("Add =  %d ,data = %d\r\n",Addr,Rdata);
    }
}
 800bda6:	46bd      	mov	sp, r7
 800bda8:	b00b      	add	sp, #44	@ 0x2c
 800bdaa:	bd90      	pop	{r4, r7, pc}

0800bdac <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b086      	sub	sp, #24
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	0002      	movs	r2, r0
 800bdb4:	1dbb      	adds	r3, r7, #6
 800bdb6:	801a      	strh	r2, [r3, #0]
    if (Paint.Scale == 2 || Paint.Scale == 4)
 800bdb8:	4b42      	ldr	r3, [pc, #264]	@ (800bec4 <Paint_Clear+0x118>)
 800bdba:	8adb      	ldrh	r3, [r3, #22]
 800bdbc:	2b02      	cmp	r3, #2
 800bdbe:	d003      	beq.n	800bdc8 <Paint_Clear+0x1c>
 800bdc0:	4b40      	ldr	r3, [pc, #256]	@ (800bec4 <Paint_Clear+0x118>)
 800bdc2:	8adb      	ldrh	r3, [r3, #22]
 800bdc4:	2b04      	cmp	r3, #4
 800bdc6:	d136      	bne.n	800be36 <Paint_Clear+0x8a>
    {
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800bdc8:	2316      	movs	r3, #22
 800bdca:	18fb      	adds	r3, r7, r3
 800bdcc:	2200      	movs	r2, #0
 800bdce:	801a      	strh	r2, [r3, #0]
 800bdd0:	e029      	b.n	800be26 <Paint_Clear+0x7a>
        {
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800bdd2:	2314      	movs	r3, #20
 800bdd4:	18fb      	adds	r3, r7, r3
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	801a      	strh	r2, [r3, #0]
 800bdda:	e017      	b.n	800be0c <Paint_Clear+0x60>
            { // 8 pixel =  1 byte
                UDOUBLE Addr = X + Y * Paint.WidthByte;
 800bddc:	2014      	movs	r0, #20
 800bdde:	183b      	adds	r3, r7, r0
 800bde0:	881a      	ldrh	r2, [r3, #0]
 800bde2:	2316      	movs	r3, #22
 800bde4:	18fb      	adds	r3, r7, r3
 800bde6:	881b      	ldrh	r3, [r3, #0]
 800bde8:	4936      	ldr	r1, [pc, #216]	@ (800bec4 <Paint_Clear+0x118>)
 800bdea:	8a49      	ldrh	r1, [r1, #18]
 800bdec:	434b      	muls	r3, r1
 800bdee:	18d3      	adds	r3, r2, r3
 800bdf0:	60bb      	str	r3, [r7, #8]
                Paint.Image[Addr] = Color;
 800bdf2:	4b34      	ldr	r3, [pc, #208]	@ (800bec4 <Paint_Clear+0x118>)
 800bdf4:	681a      	ldr	r2, [r3, #0]
 800bdf6:	68bb      	ldr	r3, [r7, #8]
 800bdf8:	18d3      	adds	r3, r2, r3
 800bdfa:	1dba      	adds	r2, r7, #6
 800bdfc:	8812      	ldrh	r2, [r2, #0]
 800bdfe:	b2d2      	uxtb	r2, r2
 800be00:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800be02:	183b      	adds	r3, r7, r0
 800be04:	881a      	ldrh	r2, [r3, #0]
 800be06:	183b      	adds	r3, r7, r0
 800be08:	3201      	adds	r2, #1
 800be0a:	801a      	strh	r2, [r3, #0]
 800be0c:	4b2d      	ldr	r3, [pc, #180]	@ (800bec4 <Paint_Clear+0x118>)
 800be0e:	8a5b      	ldrh	r3, [r3, #18]
 800be10:	2214      	movs	r2, #20
 800be12:	18ba      	adds	r2, r7, r2
 800be14:	8812      	ldrh	r2, [r2, #0]
 800be16:	429a      	cmp	r2, r3
 800be18:	d3e0      	bcc.n	800bddc <Paint_Clear+0x30>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800be1a:	2116      	movs	r1, #22
 800be1c:	187b      	adds	r3, r7, r1
 800be1e:	881a      	ldrh	r2, [r3, #0]
 800be20:	187b      	adds	r3, r7, r1
 800be22:	3201      	adds	r2, #1
 800be24:	801a      	strh	r2, [r3, #0]
 800be26:	4b27      	ldr	r3, [pc, #156]	@ (800bec4 <Paint_Clear+0x118>)
 800be28:	8a9b      	ldrh	r3, [r3, #20]
 800be2a:	2216      	movs	r2, #22
 800be2c:	18ba      	adds	r2, r7, r2
 800be2e:	8812      	ldrh	r2, [r2, #0]
 800be30:	429a      	cmp	r2, r3
 800be32:	d3ce      	bcc.n	800bdd2 <Paint_Clear+0x26>
 800be34:	e041      	b.n	800beba <Paint_Clear+0x10e>
            }
        }
    }
    else if (Paint.Scale == 7)
 800be36:	4b23      	ldr	r3, [pc, #140]	@ (800bec4 <Paint_Clear+0x118>)
 800be38:	8adb      	ldrh	r3, [r3, #22]
 800be3a:	2b07      	cmp	r3, #7
 800be3c:	d13d      	bne.n	800beba <Paint_Clear+0x10e>
    {
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800be3e:	2312      	movs	r3, #18
 800be40:	18fb      	adds	r3, r7, r3
 800be42:	2200      	movs	r2, #0
 800be44:	801a      	strh	r2, [r3, #0]
 800be46:	e030      	b.n	800beaa <Paint_Clear+0xfe>
        {
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800be48:	2310      	movs	r3, #16
 800be4a:	18fb      	adds	r3, r7, r3
 800be4c:	2200      	movs	r2, #0
 800be4e:	801a      	strh	r2, [r3, #0]
 800be50:	e01e      	b.n	800be90 <Paint_Clear+0xe4>
            {
                UDOUBLE Addr = X + Y * Paint.WidthByte;
 800be52:	2010      	movs	r0, #16
 800be54:	183b      	adds	r3, r7, r0
 800be56:	881a      	ldrh	r2, [r3, #0]
 800be58:	2312      	movs	r3, #18
 800be5a:	18fb      	adds	r3, r7, r3
 800be5c:	881b      	ldrh	r3, [r3, #0]
 800be5e:	4919      	ldr	r1, [pc, #100]	@ (800bec4 <Paint_Clear+0x118>)
 800be60:	8a49      	ldrh	r1, [r1, #18]
 800be62:	434b      	muls	r3, r1
 800be64:	18d3      	adds	r3, r2, r3
 800be66:	60fb      	str	r3, [r7, #12]
                Paint.Image[Addr] = (Color << 4) | Color;
 800be68:	1dbb      	adds	r3, r7, #6
 800be6a:	881b      	ldrh	r3, [r3, #0]
 800be6c:	011b      	lsls	r3, r3, #4
 800be6e:	b25a      	sxtb	r2, r3
 800be70:	1dbb      	adds	r3, r7, #6
 800be72:	881b      	ldrh	r3, [r3, #0]
 800be74:	b25b      	sxtb	r3, r3
 800be76:	4313      	orrs	r3, r2
 800be78:	b259      	sxtb	r1, r3
 800be7a:	4b12      	ldr	r3, [pc, #72]	@ (800bec4 <Paint_Clear+0x118>)
 800be7c:	681a      	ldr	r2, [r3, #0]
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	18d3      	adds	r3, r2, r3
 800be82:	b2ca      	uxtb	r2, r1
 800be84:	701a      	strb	r2, [r3, #0]
            for (UWORD X = 0; X < Paint.WidthByte; X++)
 800be86:	183b      	adds	r3, r7, r0
 800be88:	881a      	ldrh	r2, [r3, #0]
 800be8a:	183b      	adds	r3, r7, r0
 800be8c:	3201      	adds	r2, #1
 800be8e:	801a      	strh	r2, [r3, #0]
 800be90:	4b0c      	ldr	r3, [pc, #48]	@ (800bec4 <Paint_Clear+0x118>)
 800be92:	8a5b      	ldrh	r3, [r3, #18]
 800be94:	2210      	movs	r2, #16
 800be96:	18ba      	adds	r2, r7, r2
 800be98:	8812      	ldrh	r2, [r2, #0]
 800be9a:	429a      	cmp	r2, r3
 800be9c:	d3d9      	bcc.n	800be52 <Paint_Clear+0xa6>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++)
 800be9e:	2112      	movs	r1, #18
 800bea0:	187b      	adds	r3, r7, r1
 800bea2:	881a      	ldrh	r2, [r3, #0]
 800bea4:	187b      	adds	r3, r7, r1
 800bea6:	3201      	adds	r2, #1
 800bea8:	801a      	strh	r2, [r3, #0]
 800beaa:	4b06      	ldr	r3, [pc, #24]	@ (800bec4 <Paint_Clear+0x118>)
 800beac:	8a9b      	ldrh	r3, [r3, #20]
 800beae:	2212      	movs	r2, #18
 800beb0:	18ba      	adds	r2, r7, r2
 800beb2:	8812      	ldrh	r2, [r2, #0]
 800beb4:	429a      	cmp	r2, r3
 800beb6:	d3c7      	bcc.n	800be48 <Paint_Clear+0x9c>
            }
        }
    }
}
 800beb8:	e7ff      	b.n	800beba <Paint_Clear+0x10e>
 800beba:	46c0      	nop			@ (mov r8, r8)
 800bebc:	46bd      	mov	sp, r7
 800bebe:	b006      	add	sp, #24
 800bec0:	bd80      	pop	{r7, pc}
 800bec2:	46c0      	nop			@ (mov r8, r8)
 800bec4:	200005b0 	.word	0x200005b0

0800bec8 <Paint_ClearWindows>:
    Xend   : x end point
    Yend   : y end point
    Color  : Painted colors
******************************************************************************/
void Paint_ClearWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend, UWORD Color)
{
 800bec8:	b5b0      	push	{r4, r5, r7, lr}
 800beca:	b084      	sub	sp, #16
 800becc:	af00      	add	r7, sp, #0
 800bece:	0005      	movs	r5, r0
 800bed0:	000c      	movs	r4, r1
 800bed2:	0010      	movs	r0, r2
 800bed4:	0019      	movs	r1, r3
 800bed6:	1dbb      	adds	r3, r7, #6
 800bed8:	1c2a      	adds	r2, r5, #0
 800beda:	801a      	strh	r2, [r3, #0]
 800bedc:	1d3b      	adds	r3, r7, #4
 800bede:	1c22      	adds	r2, r4, #0
 800bee0:	801a      	strh	r2, [r3, #0]
 800bee2:	1cbb      	adds	r3, r7, #2
 800bee4:	1c02      	adds	r2, r0, #0
 800bee6:	801a      	strh	r2, [r3, #0]
 800bee8:	003b      	movs	r3, r7
 800beea:	1c0a      	adds	r2, r1, #0
 800beec:	801a      	strh	r2, [r3, #0]
    UWORD X, Y;
    for (Y = Ystart; Y < Yend; Y++)
 800beee:	230c      	movs	r3, #12
 800bef0:	18fb      	adds	r3, r7, r3
 800bef2:	1d3a      	adds	r2, r7, #4
 800bef4:	8812      	ldrh	r2, [r2, #0]
 800bef6:	801a      	strh	r2, [r3, #0]
 800bef8:	e024      	b.n	800bf44 <Paint_ClearWindows+0x7c>
    {
        for (X = Xstart; X < Xend; X++)
 800befa:	230e      	movs	r3, #14
 800befc:	18fb      	adds	r3, r7, r3
 800befe:	1dba      	adds	r2, r7, #6
 800bf00:	8812      	ldrh	r2, [r2, #0]
 800bf02:	801a      	strh	r2, [r3, #0]
 800bf04:	e011      	b.n	800bf2a <Paint_ClearWindows+0x62>
        { // 8 pixel =  1 byte
            Paint_SetPixel(X, Y, Color);
 800bf06:	2320      	movs	r3, #32
 800bf08:	18fb      	adds	r3, r7, r3
 800bf0a:	881a      	ldrh	r2, [r3, #0]
 800bf0c:	230c      	movs	r3, #12
 800bf0e:	18fb      	adds	r3, r7, r3
 800bf10:	8819      	ldrh	r1, [r3, #0]
 800bf12:	240e      	movs	r4, #14
 800bf14:	193b      	adds	r3, r7, r4
 800bf16:	881b      	ldrh	r3, [r3, #0]
 800bf18:	0018      	movs	r0, r3
 800bf1a:	f7ff fda9 	bl	800ba70 <Paint_SetPixel>
        for (X = Xstart; X < Xend; X++)
 800bf1e:	0021      	movs	r1, r4
 800bf20:	187b      	adds	r3, r7, r1
 800bf22:	881a      	ldrh	r2, [r3, #0]
 800bf24:	187b      	adds	r3, r7, r1
 800bf26:	3201      	adds	r2, #1
 800bf28:	801a      	strh	r2, [r3, #0]
 800bf2a:	230e      	movs	r3, #14
 800bf2c:	18fa      	adds	r2, r7, r3
 800bf2e:	1cbb      	adds	r3, r7, #2
 800bf30:	8812      	ldrh	r2, [r2, #0]
 800bf32:	881b      	ldrh	r3, [r3, #0]
 800bf34:	429a      	cmp	r2, r3
 800bf36:	d3e6      	bcc.n	800bf06 <Paint_ClearWindows+0x3e>
    for (Y = Ystart; Y < Yend; Y++)
 800bf38:	210c      	movs	r1, #12
 800bf3a:	187b      	adds	r3, r7, r1
 800bf3c:	881a      	ldrh	r2, [r3, #0]
 800bf3e:	187b      	adds	r3, r7, r1
 800bf40:	3201      	adds	r2, #1
 800bf42:	801a      	strh	r2, [r3, #0]
 800bf44:	230c      	movs	r3, #12
 800bf46:	18fa      	adds	r2, r7, r3
 800bf48:	003b      	movs	r3, r7
 800bf4a:	8812      	ldrh	r2, [r2, #0]
 800bf4c:	881b      	ldrh	r3, [r3, #0]
 800bf4e:	429a      	cmp	r2, r3
 800bf50:	d3d3      	bcc.n	800befa <Paint_ClearWindows+0x32>
        }
    }
}
 800bf52:	46c0      	nop			@ (mov r8, r8)
 800bf54:	46c0      	nop			@ (mov r8, r8)
 800bf56:	46bd      	mov	sp, r7
 800bf58:	b004      	add	sp, #16
 800bf5a:	bdb0      	pop	{r4, r5, r7, pc}

0800bf5c <Paint_DrawPoint>:
    Dot_Pixel	: point size
    Dot_Style	: point Style
******************************************************************************/
void Paint_DrawPoint(UWORD Xpoint, UWORD Ypoint, UWORD Color,
                     DOT_PIXEL Dot_Pixel, DOT_STYLE Dot_Style)
{
 800bf5c:	b5b0      	push	{r4, r5, r7, lr}
 800bf5e:	b084      	sub	sp, #16
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	0005      	movs	r5, r0
 800bf64:	000c      	movs	r4, r1
 800bf66:	0010      	movs	r0, r2
 800bf68:	0019      	movs	r1, r3
 800bf6a:	1dbb      	adds	r3, r7, #6
 800bf6c:	1c2a      	adds	r2, r5, #0
 800bf6e:	801a      	strh	r2, [r3, #0]
 800bf70:	1d3b      	adds	r3, r7, #4
 800bf72:	1c22      	adds	r2, r4, #0
 800bf74:	801a      	strh	r2, [r3, #0]
 800bf76:	1cbb      	adds	r3, r7, #2
 800bf78:	1c02      	adds	r2, r0, #0
 800bf7a:	801a      	strh	r2, [r3, #0]
 800bf7c:	1c7b      	adds	r3, r7, #1
 800bf7e:	1c0a      	adds	r2, r1, #0
 800bf80:	701a      	strb	r2, [r3, #0]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800bf82:	4b65      	ldr	r3, [pc, #404]	@ (800c118 <Paint_DrawPoint+0x1bc>)
 800bf84:	889b      	ldrh	r3, [r3, #4]
 800bf86:	1dba      	adds	r2, r7, #6
 800bf88:	8812      	ldrh	r2, [r2, #0]
 800bf8a:	429a      	cmp	r2, r3
 800bf8c:	d805      	bhi.n	800bf9a <Paint_DrawPoint+0x3e>
 800bf8e:	4b62      	ldr	r3, [pc, #392]	@ (800c118 <Paint_DrawPoint+0x1bc>)
 800bf90:	88db      	ldrh	r3, [r3, #6]
 800bf92:	1d3a      	adds	r2, r7, #4
 800bf94:	8812      	ldrh	r2, [r2, #0]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d912      	bls.n	800bfc0 <Paint_DrawPoint+0x64>
    {
        DE_BUG("Paint_DrawPoint Input exceeds the normal display range\r\n");
        printf("Xpoint = %d , Paint.Width = %d  \r\n ", Xpoint, Paint.Width);
 800bf9a:	1dbb      	adds	r3, r7, #6
 800bf9c:	8819      	ldrh	r1, [r3, #0]
 800bf9e:	4b5e      	ldr	r3, [pc, #376]	@ (800c118 <Paint_DrawPoint+0x1bc>)
 800bfa0:	889b      	ldrh	r3, [r3, #4]
 800bfa2:	001a      	movs	r2, r3
 800bfa4:	4b5d      	ldr	r3, [pc, #372]	@ (800c11c <Paint_DrawPoint+0x1c0>)
 800bfa6:	0018      	movs	r0, r3
 800bfa8:	f7f9 fba0 	bl	80056ec <printf_>
        printf("Ypoint = %d , Paint.Height = %d  \r\n ", Ypoint, Paint.Height);
 800bfac:	1d3b      	adds	r3, r7, #4
 800bfae:	8819      	ldrh	r1, [r3, #0]
 800bfb0:	4b59      	ldr	r3, [pc, #356]	@ (800c118 <Paint_DrawPoint+0x1bc>)
 800bfb2:	88db      	ldrh	r3, [r3, #6]
 800bfb4:	001a      	movs	r2, r3
 800bfb6:	4b5a      	ldr	r3, [pc, #360]	@ (800c120 <Paint_DrawPoint+0x1c4>)
 800bfb8:	0018      	movs	r0, r3
 800bfba:	f7f9 fb97 	bl	80056ec <printf_>
        return;
 800bfbe:	e0a8      	b.n	800c112 <Paint_DrawPoint+0x1b6>
    }

    int16_t XDir_Num, YDir_Num;
    if (Dot_Style == DOT_FILL_AROUND)
 800bfc0:	2320      	movs	r3, #32
 800bfc2:	18fb      	adds	r3, r7, r3
 800bfc4:	781b      	ldrb	r3, [r3, #0]
 800bfc6:	2b01      	cmp	r3, #1
 800bfc8:	d161      	bne.n	800c08e <Paint_DrawPoint+0x132>
    {
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800bfca:	230e      	movs	r3, #14
 800bfcc:	18fb      	adds	r3, r7, r3
 800bfce:	2200      	movs	r2, #0
 800bfd0:	801a      	strh	r2, [r3, #0]
 800bfd2:	e051      	b.n	800c078 <Paint_DrawPoint+0x11c>
        {
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++)
 800bfd4:	230c      	movs	r3, #12
 800bfd6:	18fb      	adds	r3, r7, r3
 800bfd8:	2200      	movs	r2, #0
 800bfda:	801a      	strh	r2, [r3, #0]
 800bfdc:	e039      	b.n	800c052 <Paint_DrawPoint+0xf6>
            {
                if (Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 800bfde:	1dbb      	adds	r3, r7, #6
 800bfe0:	881a      	ldrh	r2, [r3, #0]
 800bfe2:	200e      	movs	r0, #14
 800bfe4:	183b      	adds	r3, r7, r0
 800bfe6:	2100      	movs	r1, #0
 800bfe8:	5e5b      	ldrsh	r3, [r3, r1]
 800bfea:	18d2      	adds	r2, r2, r3
 800bfec:	1c7b      	adds	r3, r7, #1
 800bfee:	781b      	ldrb	r3, [r3, #0]
 800bff0:	1ad3      	subs	r3, r2, r3
 800bff2:	d438      	bmi.n	800c066 <Paint_DrawPoint+0x10a>
 800bff4:	1d3b      	adds	r3, r7, #4
 800bff6:	881a      	ldrh	r2, [r3, #0]
 800bff8:	210c      	movs	r1, #12
 800bffa:	187b      	adds	r3, r7, r1
 800bffc:	2400      	movs	r4, #0
 800bffe:	5f1b      	ldrsh	r3, [r3, r4]
 800c000:	18d2      	adds	r2, r2, r3
 800c002:	1c7b      	adds	r3, r7, #1
 800c004:	781b      	ldrb	r3, [r3, #0]
 800c006:	1ad3      	subs	r3, r2, r3
 800c008:	d42d      	bmi.n	800c066 <Paint_DrawPoint+0x10a>
                    break;
                // printf("x = %d, y = %d\r\n", Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel);
                Paint_SetPixel(Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel, Color);
 800c00a:	183b      	adds	r3, r7, r0
 800c00c:	881a      	ldrh	r2, [r3, #0]
 800c00e:	1dbb      	adds	r3, r7, #6
 800c010:	881b      	ldrh	r3, [r3, #0]
 800c012:	18d3      	adds	r3, r2, r3
 800c014:	b29a      	uxth	r2, r3
 800c016:	1c7b      	adds	r3, r7, #1
 800c018:	781b      	ldrb	r3, [r3, #0]
 800c01a:	b29b      	uxth	r3, r3
 800c01c:	1ad3      	subs	r3, r2, r3
 800c01e:	b298      	uxth	r0, r3
 800c020:	000c      	movs	r4, r1
 800c022:	187b      	adds	r3, r7, r1
 800c024:	881a      	ldrh	r2, [r3, #0]
 800c026:	1d3b      	adds	r3, r7, #4
 800c028:	881b      	ldrh	r3, [r3, #0]
 800c02a:	18d3      	adds	r3, r2, r3
 800c02c:	b29a      	uxth	r2, r3
 800c02e:	1c7b      	adds	r3, r7, #1
 800c030:	781b      	ldrb	r3, [r3, #0]
 800c032:	b29b      	uxth	r3, r3
 800c034:	1ad3      	subs	r3, r2, r3
 800c036:	b299      	uxth	r1, r3
 800c038:	1cbb      	adds	r3, r7, #2
 800c03a:	881b      	ldrh	r3, [r3, #0]
 800c03c:	001a      	movs	r2, r3
 800c03e:	f7ff fd17 	bl	800ba70 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++)
 800c042:	193b      	adds	r3, r7, r4
 800c044:	2200      	movs	r2, #0
 800c046:	5e9b      	ldrsh	r3, [r3, r2]
 800c048:	b29b      	uxth	r3, r3
 800c04a:	3301      	adds	r3, #1
 800c04c:	b29a      	uxth	r2, r3
 800c04e:	193b      	adds	r3, r7, r4
 800c050:	801a      	strh	r2, [r3, #0]
 800c052:	230c      	movs	r3, #12
 800c054:	18fb      	adds	r3, r7, r3
 800c056:	2200      	movs	r2, #0
 800c058:	5e9a      	ldrsh	r2, [r3, r2]
 800c05a:	1c7b      	adds	r3, r7, #1
 800c05c:	781b      	ldrb	r3, [r3, #0]
 800c05e:	005b      	lsls	r3, r3, #1
 800c060:	3b01      	subs	r3, #1
 800c062:	429a      	cmp	r2, r3
 800c064:	dbbb      	blt.n	800bfde <Paint_DrawPoint+0x82>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++)
 800c066:	210e      	movs	r1, #14
 800c068:	187b      	adds	r3, r7, r1
 800c06a:	2200      	movs	r2, #0
 800c06c:	5e9b      	ldrsh	r3, [r3, r2]
 800c06e:	b29b      	uxth	r3, r3
 800c070:	3301      	adds	r3, #1
 800c072:	b29a      	uxth	r2, r3
 800c074:	187b      	adds	r3, r7, r1
 800c076:	801a      	strh	r2, [r3, #0]
 800c078:	230e      	movs	r3, #14
 800c07a:	18fb      	adds	r3, r7, r3
 800c07c:	2200      	movs	r2, #0
 800c07e:	5e9a      	ldrsh	r2, [r3, r2]
 800c080:	1c7b      	adds	r3, r7, #1
 800c082:	781b      	ldrb	r3, [r3, #0]
 800c084:	005b      	lsls	r3, r3, #1
 800c086:	3b01      	subs	r3, #1
 800c088:	429a      	cmp	r2, r3
 800c08a:	dba3      	blt.n	800bfd4 <Paint_DrawPoint+0x78>
 800c08c:	e041      	b.n	800c112 <Paint_DrawPoint+0x1b6>
            }
        }
    }
    else
    {
        for (XDir_Num = 0; XDir_Num < Dot_Pixel; XDir_Num++)
 800c08e:	230e      	movs	r3, #14
 800c090:	18fb      	adds	r3, r7, r3
 800c092:	2200      	movs	r2, #0
 800c094:	801a      	strh	r2, [r3, #0]
 800c096:	e034      	b.n	800c102 <Paint_DrawPoint+0x1a6>
        {
            for (YDir_Num = 0; YDir_Num < Dot_Pixel; YDir_Num++)
 800c098:	230c      	movs	r3, #12
 800c09a:	18fb      	adds	r3, r7, r3
 800c09c:	2200      	movs	r2, #0
 800c09e:	801a      	strh	r2, [r3, #0]
 800c0a0:	e01e      	b.n	800c0e0 <Paint_DrawPoint+0x184>
            {
                Paint_SetPixel(Xpoint + XDir_Num - 1, Ypoint + YDir_Num - 1, Color);
 800c0a2:	230e      	movs	r3, #14
 800c0a4:	18fb      	adds	r3, r7, r3
 800c0a6:	881a      	ldrh	r2, [r3, #0]
 800c0a8:	1dbb      	adds	r3, r7, #6
 800c0aa:	881b      	ldrh	r3, [r3, #0]
 800c0ac:	18d3      	adds	r3, r2, r3
 800c0ae:	b29b      	uxth	r3, r3
 800c0b0:	3b01      	subs	r3, #1
 800c0b2:	b298      	uxth	r0, r3
 800c0b4:	240c      	movs	r4, #12
 800c0b6:	193b      	adds	r3, r7, r4
 800c0b8:	881a      	ldrh	r2, [r3, #0]
 800c0ba:	1d3b      	adds	r3, r7, #4
 800c0bc:	881b      	ldrh	r3, [r3, #0]
 800c0be:	18d3      	adds	r3, r2, r3
 800c0c0:	b29b      	uxth	r3, r3
 800c0c2:	3b01      	subs	r3, #1
 800c0c4:	b299      	uxth	r1, r3
 800c0c6:	1cbb      	adds	r3, r7, #2
 800c0c8:	881b      	ldrh	r3, [r3, #0]
 800c0ca:	001a      	movs	r2, r3
 800c0cc:	f7ff fcd0 	bl	800ba70 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < Dot_Pixel; YDir_Num++)
 800c0d0:	193b      	adds	r3, r7, r4
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	5e9b      	ldrsh	r3, [r3, r2]
 800c0d6:	b29b      	uxth	r3, r3
 800c0d8:	3301      	adds	r3, #1
 800c0da:	b29a      	uxth	r2, r3
 800c0dc:	193b      	adds	r3, r7, r4
 800c0de:	801a      	strh	r2, [r3, #0]
 800c0e0:	230c      	movs	r3, #12
 800c0e2:	18fb      	adds	r3, r7, r3
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	5e9a      	ldrsh	r2, [r3, r2]
 800c0e8:	1c7b      	adds	r3, r7, #1
 800c0ea:	781b      	ldrb	r3, [r3, #0]
 800c0ec:	429a      	cmp	r2, r3
 800c0ee:	dbd8      	blt.n	800c0a2 <Paint_DrawPoint+0x146>
        for (XDir_Num = 0; XDir_Num < Dot_Pixel; XDir_Num++)
 800c0f0:	210e      	movs	r1, #14
 800c0f2:	187b      	adds	r3, r7, r1
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	5e9b      	ldrsh	r3, [r3, r2]
 800c0f8:	b29b      	uxth	r3, r3
 800c0fa:	3301      	adds	r3, #1
 800c0fc:	b29a      	uxth	r2, r3
 800c0fe:	187b      	adds	r3, r7, r1
 800c100:	801a      	strh	r2, [r3, #0]
 800c102:	230e      	movs	r3, #14
 800c104:	18fb      	adds	r3, r7, r3
 800c106:	2200      	movs	r2, #0
 800c108:	5e9a      	ldrsh	r2, [r3, r2]
 800c10a:	1c7b      	adds	r3, r7, #1
 800c10c:	781b      	ldrb	r3, [r3, #0]
 800c10e:	429a      	cmp	r2, r3
 800c110:	dbc2      	blt.n	800c098 <Paint_DrawPoint+0x13c>
            }
        }
    }
}
 800c112:	46bd      	mov	sp, r7
 800c114:	b004      	add	sp, #16
 800c116:	bdb0      	pop	{r4, r5, r7, pc}
 800c118:	200005b0 	.word	0x200005b0
 800c11c:	0800fdf0 	.word	0x0800fdf0
 800c120:	0800fe14 	.word	0x0800fe14

0800c124 <Paint_DrawLine>:
    Line_width : Line width
    Line_Style: Solid and dotted lines
******************************************************************************/
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                    UWORD Color, DOT_PIXEL Line_width, LINE_STYLE Line_Style)
{
 800c124:	b5b0      	push	{r4, r5, r7, lr}
 800c126:	b08c      	sub	sp, #48	@ 0x30
 800c128:	af02      	add	r7, sp, #8
 800c12a:	0005      	movs	r5, r0
 800c12c:	000c      	movs	r4, r1
 800c12e:	0010      	movs	r0, r2
 800c130:	0019      	movs	r1, r3
 800c132:	1dbb      	adds	r3, r7, #6
 800c134:	1c2a      	adds	r2, r5, #0
 800c136:	801a      	strh	r2, [r3, #0]
 800c138:	1d3b      	adds	r3, r7, #4
 800c13a:	1c22      	adds	r2, r4, #0
 800c13c:	801a      	strh	r2, [r3, #0]
 800c13e:	1cbb      	adds	r3, r7, #2
 800c140:	1c02      	adds	r2, r0, #0
 800c142:	801a      	strh	r2, [r3, #0]
 800c144:	003b      	movs	r3, r7
 800c146:	1c0a      	adds	r2, r1, #0
 800c148:	801a      	strh	r2, [r3, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800c14a:	4b63      	ldr	r3, [pc, #396]	@ (800c2d8 <Paint_DrawLine+0x1b4>)
 800c14c:	889b      	ldrh	r3, [r3, #4]
 800c14e:	1dba      	adds	r2, r7, #6
 800c150:	8812      	ldrh	r2, [r2, #0]
 800c152:	429a      	cmp	r2, r3
 800c154:	d900      	bls.n	800c158 <Paint_DrawLine+0x34>
 800c156:	e0b7      	b.n	800c2c8 <Paint_DrawLine+0x1a4>
 800c158:	4b5f      	ldr	r3, [pc, #380]	@ (800c2d8 <Paint_DrawLine+0x1b4>)
 800c15a:	88db      	ldrh	r3, [r3, #6]
 800c15c:	1d3a      	adds	r2, r7, #4
 800c15e:	8812      	ldrh	r2, [r2, #0]
 800c160:	429a      	cmp	r2, r3
 800c162:	d900      	bls.n	800c166 <Paint_DrawLine+0x42>
 800c164:	e0b0      	b.n	800c2c8 <Paint_DrawLine+0x1a4>
        Xend > Paint.Width || Yend > Paint.Height)
 800c166:	4b5c      	ldr	r3, [pc, #368]	@ (800c2d8 <Paint_DrawLine+0x1b4>)
 800c168:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800c16a:	1cba      	adds	r2, r7, #2
 800c16c:	8812      	ldrh	r2, [r2, #0]
 800c16e:	429a      	cmp	r2, r3
 800c170:	d900      	bls.n	800c174 <Paint_DrawLine+0x50>
 800c172:	e0a9      	b.n	800c2c8 <Paint_DrawLine+0x1a4>
        Xend > Paint.Width || Yend > Paint.Height)
 800c174:	4b58      	ldr	r3, [pc, #352]	@ (800c2d8 <Paint_DrawLine+0x1b4>)
 800c176:	88db      	ldrh	r3, [r3, #6]
 800c178:	003a      	movs	r2, r7
 800c17a:	8812      	ldrh	r2, [r2, #0]
 800c17c:	429a      	cmp	r2, r3
 800c17e:	d900      	bls.n	800c182 <Paint_DrawLine+0x5e>
 800c180:	e0a2      	b.n	800c2c8 <Paint_DrawLine+0x1a4>
    {
        DE_BUG("Paint_DrawLine Input exceeds the normal display range\r\n");
        return;
    }

    UWORD Xpoint = Xstart;
 800c182:	2326      	movs	r3, #38	@ 0x26
 800c184:	18fb      	adds	r3, r7, r3
 800c186:	1dba      	adds	r2, r7, #6
 800c188:	8812      	ldrh	r2, [r2, #0]
 800c18a:	801a      	strh	r2, [r3, #0]
    UWORD Ypoint = Ystart;
 800c18c:	2324      	movs	r3, #36	@ 0x24
 800c18e:	18fb      	adds	r3, r7, r3
 800c190:	1d3a      	adds	r2, r7, #4
 800c192:	8812      	ldrh	r2, [r2, #0]
 800c194:	801a      	strh	r2, [r3, #0]
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 800c196:	1cbb      	adds	r3, r7, #2
 800c198:	881a      	ldrh	r2, [r3, #0]
 800c19a:	1dbb      	adds	r3, r7, #6
 800c19c:	881b      	ldrh	r3, [r3, #0]
 800c19e:	1ad3      	subs	r3, r2, r3
 800c1a0:	17da      	asrs	r2, r3, #31
 800c1a2:	189b      	adds	r3, r3, r2
 800c1a4:	4053      	eors	r3, r2
 800c1a6:	61bb      	str	r3, [r7, #24]
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 800c1a8:	003b      	movs	r3, r7
 800c1aa:	881a      	ldrh	r2, [r3, #0]
 800c1ac:	1d3b      	adds	r3, r7, #4
 800c1ae:	881b      	ldrh	r3, [r3, #0]
 800c1b0:	1ad3      	subs	r3, r2, r3
 800c1b2:	17da      	asrs	r2, r3, #31
 800c1b4:	189b      	adds	r3, r3, r2
 800c1b6:	4053      	eors	r3, r2
 800c1b8:	425b      	negs	r3, r3
 800c1ba:	617b      	str	r3, [r7, #20]

    // Increment direction, 1 is positive, -1 is counter;
    int XAddway = Xstart < Xend ? 1 : -1;
 800c1bc:	1dba      	adds	r2, r7, #6
 800c1be:	1cbb      	adds	r3, r7, #2
 800c1c0:	8812      	ldrh	r2, [r2, #0]
 800c1c2:	881b      	ldrh	r3, [r3, #0]
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d201      	bcs.n	800c1cc <Paint_DrawLine+0xa8>
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	e001      	b.n	800c1d0 <Paint_DrawLine+0xac>
 800c1cc:	2301      	movs	r3, #1
 800c1ce:	425b      	negs	r3, r3
 800c1d0:	613b      	str	r3, [r7, #16]
    int YAddway = Ystart < Yend ? 1 : -1;
 800c1d2:	1d3a      	adds	r2, r7, #4
 800c1d4:	003b      	movs	r3, r7
 800c1d6:	8812      	ldrh	r2, [r2, #0]
 800c1d8:	881b      	ldrh	r3, [r3, #0]
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	d201      	bcs.n	800c1e2 <Paint_DrawLine+0xbe>
 800c1de:	2301      	movs	r3, #1
 800c1e0:	e001      	b.n	800c1e6 <Paint_DrawLine+0xc2>
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	425b      	negs	r3, r3
 800c1e6:	60fb      	str	r3, [r7, #12]

    // Cumulative error
    int Esp = dx + dy;
 800c1e8:	69ba      	ldr	r2, [r7, #24]
 800c1ea:	697b      	ldr	r3, [r7, #20]
 800c1ec:	18d3      	adds	r3, r2, r3
 800c1ee:	623b      	str	r3, [r7, #32]
    char Dotted_Len = 0;
 800c1f0:	231f      	movs	r3, #31
 800c1f2:	18fb      	adds	r3, r7, r3
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	701a      	strb	r2, [r3, #0]

    for (;;)
    {
        Dotted_Len++;
 800c1f8:	241f      	movs	r4, #31
 800c1fa:	193b      	adds	r3, r7, r4
 800c1fc:	781a      	ldrb	r2, [r3, #0]
 800c1fe:	193b      	adds	r3, r7, r4
 800c200:	3201      	adds	r2, #1
 800c202:	701a      	strb	r2, [r3, #0]
        // Painted dotted line, 2 point is really virtual
        if (Line_Style == LINE_STYLE_DOTTED && Dotted_Len % 3 == 0)
 800c204:	2340      	movs	r3, #64	@ 0x40
 800c206:	18fb      	adds	r3, r7, r3
 800c208:	781b      	ldrb	r3, [r3, #0]
 800c20a:	2b01      	cmp	r3, #1
 800c20c:	d11c      	bne.n	800c248 <Paint_DrawLine+0x124>
 800c20e:	193b      	adds	r3, r7, r4
 800c210:	781b      	ldrb	r3, [r3, #0]
 800c212:	2103      	movs	r1, #3
 800c214:	0018      	movs	r0, r3
 800c216:	f7f4 f819 	bl	800024c <__aeabi_uidivmod>
 800c21a:	000b      	movs	r3, r1
 800c21c:	b2db      	uxtb	r3, r3
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d112      	bne.n	800c248 <Paint_DrawLine+0x124>
        {
            // DE_BUG("LINE_DOTTED\r\n");
            Paint_DrawPoint(Xpoint, Ypoint, IMAGE_BACKGROUND, Line_width, DOT_STYLE_DFT);
 800c222:	233c      	movs	r3, #60	@ 0x3c
 800c224:	18fb      	adds	r3, r7, r3
 800c226:	781a      	ldrb	r2, [r3, #0]
 800c228:	2324      	movs	r3, #36	@ 0x24
 800c22a:	18fb      	adds	r3, r7, r3
 800c22c:	8819      	ldrh	r1, [r3, #0]
 800c22e:	2326      	movs	r3, #38	@ 0x26
 800c230:	18fb      	adds	r3, r7, r3
 800c232:	8818      	ldrh	r0, [r3, #0]
 800c234:	2301      	movs	r3, #1
 800c236:	9300      	str	r3, [sp, #0]
 800c238:	0013      	movs	r3, r2
 800c23a:	22ff      	movs	r2, #255	@ 0xff
 800c23c:	f7ff fe8e 	bl	800bf5c <Paint_DrawPoint>
            Dotted_Len = 0;
 800c240:	193b      	adds	r3, r7, r4
 800c242:	2200      	movs	r2, #0
 800c244:	701a      	strb	r2, [r3, #0]
 800c246:	e010      	b.n	800c26a <Paint_DrawLine+0x146>
        }
        else
        {
            Paint_DrawPoint(Xpoint, Ypoint, Color, Line_width, DOT_STYLE_DFT);
 800c248:	233c      	movs	r3, #60	@ 0x3c
 800c24a:	18fb      	adds	r3, r7, r3
 800c24c:	781c      	ldrb	r4, [r3, #0]
 800c24e:	2338      	movs	r3, #56	@ 0x38
 800c250:	18fb      	adds	r3, r7, r3
 800c252:	881a      	ldrh	r2, [r3, #0]
 800c254:	2324      	movs	r3, #36	@ 0x24
 800c256:	18fb      	adds	r3, r7, r3
 800c258:	8819      	ldrh	r1, [r3, #0]
 800c25a:	2326      	movs	r3, #38	@ 0x26
 800c25c:	18fb      	adds	r3, r7, r3
 800c25e:	8818      	ldrh	r0, [r3, #0]
 800c260:	2301      	movs	r3, #1
 800c262:	9300      	str	r3, [sp, #0]
 800c264:	0023      	movs	r3, r4
 800c266:	f7ff fe79 	bl	800bf5c <Paint_DrawPoint>
        }
        if (2 * Esp >= dy)
 800c26a:	6a3b      	ldr	r3, [r7, #32]
 800c26c:	005b      	lsls	r3, r3, #1
 800c26e:	697a      	ldr	r2, [r7, #20]
 800c270:	429a      	cmp	r2, r3
 800c272:	dc11      	bgt.n	800c298 <Paint_DrawLine+0x174>
        {
            if (Xpoint == Xend)
 800c274:	2026      	movs	r0, #38	@ 0x26
 800c276:	183a      	adds	r2, r7, r0
 800c278:	1cbb      	adds	r3, r7, #2
 800c27a:	8812      	ldrh	r2, [r2, #0]
 800c27c:	881b      	ldrh	r3, [r3, #0]
 800c27e:	429a      	cmp	r2, r3
 800c280:	d024      	beq.n	800c2cc <Paint_DrawLine+0x1a8>
                break;
            Esp += dy;
 800c282:	6a3a      	ldr	r2, [r7, #32]
 800c284:	697b      	ldr	r3, [r7, #20]
 800c286:	18d3      	adds	r3, r2, r3
 800c288:	623b      	str	r3, [r7, #32]
            Xpoint += XAddway;
 800c28a:	693b      	ldr	r3, [r7, #16]
 800c28c:	b299      	uxth	r1, r3
 800c28e:	183b      	adds	r3, r7, r0
 800c290:	183a      	adds	r2, r7, r0
 800c292:	8812      	ldrh	r2, [r2, #0]
 800c294:	188a      	adds	r2, r1, r2
 800c296:	801a      	strh	r2, [r3, #0]
        }
        if (2 * Esp <= dx)
 800c298:	6a3b      	ldr	r3, [r7, #32]
 800c29a:	005b      	lsls	r3, r3, #1
 800c29c:	69ba      	ldr	r2, [r7, #24]
 800c29e:	429a      	cmp	r2, r3
 800c2a0:	dbaa      	blt.n	800c1f8 <Paint_DrawLine+0xd4>
        {
            if (Ypoint == Yend)
 800c2a2:	2024      	movs	r0, #36	@ 0x24
 800c2a4:	183a      	adds	r2, r7, r0
 800c2a6:	003b      	movs	r3, r7
 800c2a8:	8812      	ldrh	r2, [r2, #0]
 800c2aa:	881b      	ldrh	r3, [r3, #0]
 800c2ac:	429a      	cmp	r2, r3
 800c2ae:	d00f      	beq.n	800c2d0 <Paint_DrawLine+0x1ac>
                break;
            Esp += dx;
 800c2b0:	6a3a      	ldr	r2, [r7, #32]
 800c2b2:	69bb      	ldr	r3, [r7, #24]
 800c2b4:	18d3      	adds	r3, r2, r3
 800c2b6:	623b      	str	r3, [r7, #32]
            Ypoint += YAddway;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	b299      	uxth	r1, r3
 800c2bc:	183b      	adds	r3, r7, r0
 800c2be:	183a      	adds	r2, r7, r0
 800c2c0:	8812      	ldrh	r2, [r2, #0]
 800c2c2:	188a      	adds	r2, r1, r2
 800c2c4:	801a      	strh	r2, [r3, #0]
        Dotted_Len++;
 800c2c6:	e797      	b.n	800c1f8 <Paint_DrawLine+0xd4>
        return;
 800c2c8:	46c0      	nop			@ (mov r8, r8)
 800c2ca:	e002      	b.n	800c2d2 <Paint_DrawLine+0x1ae>
                break;
 800c2cc:	46c0      	nop			@ (mov r8, r8)
 800c2ce:	e000      	b.n	800c2d2 <Paint_DrawLine+0x1ae>
                break;
 800c2d0:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	b00a      	add	sp, #40	@ 0x28
 800c2d6:	bdb0      	pop	{r4, r5, r7, pc}
 800c2d8:	200005b0 	.word	0x200005b0

0800c2dc <Paint_DrawRectangle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the rectangle
******************************************************************************/
void Paint_DrawRectangle(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                         UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 800c2dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2de:	b089      	sub	sp, #36	@ 0x24
 800c2e0:	af04      	add	r7, sp, #16
 800c2e2:	0005      	movs	r5, r0
 800c2e4:	000c      	movs	r4, r1
 800c2e6:	0010      	movs	r0, r2
 800c2e8:	0019      	movs	r1, r3
 800c2ea:	1dbb      	adds	r3, r7, #6
 800c2ec:	1c2a      	adds	r2, r5, #0
 800c2ee:	801a      	strh	r2, [r3, #0]
 800c2f0:	1d3b      	adds	r3, r7, #4
 800c2f2:	1c22      	adds	r2, r4, #0
 800c2f4:	801a      	strh	r2, [r3, #0]
 800c2f6:	1cbb      	adds	r3, r7, #2
 800c2f8:	1c02      	adds	r2, r0, #0
 800c2fa:	801a      	strh	r2, [r3, #0]
 800c2fc:	003b      	movs	r3, r7
 800c2fe:	1c0a      	adds	r2, r1, #0
 800c300:	801a      	strh	r2, [r3, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800c302:	4b59      	ldr	r3, [pc, #356]	@ (800c468 <Paint_DrawRectangle+0x18c>)
 800c304:	889b      	ldrh	r3, [r3, #4]
 800c306:	1dba      	adds	r2, r7, #6
 800c308:	8812      	ldrh	r2, [r2, #0]
 800c30a:	429a      	cmp	r2, r3
 800c30c:	d900      	bls.n	800c310 <Paint_DrawRectangle+0x34>
 800c30e:	e0a6      	b.n	800c45e <Paint_DrawRectangle+0x182>
 800c310:	4b55      	ldr	r3, [pc, #340]	@ (800c468 <Paint_DrawRectangle+0x18c>)
 800c312:	88db      	ldrh	r3, [r3, #6]
 800c314:	1d3a      	adds	r2, r7, #4
 800c316:	8812      	ldrh	r2, [r2, #0]
 800c318:	429a      	cmp	r2, r3
 800c31a:	d900      	bls.n	800c31e <Paint_DrawRectangle+0x42>
 800c31c:	e09f      	b.n	800c45e <Paint_DrawRectangle+0x182>
        Xend > Paint.Width || Yend > Paint.Height)
 800c31e:	4b52      	ldr	r3, [pc, #328]	@ (800c468 <Paint_DrawRectangle+0x18c>)
 800c320:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800c322:	1cba      	adds	r2, r7, #2
 800c324:	8812      	ldrh	r2, [r2, #0]
 800c326:	429a      	cmp	r2, r3
 800c328:	d900      	bls.n	800c32c <Paint_DrawRectangle+0x50>
 800c32a:	e098      	b.n	800c45e <Paint_DrawRectangle+0x182>
        Xend > Paint.Width || Yend > Paint.Height)
 800c32c:	4b4e      	ldr	r3, [pc, #312]	@ (800c468 <Paint_DrawRectangle+0x18c>)
 800c32e:	88db      	ldrh	r3, [r3, #6]
 800c330:	003a      	movs	r2, r7
 800c332:	8812      	ldrh	r2, [r2, #0]
 800c334:	429a      	cmp	r2, r3
 800c336:	d900      	bls.n	800c33a <Paint_DrawRectangle+0x5e>
 800c338:	e091      	b.n	800c45e <Paint_DrawRectangle+0x182>
    {
        DE_BUG("Input exceeds the normal display range\r\n");
        return;
    }

    if (Draw_Fill)
 800c33a:	2328      	movs	r3, #40	@ 0x28
 800c33c:	2208      	movs	r2, #8
 800c33e:	189b      	adds	r3, r3, r2
 800c340:	19db      	adds	r3, r3, r7
 800c342:	781b      	ldrb	r3, [r3, #0]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d02b      	beq.n	800c3a0 <Paint_DrawRectangle+0xc4>
    {
        UWORD Ypoint;
        for (Ypoint = Ystart; Ypoint < Yend; Ypoint++)
 800c348:	230e      	movs	r3, #14
 800c34a:	18fb      	adds	r3, r7, r3
 800c34c:	1d3a      	adds	r2, r7, #4
 800c34e:	8812      	ldrh	r2, [r2, #0]
 800c350:	801a      	strh	r2, [r3, #0]
 800c352:	e01d      	b.n	800c390 <Paint_DrawRectangle+0xb4>
        {
            Paint_DrawLine(Xstart, Ypoint, Xend, Ypoint, Color, Line_width, LINE_STYLE_SOLID);
 800c354:	250e      	movs	r5, #14
 800c356:	197b      	adds	r3, r7, r5
 800c358:	881c      	ldrh	r4, [r3, #0]
 800c35a:	1cbb      	adds	r3, r7, #2
 800c35c:	881a      	ldrh	r2, [r3, #0]
 800c35e:	197b      	adds	r3, r7, r5
 800c360:	8819      	ldrh	r1, [r3, #0]
 800c362:	1dbb      	adds	r3, r7, #6
 800c364:	8818      	ldrh	r0, [r3, #0]
 800c366:	2300      	movs	r3, #0
 800c368:	9302      	str	r3, [sp, #8]
 800c36a:	2324      	movs	r3, #36	@ 0x24
 800c36c:	2608      	movs	r6, #8
 800c36e:	199b      	adds	r3, r3, r6
 800c370:	19db      	adds	r3, r3, r7
 800c372:	781b      	ldrb	r3, [r3, #0]
 800c374:	9301      	str	r3, [sp, #4]
 800c376:	2320      	movs	r3, #32
 800c378:	199b      	adds	r3, r3, r6
 800c37a:	19db      	adds	r3, r3, r7
 800c37c:	881b      	ldrh	r3, [r3, #0]
 800c37e:	9300      	str	r3, [sp, #0]
 800c380:	0023      	movs	r3, r4
 800c382:	f7ff fecf 	bl	800c124 <Paint_DrawLine>
        for (Ypoint = Ystart; Ypoint < Yend; Ypoint++)
 800c386:	197b      	adds	r3, r7, r5
 800c388:	881a      	ldrh	r2, [r3, #0]
 800c38a:	197b      	adds	r3, r7, r5
 800c38c:	3201      	adds	r2, #1
 800c38e:	801a      	strh	r2, [r3, #0]
 800c390:	230e      	movs	r3, #14
 800c392:	18fa      	adds	r2, r7, r3
 800c394:	003b      	movs	r3, r7
 800c396:	8812      	ldrh	r2, [r2, #0]
 800c398:	881b      	ldrh	r3, [r3, #0]
 800c39a:	429a      	cmp	r2, r3
 800c39c:	d3da      	bcc.n	800c354 <Paint_DrawRectangle+0x78>
 800c39e:	e05f      	b.n	800c460 <Paint_DrawRectangle+0x184>
        }
    }
    else
    {
        Paint_DrawLine(Xstart, Ystart, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 800c3a0:	1d3b      	adds	r3, r7, #4
 800c3a2:	881c      	ldrh	r4, [r3, #0]
 800c3a4:	1cbb      	adds	r3, r7, #2
 800c3a6:	881a      	ldrh	r2, [r3, #0]
 800c3a8:	1d3b      	adds	r3, r7, #4
 800c3aa:	8819      	ldrh	r1, [r3, #0]
 800c3ac:	1dbb      	adds	r3, r7, #6
 800c3ae:	8818      	ldrh	r0, [r3, #0]
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	9302      	str	r3, [sp, #8]
 800c3b4:	2524      	movs	r5, #36	@ 0x24
 800c3b6:	2308      	movs	r3, #8
 800c3b8:	18ee      	adds	r6, r5, r3
 800c3ba:	19f3      	adds	r3, r6, r7
 800c3bc:	781b      	ldrb	r3, [r3, #0]
 800c3be:	9301      	str	r3, [sp, #4]
 800c3c0:	2620      	movs	r6, #32
 800c3c2:	2308      	movs	r3, #8
 800c3c4:	18f3      	adds	r3, r6, r3
 800c3c6:	19db      	adds	r3, r3, r7
 800c3c8:	881b      	ldrh	r3, [r3, #0]
 800c3ca:	9300      	str	r3, [sp, #0]
 800c3cc:	0023      	movs	r3, r4
 800c3ce:	f7ff fea9 	bl	800c124 <Paint_DrawLine>
        Paint_DrawLine(Xstart, Ystart, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 800c3d2:	003b      	movs	r3, r7
 800c3d4:	881c      	ldrh	r4, [r3, #0]
 800c3d6:	1dbb      	adds	r3, r7, #6
 800c3d8:	881a      	ldrh	r2, [r3, #0]
 800c3da:	1d3b      	adds	r3, r7, #4
 800c3dc:	8819      	ldrh	r1, [r3, #0]
 800c3de:	1dbb      	adds	r3, r7, #6
 800c3e0:	8818      	ldrh	r0, [r3, #0]
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	9302      	str	r3, [sp, #8]
 800c3e6:	2308      	movs	r3, #8
 800c3e8:	18eb      	adds	r3, r5, r3
 800c3ea:	19db      	adds	r3, r3, r7
 800c3ec:	781b      	ldrb	r3, [r3, #0]
 800c3ee:	9301      	str	r3, [sp, #4]
 800c3f0:	2308      	movs	r3, #8
 800c3f2:	18f3      	adds	r3, r6, r3
 800c3f4:	19db      	adds	r3, r3, r7
 800c3f6:	881b      	ldrh	r3, [r3, #0]
 800c3f8:	9300      	str	r3, [sp, #0]
 800c3fa:	0023      	movs	r3, r4
 800c3fc:	f7ff fe92 	bl	800c124 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 800c400:	1d3b      	adds	r3, r7, #4
 800c402:	881c      	ldrh	r4, [r3, #0]
 800c404:	1cbb      	adds	r3, r7, #2
 800c406:	881a      	ldrh	r2, [r3, #0]
 800c408:	003b      	movs	r3, r7
 800c40a:	8819      	ldrh	r1, [r3, #0]
 800c40c:	1cbb      	adds	r3, r7, #2
 800c40e:	8818      	ldrh	r0, [r3, #0]
 800c410:	2300      	movs	r3, #0
 800c412:	9302      	str	r3, [sp, #8]
 800c414:	2308      	movs	r3, #8
 800c416:	18eb      	adds	r3, r5, r3
 800c418:	19db      	adds	r3, r3, r7
 800c41a:	781b      	ldrb	r3, [r3, #0]
 800c41c:	9301      	str	r3, [sp, #4]
 800c41e:	2308      	movs	r3, #8
 800c420:	18f3      	adds	r3, r6, r3
 800c422:	19db      	adds	r3, r3, r7
 800c424:	881b      	ldrh	r3, [r3, #0]
 800c426:	9300      	str	r3, [sp, #0]
 800c428:	0023      	movs	r3, r4
 800c42a:	f7ff fe7b 	bl	800c124 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 800c42e:	003b      	movs	r3, r7
 800c430:	881c      	ldrh	r4, [r3, #0]
 800c432:	1dbb      	adds	r3, r7, #6
 800c434:	881a      	ldrh	r2, [r3, #0]
 800c436:	003b      	movs	r3, r7
 800c438:	8819      	ldrh	r1, [r3, #0]
 800c43a:	1cbb      	adds	r3, r7, #2
 800c43c:	8818      	ldrh	r0, [r3, #0]
 800c43e:	2300      	movs	r3, #0
 800c440:	9302      	str	r3, [sp, #8]
 800c442:	2308      	movs	r3, #8
 800c444:	18ed      	adds	r5, r5, r3
 800c446:	19eb      	adds	r3, r5, r7
 800c448:	781b      	ldrb	r3, [r3, #0]
 800c44a:	9301      	str	r3, [sp, #4]
 800c44c:	2308      	movs	r3, #8
 800c44e:	18f3      	adds	r3, r6, r3
 800c450:	19db      	adds	r3, r3, r7
 800c452:	881b      	ldrh	r3, [r3, #0]
 800c454:	9300      	str	r3, [sp, #0]
 800c456:	0023      	movs	r3, r4
 800c458:	f7ff fe64 	bl	800c124 <Paint_DrawLine>
 800c45c:	e000      	b.n	800c460 <Paint_DrawRectangle+0x184>
        return;
 800c45e:	46c0      	nop			@ (mov r8, r8)
    }
}
 800c460:	46bd      	mov	sp, r7
 800c462:	b005      	add	sp, #20
 800c464:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c466:	46c0      	nop			@ (mov r8, r8)
 800c468:	200005b0 	.word	0x200005b0

0800c46c <Paint_DrawChar>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    tFont *Font, UWORD Color_Foreground, UWORD Color_Background)
{
 800c46c:	b5b0      	push	{r4, r5, r7, lr}
 800c46e:	b088      	sub	sp, #32
 800c470:	af00      	add	r7, sp, #0
 800c472:	0004      	movs	r4, r0
 800c474:	0008      	movs	r0, r1
 800c476:	0011      	movs	r1, r2
 800c478:	607b      	str	r3, [r7, #4]
 800c47a:	250e      	movs	r5, #14
 800c47c:	197b      	adds	r3, r7, r5
 800c47e:	1c22      	adds	r2, r4, #0
 800c480:	801a      	strh	r2, [r3, #0]
 800c482:	240c      	movs	r4, #12
 800c484:	193b      	adds	r3, r7, r4
 800c486:	1c02      	adds	r2, r0, #0
 800c488:	801a      	strh	r2, [r3, #0]
 800c48a:	200b      	movs	r0, #11
 800c48c:	183b      	adds	r3, r7, r0
 800c48e:	1c0a      	adds	r2, r1, #0
 800c490:	701a      	strb	r2, [r3, #0]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height)
 800c492:	4b67      	ldr	r3, [pc, #412]	@ (800c630 <Paint_DrawChar+0x1c4>)
 800c494:	889b      	ldrh	r3, [r3, #4]
 800c496:	197a      	adds	r2, r7, r5
 800c498:	8812      	ldrh	r2, [r2, #0]
 800c49a:	429a      	cmp	r2, r3
 800c49c:	d900      	bls.n	800c4a0 <Paint_DrawChar+0x34>
 800c49e:	e0c2      	b.n	800c626 <Paint_DrawChar+0x1ba>
 800c4a0:	4b63      	ldr	r3, [pc, #396]	@ (800c630 <Paint_DrawChar+0x1c4>)
 800c4a2:	88db      	ldrh	r3, [r3, #6]
 800c4a4:	193a      	adds	r2, r7, r4
 800c4a6:	8812      	ldrh	r2, [r2, #0]
 800c4a8:	429a      	cmp	r2, r3
 800c4aa:	d900      	bls.n	800c4ae <Paint_DrawChar+0x42>
 800c4ac:	e0bb      	b.n	800c626 <Paint_DrawChar+0x1ba>
    {
        DE_BUG("Paint_DrawChar Input exceeds the normal display range\r\n");
        return;
    }
    uint32_t font_Width = (*Font).chars[Acsii_Char - ' '].image->width;
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	685a      	ldr	r2, [r3, #4]
 800c4b2:	183b      	adds	r3, r7, r0
 800c4b4:	781b      	ldrb	r3, [r3, #0]
 800c4b6:	495f      	ldr	r1, [pc, #380]	@ (800c634 <Paint_DrawChar+0x1c8>)
 800c4b8:	468c      	mov	ip, r1
 800c4ba:	4463      	add	r3, ip
 800c4bc:	00db      	lsls	r3, r3, #3
 800c4be:	18d3      	adds	r3, r2, r3
 800c4c0:	685b      	ldr	r3, [r3, #4]
 800c4c2:	889b      	ldrh	r3, [r3, #4]
 800c4c4:	617b      	str	r3, [r7, #20]
    uint32_t font_Height = (*Font).chars[Acsii_Char - ' '].image->height;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	685a      	ldr	r2, [r3, #4]
 800c4ca:	183b      	adds	r3, r7, r0
 800c4cc:	781b      	ldrb	r3, [r3, #0]
 800c4ce:	4959      	ldr	r1, [pc, #356]	@ (800c634 <Paint_DrawChar+0x1c8>)
 800c4d0:	468c      	mov	ip, r1
 800c4d2:	4463      	add	r3, ip
 800c4d4:	00db      	lsls	r3, r3, #3
 800c4d6:	18d3      	adds	r3, r2, r3
 800c4d8:	685b      	ldr	r3, [r3, #4]
 800c4da:	88db      	ldrh	r3, [r3, #6]
 800c4dc:	613b      	str	r3, [r7, #16]

    //   uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
    const unsigned char *ptr = (*Font).chars[Acsii_Char - ' '].image->data;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	685a      	ldr	r2, [r3, #4]
 800c4e2:	183b      	adds	r3, r7, r0
 800c4e4:	781b      	ldrb	r3, [r3, #0]
 800c4e6:	4953      	ldr	r1, [pc, #332]	@ (800c634 <Paint_DrawChar+0x1c8>)
 800c4e8:	468c      	mov	ip, r1
 800c4ea:	4463      	add	r3, ip
 800c4ec:	00db      	lsls	r3, r3, #3
 800c4ee:	18d3      	adds	r3, r2, r3
 800c4f0:	685b      	ldr	r3, [r3, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < font_Height; Page++)
 800c4f6:	231e      	movs	r3, #30
 800c4f8:	18fb      	adds	r3, r7, r3
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	801a      	strh	r2, [r3, #0]
 800c4fe:	e08a      	b.n	800c616 <Paint_DrawChar+0x1aa>
    {
        for (Column = 0; Column < font_Width; Column++)
 800c500:	231c      	movs	r3, #28
 800c502:	18fb      	adds	r3, r7, r3
 800c504:	2200      	movs	r2, #0
 800c506:	801a      	strh	r2, [r3, #0]
 800c508:	e071      	b.n	800c5ee <Paint_DrawChar+0x182>
        {

            // To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background)
 800c50a:	2334      	movs	r3, #52	@ 0x34
 800c50c:	18fb      	adds	r3, r7, r3
 800c50e:	881b      	ldrh	r3, [r3, #0]
 800c510:	2bff      	cmp	r3, #255	@ 0xff
 800c512:	d122      	bne.n	800c55a <Paint_DrawChar+0xee>
            { // this process is to speed up the scan
                if (*ptr & (0x80 >> (Column % 8)))
 800c514:	69bb      	ldr	r3, [r7, #24]
 800c516:	781b      	ldrb	r3, [r3, #0]
 800c518:	0019      	movs	r1, r3
 800c51a:	201c      	movs	r0, #28
 800c51c:	183b      	adds	r3, r7, r0
 800c51e:	881b      	ldrh	r3, [r3, #0]
 800c520:	2207      	movs	r2, #7
 800c522:	4013      	ands	r3, r2
 800c524:	2280      	movs	r2, #128	@ 0x80
 800c526:	411a      	asrs	r2, r3
 800c528:	0013      	movs	r3, r2
 800c52a:	400b      	ands	r3, r1
 800c52c:	d04e      	beq.n	800c5cc <Paint_DrawChar+0x160>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800c52e:	230e      	movs	r3, #14
 800c530:	18fa      	adds	r2, r7, r3
 800c532:	183b      	adds	r3, r7, r0
 800c534:	8812      	ldrh	r2, [r2, #0]
 800c536:	881b      	ldrh	r3, [r3, #0]
 800c538:	18d3      	adds	r3, r2, r3
 800c53a:	b298      	uxth	r0, r3
 800c53c:	230c      	movs	r3, #12
 800c53e:	18fa      	adds	r2, r7, r3
 800c540:	231e      	movs	r3, #30
 800c542:	18fb      	adds	r3, r7, r3
 800c544:	8812      	ldrh	r2, [r2, #0]
 800c546:	881b      	ldrh	r3, [r3, #0]
 800c548:	18d3      	adds	r3, r2, r3
 800c54a:	b299      	uxth	r1, r3
 800c54c:	2330      	movs	r3, #48	@ 0x30
 800c54e:	18fb      	adds	r3, r7, r3
 800c550:	881b      	ldrh	r3, [r3, #0]
 800c552:	001a      	movs	r2, r3
 800c554:	f7ff fa8c 	bl	800ba70 <Paint_SetPixel>
 800c558:	e038      	b.n	800c5cc <Paint_DrawChar+0x160>
            }
            else
            {
                if (*ptr & (0x80 >> (Column % 8)))
 800c55a:	69bb      	ldr	r3, [r7, #24]
 800c55c:	781b      	ldrb	r3, [r3, #0]
 800c55e:	0019      	movs	r1, r3
 800c560:	201c      	movs	r0, #28
 800c562:	183b      	adds	r3, r7, r0
 800c564:	881b      	ldrh	r3, [r3, #0]
 800c566:	2207      	movs	r2, #7
 800c568:	4013      	ands	r3, r2
 800c56a:	2280      	movs	r2, #128	@ 0x80
 800c56c:	411a      	asrs	r2, r3
 800c56e:	0013      	movs	r3, r2
 800c570:	400b      	ands	r3, r1
 800c572:	d015      	beq.n	800c5a0 <Paint_DrawChar+0x134>
                {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800c574:	230e      	movs	r3, #14
 800c576:	18fa      	adds	r2, r7, r3
 800c578:	183b      	adds	r3, r7, r0
 800c57a:	8812      	ldrh	r2, [r2, #0]
 800c57c:	881b      	ldrh	r3, [r3, #0]
 800c57e:	18d3      	adds	r3, r2, r3
 800c580:	b298      	uxth	r0, r3
 800c582:	230c      	movs	r3, #12
 800c584:	18fa      	adds	r2, r7, r3
 800c586:	231e      	movs	r3, #30
 800c588:	18fb      	adds	r3, r7, r3
 800c58a:	8812      	ldrh	r2, [r2, #0]
 800c58c:	881b      	ldrh	r3, [r3, #0]
 800c58e:	18d3      	adds	r3, r2, r3
 800c590:	b299      	uxth	r1, r3
 800c592:	2330      	movs	r3, #48	@ 0x30
 800c594:	18fb      	adds	r3, r7, r3
 800c596:	881b      	ldrh	r3, [r3, #0]
 800c598:	001a      	movs	r2, r3
 800c59a:	f7ff fa69 	bl	800ba70 <Paint_SetPixel>
 800c59e:	e015      	b.n	800c5cc <Paint_DrawChar+0x160>
                }
                else
                {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 800c5a0:	230e      	movs	r3, #14
 800c5a2:	18fa      	adds	r2, r7, r3
 800c5a4:	231c      	movs	r3, #28
 800c5a6:	18fb      	adds	r3, r7, r3
 800c5a8:	8812      	ldrh	r2, [r2, #0]
 800c5aa:	881b      	ldrh	r3, [r3, #0]
 800c5ac:	18d3      	adds	r3, r2, r3
 800c5ae:	b298      	uxth	r0, r3
 800c5b0:	230c      	movs	r3, #12
 800c5b2:	18fa      	adds	r2, r7, r3
 800c5b4:	231e      	movs	r3, #30
 800c5b6:	18fb      	adds	r3, r7, r3
 800c5b8:	8812      	ldrh	r2, [r2, #0]
 800c5ba:	881b      	ldrh	r3, [r3, #0]
 800c5bc:	18d3      	adds	r3, r2, r3
 800c5be:	b299      	uxth	r1, r3
 800c5c0:	2334      	movs	r3, #52	@ 0x34
 800c5c2:	18fb      	adds	r3, r7, r3
 800c5c4:	881b      	ldrh	r3, [r3, #0]
 800c5c6:	001a      	movs	r2, r3
 800c5c8:	f7ff fa52 	bl	800ba70 <Paint_SetPixel>
                }
            }
            // One pixel is 8 bits
            if (Column % 8 == 7)
 800c5cc:	231c      	movs	r3, #28
 800c5ce:	18fb      	adds	r3, r7, r3
 800c5d0:	881b      	ldrh	r3, [r3, #0]
 800c5d2:	2207      	movs	r2, #7
 800c5d4:	4013      	ands	r3, r2
 800c5d6:	b29b      	uxth	r3, r3
 800c5d8:	2b07      	cmp	r3, #7
 800c5da:	d102      	bne.n	800c5e2 <Paint_DrawChar+0x176>
                ptr++;
 800c5dc:	69bb      	ldr	r3, [r7, #24]
 800c5de:	3301      	adds	r3, #1
 800c5e0:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < font_Width; Column++)
 800c5e2:	211c      	movs	r1, #28
 800c5e4:	187b      	adds	r3, r7, r1
 800c5e6:	881a      	ldrh	r2, [r3, #0]
 800c5e8:	187b      	adds	r3, r7, r1
 800c5ea:	3201      	adds	r2, #1
 800c5ec:	801a      	strh	r2, [r3, #0]
 800c5ee:	231c      	movs	r3, #28
 800c5f0:	18fb      	adds	r3, r7, r3
 800c5f2:	881b      	ldrh	r3, [r3, #0]
 800c5f4:	697a      	ldr	r2, [r7, #20]
 800c5f6:	429a      	cmp	r2, r3
 800c5f8:	d900      	bls.n	800c5fc <Paint_DrawChar+0x190>
 800c5fa:	e786      	b.n	800c50a <Paint_DrawChar+0x9e>
        } // Write a line
        if (font_Width % 8 != 0)
 800c5fc:	697b      	ldr	r3, [r7, #20]
 800c5fe:	2207      	movs	r2, #7
 800c600:	4013      	ands	r3, r2
 800c602:	d002      	beq.n	800c60a <Paint_DrawChar+0x19e>
            ptr++;
 800c604:	69bb      	ldr	r3, [r7, #24]
 800c606:	3301      	adds	r3, #1
 800c608:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < font_Height; Page++)
 800c60a:	211e      	movs	r1, #30
 800c60c:	187b      	adds	r3, r7, r1
 800c60e:	881a      	ldrh	r2, [r3, #0]
 800c610:	187b      	adds	r3, r7, r1
 800c612:	3201      	adds	r2, #1
 800c614:	801a      	strh	r2, [r3, #0]
 800c616:	231e      	movs	r3, #30
 800c618:	18fb      	adds	r3, r7, r3
 800c61a:	881b      	ldrh	r3, [r3, #0]
 800c61c:	693a      	ldr	r2, [r7, #16]
 800c61e:	429a      	cmp	r2, r3
 800c620:	d900      	bls.n	800c624 <Paint_DrawChar+0x1b8>
 800c622:	e76d      	b.n	800c500 <Paint_DrawChar+0x94>
 800c624:	e000      	b.n	800c628 <Paint_DrawChar+0x1bc>
        return;
 800c626:	46c0      	nop			@ (mov r8, r8)
    } // Write all
}
 800c628:	46bd      	mov	sp, r7
 800c62a:	b008      	add	sp, #32
 800c62c:	bdb0      	pop	{r4, r5, r7, pc}
 800c62e:	46c0      	nop			@ (mov r8, r8)
 800c630:	200005b0 	.word	0x200005b0
 800c634:	1fffffe0 	.word	0x1fffffe0

0800c638 <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char *pString,
                         tFont *Font, UWORD Color_Foreground, UWORD Color_Background)
{
 800c638:	b5b0      	push	{r4, r5, r7, lr}
 800c63a:	b088      	sub	sp, #32
 800c63c:	af02      	add	r7, sp, #8
 800c63e:	60ba      	str	r2, [r7, #8]
 800c640:	607b      	str	r3, [r7, #4]
 800c642:	240e      	movs	r4, #14
 800c644:	193b      	adds	r3, r7, r4
 800c646:	1c02      	adds	r2, r0, #0
 800c648:	801a      	strh	r2, [r3, #0]
 800c64a:	200c      	movs	r0, #12
 800c64c:	183b      	adds	r3, r7, r0
 800c64e:	1c0a      	adds	r2, r1, #0
 800c650:	801a      	strh	r2, [r3, #0]
    UWORD Xpoint = Xstart;
 800c652:	2316      	movs	r3, #22
 800c654:	18fb      	adds	r3, r7, r3
 800c656:	0021      	movs	r1, r4
 800c658:	187a      	adds	r2, r7, r1
 800c65a:	8812      	ldrh	r2, [r2, #0]
 800c65c:	801a      	strh	r2, [r3, #0]
    UWORD Ypoint = Ystart;
 800c65e:	2314      	movs	r3, #20
 800c660:	18fb      	adds	r3, r7, r3
 800c662:	183a      	adds	r2, r7, r0
 800c664:	8812      	ldrh	r2, [r2, #0]
 800c666:	801a      	strh	r2, [r3, #0]
    //			uint32_t font_Width = (*Font).chars[Acsii_Char - ' '].image->width;
    //		uint32_t font_Height = (*Font).chars[Acsii_Char - ' ' ].image->height;

    if (Xstart > Paint.Width || Ystart > Paint.Height)
 800c668:	4b1f      	ldr	r3, [pc, #124]	@ (800c6e8 <Paint_DrawString_EN+0xb0>)
 800c66a:	889b      	ldrh	r3, [r3, #4]
 800c66c:	187a      	adds	r2, r7, r1
 800c66e:	8812      	ldrh	r2, [r2, #0]
 800c670:	429a      	cmp	r2, r3
 800c672:	d835      	bhi.n	800c6e0 <Paint_DrawString_EN+0xa8>
 800c674:	4b1c      	ldr	r3, [pc, #112]	@ (800c6e8 <Paint_DrawString_EN+0xb0>)
 800c676:	88db      	ldrh	r3, [r3, #6]
 800c678:	183a      	adds	r2, r7, r0
 800c67a:	8812      	ldrh	r2, [r2, #0]
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d82f      	bhi.n	800c6e0 <Paint_DrawString_EN+0xa8>
    {
        DE_BUG("Paint_DrawString_EN Input exceeds the normal display range\r\n");
        return;
    }

    while (*pString != '\0')
 800c680:	e029      	b.n	800c6d6 <Paint_DrawString_EN+0x9e>
        //        // If the Y direction is full, reposition to(Xstart, Ystart)
        //        if ((Ypoint  + Font->Height ) > Paint.Height ) {
        //            Xpoint = Xstart;
        //            Ypoint = Ystart;
        //        }
        Paint_DrawChar(Xpoint, Ypoint, *pString, Font, Color_Background, Color_Foreground);
 800c682:	68bb      	ldr	r3, [r7, #8]
 800c684:	781a      	ldrb	r2, [r3, #0]
 800c686:	687c      	ldr	r4, [r7, #4]
 800c688:	2314      	movs	r3, #20
 800c68a:	18fb      	adds	r3, r7, r3
 800c68c:	8819      	ldrh	r1, [r3, #0]
 800c68e:	2516      	movs	r5, #22
 800c690:	197b      	adds	r3, r7, r5
 800c692:	8818      	ldrh	r0, [r3, #0]
 800c694:	2328      	movs	r3, #40	@ 0x28
 800c696:	18fb      	adds	r3, r7, r3
 800c698:	881b      	ldrh	r3, [r3, #0]
 800c69a:	9301      	str	r3, [sp, #4]
 800c69c:	232c      	movs	r3, #44	@ 0x2c
 800c69e:	18fb      	adds	r3, r7, r3
 800c6a0:	881b      	ldrh	r3, [r3, #0]
 800c6a2:	9300      	str	r3, [sp, #0]
 800c6a4:	0023      	movs	r3, r4
 800c6a6:	f7ff fee1 	bl	800c46c <Paint_DrawChar>

        // The next character of the address

        uint32_t font_Width = (*Font).chars[*pString - ' '].image->width;
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	685a      	ldr	r2, [r3, #4]
 800c6ae:	68bb      	ldr	r3, [r7, #8]
 800c6b0:	781b      	ldrb	r3, [r3, #0]
 800c6b2:	490e      	ldr	r1, [pc, #56]	@ (800c6ec <Paint_DrawString_EN+0xb4>)
 800c6b4:	468c      	mov	ip, r1
 800c6b6:	4463      	add	r3, ip
 800c6b8:	00db      	lsls	r3, r3, #3
 800c6ba:	18d3      	adds	r3, r2, r3
 800c6bc:	685b      	ldr	r3, [r3, #4]
 800c6be:	889b      	ldrh	r3, [r3, #4]
 800c6c0:	613b      	str	r3, [r7, #16]
        // The next word of the abscissa increases the font of the broadband
        Xpoint += font_Width;
 800c6c2:	693b      	ldr	r3, [r7, #16]
 800c6c4:	b299      	uxth	r1, r3
 800c6c6:	197b      	adds	r3, r7, r5
 800c6c8:	197a      	adds	r2, r7, r5
 800c6ca:	8812      	ldrh	r2, [r2, #0]
 800c6cc:	188a      	adds	r2, r1, r2
 800c6ce:	801a      	strh	r2, [r3, #0]
        pString++;
 800c6d0:	68bb      	ldr	r3, [r7, #8]
 800c6d2:	3301      	adds	r3, #1
 800c6d4:	60bb      	str	r3, [r7, #8]
    while (*pString != '\0')
 800c6d6:	68bb      	ldr	r3, [r7, #8]
 800c6d8:	781b      	ldrb	r3, [r3, #0]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d1d1      	bne.n	800c682 <Paint_DrawString_EN+0x4a>
 800c6de:	e000      	b.n	800c6e2 <Paint_DrawString_EN+0xaa>
        return;
 800c6e0:	46c0      	nop			@ (mov r8, r8)
    }
}
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	b006      	add	sp, #24
 800c6e6:	bdb0      	pop	{r4, r5, r7, pc}
 800c6e8:	200005b0 	.word	0x200005b0
 800c6ec:	1fffffe0 	.word	0x1fffffe0

0800c6f0 <LL_RTC_TIME_GetHour>:
  *         RTC_TR           HU            LL_RTC_TIME_GetHour
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetHour(RTC_TypeDef *RTCx)
{
 800c6f0:	b590      	push	{r4, r7, lr}
 800c6f2:	b083      	sub	sp, #12
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU));
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681a      	ldr	r2, [r3, #0]
 800c6fc:	23fc      	movs	r3, #252	@ 0xfc
 800c6fe:	039b      	lsls	r3, r3, #14
 800c700:	401a      	ands	r2, r3
 800c702:	0014      	movs	r4, r2
  return (uint32_t)((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos));
 800c704:	0d23      	lsrs	r3, r4, #20
 800c706:	011b      	lsls	r3, r3, #4
 800c708:	2230      	movs	r2, #48	@ 0x30
 800c70a:	401a      	ands	r2, r3
 800c70c:	0c23      	lsrs	r3, r4, #16
 800c70e:	210f      	movs	r1, #15
 800c710:	400b      	ands	r3, r1
 800c712:	4313      	orrs	r3, r2
}
 800c714:	0018      	movs	r0, r3
 800c716:	46bd      	mov	sp, r7
 800c718:	b003      	add	sp, #12
 800c71a:	bd90      	pop	{r4, r7, pc}

0800c71c <LL_RTC_TIME_GetMinute>:
  *         RTC_TR           MNU           LL_RTC_TIME_GetMinute
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x59
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef *RTCx)
{
 800c71c:	b590      	push	{r4, r7, lr}
 800c71e:	b083      	sub	sp, #12
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU));
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681a      	ldr	r2, [r3, #0]
 800c728:	23fe      	movs	r3, #254	@ 0xfe
 800c72a:	01db      	lsls	r3, r3, #7
 800c72c:	401a      	ands	r2, r3
 800c72e:	0014      	movs	r4, r2
  return (uint32_t)((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos));
 800c730:	0b23      	lsrs	r3, r4, #12
 800c732:	011b      	lsls	r3, r3, #4
 800c734:	2270      	movs	r2, #112	@ 0x70
 800c736:	401a      	ands	r2, r3
 800c738:	0a23      	lsrs	r3, r4, #8
 800c73a:	210f      	movs	r1, #15
 800c73c:	400b      	ands	r3, r1
 800c73e:	4313      	orrs	r3, r2
}
 800c740:	0018      	movs	r0, r3
 800c742:	46bd      	mov	sp, r7
 800c744:	b003      	add	sp, #12
 800c746:	bd90      	pop	{r4, r7, pc}

0800c748 <LL_RTC_TIME_GetSecond>:
  *         RTC_TR           SU            LL_RTC_TIME_GetSecond
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x59
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef *RTCx)
{
 800c748:	b590      	push	{r4, r7, lr}
 800c74a:	b083      	sub	sp, #12
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU));
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	227f      	movs	r2, #127	@ 0x7f
 800c756:	4013      	ands	r3, r2
 800c758:	001c      	movs	r4, r3
  return (uint32_t)((((temp & RTC_TR_ST) >> RTC_TR_ST_Pos) << 4U) | ((temp & RTC_TR_SU) >> RTC_TR_SU_Pos));
 800c75a:	237f      	movs	r3, #127	@ 0x7f
 800c75c:	4023      	ands	r3, r4
}
 800c75e:	0018      	movs	r0, r3
 800c760:	46bd      	mov	sp, r7
 800c762:	b003      	add	sp, #12
 800c764:	bd90      	pop	{r4, r7, pc}

0800c766 <LL_RTC_DATE_GetYear>:
  *         RTC_DR           YU            LL_RTC_DATE_GetYear
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x99
  */
__STATIC_INLINE uint32_t LL_RTC_DATE_GetYear(RTC_TypeDef *RTCx)
{
 800c766:	b590      	push	{r4, r7, lr}
 800c768:	b083      	sub	sp, #12
 800c76a:	af00      	add	r7, sp, #0
 800c76c:	6078      	str	r0, [r7, #4]
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->DR, (RTC_DR_YT | RTC_DR_YU));
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	685a      	ldr	r2, [r3, #4]
 800c772:	23ff      	movs	r3, #255	@ 0xff
 800c774:	041b      	lsls	r3, r3, #16
 800c776:	401a      	ands	r2, r3
 800c778:	0014      	movs	r4, r2
  return (uint32_t)((((temp & RTC_DR_YT) >> RTC_DR_YT_Pos) << 4U) | ((temp & RTC_DR_YU) >> RTC_DR_YU_Pos));
 800c77a:	0d23      	lsrs	r3, r4, #20
 800c77c:	011b      	lsls	r3, r3, #4
 800c77e:	22ff      	movs	r2, #255	@ 0xff
 800c780:	401a      	ands	r2, r3
 800c782:	0c23      	lsrs	r3, r4, #16
 800c784:	210f      	movs	r1, #15
 800c786:	400b      	ands	r3, r1
 800c788:	4313      	orrs	r3, r2
}
 800c78a:	0018      	movs	r0, r3
 800c78c:	46bd      	mov	sp, r7
 800c78e:	b003      	add	sp, #12
 800c790:	bd90      	pop	{r4, r7, pc}

0800c792 <LL_RTC_DATE_GetMonth>:
  *         @arg @ref LL_RTC_MONTH_OCTOBER
  *         @arg @ref LL_RTC_MONTH_NOVEMBER
  *         @arg @ref LL_RTC_MONTH_DECEMBER
  */
__STATIC_INLINE uint32_t LL_RTC_DATE_GetMonth(RTC_TypeDef *RTCx)
{
 800c792:	b590      	push	{r4, r7, lr}
 800c794:	b083      	sub	sp, #12
 800c796:	af00      	add	r7, sp, #0
 800c798:	6078      	str	r0, [r7, #4]
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU));
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	685a      	ldr	r2, [r3, #4]
 800c79e:	23f8      	movs	r3, #248	@ 0xf8
 800c7a0:	015b      	lsls	r3, r3, #5
 800c7a2:	401a      	ands	r2, r3
 800c7a4:	0014      	movs	r4, r2
  return (uint32_t)((((temp & RTC_DR_MT) >> RTC_DR_MT_Pos) << 4U) | ((temp & RTC_DR_MU) >> RTC_DR_MU_Pos));
 800c7a6:	0b23      	lsrs	r3, r4, #12
 800c7a8:	011b      	lsls	r3, r3, #4
 800c7aa:	2210      	movs	r2, #16
 800c7ac:	401a      	ands	r2, r3
 800c7ae:	0a23      	lsrs	r3, r4, #8
 800c7b0:	210f      	movs	r1, #15
 800c7b2:	400b      	ands	r3, r1
 800c7b4:	4313      	orrs	r3, r2
}
 800c7b6:	0018      	movs	r0, r3
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	b003      	add	sp, #12
 800c7bc:	bd90      	pop	{r4, r7, pc}

0800c7be <LL_RTC_DATE_GetDay>:
  *         RTC_DR           DU            LL_RTC_DATE_GetDay
  * @param  RTCx RTC Instance
  * @retval Value between Min_Data=0x01 and Max_Data=0x31
  */
__STATIC_INLINE uint32_t LL_RTC_DATE_GetDay(RTC_TypeDef *RTCx)
{
 800c7be:	b590      	push	{r4, r7, lr}
 800c7c0:	b083      	sub	sp, #12
 800c7c2:	af00      	add	r7, sp, #0
 800c7c4:	6078      	str	r0, [r7, #4]
  register uint32_t temp = 0U;

  temp = READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU));
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	685b      	ldr	r3, [r3, #4]
 800c7ca:	223f      	movs	r2, #63	@ 0x3f
 800c7cc:	4013      	ands	r3, r2
 800c7ce:	001c      	movs	r4, r3
  return (uint32_t)((((temp & RTC_DR_DT) >> RTC_DR_DT_Pos) << 4U) | ((temp & RTC_DR_DU) >> RTC_DR_DU_Pos));
 800c7d0:	233f      	movs	r3, #63	@ 0x3f
 800c7d2:	4023      	ands	r3, r4
}
 800c7d4:	0018      	movs	r0, r3
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	b003      	add	sp, #12
 800c7da:	bd90      	pop	{r4, r7, pc}

0800c7dc <battery_out>:
static const struct X0_Y0 big_0 = {67, 30};		//	Big 1
static const struct X0_Y0 small_0 = {142,46};		//	Small 0

// *************************************************************************************

void battery_out(uint16_t bat){  // Battery voltage out  X.Y
 800c7dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7de:	b087      	sub	sp, #28
 800c7e0:	af02      	add	r7, sp, #8
 800c7e2:	0002      	movs	r2, r0
 800c7e4:	1dbb      	adds	r3, r7, #6
 800c7e6:	801a      	strh	r2, [r3, #0]
	
	printf("**  Vbat out\n");
 800c7e8:	4b2d      	ldr	r3, [pc, #180]	@ (800c8a0 <battery_out+0xc4>)
 800c7ea:	0018      	movs	r0, r3
 800c7ec:	f7f8 ff7e 	bl	80056ec <printf_>
	uint8_t x = 3;
 800c7f0:	250f      	movs	r5, #15
 800c7f2:	197b      	adds	r3, r7, r5
 800c7f4:	2203      	movs	r2, #3
 800c7f6:	701a      	strb	r2, [r3, #0]
	uint8_t y = 160;
 800c7f8:	260e      	movs	r6, #14
 800c7fa:	19bb      	adds	r3, r7, r6
 800c7fc:	22a0      	movs	r2, #160	@ 0xa0
 800c7fe:	701a      	strb	r2, [r3, #0]
//	const uint16_t Ubat_min = 220;				// Battery min voltage 2.2 V (display).
	
	sprintf(str_array, "%2d", bat);
 800c800:	1dbb      	adds	r3, r7, #6
 800c802:	881a      	ldrh	r2, [r3, #0]
 800c804:	4927      	ldr	r1, [pc, #156]	@ (800c8a4 <battery_out+0xc8>)
 800c806:	4b28      	ldr	r3, [pc, #160]	@ (800c8a8 <battery_out+0xcc>)
 800c808:	0018      	movs	r0, r3
 800c80a:	f7f8 ff8d 	bl	8005728 <sprintf_>
	Paint_ClearWindows(x, y, x+40, y+29, WHITE);	
 800c80e:	197b      	adds	r3, r7, r5
 800c810:	781b      	ldrb	r3, [r3, #0]
 800c812:	b298      	uxth	r0, r3
 800c814:	19bb      	adds	r3, r7, r6
 800c816:	781b      	ldrb	r3, [r3, #0]
 800c818:	b299      	uxth	r1, r3
 800c81a:	197b      	adds	r3, r7, r5
 800c81c:	781b      	ldrb	r3, [r3, #0]
 800c81e:	b29b      	uxth	r3, r3
 800c820:	3328      	adds	r3, #40	@ 0x28
 800c822:	b29a      	uxth	r2, r3
 800c824:	19bb      	adds	r3, r7, r6
 800c826:	781b      	ldrb	r3, [r3, #0]
 800c828:	b29b      	uxth	r3, r3
 800c82a:	331d      	adds	r3, #29
 800c82c:	b29b      	uxth	r3, r3
 800c82e:	24ff      	movs	r4, #255	@ 0xff
 800c830:	9400      	str	r4, [sp, #0]
 800c832:	f7ff fb49 	bl	800bec8 <Paint_ClearWindows>

	Paint_DrawChar(x, y, str_array[0], &calibri_24pts, BLACK, WHITE);	// 	12, 29, 8
 800c836:	197b      	adds	r3, r7, r5
 800c838:	781b      	ldrb	r3, [r3, #0]
 800c83a:	b298      	uxth	r0, r3
 800c83c:	19bb      	adds	r3, r7, r6
 800c83e:	781b      	ldrb	r3, [r3, #0]
 800c840:	b299      	uxth	r1, r3
 800c842:	4b19      	ldr	r3, [pc, #100]	@ (800c8a8 <battery_out+0xcc>)
 800c844:	781a      	ldrb	r2, [r3, #0]
 800c846:	4b19      	ldr	r3, [pc, #100]	@ (800c8ac <battery_out+0xd0>)
 800c848:	24ff      	movs	r4, #255	@ 0xff
 800c84a:	9401      	str	r4, [sp, #4]
 800c84c:	2400      	movs	r4, #0
 800c84e:	9400      	str	r4, [sp, #0]
 800c850:	f7ff fe0c 	bl	800c46c <Paint_DrawChar>
	Paint_DrawChar(x+12, y, str_array[1], &calibri_24pts, BLACK, WHITE);	
 800c854:	197b      	adds	r3, r7, r5
 800c856:	781b      	ldrb	r3, [r3, #0]
 800c858:	b29b      	uxth	r3, r3
 800c85a:	330c      	adds	r3, #12
 800c85c:	b298      	uxth	r0, r3
 800c85e:	19bb      	adds	r3, r7, r6
 800c860:	781b      	ldrb	r3, [r3, #0]
 800c862:	b299      	uxth	r1, r3
 800c864:	4b10      	ldr	r3, [pc, #64]	@ (800c8a8 <battery_out+0xcc>)
 800c866:	785a      	ldrb	r2, [r3, #1]
 800c868:	4b10      	ldr	r3, [pc, #64]	@ (800c8ac <battery_out+0xd0>)
 800c86a:	24ff      	movs	r4, #255	@ 0xff
 800c86c:	9401      	str	r4, [sp, #4]
 800c86e:	2400      	movs	r4, #0
 800c870:	9400      	str	r4, [sp, #0]
 800c872:	f7ff fdfb 	bl	800c46c <Paint_DrawChar>
	Paint_DrawChar(x+12+12, y, str_array[2], &calibri_24pts, BLACK, WHITE);	
 800c876:	197b      	adds	r3, r7, r5
 800c878:	781b      	ldrb	r3, [r3, #0]
 800c87a:	b29b      	uxth	r3, r3
 800c87c:	3318      	adds	r3, #24
 800c87e:	b298      	uxth	r0, r3
 800c880:	19bb      	adds	r3, r7, r6
 800c882:	781b      	ldrb	r3, [r3, #0]
 800c884:	b299      	uxth	r1, r3
 800c886:	4b08      	ldr	r3, [pc, #32]	@ (800c8a8 <battery_out+0xcc>)
 800c888:	789a      	ldrb	r2, [r3, #2]
 800c88a:	4b08      	ldr	r3, [pc, #32]	@ (800c8ac <battery_out+0xd0>)
 800c88c:	24ff      	movs	r4, #255	@ 0xff
 800c88e:	9401      	str	r4, [sp, #4]
 800c890:	2400      	movs	r4, #0
 800c892:	9400      	str	r4, [sp, #0]
 800c894:	f7ff fdea 	bl	800c46c <Paint_DrawChar>
	
//		EPD_1IN54_V2_DisplayPart(BlackImage);	
}
 800c898:	46c0      	nop			@ (mov r8, r8)
 800c89a:	46bd      	mov	sp, r7
 800c89c:	b005      	add	sp, #20
 800c89e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8a0:	0800fe48 	.word	0x0800fe48
 800c8a4:	0800fe58 	.word	0x0800fe58
 800c8a8:	200005f4 	.word	0x200005f4
 800c8ac:	20000160 	.word	0x20000160

0800c8b0 <temperature_out>:


void temperature_out(uint16_t tempr){
 800c8b0:	b590      	push	{r4, r7, lr}
 800c8b2:	b085      	sub	sp, #20
 800c8b4:	af02      	add	r7, sp, #8
 800c8b6:	0002      	movs	r2, r0
 800c8b8:	1dbb      	adds	r3, r7, #6
 800c8ba:	801a      	strh	r2, [r3, #0]
	
	printf("**  T out\n");
 800c8bc:	4b26      	ldr	r3, [pc, #152]	@ (800c958 <temperature_out+0xa8>)
 800c8be:	0018      	movs	r0, r3
 800c8c0:	f7f8 ff14 	bl	80056ec <printf_>
	sprintf(str_array, "%3d", tempr);						
 800c8c4:	1dbb      	adds	r3, r7, #6
 800c8c6:	881a      	ldrh	r2, [r3, #0]
 800c8c8:	4924      	ldr	r1, [pc, #144]	@ (800c95c <temperature_out+0xac>)
 800c8ca:	4b25      	ldr	r3, [pc, #148]	@ (800c960 <temperature_out+0xb0>)
 800c8cc:	0018      	movs	r0, r3
 800c8ce:	f7f8 ff2b 	bl	8005728 <sprintf_>
	Paint_ClearWindows(big_1.x, big_1.y, 142 + 41, big_1.y + 101, WHITE);	// 40 ms		
 800c8d2:	230a      	movs	r3, #10
 800c8d4:	0018      	movs	r0, r3
 800c8d6:	231e      	movs	r3, #30
 800c8d8:	0019      	movs	r1, r3
 800c8da:	231e      	movs	r3, #30
 800c8dc:	3365      	adds	r3, #101	@ 0x65
 800c8de:	b29b      	uxth	r3, r3
 800c8e0:	22ff      	movs	r2, #255	@ 0xff
 800c8e2:	9200      	str	r2, [sp, #0]
 800c8e4:	22b7      	movs	r2, #183	@ 0xb7
 800c8e6:	f7ff faef 	bl	800bec8 <Paint_ClearWindows>

	Paint_DrawChar(big_1.x, big_1.y, str_array[0], &calibri_104pts, BLACK, WHITE); // 15 ms
 800c8ea:	230a      	movs	r3, #10
 800c8ec:	0018      	movs	r0, r3
 800c8ee:	231e      	movs	r3, #30
 800c8f0:	001c      	movs	r4, r3
 800c8f2:	4b1b      	ldr	r3, [pc, #108]	@ (800c960 <temperature_out+0xb0>)
 800c8f4:	781a      	ldrb	r2, [r3, #0]
 800c8f6:	4b1b      	ldr	r3, [pc, #108]	@ (800c964 <temperature_out+0xb4>)
 800c8f8:	21ff      	movs	r1, #255	@ 0xff
 800c8fa:	9101      	str	r1, [sp, #4]
 800c8fc:	2100      	movs	r1, #0
 800c8fe:	9100      	str	r1, [sp, #0]
 800c900:	0021      	movs	r1, r4
 800c902:	f7ff fdb3 	bl	800c46c <Paint_DrawChar>
	Paint_DrawChar(big_0.x, big_0.y, str_array[1], &calibri_104pts, BLACK, WHITE);
 800c906:	2343      	movs	r3, #67	@ 0x43
 800c908:	0018      	movs	r0, r3
 800c90a:	231e      	movs	r3, #30
 800c90c:	001c      	movs	r4, r3
 800c90e:	4b14      	ldr	r3, [pc, #80]	@ (800c960 <temperature_out+0xb0>)
 800c910:	785a      	ldrb	r2, [r3, #1]
 800c912:	4b14      	ldr	r3, [pc, #80]	@ (800c964 <temperature_out+0xb4>)
 800c914:	21ff      	movs	r1, #255	@ 0xff
 800c916:	9101      	str	r1, [sp, #4]
 800c918:	2100      	movs	r1, #0
 800c91a:	9100      	str	r1, [sp, #0]
 800c91c:	0021      	movs	r1, r4
 800c91e:	f7ff fda5 	bl	800c46c <Paint_DrawChar>
	Paint_DrawPoint(131, 100, BLACK, DOT_PIXEL_5X5, DOT_FILL_AROUND); //Draw decimal point
 800c922:	2301      	movs	r3, #1
 800c924:	9300      	str	r3, [sp, #0]
 800c926:	2305      	movs	r3, #5
 800c928:	2200      	movs	r2, #0
 800c92a:	2164      	movs	r1, #100	@ 0x64
 800c92c:	2083      	movs	r0, #131	@ 0x83
 800c92e:	f7ff fb15 	bl	800bf5c <Paint_DrawPoint>
	Paint_DrawChar(small_0.x, small_0.y, str_array[2], &calibri_80pts, BLACK, WHITE);					
 800c932:	238e      	movs	r3, #142	@ 0x8e
 800c934:	0018      	movs	r0, r3
 800c936:	232e      	movs	r3, #46	@ 0x2e
 800c938:	001c      	movs	r4, r3
 800c93a:	4b09      	ldr	r3, [pc, #36]	@ (800c960 <temperature_out+0xb0>)
 800c93c:	789a      	ldrb	r2, [r3, #2]
 800c93e:	4b0a      	ldr	r3, [pc, #40]	@ (800c968 <temperature_out+0xb8>)
 800c940:	21ff      	movs	r1, #255	@ 0xff
 800c942:	9101      	str	r1, [sp, #4]
 800c944:	2100      	movs	r1, #0
 800c946:	9100      	str	r1, [sp, #0]
 800c948:	0021      	movs	r1, r4
 800c94a:	f7ff fd8f 	bl	800c46c <Paint_DrawChar>

//	EPD_1IN54_V2_DisplayPart(BlackImage);	// 0.84 sec ms
}
 800c94e:	46c0      	nop			@ (mov r8, r8)
 800c950:	46bd      	mov	sp, r7
 800c952:	b003      	add	sp, #12
 800c954:	bd90      	pop	{r4, r7, pc}
 800c956:	46c0      	nop			@ (mov r8, r8)
 800c958:	0800fe5c 	.word	0x0800fe5c
 800c95c:	0800fe68 	.word	0x0800fe68
 800c960:	200005f4 	.word	0x200005f4
 800c964:	20000150 	.word	0x20000150
 800c968:	20000170 	.word	0x20000170

0800c96c <humidity_out>:


void humidity_out(uint16_t hum){
 800c96c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c96e:	b087      	sub	sp, #28
 800c970:	af02      	add	r7, sp, #8
 800c972:	0002      	movs	r2, r0
 800c974:	1dbb      	adds	r3, r7, #6
 800c976:	801a      	strh	r2, [r3, #0]

	printf("**  H out\n");
 800c978:	4b1d      	ldr	r3, [pc, #116]	@ (800c9f0 <humidity_out+0x84>)
 800c97a:	0018      	movs	r0, r3
 800c97c:	f7f8 feb6 	bl	80056ec <printf_>
	uint8_t x = 125;
 800c980:	240f      	movs	r4, #15
 800c982:	193b      	adds	r3, r7, r4
 800c984:	227d      	movs	r2, #125	@ 0x7d
 800c986:	701a      	strb	r2, [r3, #0]
	uint8_t y = 150;
 800c988:	250e      	movs	r5, #14
 800c98a:	197b      	adds	r3, r7, r5
 800c98c:	2296      	movs	r2, #150	@ 0x96
 800c98e:	701a      	strb	r2, [r3, #0]
	char pcent = '%';
 800c990:	260d      	movs	r6, #13
 800c992:	19bb      	adds	r3, r7, r6
 800c994:	2225      	movs	r2, #37	@ 0x25
 800c996:	701a      	strb	r2, [r3, #0]
	sprintf(str_array, "%2d", hum);
 800c998:	1dbb      	adds	r3, r7, #6
 800c99a:	881a      	ldrh	r2, [r3, #0]
 800c99c:	4915      	ldr	r1, [pc, #84]	@ (800c9f4 <humidity_out+0x88>)
 800c99e:	4b16      	ldr	r3, [pc, #88]	@ (800c9f8 <humidity_out+0x8c>)
 800c9a0:	0018      	movs	r0, r3
 800c9a2:	f7f8 fec1 	bl	8005728 <sprintf_>
	// append % to string
    strncat(str_array, &pcent, 1);
 800c9a6:	19b9      	adds	r1, r7, r6
 800c9a8:	4b13      	ldr	r3, [pc, #76]	@ (800c9f8 <humidity_out+0x8c>)
 800c9aa:	2201      	movs	r2, #1
 800c9ac:	0018      	movs	r0, r3
 800c9ae:	f001 f92d 	bl	800dc0c <strncat>
	
	/******************************************************************************
	void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,tFont* Font, UWORD Color_Foreground, UWORD Color_Background)
	******************************************************************************/

	Paint_ClearWindows(x, y, 200, 197, WHITE);	// 10^1
 800c9b2:	193b      	adds	r3, r7, r4
 800c9b4:	781b      	ldrb	r3, [r3, #0]
 800c9b6:	b298      	uxth	r0, r3
 800c9b8:	197b      	adds	r3, r7, r5
 800c9ba:	781b      	ldrb	r3, [r3, #0]
 800c9bc:	b299      	uxth	r1, r3
 800c9be:	23ff      	movs	r3, #255	@ 0xff
 800c9c0:	9300      	str	r3, [sp, #0]
 800c9c2:	23c5      	movs	r3, #197	@ 0xc5
 800c9c4:	22c8      	movs	r2, #200	@ 0xc8
 800c9c6:	f7ff fa7f 	bl	800bec8 <Paint_ClearWindows>
	Paint_DrawString_EN(x, y, (char*)str_array, &calibri_36pts, WHITE, BLACK); // 20, 34
 800c9ca:	193b      	adds	r3, r7, r4
 800c9cc:	781b      	ldrb	r3, [r3, #0]
 800c9ce:	b298      	uxth	r0, r3
 800c9d0:	197b      	adds	r3, r7, r5
 800c9d2:	781b      	ldrb	r3, [r3, #0]
 800c9d4:	b299      	uxth	r1, r3
 800c9d6:	4b09      	ldr	r3, [pc, #36]	@ (800c9fc <humidity_out+0x90>)
 800c9d8:	4a07      	ldr	r2, [pc, #28]	@ (800c9f8 <humidity_out+0x8c>)
 800c9da:	2400      	movs	r4, #0
 800c9dc:	9401      	str	r4, [sp, #4]
 800c9de:	24ff      	movs	r4, #255	@ 0xff
 800c9e0:	9400      	str	r4, [sp, #0]
 800c9e2:	f7ff fe29 	bl	800c638 <Paint_DrawString_EN>

}
 800c9e6:	46c0      	nop			@ (mov r8, r8)
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	b005      	add	sp, #20
 800c9ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9ee:	46c0      	nop			@ (mov r8, r8)
 800c9f0:	0800fe6c 	.word	0x0800fe6c
 800c9f4:	0800fe58 	.word	0x0800fe58
 800c9f8:	200005f4 	.word	0x200005f4
 800c9fc:	20000168 	.word	0x20000168

0800ca00 <ESP_Init>:



//  **************************************************************************************

int ESP_Init(void){ 
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b086      	sub	sp, #24
 800ca04:	af04      	add	r7, sp, #16
	printf("ESP_Init\n");
 800ca06:	4b26      	ldr	r3, [pc, #152]	@ (800caa0 <ESP_Init+0xa0>)
 800ca08:	0018      	movs	r0, r3
 800ca0a:	f7f8 fe6f 	bl	80056ec <printf_>
    DEV_Module_Init();		// DC_L();SPI_CS_H();RST_H(); - set initial values
 800ca0e:	f7fe fc77 	bl	800b300 <DEV_Module_Init>
    EPD_1IN54_V2_Init();	// Reset pin set low, set LUT etc.
 800ca12:	f7fe fdf3 	bl	800b5fc <EPD_1IN54_V2_Init>

    //Create a new image cache    
    /* !!!  you have to edit the startup_stm32fxxx.s file and set a heap size = 1400 !!!  */
    UWORD Imagesize = ((EPD_1IN54_V2_WIDTH % 8 == 0)? (EPD_1IN54_V2_WIDTH / 8 ): (EPD_1IN54_V2_WIDTH / 8 + 1)) * EPD_1IN54_V2_HEIGHT;
 800ca16:	1dbb      	adds	r3, r7, #6
 800ca18:	4a22      	ldr	r2, [pc, #136]	@ (800caa4 <ESP_Init+0xa4>)
 800ca1a:	801a      	strh	r2, [r3, #0]
    if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 800ca1c:	1dbb      	adds	r3, r7, #6
 800ca1e:	881b      	ldrh	r3, [r3, #0]
 800ca20:	0018      	movs	r0, r3
 800ca22:	f000 faad 	bl	800cf80 <malloc>
 800ca26:	0003      	movs	r3, r0
 800ca28:	001a      	movs	r2, r3
 800ca2a:	4b1f      	ldr	r3, [pc, #124]	@ (800caa8 <ESP_Init+0xa8>)
 800ca2c:	601a      	str	r2, [r3, #0]
 800ca2e:	4b1e      	ldr	r3, [pc, #120]	@ (800caa8 <ESP_Init+0xa8>)
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d106      	bne.n	800ca44 <ESP_Init+0x44>
        printf("Failed to apply for black memory...\r\n");
 800ca36:	4b1d      	ldr	r3, [pc, #116]	@ (800caac <ESP_Init+0xac>)
 800ca38:	0018      	movs	r0, r3
 800ca3a:	f7f8 fe57 	bl	80056ec <printf_>
        return -1;
 800ca3e:	2301      	movs	r3, #1
 800ca40:	425b      	negs	r3, r3
 800ca42:	e029      	b.n	800ca98 <ESP_Init+0x98>
    }
	
	Paint_NewImage(BlackImage, EPD_1IN54_V2_WIDTH, EPD_1IN54_V2_HEIGHT, 0, WHITE);
 800ca44:	4b18      	ldr	r3, [pc, #96]	@ (800caa8 <ESP_Init+0xa8>)
 800ca46:	6818      	ldr	r0, [r3, #0]
 800ca48:	23ff      	movs	r3, #255	@ 0xff
 800ca4a:	9300      	str	r3, [sp, #0]
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	22c8      	movs	r2, #200	@ 0xc8
 800ca50:	21c8      	movs	r1, #200	@ 0xc8
 800ca52:	f7fe ff91 	bl	800b978 <Paint_NewImage>
	
//  	Paint_Clear(WHITE);
    Paint_SelectImage(BlackImage);
 800ca56:	4b14      	ldr	r3, [pc, #80]	@ (800caa8 <ESP_Init+0xa8>)
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	0018      	movs	r0, r3
 800ca5c:	f7fe fffa 	bl	800ba54 <Paint_SelectImage>
    Paint_Clear(WHITE);
 800ca60:	20ff      	movs	r0, #255	@ 0xff
 800ca62:	f7ff f9a3 	bl	800bdac <Paint_Clear>
	Paint_DrawRectangle(2, 3, 198, 140, BLACK, DOT_PIXEL_2X2, DRAW_FILL_EMPTY);
 800ca66:	2300      	movs	r3, #0
 800ca68:	9302      	str	r3, [sp, #8]
 800ca6a:	2302      	movs	r3, #2
 800ca6c:	9301      	str	r3, [sp, #4]
 800ca6e:	2300      	movs	r3, #0
 800ca70:	9300      	str	r3, [sp, #0]
 800ca72:	238c      	movs	r3, #140	@ 0x8c
 800ca74:	22c6      	movs	r2, #198	@ 0xc6
 800ca76:	2103      	movs	r1, #3
 800ca78:	2002      	movs	r0, #2
 800ca7a:	f7ff fc2f 	bl	800c2dc <Paint_DrawRectangle>
	
    EPD_1IN54_V2_Display(BlackImage);	// Write data to display's RAM (do you really need it?)
 800ca7e:	4b0a      	ldr	r3, [pc, #40]	@ (800caa8 <ESP_Init+0xa8>)
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	0018      	movs	r0, r3
 800ca84:	f7fe fe44 	bl	800b710 <EPD_1IN54_V2_Display>
	 
    EPD_1IN54_V2_DisplayPartBaseImage(BlackImage);
 800ca88:	4b07      	ldr	r3, [pc, #28]	@ (800caa8 <ESP_Init+0xa8>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	0018      	movs	r0, r3
 800ca8e:	f7fe fe8e 	bl	800b7ae <EPD_1IN54_V2_DisplayPartBaseImage>
	EPD_1IN54_V2_Init_Partial();
 800ca92:	f7fe fdfb 	bl	800b68c <EPD_1IN54_V2_Init_Partial>
	
	return 0;
 800ca96:	2300      	movs	r3, #0
}
 800ca98:	0018      	movs	r0, r3
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	b002      	add	sp, #8
 800ca9e:	bd80      	pop	{r7, pc}
 800caa0:	0800fe78 	.word	0x0800fe78
 800caa4:	00001388 	.word	0x00001388
 800caa8:	200005f0 	.word	0x200005f0
 800caac:	0800fe84 	.word	0x0800fe84

0800cab0 <final_message>:


void final_message(uint16_t bat_voltage){ 	// sleep
 800cab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cab2:	b087      	sub	sp, #28
 800cab4:	af02      	add	r7, sp, #8
 800cab6:	0002      	movs	r2, r0
 800cab8:	1dbb      	adds	r3, r7, #6
 800caba:	801a      	strh	r2, [r3, #0]
	
	ESP_Init();
 800cabc:	f7ff ffa0 	bl	800ca00 <ESP_Init>
	uint16_t Xstart = 5;
 800cac0:	250e      	movs	r5, #14
 800cac2:	197b      	adds	r3, r7, r5
 800cac4:	2205      	movs	r2, #5
 800cac6:	801a      	strh	r2, [r3, #0]
	uint16_t Ystart = 2;
 800cac8:	260c      	movs	r6, #12
 800caca:	19bb      	adds	r3, r7, r6
 800cacc:	2202      	movs	r2, #2
 800cace:	801a      	strh	r2, [r3, #0]
	
	EPD_1IN54_V2_Init();
 800cad0:	f7fe fd94 	bl	800b5fc <EPD_1IN54_V2_Init>
	Paint_SelectImage(BlackImage);	// Paint.Image = image;
 800cad4:	4b32      	ldr	r3, [pc, #200]	@ (800cba0 <final_message+0xf0>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	0018      	movs	r0, r3
 800cada:	f7fe ffbb 	bl	800ba54 <Paint_SelectImage>
	Paint_Clear(WHITE);
 800cade:	20ff      	movs	r0, #255	@ 0xff
 800cae0:	f7ff f964 	bl	800bdac <Paint_Clear>

	sprintf(str_array, "%d", bat_voltage);	
 800cae4:	1dbb      	adds	r3, r7, #6
 800cae6:	881a      	ldrh	r2, [r3, #0]
 800cae8:	492e      	ldr	r1, [pc, #184]	@ (800cba4 <final_message+0xf4>)
 800caea:	4b2f      	ldr	r3, [pc, #188]	@ (800cba8 <final_message+0xf8>)
 800caec:	0018      	movs	r0, r3
 800caee:	f7f8 fe1b 	bl	8005728 <sprintf_>
	Paint_DrawString_EN(Xstart, Ystart, "Vbat:", &calibri_20pts, WHITE, BLACK);			// font size 17,24
 800caf2:	4c2e      	ldr	r4, [pc, #184]	@ (800cbac <final_message+0xfc>)
 800caf4:	4a2e      	ldr	r2, [pc, #184]	@ (800cbb0 <final_message+0x100>)
 800caf6:	19bb      	adds	r3, r7, r6
 800caf8:	8819      	ldrh	r1, [r3, #0]
 800cafa:	197b      	adds	r3, r7, r5
 800cafc:	8818      	ldrh	r0, [r3, #0]
 800cafe:	2300      	movs	r3, #0
 800cb00:	9301      	str	r3, [sp, #4]
 800cb02:	23ff      	movs	r3, #255	@ 0xff
 800cb04:	9300      	str	r3, [sp, #0]
 800cb06:	0023      	movs	r3, r4
 800cb08:	f7ff fd96 	bl	800c638 <Paint_DrawString_EN>
	Paint_DrawString_EN(Xstart + 7*10, Ystart, str_array, &calibri_20pts, WHITE, BLACK);
 800cb0c:	197b      	adds	r3, r7, r5
 800cb0e:	881b      	ldrh	r3, [r3, #0]
 800cb10:	3346      	adds	r3, #70	@ 0x46
 800cb12:	b298      	uxth	r0, r3
 800cb14:	4c25      	ldr	r4, [pc, #148]	@ (800cbac <final_message+0xfc>)
 800cb16:	4a24      	ldr	r2, [pc, #144]	@ (800cba8 <final_message+0xf8>)
 800cb18:	19bb      	adds	r3, r7, r6
 800cb1a:	8819      	ldrh	r1, [r3, #0]
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	9301      	str	r3, [sp, #4]
 800cb20:	23ff      	movs	r3, #255	@ 0xff
 800cb22:	9300      	str	r3, [sp, #0]
 800cb24:	0023      	movs	r3, r4
 800cb26:	f7ff fd87 	bl	800c638 <Paint_DrawString_EN>
	
	Show_RTC_Calendar();
 800cb2a:	f000 f849 	bl	800cbc0 <Show_RTC_Calendar>
	Paint_DrawString_EN(Xstart, Ystart+ 75, "EndTime:", &calibri_20pts, WHITE, BLACK);
 800cb2e:	19bb      	adds	r3, r7, r6
 800cb30:	881b      	ldrh	r3, [r3, #0]
 800cb32:	334b      	adds	r3, #75	@ 0x4b
 800cb34:	b299      	uxth	r1, r3
 800cb36:	4c1d      	ldr	r4, [pc, #116]	@ (800cbac <final_message+0xfc>)
 800cb38:	4a1e      	ldr	r2, [pc, #120]	@ (800cbb4 <final_message+0x104>)
 800cb3a:	197b      	adds	r3, r7, r5
 800cb3c:	8818      	ldrh	r0, [r3, #0]
 800cb3e:	2300      	movs	r3, #0
 800cb40:	9301      	str	r3, [sp, #4]
 800cb42:	23ff      	movs	r3, #255	@ 0xff
 800cb44:	9300      	str	r3, [sp, #0]
 800cb46:	0023      	movs	r3, r4
 800cb48:	f7ff fd76 	bl	800c638 <Paint_DrawString_EN>
	Paint_DrawString_EN(Xstart, Ystart + 100, aEndTime, &calibri_20pts, WHITE, BLACK);
 800cb4c:	19bb      	adds	r3, r7, r6
 800cb4e:	881b      	ldrh	r3, [r3, #0]
 800cb50:	3364      	adds	r3, #100	@ 0x64
 800cb52:	b299      	uxth	r1, r3
 800cb54:	4c15      	ldr	r4, [pc, #84]	@ (800cbac <final_message+0xfc>)
 800cb56:	4a18      	ldr	r2, [pc, #96]	@ (800cbb8 <final_message+0x108>)
 800cb58:	197b      	adds	r3, r7, r5
 800cb5a:	8818      	ldrh	r0, [r3, #0]
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	9301      	str	r3, [sp, #4]
 800cb60:	23ff      	movs	r3, #255	@ 0xff
 800cb62:	9300      	str	r3, [sp, #0]
 800cb64:	0023      	movs	r3, r4
 800cb66:	f7ff fd67 	bl	800c638 <Paint_DrawString_EN>
	Paint_DrawString_EN(Xstart + 6*10 + 20, Ystart + 100, aEndDate, &calibri_20pts, WHITE, BLACK);
 800cb6a:	197b      	adds	r3, r7, r5
 800cb6c:	881b      	ldrh	r3, [r3, #0]
 800cb6e:	3350      	adds	r3, #80	@ 0x50
 800cb70:	b298      	uxth	r0, r3
 800cb72:	19bb      	adds	r3, r7, r6
 800cb74:	881b      	ldrh	r3, [r3, #0]
 800cb76:	3364      	adds	r3, #100	@ 0x64
 800cb78:	b299      	uxth	r1, r3
 800cb7a:	4b0c      	ldr	r3, [pc, #48]	@ (800cbac <final_message+0xfc>)
 800cb7c:	4a0f      	ldr	r2, [pc, #60]	@ (800cbbc <final_message+0x10c>)
 800cb7e:	2400      	movs	r4, #0
 800cb80:	9401      	str	r4, [sp, #4]
 800cb82:	24ff      	movs	r4, #255	@ 0xff
 800cb84:	9400      	str	r4, [sp, #0]
 800cb86:	f7ff fd57 	bl	800c638 <Paint_DrawString_EN>
			
	EPD_1IN54_V2_Display(BlackImage);
 800cb8a:	4b05      	ldr	r3, [pc, #20]	@ (800cba0 <final_message+0xf0>)
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	0018      	movs	r0, r3
 800cb90:	f7fe fdbe 	bl	800b710 <EPD_1IN54_V2_Display>
	EPD_1IN54_V2_Sleep();
 800cb94:	f7fe fee4 	bl	800b960 <EPD_1IN54_V2_Sleep>
}
 800cb98:	46c0      	nop			@ (mov r8, r8)
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	b005      	add	sp, #20
 800cb9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cba0:	200005f0 	.word	0x200005f0
 800cba4:	0800feac 	.word	0x0800feac
 800cba8:	200005f4 	.word	0x200005f4
 800cbac:	20000158 	.word	0x20000158
 800cbb0:	0800feb0 	.word	0x0800feb0
 800cbb4:	0800feb8 	.word	0x0800feb8
 800cbb8:	200005c8 	.word	0x200005c8
 800cbbc:	200005dc 	.word	0x200005dc

0800cbc0 <Show_RTC_Calendar>:



void Show_RTC_Calendar(void)
{
 800cbc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbc2:	b083      	sub	sp, #12
 800cbc4:	af02      	add	r7, sp, #8
  /* Note: need to convert in decimal value in using __LL_RTC_CONVERT_BCD2BIN helper macro */
  /* Display time Format : hh:mm:ss */
  sprintf((char*)aEndTime,"%.2d:%.2d:%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC)), 
 800cbc6:	4b61      	ldr	r3, [pc, #388]	@ (800cd4c <Show_RTC_Calendar+0x18c>)
 800cbc8:	0018      	movs	r0, r3
 800cbca:	f7ff fd91 	bl	800c6f0 <LL_RTC_TIME_GetHour>
 800cbce:	0003      	movs	r3, r0
 800cbd0:	b2db      	uxtb	r3, r3
 800cbd2:	111b      	asrs	r3, r3, #4
 800cbd4:	b2db      	uxtb	r3, r3
 800cbd6:	220f      	movs	r2, #15
 800cbd8:	4013      	ands	r3, r2
 800cbda:	b2db      	uxtb	r3, r3
 800cbdc:	1c1a      	adds	r2, r3, #0
 800cbde:	0092      	lsls	r2, r2, #2
 800cbe0:	18d3      	adds	r3, r2, r3
 800cbe2:	18db      	adds	r3, r3, r3
 800cbe4:	b2dc      	uxtb	r4, r3
 800cbe6:	4b59      	ldr	r3, [pc, #356]	@ (800cd4c <Show_RTC_Calendar+0x18c>)
 800cbe8:	0018      	movs	r0, r3
 800cbea:	f7ff fd81 	bl	800c6f0 <LL_RTC_TIME_GetHour>
 800cbee:	0003      	movs	r3, r0
 800cbf0:	b2db      	uxtb	r3, r3
 800cbf2:	220f      	movs	r2, #15
 800cbf4:	4013      	ands	r3, r2
 800cbf6:	b2db      	uxtb	r3, r3
 800cbf8:	18e3      	adds	r3, r4, r3
 800cbfa:	b2db      	uxtb	r3, r3
 800cbfc:	001d      	movs	r5, r3
          __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC)), 
 800cbfe:	4b53      	ldr	r3, [pc, #332]	@ (800cd4c <Show_RTC_Calendar+0x18c>)
 800cc00:	0018      	movs	r0, r3
 800cc02:	f7ff fd8b 	bl	800c71c <LL_RTC_TIME_GetMinute>
 800cc06:	0003      	movs	r3, r0
 800cc08:	b2db      	uxtb	r3, r3
 800cc0a:	111b      	asrs	r3, r3, #4
 800cc0c:	b2db      	uxtb	r3, r3
 800cc0e:	220f      	movs	r2, #15
 800cc10:	4013      	ands	r3, r2
 800cc12:	b2db      	uxtb	r3, r3
 800cc14:	1c1a      	adds	r2, r3, #0
 800cc16:	0092      	lsls	r2, r2, #2
 800cc18:	18d3      	adds	r3, r2, r3
 800cc1a:	18db      	adds	r3, r3, r3
 800cc1c:	b2dc      	uxtb	r4, r3
 800cc1e:	4b4b      	ldr	r3, [pc, #300]	@ (800cd4c <Show_RTC_Calendar+0x18c>)
 800cc20:	0018      	movs	r0, r3
 800cc22:	f7ff fd7b 	bl	800c71c <LL_RTC_TIME_GetMinute>
 800cc26:	0003      	movs	r3, r0
 800cc28:	b2db      	uxtb	r3, r3
 800cc2a:	220f      	movs	r2, #15
 800cc2c:	4013      	ands	r3, r2
 800cc2e:	b2db      	uxtb	r3, r3
 800cc30:	18e3      	adds	r3, r4, r3
 800cc32:	b2db      	uxtb	r3, r3
  sprintf((char*)aEndTime,"%.2d:%.2d:%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC)), 
 800cc34:	001e      	movs	r6, r3
          __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetSecond(RTC)));
 800cc36:	4b45      	ldr	r3, [pc, #276]	@ (800cd4c <Show_RTC_Calendar+0x18c>)
 800cc38:	0018      	movs	r0, r3
 800cc3a:	f7ff fd85 	bl	800c748 <LL_RTC_TIME_GetSecond>
 800cc3e:	0003      	movs	r3, r0
 800cc40:	b2db      	uxtb	r3, r3
 800cc42:	111b      	asrs	r3, r3, #4
 800cc44:	b2db      	uxtb	r3, r3
 800cc46:	220f      	movs	r2, #15
 800cc48:	4013      	ands	r3, r2
 800cc4a:	b2db      	uxtb	r3, r3
 800cc4c:	1c1a      	adds	r2, r3, #0
 800cc4e:	0092      	lsls	r2, r2, #2
 800cc50:	18d3      	adds	r3, r2, r3
 800cc52:	18db      	adds	r3, r3, r3
 800cc54:	b2dc      	uxtb	r4, r3
 800cc56:	4b3d      	ldr	r3, [pc, #244]	@ (800cd4c <Show_RTC_Calendar+0x18c>)
 800cc58:	0018      	movs	r0, r3
 800cc5a:	f7ff fd75 	bl	800c748 <LL_RTC_TIME_GetSecond>
 800cc5e:	0003      	movs	r3, r0
 800cc60:	b2db      	uxtb	r3, r3
 800cc62:	220f      	movs	r2, #15
 800cc64:	4013      	ands	r3, r2
 800cc66:	b2db      	uxtb	r3, r3
 800cc68:	18e3      	adds	r3, r4, r3
 800cc6a:	b2db      	uxtb	r3, r3
  sprintf((char*)aEndTime,"%.2d:%.2d:%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC)), 
 800cc6c:	4938      	ldr	r1, [pc, #224]	@ (800cd50 <Show_RTC_Calendar+0x190>)
 800cc6e:	4839      	ldr	r0, [pc, #228]	@ (800cd54 <Show_RTC_Calendar+0x194>)
 800cc70:	9300      	str	r3, [sp, #0]
 800cc72:	0033      	movs	r3, r6
 800cc74:	002a      	movs	r2, r5
 800cc76:	f7f8 fd57 	bl	8005728 <sprintf_>
  
  /* Display date Format : mm-dd-yy */
  sprintf((char*)aEndDate,"%.2d-%.2d-%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC)), 
 800cc7a:	4b34      	ldr	r3, [pc, #208]	@ (800cd4c <Show_RTC_Calendar+0x18c>)
 800cc7c:	0018      	movs	r0, r3
 800cc7e:	f7ff fd88 	bl	800c792 <LL_RTC_DATE_GetMonth>
 800cc82:	0003      	movs	r3, r0
 800cc84:	b2db      	uxtb	r3, r3
 800cc86:	111b      	asrs	r3, r3, #4
 800cc88:	b2db      	uxtb	r3, r3
 800cc8a:	220f      	movs	r2, #15
 800cc8c:	4013      	ands	r3, r2
 800cc8e:	b2db      	uxtb	r3, r3
 800cc90:	1c1a      	adds	r2, r3, #0
 800cc92:	0092      	lsls	r2, r2, #2
 800cc94:	18d3      	adds	r3, r2, r3
 800cc96:	18db      	adds	r3, r3, r3
 800cc98:	b2dc      	uxtb	r4, r3
 800cc9a:	4b2c      	ldr	r3, [pc, #176]	@ (800cd4c <Show_RTC_Calendar+0x18c>)
 800cc9c:	0018      	movs	r0, r3
 800cc9e:	f7ff fd78 	bl	800c792 <LL_RTC_DATE_GetMonth>
 800cca2:	0003      	movs	r3, r0
 800cca4:	b2db      	uxtb	r3, r3
 800cca6:	220f      	movs	r2, #15
 800cca8:	4013      	ands	r3, r2
 800ccaa:	b2db      	uxtb	r3, r3
 800ccac:	18e3      	adds	r3, r4, r3
 800ccae:	b2db      	uxtb	r3, r3
 800ccb0:	001d      	movs	r5, r3
          __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetDay(RTC)), 
 800ccb2:	4b26      	ldr	r3, [pc, #152]	@ (800cd4c <Show_RTC_Calendar+0x18c>)
 800ccb4:	0018      	movs	r0, r3
 800ccb6:	f7ff fd82 	bl	800c7be <LL_RTC_DATE_GetDay>
 800ccba:	0003      	movs	r3, r0
 800ccbc:	b2db      	uxtb	r3, r3
 800ccbe:	111b      	asrs	r3, r3, #4
 800ccc0:	b2db      	uxtb	r3, r3
 800ccc2:	220f      	movs	r2, #15
 800ccc4:	4013      	ands	r3, r2
 800ccc6:	b2db      	uxtb	r3, r3
 800ccc8:	1c1a      	adds	r2, r3, #0
 800ccca:	0092      	lsls	r2, r2, #2
 800cccc:	18d3      	adds	r3, r2, r3
 800ccce:	18db      	adds	r3, r3, r3
 800ccd0:	b2dc      	uxtb	r4, r3
 800ccd2:	4b1e      	ldr	r3, [pc, #120]	@ (800cd4c <Show_RTC_Calendar+0x18c>)
 800ccd4:	0018      	movs	r0, r3
 800ccd6:	f7ff fd72 	bl	800c7be <LL_RTC_DATE_GetDay>
 800ccda:	0003      	movs	r3, r0
 800ccdc:	b2db      	uxtb	r3, r3
 800ccde:	220f      	movs	r2, #15
 800cce0:	4013      	ands	r3, r2
 800cce2:	b2db      	uxtb	r3, r3
 800cce4:	18e3      	adds	r3, r4, r3
 800cce6:	b2db      	uxtb	r3, r3
  sprintf((char*)aEndDate,"%.2d-%.2d-%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC)), 
 800cce8:	001e      	movs	r6, r3
          2000 + __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetYear(RTC)));
 800ccea:	4b18      	ldr	r3, [pc, #96]	@ (800cd4c <Show_RTC_Calendar+0x18c>)
 800ccec:	0018      	movs	r0, r3
 800ccee:	f7ff fd3a 	bl	800c766 <LL_RTC_DATE_GetYear>
 800ccf2:	0003      	movs	r3, r0
 800ccf4:	b2db      	uxtb	r3, r3
 800ccf6:	111b      	asrs	r3, r3, #4
 800ccf8:	b2db      	uxtb	r3, r3
 800ccfa:	220f      	movs	r2, #15
 800ccfc:	4013      	ands	r3, r2
 800ccfe:	b2db      	uxtb	r3, r3
 800cd00:	1c1a      	adds	r2, r3, #0
 800cd02:	0092      	lsls	r2, r2, #2
 800cd04:	18d3      	adds	r3, r2, r3
 800cd06:	18db      	adds	r3, r3, r3
 800cd08:	b2dc      	uxtb	r4, r3
 800cd0a:	4b10      	ldr	r3, [pc, #64]	@ (800cd4c <Show_RTC_Calendar+0x18c>)
 800cd0c:	0018      	movs	r0, r3
 800cd0e:	f7ff fd2a 	bl	800c766 <LL_RTC_DATE_GetYear>
 800cd12:	0003      	movs	r3, r0
 800cd14:	b2db      	uxtb	r3, r3
 800cd16:	220f      	movs	r2, #15
 800cd18:	4013      	ands	r3, r2
 800cd1a:	b2db      	uxtb	r3, r3
 800cd1c:	18e3      	adds	r3, r4, r3
 800cd1e:	b2db      	uxtb	r3, r3
  sprintf((char*)aEndDate,"%.2d-%.2d-%.2d", __LL_RTC_CONVERT_BCD2BIN(LL_RTC_DATE_GetMonth(RTC)), 
 800cd20:	22fa      	movs	r2, #250	@ 0xfa
 800cd22:	00d2      	lsls	r2, r2, #3
 800cd24:	4694      	mov	ip, r2
 800cd26:	4463      	add	r3, ip
 800cd28:	490b      	ldr	r1, [pc, #44]	@ (800cd58 <Show_RTC_Calendar+0x198>)
 800cd2a:	480c      	ldr	r0, [pc, #48]	@ (800cd5c <Show_RTC_Calendar+0x19c>)
 800cd2c:	9300      	str	r3, [sp, #0]
 800cd2e:	0033      	movs	r3, r6
 800cd30:	002a      	movs	r2, r5
 800cd32:	f7f8 fcf9 	bl	8005728 <sprintf_>
  printf("%s\t %s\n", aEndTime, aEndDate);
 800cd36:	4a09      	ldr	r2, [pc, #36]	@ (800cd5c <Show_RTC_Calendar+0x19c>)
 800cd38:	4906      	ldr	r1, [pc, #24]	@ (800cd54 <Show_RTC_Calendar+0x194>)
 800cd3a:	4b09      	ldr	r3, [pc, #36]	@ (800cd60 <Show_RTC_Calendar+0x1a0>)
 800cd3c:	0018      	movs	r0, r3
 800cd3e:	f7f8 fcd5 	bl	80056ec <printf_>
  
} 
 800cd42:	46c0      	nop			@ (mov r8, r8)
 800cd44:	46bd      	mov	sp, r7
 800cd46:	b001      	add	sp, #4
 800cd48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd4a:	46c0      	nop			@ (mov r8, r8)
 800cd4c:	40002800 	.word	0x40002800
 800cd50:	0800fec4 	.word	0x0800fec4
 800cd54:	200005c8 	.word	0x200005c8
 800cd58:	0800fed4 	.word	0x0800fed4
 800cd5c:	200005dc 	.word	0x200005dc
 800cd60:	0800fee4 	.word	0x0800fee4

0800cd64 <ESP_Init_standby>:

//	**************************___ ESP_Init_after_standby ___**********************
int ESP_Init_standby(void){ 
 800cd64:	b590      	push	{r4, r7, lr}
 800cd66:	b087      	sub	sp, #28
 800cd68:	af04      	add	r7, sp, #16
	printf("ESP_Init_standby\n");
 800cd6a:	4b77      	ldr	r3, [pc, #476]	@ (800cf48 <ESP_Init_standby+0x1e4>)
 800cd6c:	0018      	movs	r0, r3
 800cd6e:	f7f8 fcbd 	bl	80056ec <printf_>
    //Create a new image cache    
    /* !!!  you have to edit the startup_stm32fxxx.s file and set a heap size = 1400 !!!  */
    UWORD Imagesize = ((EPD_1IN54_V2_WIDTH % 8 == 0)? (EPD_1IN54_V2_WIDTH / 8 ): (EPD_1IN54_V2_WIDTH / 8 + 1)) * EPD_1IN54_V2_HEIGHT;
 800cd72:	1dbb      	adds	r3, r7, #6
 800cd74:	4a75      	ldr	r2, [pc, #468]	@ (800cf4c <ESP_Init_standby+0x1e8>)
 800cd76:	801a      	strh	r2, [r3, #0]
    if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 800cd78:	1dbb      	adds	r3, r7, #6
 800cd7a:	881b      	ldrh	r3, [r3, #0]
 800cd7c:	0018      	movs	r0, r3
 800cd7e:	f000 f8ff 	bl	800cf80 <malloc>
 800cd82:	0003      	movs	r3, r0
 800cd84:	001a      	movs	r2, r3
 800cd86:	4b72      	ldr	r3, [pc, #456]	@ (800cf50 <ESP_Init_standby+0x1ec>)
 800cd88:	601a      	str	r2, [r3, #0]
 800cd8a:	4b71      	ldr	r3, [pc, #452]	@ (800cf50 <ESP_Init_standby+0x1ec>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d106      	bne.n	800cda0 <ESP_Init_standby+0x3c>
        printf("Failed to apply for black memory...\r\n");
 800cd92:	4b70      	ldr	r3, [pc, #448]	@ (800cf54 <ESP_Init_standby+0x1f0>)
 800cd94:	0018      	movs	r0, r3
 800cd96:	f7f8 fca9 	bl	80056ec <printf_>
        return -1;
 800cd9a:	2301      	movs	r3, #1
 800cd9c:	425b      	negs	r3, r3
 800cd9e:	e0cf      	b.n	800cf40 <ESP_Init_standby+0x1dc>
    }
		Paint_NewImage(BlackImage, EPD_1IN54_V2_WIDTH, EPD_1IN54_V2_HEIGHT, 0, WHITE);
 800cda0:	4b6b      	ldr	r3, [pc, #428]	@ (800cf50 <ESP_Init_standby+0x1ec>)
 800cda2:	6818      	ldr	r0, [r3, #0]
 800cda4:	23ff      	movs	r3, #255	@ 0xff
 800cda6:	9300      	str	r3, [sp, #0]
 800cda8:	2300      	movs	r3, #0
 800cdaa:	22c8      	movs	r2, #200	@ 0xc8
 800cdac:	21c8      	movs	r1, #200	@ 0xc8
 800cdae:	f7fe fde3 	bl	800b978 <Paint_NewImage>
		
	// Drawing on the image ======================================================
//    INFO("Drawing\r\n");

    Paint_SelectImage(BlackImage);	// Paint.Image = image;
 800cdb2:	4b67      	ldr	r3, [pc, #412]	@ (800cf50 <ESP_Init_standby+0x1ec>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	0018      	movs	r0, r3
 800cdb8:	f7fe fe4c 	bl	800ba54 <Paint_SelectImage>
    Paint_Clear(WHITE);
 800cdbc:	20ff      	movs	r0, #255	@ 0xff
 800cdbe:	f7fe fff5 	bl	800bdac <Paint_Clear>
	Paint_DrawRectangle(2, 3, 198, 140, BLACK, DOT_PIXEL_2X2, DRAW_FILL_EMPTY);
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	9302      	str	r3, [sp, #8]
 800cdc6:	2302      	movs	r3, #2
 800cdc8:	9301      	str	r3, [sp, #4]
 800cdca:	2300      	movs	r3, #0
 800cdcc:	9300      	str	r3, [sp, #0]
 800cdce:	238c      	movs	r3, #140	@ 0x8c
 800cdd0:	22c6      	movs	r2, #198	@ 0xc6
 800cdd2:	2103      	movs	r1, #3
 800cdd4:	2002      	movs	r0, #2
 800cdd6:	f7ff fa81 	bl	800c2dc <Paint_DrawRectangle>
	
// T	
	sprintf(str_array, "%3d", T_old);
 800cdda:	4b5f      	ldr	r3, [pc, #380]	@ (800cf58 <ESP_Init_standby+0x1f4>)
 800cddc:	881b      	ldrh	r3, [r3, #0]
 800cdde:	001a      	movs	r2, r3
 800cde0:	495e      	ldr	r1, [pc, #376]	@ (800cf5c <ESP_Init_standby+0x1f8>)
 800cde2:	4b5f      	ldr	r3, [pc, #380]	@ (800cf60 <ESP_Init_standby+0x1fc>)
 800cde4:	0018      	movs	r0, r3
 800cde6:	f7f8 fc9f 	bl	8005728 <sprintf_>
	Paint_DrawChar(big_1.x, big_1.y, str_array[0], &calibri_104pts, BLACK, WHITE); // 15 ms
 800cdea:	230a      	movs	r3, #10
 800cdec:	0018      	movs	r0, r3
 800cdee:	231e      	movs	r3, #30
 800cdf0:	001c      	movs	r4, r3
 800cdf2:	4b5b      	ldr	r3, [pc, #364]	@ (800cf60 <ESP_Init_standby+0x1fc>)
 800cdf4:	781a      	ldrb	r2, [r3, #0]
 800cdf6:	4b5b      	ldr	r3, [pc, #364]	@ (800cf64 <ESP_Init_standby+0x200>)
 800cdf8:	21ff      	movs	r1, #255	@ 0xff
 800cdfa:	9101      	str	r1, [sp, #4]
 800cdfc:	2100      	movs	r1, #0
 800cdfe:	9100      	str	r1, [sp, #0]
 800ce00:	0021      	movs	r1, r4
 800ce02:	f7ff fb33 	bl	800c46c <Paint_DrawChar>
	Paint_DrawChar(big_0.x, big_0.y, str_array[1], &calibri_104pts, BLACK, WHITE);
 800ce06:	2343      	movs	r3, #67	@ 0x43
 800ce08:	0018      	movs	r0, r3
 800ce0a:	231e      	movs	r3, #30
 800ce0c:	001c      	movs	r4, r3
 800ce0e:	4b54      	ldr	r3, [pc, #336]	@ (800cf60 <ESP_Init_standby+0x1fc>)
 800ce10:	785a      	ldrb	r2, [r3, #1]
 800ce12:	4b54      	ldr	r3, [pc, #336]	@ (800cf64 <ESP_Init_standby+0x200>)
 800ce14:	21ff      	movs	r1, #255	@ 0xff
 800ce16:	9101      	str	r1, [sp, #4]
 800ce18:	2100      	movs	r1, #0
 800ce1a:	9100      	str	r1, [sp, #0]
 800ce1c:	0021      	movs	r1, r4
 800ce1e:	f7ff fb25 	bl	800c46c <Paint_DrawChar>
	Paint_DrawPoint(131, 100, BLACK, DOT_PIXEL_5X5, DOT_FILL_AROUND); //Draw decimal point
 800ce22:	2301      	movs	r3, #1
 800ce24:	9300      	str	r3, [sp, #0]
 800ce26:	2305      	movs	r3, #5
 800ce28:	2200      	movs	r2, #0
 800ce2a:	2164      	movs	r1, #100	@ 0x64
 800ce2c:	2083      	movs	r0, #131	@ 0x83
 800ce2e:	f7ff f895 	bl	800bf5c <Paint_DrawPoint>
	Paint_DrawChar(small_0.x, small_0.y, str_array[2], &calibri_80pts, BLACK, WHITE);		
 800ce32:	238e      	movs	r3, #142	@ 0x8e
 800ce34:	0018      	movs	r0, r3
 800ce36:	232e      	movs	r3, #46	@ 0x2e
 800ce38:	001c      	movs	r4, r3
 800ce3a:	4b49      	ldr	r3, [pc, #292]	@ (800cf60 <ESP_Init_standby+0x1fc>)
 800ce3c:	789a      	ldrb	r2, [r3, #2]
 800ce3e:	4b4a      	ldr	r3, [pc, #296]	@ (800cf68 <ESP_Init_standby+0x204>)
 800ce40:	21ff      	movs	r1, #255	@ 0xff
 800ce42:	9101      	str	r1, [sp, #4]
 800ce44:	2100      	movs	r1, #0
 800ce46:	9100      	str	r1, [sp, #0]
 800ce48:	0021      	movs	r1, r4
 800ce4a:	f7ff fb0f 	bl	800c46c <Paint_DrawChar>
		
// hum
	uint8_t x = 125;
 800ce4e:	1d7b      	adds	r3, r7, #5
 800ce50:	227d      	movs	r2, #125	@ 0x7d
 800ce52:	701a      	strb	r2, [r3, #0]
	uint8_t y = 150;	
 800ce54:	1d3b      	adds	r3, r7, #4
 800ce56:	2296      	movs	r2, #150	@ 0x96
 800ce58:	701a      	strb	r2, [r3, #0]
	char pcent = '%';
 800ce5a:	1cfb      	adds	r3, r7, #3
 800ce5c:	2225      	movs	r2, #37	@ 0x25
 800ce5e:	701a      	strb	r2, [r3, #0]
	sprintf(str_array, "%2d", H_old);
 800ce60:	4b42      	ldr	r3, [pc, #264]	@ (800cf6c <ESP_Init_standby+0x208>)
 800ce62:	881b      	ldrh	r3, [r3, #0]
 800ce64:	001a      	movs	r2, r3
 800ce66:	4942      	ldr	r1, [pc, #264]	@ (800cf70 <ESP_Init_standby+0x20c>)
 800ce68:	4b3d      	ldr	r3, [pc, #244]	@ (800cf60 <ESP_Init_standby+0x1fc>)
 800ce6a:	0018      	movs	r0, r3
 800ce6c:	f7f8 fc5c 	bl	8005728 <sprintf_>
	// append % to string
    strncat(str_array, &pcent, 1);
 800ce70:	1cf9      	adds	r1, r7, #3
 800ce72:	4b3b      	ldr	r3, [pc, #236]	@ (800cf60 <ESP_Init_standby+0x1fc>)
 800ce74:	2201      	movs	r2, #1
 800ce76:	0018      	movs	r0, r3
 800ce78:	f000 fec8 	bl	800dc0c <strncat>
	Paint_DrawString_EN(x, y, (char*)str_array, &calibri_36pts, WHITE, BLACK); // 20, 34
 800ce7c:	1d7b      	adds	r3, r7, #5
 800ce7e:	781b      	ldrb	r3, [r3, #0]
 800ce80:	b298      	uxth	r0, r3
 800ce82:	1d3b      	adds	r3, r7, #4
 800ce84:	781b      	ldrb	r3, [r3, #0]
 800ce86:	b299      	uxth	r1, r3
 800ce88:	4b3a      	ldr	r3, [pc, #232]	@ (800cf74 <ESP_Init_standby+0x210>)
 800ce8a:	4a35      	ldr	r2, [pc, #212]	@ (800cf60 <ESP_Init_standby+0x1fc>)
 800ce8c:	2400      	movs	r4, #0
 800ce8e:	9401      	str	r4, [sp, #4]
 800ce90:	24ff      	movs	r4, #255	@ 0xff
 800ce92:	9400      	str	r4, [sp, #0]
 800ce94:	f7ff fbd0 	bl	800c638 <Paint_DrawString_EN>
	
// battery voltage	
		x = 3;
 800ce98:	1d7b      	adds	r3, r7, #5
 800ce9a:	2203      	movs	r2, #3
 800ce9c:	701a      	strb	r2, [r3, #0]
		y = 160;
 800ce9e:	1d3b      	adds	r3, r7, #4
 800cea0:	22a0      	movs	r2, #160	@ 0xa0
 800cea2:	701a      	strb	r2, [r3, #0]
		sprintf(str_array, "%3d", vbat_old);
 800cea4:	4b34      	ldr	r3, [pc, #208]	@ (800cf78 <ESP_Init_standby+0x214>)
 800cea6:	881b      	ldrh	r3, [r3, #0]
 800cea8:	001a      	movs	r2, r3
 800ceaa:	492c      	ldr	r1, [pc, #176]	@ (800cf5c <ESP_Init_standby+0x1f8>)
 800ceac:	4b2c      	ldr	r3, [pc, #176]	@ (800cf60 <ESP_Init_standby+0x1fc>)
 800ceae:	0018      	movs	r0, r3
 800ceb0:	f7f8 fc3a 	bl	8005728 <sprintf_>
		
		Paint_ClearWindows(x, y, x+40, y+29, WHITE);			
 800ceb4:	1d7b      	adds	r3, r7, #5
 800ceb6:	781b      	ldrb	r3, [r3, #0]
 800ceb8:	b298      	uxth	r0, r3
 800ceba:	1d3b      	adds	r3, r7, #4
 800cebc:	781b      	ldrb	r3, [r3, #0]
 800cebe:	b299      	uxth	r1, r3
 800cec0:	1d7b      	adds	r3, r7, #5
 800cec2:	781b      	ldrb	r3, [r3, #0]
 800cec4:	b29b      	uxth	r3, r3
 800cec6:	3328      	adds	r3, #40	@ 0x28
 800cec8:	b29a      	uxth	r2, r3
 800ceca:	1d3b      	adds	r3, r7, #4
 800cecc:	781b      	ldrb	r3, [r3, #0]
 800cece:	b29b      	uxth	r3, r3
 800ced0:	331d      	adds	r3, #29
 800ced2:	b29b      	uxth	r3, r3
 800ced4:	24ff      	movs	r4, #255	@ 0xff
 800ced6:	9400      	str	r4, [sp, #0]
 800ced8:	f7fe fff6 	bl	800bec8 <Paint_ClearWindows>
		Paint_DrawChar(x, y, str_array[0], &calibri_24pts, BLACK, WHITE);	// 	12, 29, 8
 800cedc:	1d7b      	adds	r3, r7, #5
 800cede:	781b      	ldrb	r3, [r3, #0]
 800cee0:	b298      	uxth	r0, r3
 800cee2:	1d3b      	adds	r3, r7, #4
 800cee4:	781b      	ldrb	r3, [r3, #0]
 800cee6:	b299      	uxth	r1, r3
 800cee8:	4b1d      	ldr	r3, [pc, #116]	@ (800cf60 <ESP_Init_standby+0x1fc>)
 800ceea:	781a      	ldrb	r2, [r3, #0]
 800ceec:	4b23      	ldr	r3, [pc, #140]	@ (800cf7c <ESP_Init_standby+0x218>)
 800ceee:	24ff      	movs	r4, #255	@ 0xff
 800cef0:	9401      	str	r4, [sp, #4]
 800cef2:	2400      	movs	r4, #0
 800cef4:	9400      	str	r4, [sp, #0]
 800cef6:	f7ff fab9 	bl	800c46c <Paint_DrawChar>
		Paint_DrawChar(x+12, y, str_array[1], &calibri_24pts, BLACK, WHITE);	
 800cefa:	1d7b      	adds	r3, r7, #5
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	b29b      	uxth	r3, r3
 800cf00:	330c      	adds	r3, #12
 800cf02:	b298      	uxth	r0, r3
 800cf04:	1d3b      	adds	r3, r7, #4
 800cf06:	781b      	ldrb	r3, [r3, #0]
 800cf08:	b299      	uxth	r1, r3
 800cf0a:	4b15      	ldr	r3, [pc, #84]	@ (800cf60 <ESP_Init_standby+0x1fc>)
 800cf0c:	785a      	ldrb	r2, [r3, #1]
 800cf0e:	4b1b      	ldr	r3, [pc, #108]	@ (800cf7c <ESP_Init_standby+0x218>)
 800cf10:	24ff      	movs	r4, #255	@ 0xff
 800cf12:	9401      	str	r4, [sp, #4]
 800cf14:	2400      	movs	r4, #0
 800cf16:	9400      	str	r4, [sp, #0]
 800cf18:	f7ff faa8 	bl	800c46c <Paint_DrawChar>
		Paint_DrawChar(x+12+12, y, str_array[2], &calibri_24pts, BLACK, WHITE);	
 800cf1c:	1d7b      	adds	r3, r7, #5
 800cf1e:	781b      	ldrb	r3, [r3, #0]
 800cf20:	b29b      	uxth	r3, r3
 800cf22:	3318      	adds	r3, #24
 800cf24:	b298      	uxth	r0, r3
 800cf26:	1d3b      	adds	r3, r7, #4
 800cf28:	781b      	ldrb	r3, [r3, #0]
 800cf2a:	b299      	uxth	r1, r3
 800cf2c:	4b0c      	ldr	r3, [pc, #48]	@ (800cf60 <ESP_Init_standby+0x1fc>)
 800cf2e:	789a      	ldrb	r2, [r3, #2]
 800cf30:	4b12      	ldr	r3, [pc, #72]	@ (800cf7c <ESP_Init_standby+0x218>)
 800cf32:	24ff      	movs	r4, #255	@ 0xff
 800cf34:	9401      	str	r4, [sp, #4]
 800cf36:	2400      	movs	r4, #0
 800cf38:	9400      	str	r4, [sp, #0]
 800cf3a:	f7ff fa97 	bl	800c46c <Paint_DrawChar>
		
//		EPD_1IN54_V2_Display(BlackImage);		
//		EPD_1IN54_V2_DisplayPartBaseImage(BlackImage);
//		EPD_1IN54_V2_Init_Partial();
		
		return 0;
 800cf3e:	2300      	movs	r3, #0
}
 800cf40:	0018      	movs	r0, r3
 800cf42:	46bd      	mov	sp, r7
 800cf44:	b003      	add	sp, #12
 800cf46:	bd90      	pop	{r4, r7, pc}
 800cf48:	0800feec 	.word	0x0800feec
 800cf4c:	00001388 	.word	0x00001388
 800cf50:	200005f0 	.word	0x200005f0
 800cf54:	0800fe84 	.word	0x0800fe84
 800cf58:	2000046e 	.word	0x2000046e
 800cf5c:	0800fe68 	.word	0x0800fe68
 800cf60:	200005f4 	.word	0x200005f4
 800cf64:	20000150 	.word	0x20000150
 800cf68:	20000170 	.word	0x20000170
 800cf6c:	2000046c 	.word	0x2000046c
 800cf70:	0800fe58 	.word	0x0800fe58
 800cf74:	20000168 	.word	0x20000168
 800cf78:	20000470 	.word	0x20000470
 800cf7c:	20000160 	.word	0x20000160

0800cf80 <malloc>:
 800cf80:	b510      	push	{r4, lr}
 800cf82:	4b03      	ldr	r3, [pc, #12]	@ (800cf90 <malloc+0x10>)
 800cf84:	0001      	movs	r1, r0
 800cf86:	6818      	ldr	r0, [r3, #0]
 800cf88:	f000 f826 	bl	800cfd8 <_malloc_r>
 800cf8c:	bd10      	pop	{r4, pc}
 800cf8e:	46c0      	nop			@ (mov r8, r8)
 800cf90:	20000184 	.word	0x20000184

0800cf94 <sbrk_aligned>:
 800cf94:	b570      	push	{r4, r5, r6, lr}
 800cf96:	4e0f      	ldr	r6, [pc, #60]	@ (800cfd4 <sbrk_aligned+0x40>)
 800cf98:	000d      	movs	r5, r1
 800cf9a:	6831      	ldr	r1, [r6, #0]
 800cf9c:	0004      	movs	r4, r0
 800cf9e:	2900      	cmp	r1, #0
 800cfa0:	d102      	bne.n	800cfa8 <sbrk_aligned+0x14>
 800cfa2:	f000 fe87 	bl	800dcb4 <_sbrk_r>
 800cfa6:	6030      	str	r0, [r6, #0]
 800cfa8:	0029      	movs	r1, r5
 800cfaa:	0020      	movs	r0, r4
 800cfac:	f000 fe82 	bl	800dcb4 <_sbrk_r>
 800cfb0:	1c43      	adds	r3, r0, #1
 800cfb2:	d103      	bne.n	800cfbc <sbrk_aligned+0x28>
 800cfb4:	2501      	movs	r5, #1
 800cfb6:	426d      	negs	r5, r5
 800cfb8:	0028      	movs	r0, r5
 800cfba:	bd70      	pop	{r4, r5, r6, pc}
 800cfbc:	2303      	movs	r3, #3
 800cfbe:	1cc5      	adds	r5, r0, #3
 800cfc0:	439d      	bics	r5, r3
 800cfc2:	42a8      	cmp	r0, r5
 800cfc4:	d0f8      	beq.n	800cfb8 <sbrk_aligned+0x24>
 800cfc6:	1a29      	subs	r1, r5, r0
 800cfc8:	0020      	movs	r0, r4
 800cfca:	f000 fe73 	bl	800dcb4 <_sbrk_r>
 800cfce:	3001      	adds	r0, #1
 800cfd0:	d1f2      	bne.n	800cfb8 <sbrk_aligned+0x24>
 800cfd2:	e7ef      	b.n	800cfb4 <sbrk_aligned+0x20>
 800cfd4:	200005fc 	.word	0x200005fc

0800cfd8 <_malloc_r>:
 800cfd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cfda:	2203      	movs	r2, #3
 800cfdc:	1ccb      	adds	r3, r1, #3
 800cfde:	4393      	bics	r3, r2
 800cfe0:	3308      	adds	r3, #8
 800cfe2:	0005      	movs	r5, r0
 800cfe4:	001f      	movs	r7, r3
 800cfe6:	2b0c      	cmp	r3, #12
 800cfe8:	d234      	bcs.n	800d054 <_malloc_r+0x7c>
 800cfea:	270c      	movs	r7, #12
 800cfec:	42b9      	cmp	r1, r7
 800cfee:	d833      	bhi.n	800d058 <_malloc_r+0x80>
 800cff0:	0028      	movs	r0, r5
 800cff2:	f000 f871 	bl	800d0d8 <__malloc_lock>
 800cff6:	4e37      	ldr	r6, [pc, #220]	@ (800d0d4 <_malloc_r+0xfc>)
 800cff8:	6833      	ldr	r3, [r6, #0]
 800cffa:	001c      	movs	r4, r3
 800cffc:	2c00      	cmp	r4, #0
 800cffe:	d12f      	bne.n	800d060 <_malloc_r+0x88>
 800d000:	0039      	movs	r1, r7
 800d002:	0028      	movs	r0, r5
 800d004:	f7ff ffc6 	bl	800cf94 <sbrk_aligned>
 800d008:	0004      	movs	r4, r0
 800d00a:	1c43      	adds	r3, r0, #1
 800d00c:	d15f      	bne.n	800d0ce <_malloc_r+0xf6>
 800d00e:	6834      	ldr	r4, [r6, #0]
 800d010:	9400      	str	r4, [sp, #0]
 800d012:	9b00      	ldr	r3, [sp, #0]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d14a      	bne.n	800d0ae <_malloc_r+0xd6>
 800d018:	2c00      	cmp	r4, #0
 800d01a:	d052      	beq.n	800d0c2 <_malloc_r+0xea>
 800d01c:	6823      	ldr	r3, [r4, #0]
 800d01e:	0028      	movs	r0, r5
 800d020:	18e3      	adds	r3, r4, r3
 800d022:	9900      	ldr	r1, [sp, #0]
 800d024:	9301      	str	r3, [sp, #4]
 800d026:	f000 fe45 	bl	800dcb4 <_sbrk_r>
 800d02a:	9b01      	ldr	r3, [sp, #4]
 800d02c:	4283      	cmp	r3, r0
 800d02e:	d148      	bne.n	800d0c2 <_malloc_r+0xea>
 800d030:	6823      	ldr	r3, [r4, #0]
 800d032:	0028      	movs	r0, r5
 800d034:	1aff      	subs	r7, r7, r3
 800d036:	0039      	movs	r1, r7
 800d038:	f7ff ffac 	bl	800cf94 <sbrk_aligned>
 800d03c:	3001      	adds	r0, #1
 800d03e:	d040      	beq.n	800d0c2 <_malloc_r+0xea>
 800d040:	6823      	ldr	r3, [r4, #0]
 800d042:	19db      	adds	r3, r3, r7
 800d044:	6023      	str	r3, [r4, #0]
 800d046:	6833      	ldr	r3, [r6, #0]
 800d048:	685a      	ldr	r2, [r3, #4]
 800d04a:	2a00      	cmp	r2, #0
 800d04c:	d133      	bne.n	800d0b6 <_malloc_r+0xde>
 800d04e:	9b00      	ldr	r3, [sp, #0]
 800d050:	6033      	str	r3, [r6, #0]
 800d052:	e019      	b.n	800d088 <_malloc_r+0xb0>
 800d054:	2b00      	cmp	r3, #0
 800d056:	dac9      	bge.n	800cfec <_malloc_r+0x14>
 800d058:	230c      	movs	r3, #12
 800d05a:	602b      	str	r3, [r5, #0]
 800d05c:	2000      	movs	r0, #0
 800d05e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d060:	6821      	ldr	r1, [r4, #0]
 800d062:	1bc9      	subs	r1, r1, r7
 800d064:	d420      	bmi.n	800d0a8 <_malloc_r+0xd0>
 800d066:	290b      	cmp	r1, #11
 800d068:	d90a      	bls.n	800d080 <_malloc_r+0xa8>
 800d06a:	19e2      	adds	r2, r4, r7
 800d06c:	6027      	str	r7, [r4, #0]
 800d06e:	42a3      	cmp	r3, r4
 800d070:	d104      	bne.n	800d07c <_malloc_r+0xa4>
 800d072:	6032      	str	r2, [r6, #0]
 800d074:	6863      	ldr	r3, [r4, #4]
 800d076:	6011      	str	r1, [r2, #0]
 800d078:	6053      	str	r3, [r2, #4]
 800d07a:	e005      	b.n	800d088 <_malloc_r+0xb0>
 800d07c:	605a      	str	r2, [r3, #4]
 800d07e:	e7f9      	b.n	800d074 <_malloc_r+0x9c>
 800d080:	6862      	ldr	r2, [r4, #4]
 800d082:	42a3      	cmp	r3, r4
 800d084:	d10e      	bne.n	800d0a4 <_malloc_r+0xcc>
 800d086:	6032      	str	r2, [r6, #0]
 800d088:	0028      	movs	r0, r5
 800d08a:	f000 f82d 	bl	800d0e8 <__malloc_unlock>
 800d08e:	0020      	movs	r0, r4
 800d090:	2207      	movs	r2, #7
 800d092:	300b      	adds	r0, #11
 800d094:	1d23      	adds	r3, r4, #4
 800d096:	4390      	bics	r0, r2
 800d098:	1ac2      	subs	r2, r0, r3
 800d09a:	4298      	cmp	r0, r3
 800d09c:	d0df      	beq.n	800d05e <_malloc_r+0x86>
 800d09e:	1a1b      	subs	r3, r3, r0
 800d0a0:	50a3      	str	r3, [r4, r2]
 800d0a2:	e7dc      	b.n	800d05e <_malloc_r+0x86>
 800d0a4:	605a      	str	r2, [r3, #4]
 800d0a6:	e7ef      	b.n	800d088 <_malloc_r+0xb0>
 800d0a8:	0023      	movs	r3, r4
 800d0aa:	6864      	ldr	r4, [r4, #4]
 800d0ac:	e7a6      	b.n	800cffc <_malloc_r+0x24>
 800d0ae:	9c00      	ldr	r4, [sp, #0]
 800d0b0:	6863      	ldr	r3, [r4, #4]
 800d0b2:	9300      	str	r3, [sp, #0]
 800d0b4:	e7ad      	b.n	800d012 <_malloc_r+0x3a>
 800d0b6:	001a      	movs	r2, r3
 800d0b8:	685b      	ldr	r3, [r3, #4]
 800d0ba:	42a3      	cmp	r3, r4
 800d0bc:	d1fb      	bne.n	800d0b6 <_malloc_r+0xde>
 800d0be:	2300      	movs	r3, #0
 800d0c0:	e7da      	b.n	800d078 <_malloc_r+0xa0>
 800d0c2:	230c      	movs	r3, #12
 800d0c4:	0028      	movs	r0, r5
 800d0c6:	602b      	str	r3, [r5, #0]
 800d0c8:	f000 f80e 	bl	800d0e8 <__malloc_unlock>
 800d0cc:	e7c6      	b.n	800d05c <_malloc_r+0x84>
 800d0ce:	6007      	str	r7, [r0, #0]
 800d0d0:	e7da      	b.n	800d088 <_malloc_r+0xb0>
 800d0d2:	46c0      	nop			@ (mov r8, r8)
 800d0d4:	20000600 	.word	0x20000600

0800d0d8 <__malloc_lock>:
 800d0d8:	b510      	push	{r4, lr}
 800d0da:	4802      	ldr	r0, [pc, #8]	@ (800d0e4 <__malloc_lock+0xc>)
 800d0dc:	f000 fe3b 	bl	800dd56 <__retarget_lock_acquire_recursive>
 800d0e0:	bd10      	pop	{r4, pc}
 800d0e2:	46c0      	nop			@ (mov r8, r8)
 800d0e4:	20000744 	.word	0x20000744

0800d0e8 <__malloc_unlock>:
 800d0e8:	b510      	push	{r4, lr}
 800d0ea:	4802      	ldr	r0, [pc, #8]	@ (800d0f4 <__malloc_unlock+0xc>)
 800d0ec:	f000 fe34 	bl	800dd58 <__retarget_lock_release_recursive>
 800d0f0:	bd10      	pop	{r4, pc}
 800d0f2:	46c0      	nop			@ (mov r8, r8)
 800d0f4:	20000744 	.word	0x20000744

0800d0f8 <__cvt>:
 800d0f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d0fa:	001f      	movs	r7, r3
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	0016      	movs	r6, r2
 800d100:	b08b      	sub	sp, #44	@ 0x2c
 800d102:	429f      	cmp	r7, r3
 800d104:	da04      	bge.n	800d110 <__cvt+0x18>
 800d106:	2180      	movs	r1, #128	@ 0x80
 800d108:	0609      	lsls	r1, r1, #24
 800d10a:	187b      	adds	r3, r7, r1
 800d10c:	001f      	movs	r7, r3
 800d10e:	232d      	movs	r3, #45	@ 0x2d
 800d110:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d112:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800d114:	7013      	strb	r3, [r2, #0]
 800d116:	2320      	movs	r3, #32
 800d118:	2203      	movs	r2, #3
 800d11a:	439d      	bics	r5, r3
 800d11c:	2d46      	cmp	r5, #70	@ 0x46
 800d11e:	d007      	beq.n	800d130 <__cvt+0x38>
 800d120:	002b      	movs	r3, r5
 800d122:	3b45      	subs	r3, #69	@ 0x45
 800d124:	4259      	negs	r1, r3
 800d126:	414b      	adcs	r3, r1
 800d128:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800d12a:	3a01      	subs	r2, #1
 800d12c:	18cb      	adds	r3, r1, r3
 800d12e:	9310      	str	r3, [sp, #64]	@ 0x40
 800d130:	ab09      	add	r3, sp, #36	@ 0x24
 800d132:	9304      	str	r3, [sp, #16]
 800d134:	ab08      	add	r3, sp, #32
 800d136:	9303      	str	r3, [sp, #12]
 800d138:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d13a:	9200      	str	r2, [sp, #0]
 800d13c:	9302      	str	r3, [sp, #8]
 800d13e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d140:	0032      	movs	r2, r6
 800d142:	9301      	str	r3, [sp, #4]
 800d144:	003b      	movs	r3, r7
 800d146:	f000 fea1 	bl	800de8c <_dtoa_r>
 800d14a:	0004      	movs	r4, r0
 800d14c:	2d47      	cmp	r5, #71	@ 0x47
 800d14e:	d11b      	bne.n	800d188 <__cvt+0x90>
 800d150:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d152:	07db      	lsls	r3, r3, #31
 800d154:	d511      	bpl.n	800d17a <__cvt+0x82>
 800d156:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d158:	18c3      	adds	r3, r0, r3
 800d15a:	9307      	str	r3, [sp, #28]
 800d15c:	2200      	movs	r2, #0
 800d15e:	2300      	movs	r3, #0
 800d160:	0030      	movs	r0, r6
 800d162:	0039      	movs	r1, r7
 800d164:	f7f3 f972 	bl	800044c <__aeabi_dcmpeq>
 800d168:	2800      	cmp	r0, #0
 800d16a:	d001      	beq.n	800d170 <__cvt+0x78>
 800d16c:	9b07      	ldr	r3, [sp, #28]
 800d16e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d170:	2230      	movs	r2, #48	@ 0x30
 800d172:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d174:	9907      	ldr	r1, [sp, #28]
 800d176:	428b      	cmp	r3, r1
 800d178:	d320      	bcc.n	800d1bc <__cvt+0xc4>
 800d17a:	0020      	movs	r0, r4
 800d17c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d17e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d180:	1b1b      	subs	r3, r3, r4
 800d182:	6013      	str	r3, [r2, #0]
 800d184:	b00b      	add	sp, #44	@ 0x2c
 800d186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d188:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d18a:	18c3      	adds	r3, r0, r3
 800d18c:	9307      	str	r3, [sp, #28]
 800d18e:	2d46      	cmp	r5, #70	@ 0x46
 800d190:	d1e4      	bne.n	800d15c <__cvt+0x64>
 800d192:	7803      	ldrb	r3, [r0, #0]
 800d194:	2b30      	cmp	r3, #48	@ 0x30
 800d196:	d10c      	bne.n	800d1b2 <__cvt+0xba>
 800d198:	2200      	movs	r2, #0
 800d19a:	2300      	movs	r3, #0
 800d19c:	0030      	movs	r0, r6
 800d19e:	0039      	movs	r1, r7
 800d1a0:	f7f3 f954 	bl	800044c <__aeabi_dcmpeq>
 800d1a4:	2800      	cmp	r0, #0
 800d1a6:	d104      	bne.n	800d1b2 <__cvt+0xba>
 800d1a8:	2301      	movs	r3, #1
 800d1aa:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800d1ac:	1a9b      	subs	r3, r3, r2
 800d1ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d1b0:	6013      	str	r3, [r2, #0]
 800d1b2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d1b4:	9a07      	ldr	r2, [sp, #28]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	18d3      	adds	r3, r2, r3
 800d1ba:	e7ce      	b.n	800d15a <__cvt+0x62>
 800d1bc:	1c59      	adds	r1, r3, #1
 800d1be:	9109      	str	r1, [sp, #36]	@ 0x24
 800d1c0:	701a      	strb	r2, [r3, #0]
 800d1c2:	e7d6      	b.n	800d172 <__cvt+0x7a>

0800d1c4 <__exponent>:
 800d1c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d1c6:	232b      	movs	r3, #43	@ 0x2b
 800d1c8:	0005      	movs	r5, r0
 800d1ca:	000c      	movs	r4, r1
 800d1cc:	b085      	sub	sp, #20
 800d1ce:	7002      	strb	r2, [r0, #0]
 800d1d0:	2900      	cmp	r1, #0
 800d1d2:	da01      	bge.n	800d1d8 <__exponent+0x14>
 800d1d4:	424c      	negs	r4, r1
 800d1d6:	3302      	adds	r3, #2
 800d1d8:	706b      	strb	r3, [r5, #1]
 800d1da:	2c09      	cmp	r4, #9
 800d1dc:	dd2c      	ble.n	800d238 <__exponent+0x74>
 800d1de:	ab02      	add	r3, sp, #8
 800d1e0:	1dde      	adds	r6, r3, #7
 800d1e2:	0020      	movs	r0, r4
 800d1e4:	210a      	movs	r1, #10
 800d1e6:	f7f3 f91b 	bl	8000420 <__aeabi_idivmod>
 800d1ea:	0037      	movs	r7, r6
 800d1ec:	3130      	adds	r1, #48	@ 0x30
 800d1ee:	3e01      	subs	r6, #1
 800d1f0:	0020      	movs	r0, r4
 800d1f2:	7031      	strb	r1, [r6, #0]
 800d1f4:	210a      	movs	r1, #10
 800d1f6:	9401      	str	r4, [sp, #4]
 800d1f8:	f7f3 f82c 	bl	8000254 <__divsi3>
 800d1fc:	9b01      	ldr	r3, [sp, #4]
 800d1fe:	0004      	movs	r4, r0
 800d200:	2b63      	cmp	r3, #99	@ 0x63
 800d202:	dcee      	bgt.n	800d1e2 <__exponent+0x1e>
 800d204:	1eba      	subs	r2, r7, #2
 800d206:	1ca8      	adds	r0, r5, #2
 800d208:	0001      	movs	r1, r0
 800d20a:	0013      	movs	r3, r2
 800d20c:	3430      	adds	r4, #48	@ 0x30
 800d20e:	7014      	strb	r4, [r2, #0]
 800d210:	ac02      	add	r4, sp, #8
 800d212:	3407      	adds	r4, #7
 800d214:	429c      	cmp	r4, r3
 800d216:	d80a      	bhi.n	800d22e <__exponent+0x6a>
 800d218:	2300      	movs	r3, #0
 800d21a:	42a2      	cmp	r2, r4
 800d21c:	d803      	bhi.n	800d226 <__exponent+0x62>
 800d21e:	3309      	adds	r3, #9
 800d220:	aa02      	add	r2, sp, #8
 800d222:	189b      	adds	r3, r3, r2
 800d224:	1bdb      	subs	r3, r3, r7
 800d226:	18c0      	adds	r0, r0, r3
 800d228:	1b40      	subs	r0, r0, r5
 800d22a:	b005      	add	sp, #20
 800d22c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d22e:	781c      	ldrb	r4, [r3, #0]
 800d230:	3301      	adds	r3, #1
 800d232:	700c      	strb	r4, [r1, #0]
 800d234:	3101      	adds	r1, #1
 800d236:	e7eb      	b.n	800d210 <__exponent+0x4c>
 800d238:	2330      	movs	r3, #48	@ 0x30
 800d23a:	18e4      	adds	r4, r4, r3
 800d23c:	70ab      	strb	r3, [r5, #2]
 800d23e:	1d28      	adds	r0, r5, #4
 800d240:	70ec      	strb	r4, [r5, #3]
 800d242:	e7f1      	b.n	800d228 <__exponent+0x64>

0800d244 <_printf_float>:
 800d244:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d246:	b097      	sub	sp, #92	@ 0x5c
 800d248:	000d      	movs	r5, r1
 800d24a:	920a      	str	r2, [sp, #40]	@ 0x28
 800d24c:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800d24e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d250:	9009      	str	r0, [sp, #36]	@ 0x24
 800d252:	f000 fcf1 	bl	800dc38 <_localeconv_r>
 800d256:	6803      	ldr	r3, [r0, #0]
 800d258:	0018      	movs	r0, r3
 800d25a:	930d      	str	r3, [sp, #52]	@ 0x34
 800d25c:	f7f2 ff54 	bl	8000108 <strlen>
 800d260:	2300      	movs	r3, #0
 800d262:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d264:	9314      	str	r3, [sp, #80]	@ 0x50
 800d266:	7e2b      	ldrb	r3, [r5, #24]
 800d268:	2207      	movs	r2, #7
 800d26a:	930c      	str	r3, [sp, #48]	@ 0x30
 800d26c:	682b      	ldr	r3, [r5, #0]
 800d26e:	930e      	str	r3, [sp, #56]	@ 0x38
 800d270:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d272:	6823      	ldr	r3, [r4, #0]
 800d274:	05c9      	lsls	r1, r1, #23
 800d276:	d545      	bpl.n	800d304 <_printf_float+0xc0>
 800d278:	189b      	adds	r3, r3, r2
 800d27a:	4393      	bics	r3, r2
 800d27c:	001a      	movs	r2, r3
 800d27e:	3208      	adds	r2, #8
 800d280:	6022      	str	r2, [r4, #0]
 800d282:	2201      	movs	r2, #1
 800d284:	681e      	ldr	r6, [r3, #0]
 800d286:	685f      	ldr	r7, [r3, #4]
 800d288:	007b      	lsls	r3, r7, #1
 800d28a:	085b      	lsrs	r3, r3, #1
 800d28c:	9311      	str	r3, [sp, #68]	@ 0x44
 800d28e:	9610      	str	r6, [sp, #64]	@ 0x40
 800d290:	64ae      	str	r6, [r5, #72]	@ 0x48
 800d292:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800d294:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800d296:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d298:	4ba7      	ldr	r3, [pc, #668]	@ (800d538 <_printf_float+0x2f4>)
 800d29a:	4252      	negs	r2, r2
 800d29c:	f7f5 f838 	bl	8002310 <__aeabi_dcmpun>
 800d2a0:	2800      	cmp	r0, #0
 800d2a2:	d131      	bne.n	800d308 <_printf_float+0xc4>
 800d2a4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800d2a6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d2a8:	2201      	movs	r2, #1
 800d2aa:	4ba3      	ldr	r3, [pc, #652]	@ (800d538 <_printf_float+0x2f4>)
 800d2ac:	4252      	negs	r2, r2
 800d2ae:	f7f3 f8dd 	bl	800046c <__aeabi_dcmple>
 800d2b2:	2800      	cmp	r0, #0
 800d2b4:	d128      	bne.n	800d308 <_printf_float+0xc4>
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	0030      	movs	r0, r6
 800d2bc:	0039      	movs	r1, r7
 800d2be:	f7f3 f8cb 	bl	8000458 <__aeabi_dcmplt>
 800d2c2:	2800      	cmp	r0, #0
 800d2c4:	d003      	beq.n	800d2ce <_printf_float+0x8a>
 800d2c6:	002b      	movs	r3, r5
 800d2c8:	222d      	movs	r2, #45	@ 0x2d
 800d2ca:	3343      	adds	r3, #67	@ 0x43
 800d2cc:	701a      	strb	r2, [r3, #0]
 800d2ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d2d0:	4f9a      	ldr	r7, [pc, #616]	@ (800d53c <_printf_float+0x2f8>)
 800d2d2:	2b47      	cmp	r3, #71	@ 0x47
 800d2d4:	d900      	bls.n	800d2d8 <_printf_float+0x94>
 800d2d6:	4f9a      	ldr	r7, [pc, #616]	@ (800d540 <_printf_float+0x2fc>)
 800d2d8:	2303      	movs	r3, #3
 800d2da:	2400      	movs	r4, #0
 800d2dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d2de:	612b      	str	r3, [r5, #16]
 800d2e0:	3301      	adds	r3, #1
 800d2e2:	439a      	bics	r2, r3
 800d2e4:	602a      	str	r2, [r5, #0]
 800d2e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d2e8:	0029      	movs	r1, r5
 800d2ea:	9300      	str	r3, [sp, #0]
 800d2ec:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d2ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2f0:	aa15      	add	r2, sp, #84	@ 0x54
 800d2f2:	f000 f9e5 	bl	800d6c0 <_printf_common>
 800d2f6:	3001      	adds	r0, #1
 800d2f8:	d000      	beq.n	800d2fc <_printf_float+0xb8>
 800d2fa:	e09f      	b.n	800d43c <_printf_float+0x1f8>
 800d2fc:	2001      	movs	r0, #1
 800d2fe:	4240      	negs	r0, r0
 800d300:	b017      	add	sp, #92	@ 0x5c
 800d302:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d304:	3307      	adds	r3, #7
 800d306:	e7b8      	b.n	800d27a <_printf_float+0x36>
 800d308:	0032      	movs	r2, r6
 800d30a:	003b      	movs	r3, r7
 800d30c:	0030      	movs	r0, r6
 800d30e:	0039      	movs	r1, r7
 800d310:	f7f4 fffe 	bl	8002310 <__aeabi_dcmpun>
 800d314:	2800      	cmp	r0, #0
 800d316:	d00b      	beq.n	800d330 <_printf_float+0xec>
 800d318:	2f00      	cmp	r7, #0
 800d31a:	da03      	bge.n	800d324 <_printf_float+0xe0>
 800d31c:	002b      	movs	r3, r5
 800d31e:	222d      	movs	r2, #45	@ 0x2d
 800d320:	3343      	adds	r3, #67	@ 0x43
 800d322:	701a      	strb	r2, [r3, #0]
 800d324:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d326:	4f87      	ldr	r7, [pc, #540]	@ (800d544 <_printf_float+0x300>)
 800d328:	2b47      	cmp	r3, #71	@ 0x47
 800d32a:	d9d5      	bls.n	800d2d8 <_printf_float+0x94>
 800d32c:	4f86      	ldr	r7, [pc, #536]	@ (800d548 <_printf_float+0x304>)
 800d32e:	e7d3      	b.n	800d2d8 <_printf_float+0x94>
 800d330:	2220      	movs	r2, #32
 800d332:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800d334:	686b      	ldr	r3, [r5, #4]
 800d336:	4394      	bics	r4, r2
 800d338:	1c5a      	adds	r2, r3, #1
 800d33a:	d146      	bne.n	800d3ca <_printf_float+0x186>
 800d33c:	3307      	adds	r3, #7
 800d33e:	606b      	str	r3, [r5, #4]
 800d340:	2380      	movs	r3, #128	@ 0x80
 800d342:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d344:	00db      	lsls	r3, r3, #3
 800d346:	4313      	orrs	r3, r2
 800d348:	2200      	movs	r2, #0
 800d34a:	602b      	str	r3, [r5, #0]
 800d34c:	9206      	str	r2, [sp, #24]
 800d34e:	aa14      	add	r2, sp, #80	@ 0x50
 800d350:	9205      	str	r2, [sp, #20]
 800d352:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d354:	a90a      	add	r1, sp, #40	@ 0x28
 800d356:	9204      	str	r2, [sp, #16]
 800d358:	aa13      	add	r2, sp, #76	@ 0x4c
 800d35a:	9203      	str	r2, [sp, #12]
 800d35c:	2223      	movs	r2, #35	@ 0x23
 800d35e:	1852      	adds	r2, r2, r1
 800d360:	9202      	str	r2, [sp, #8]
 800d362:	9301      	str	r3, [sp, #4]
 800d364:	686b      	ldr	r3, [r5, #4]
 800d366:	0032      	movs	r2, r6
 800d368:	9300      	str	r3, [sp, #0]
 800d36a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d36c:	003b      	movs	r3, r7
 800d36e:	f7ff fec3 	bl	800d0f8 <__cvt>
 800d372:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d374:	0007      	movs	r7, r0
 800d376:	2c47      	cmp	r4, #71	@ 0x47
 800d378:	d12d      	bne.n	800d3d6 <_printf_float+0x192>
 800d37a:	1cd3      	adds	r3, r2, #3
 800d37c:	db02      	blt.n	800d384 <_printf_float+0x140>
 800d37e:	686b      	ldr	r3, [r5, #4]
 800d380:	429a      	cmp	r2, r3
 800d382:	dd48      	ble.n	800d416 <_printf_float+0x1d2>
 800d384:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d386:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d388:	3b02      	subs	r3, #2
 800d38a:	b2db      	uxtb	r3, r3
 800d38c:	930c      	str	r3, [sp, #48]	@ 0x30
 800d38e:	0028      	movs	r0, r5
 800d390:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d392:	3901      	subs	r1, #1
 800d394:	3050      	adds	r0, #80	@ 0x50
 800d396:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d398:	f7ff ff14 	bl	800d1c4 <__exponent>
 800d39c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d39e:	0004      	movs	r4, r0
 800d3a0:	1813      	adds	r3, r2, r0
 800d3a2:	612b      	str	r3, [r5, #16]
 800d3a4:	2a01      	cmp	r2, #1
 800d3a6:	dc02      	bgt.n	800d3ae <_printf_float+0x16a>
 800d3a8:	682a      	ldr	r2, [r5, #0]
 800d3aa:	07d2      	lsls	r2, r2, #31
 800d3ac:	d501      	bpl.n	800d3b2 <_printf_float+0x16e>
 800d3ae:	3301      	adds	r3, #1
 800d3b0:	612b      	str	r3, [r5, #16]
 800d3b2:	2323      	movs	r3, #35	@ 0x23
 800d3b4:	aa0a      	add	r2, sp, #40	@ 0x28
 800d3b6:	189b      	adds	r3, r3, r2
 800d3b8:	781b      	ldrb	r3, [r3, #0]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d100      	bne.n	800d3c0 <_printf_float+0x17c>
 800d3be:	e792      	b.n	800d2e6 <_printf_float+0xa2>
 800d3c0:	002b      	movs	r3, r5
 800d3c2:	222d      	movs	r2, #45	@ 0x2d
 800d3c4:	3343      	adds	r3, #67	@ 0x43
 800d3c6:	701a      	strb	r2, [r3, #0]
 800d3c8:	e78d      	b.n	800d2e6 <_printf_float+0xa2>
 800d3ca:	2c47      	cmp	r4, #71	@ 0x47
 800d3cc:	d1b8      	bne.n	800d340 <_printf_float+0xfc>
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d1b6      	bne.n	800d340 <_printf_float+0xfc>
 800d3d2:	3301      	adds	r3, #1
 800d3d4:	e7b3      	b.n	800d33e <_printf_float+0xfa>
 800d3d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d3d8:	0011      	movs	r1, r2
 800d3da:	2b65      	cmp	r3, #101	@ 0x65
 800d3dc:	d9d7      	bls.n	800d38e <_printf_float+0x14a>
 800d3de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d3e0:	2b66      	cmp	r3, #102	@ 0x66
 800d3e2:	d11a      	bne.n	800d41a <_printf_float+0x1d6>
 800d3e4:	686b      	ldr	r3, [r5, #4]
 800d3e6:	2a00      	cmp	r2, #0
 800d3e8:	dd09      	ble.n	800d3fe <_printf_float+0x1ba>
 800d3ea:	612a      	str	r2, [r5, #16]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d102      	bne.n	800d3f6 <_printf_float+0x1b2>
 800d3f0:	6829      	ldr	r1, [r5, #0]
 800d3f2:	07c9      	lsls	r1, r1, #31
 800d3f4:	d50b      	bpl.n	800d40e <_printf_float+0x1ca>
 800d3f6:	3301      	adds	r3, #1
 800d3f8:	189b      	adds	r3, r3, r2
 800d3fa:	612b      	str	r3, [r5, #16]
 800d3fc:	e007      	b.n	800d40e <_printf_float+0x1ca>
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d103      	bne.n	800d40a <_printf_float+0x1c6>
 800d402:	2201      	movs	r2, #1
 800d404:	6829      	ldr	r1, [r5, #0]
 800d406:	4211      	tst	r1, r2
 800d408:	d000      	beq.n	800d40c <_printf_float+0x1c8>
 800d40a:	1c9a      	adds	r2, r3, #2
 800d40c:	612a      	str	r2, [r5, #16]
 800d40e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d410:	2400      	movs	r4, #0
 800d412:	65ab      	str	r3, [r5, #88]	@ 0x58
 800d414:	e7cd      	b.n	800d3b2 <_printf_float+0x16e>
 800d416:	2367      	movs	r3, #103	@ 0x67
 800d418:	930c      	str	r3, [sp, #48]	@ 0x30
 800d41a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d41c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d41e:	4299      	cmp	r1, r3
 800d420:	db06      	blt.n	800d430 <_printf_float+0x1ec>
 800d422:	682b      	ldr	r3, [r5, #0]
 800d424:	6129      	str	r1, [r5, #16]
 800d426:	07db      	lsls	r3, r3, #31
 800d428:	d5f1      	bpl.n	800d40e <_printf_float+0x1ca>
 800d42a:	3101      	adds	r1, #1
 800d42c:	6129      	str	r1, [r5, #16]
 800d42e:	e7ee      	b.n	800d40e <_printf_float+0x1ca>
 800d430:	2201      	movs	r2, #1
 800d432:	2900      	cmp	r1, #0
 800d434:	dce0      	bgt.n	800d3f8 <_printf_float+0x1b4>
 800d436:	1892      	adds	r2, r2, r2
 800d438:	1a52      	subs	r2, r2, r1
 800d43a:	e7dd      	b.n	800d3f8 <_printf_float+0x1b4>
 800d43c:	682a      	ldr	r2, [r5, #0]
 800d43e:	0553      	lsls	r3, r2, #21
 800d440:	d408      	bmi.n	800d454 <_printf_float+0x210>
 800d442:	692b      	ldr	r3, [r5, #16]
 800d444:	003a      	movs	r2, r7
 800d446:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d448:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d44a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d44c:	47a0      	blx	r4
 800d44e:	3001      	adds	r0, #1
 800d450:	d129      	bne.n	800d4a6 <_printf_float+0x262>
 800d452:	e753      	b.n	800d2fc <_printf_float+0xb8>
 800d454:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d456:	2b65      	cmp	r3, #101	@ 0x65
 800d458:	d800      	bhi.n	800d45c <_printf_float+0x218>
 800d45a:	e0da      	b.n	800d612 <_printf_float+0x3ce>
 800d45c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800d45e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d460:	2200      	movs	r2, #0
 800d462:	2300      	movs	r3, #0
 800d464:	f7f2 fff2 	bl	800044c <__aeabi_dcmpeq>
 800d468:	2800      	cmp	r0, #0
 800d46a:	d033      	beq.n	800d4d4 <_printf_float+0x290>
 800d46c:	2301      	movs	r3, #1
 800d46e:	4a37      	ldr	r2, [pc, #220]	@ (800d54c <_printf_float+0x308>)
 800d470:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d472:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d474:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d476:	47a0      	blx	r4
 800d478:	3001      	adds	r0, #1
 800d47a:	d100      	bne.n	800d47e <_printf_float+0x23a>
 800d47c:	e73e      	b.n	800d2fc <_printf_float+0xb8>
 800d47e:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d480:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d482:	42b3      	cmp	r3, r6
 800d484:	db02      	blt.n	800d48c <_printf_float+0x248>
 800d486:	682b      	ldr	r3, [r5, #0]
 800d488:	07db      	lsls	r3, r3, #31
 800d48a:	d50c      	bpl.n	800d4a6 <_printf_float+0x262>
 800d48c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d48e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d490:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d492:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d494:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d496:	47a0      	blx	r4
 800d498:	2400      	movs	r4, #0
 800d49a:	3001      	adds	r0, #1
 800d49c:	d100      	bne.n	800d4a0 <_printf_float+0x25c>
 800d49e:	e72d      	b.n	800d2fc <_printf_float+0xb8>
 800d4a0:	1e73      	subs	r3, r6, #1
 800d4a2:	42a3      	cmp	r3, r4
 800d4a4:	dc0a      	bgt.n	800d4bc <_printf_float+0x278>
 800d4a6:	682b      	ldr	r3, [r5, #0]
 800d4a8:	079b      	lsls	r3, r3, #30
 800d4aa:	d500      	bpl.n	800d4ae <_printf_float+0x26a>
 800d4ac:	e105      	b.n	800d6ba <_printf_float+0x476>
 800d4ae:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d4b0:	68e8      	ldr	r0, [r5, #12]
 800d4b2:	4298      	cmp	r0, r3
 800d4b4:	db00      	blt.n	800d4b8 <_printf_float+0x274>
 800d4b6:	e723      	b.n	800d300 <_printf_float+0xbc>
 800d4b8:	0018      	movs	r0, r3
 800d4ba:	e721      	b.n	800d300 <_printf_float+0xbc>
 800d4bc:	002a      	movs	r2, r5
 800d4be:	2301      	movs	r3, #1
 800d4c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d4c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4c4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d4c6:	321a      	adds	r2, #26
 800d4c8:	47b8      	blx	r7
 800d4ca:	3001      	adds	r0, #1
 800d4cc:	d100      	bne.n	800d4d0 <_printf_float+0x28c>
 800d4ce:	e715      	b.n	800d2fc <_printf_float+0xb8>
 800d4d0:	3401      	adds	r4, #1
 800d4d2:	e7e5      	b.n	800d4a0 <_printf_float+0x25c>
 800d4d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	dc3a      	bgt.n	800d550 <_printf_float+0x30c>
 800d4da:	2301      	movs	r3, #1
 800d4dc:	4a1b      	ldr	r2, [pc, #108]	@ (800d54c <_printf_float+0x308>)
 800d4de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d4e0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4e2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d4e4:	47a0      	blx	r4
 800d4e6:	3001      	adds	r0, #1
 800d4e8:	d100      	bne.n	800d4ec <_printf_float+0x2a8>
 800d4ea:	e707      	b.n	800d2fc <_printf_float+0xb8>
 800d4ec:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d4ee:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d4f0:	4333      	orrs	r3, r6
 800d4f2:	d102      	bne.n	800d4fa <_printf_float+0x2b6>
 800d4f4:	682b      	ldr	r3, [r5, #0]
 800d4f6:	07db      	lsls	r3, r3, #31
 800d4f8:	d5d5      	bpl.n	800d4a6 <_printf_float+0x262>
 800d4fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d4fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d4fe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d500:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d502:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d504:	47a0      	blx	r4
 800d506:	2300      	movs	r3, #0
 800d508:	3001      	adds	r0, #1
 800d50a:	d100      	bne.n	800d50e <_printf_float+0x2ca>
 800d50c:	e6f6      	b.n	800d2fc <_printf_float+0xb8>
 800d50e:	930c      	str	r3, [sp, #48]	@ 0x30
 800d510:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d512:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d514:	425b      	negs	r3, r3
 800d516:	4293      	cmp	r3, r2
 800d518:	dc01      	bgt.n	800d51e <_printf_float+0x2da>
 800d51a:	0033      	movs	r3, r6
 800d51c:	e792      	b.n	800d444 <_printf_float+0x200>
 800d51e:	002a      	movs	r2, r5
 800d520:	2301      	movs	r3, #1
 800d522:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d524:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d526:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d528:	321a      	adds	r2, #26
 800d52a:	47a0      	blx	r4
 800d52c:	3001      	adds	r0, #1
 800d52e:	d100      	bne.n	800d532 <_printf_float+0x2ee>
 800d530:	e6e4      	b.n	800d2fc <_printf_float+0xb8>
 800d532:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d534:	3301      	adds	r3, #1
 800d536:	e7ea      	b.n	800d50e <_printf_float+0x2ca>
 800d538:	7fefffff 	.word	0x7fefffff
 800d53c:	0801b4f0 	.word	0x0801b4f0
 800d540:	0801b4f4 	.word	0x0801b4f4
 800d544:	0801b4f8 	.word	0x0801b4f8
 800d548:	0801b4fc 	.word	0x0801b4fc
 800d54c:	0801b500 	.word	0x0801b500
 800d550:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d552:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800d554:	930c      	str	r3, [sp, #48]	@ 0x30
 800d556:	429e      	cmp	r6, r3
 800d558:	dd00      	ble.n	800d55c <_printf_float+0x318>
 800d55a:	001e      	movs	r6, r3
 800d55c:	2e00      	cmp	r6, #0
 800d55e:	dc31      	bgt.n	800d5c4 <_printf_float+0x380>
 800d560:	43f3      	mvns	r3, r6
 800d562:	2400      	movs	r4, #0
 800d564:	17db      	asrs	r3, r3, #31
 800d566:	4033      	ands	r3, r6
 800d568:	930e      	str	r3, [sp, #56]	@ 0x38
 800d56a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800d56c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d56e:	1af3      	subs	r3, r6, r3
 800d570:	42a3      	cmp	r3, r4
 800d572:	dc30      	bgt.n	800d5d6 <_printf_float+0x392>
 800d574:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d576:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d578:	429a      	cmp	r2, r3
 800d57a:	dc38      	bgt.n	800d5ee <_printf_float+0x3aa>
 800d57c:	682b      	ldr	r3, [r5, #0]
 800d57e:	07db      	lsls	r3, r3, #31
 800d580:	d435      	bmi.n	800d5ee <_printf_float+0x3aa>
 800d582:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800d584:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d586:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d588:	1b9b      	subs	r3, r3, r6
 800d58a:	1b14      	subs	r4, r2, r4
 800d58c:	429c      	cmp	r4, r3
 800d58e:	dd00      	ble.n	800d592 <_printf_float+0x34e>
 800d590:	001c      	movs	r4, r3
 800d592:	2c00      	cmp	r4, #0
 800d594:	dc34      	bgt.n	800d600 <_printf_float+0x3bc>
 800d596:	43e3      	mvns	r3, r4
 800d598:	2600      	movs	r6, #0
 800d59a:	17db      	asrs	r3, r3, #31
 800d59c:	401c      	ands	r4, r3
 800d59e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d5a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d5a2:	1ad3      	subs	r3, r2, r3
 800d5a4:	1b1b      	subs	r3, r3, r4
 800d5a6:	42b3      	cmp	r3, r6
 800d5a8:	dc00      	bgt.n	800d5ac <_printf_float+0x368>
 800d5aa:	e77c      	b.n	800d4a6 <_printf_float+0x262>
 800d5ac:	002a      	movs	r2, r5
 800d5ae:	2301      	movs	r3, #1
 800d5b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d5b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5b4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d5b6:	321a      	adds	r2, #26
 800d5b8:	47b8      	blx	r7
 800d5ba:	3001      	adds	r0, #1
 800d5bc:	d100      	bne.n	800d5c0 <_printf_float+0x37c>
 800d5be:	e69d      	b.n	800d2fc <_printf_float+0xb8>
 800d5c0:	3601      	adds	r6, #1
 800d5c2:	e7ec      	b.n	800d59e <_printf_float+0x35a>
 800d5c4:	0033      	movs	r3, r6
 800d5c6:	003a      	movs	r2, r7
 800d5c8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d5ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5cc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d5ce:	47a0      	blx	r4
 800d5d0:	3001      	adds	r0, #1
 800d5d2:	d1c5      	bne.n	800d560 <_printf_float+0x31c>
 800d5d4:	e692      	b.n	800d2fc <_printf_float+0xb8>
 800d5d6:	002a      	movs	r2, r5
 800d5d8:	2301      	movs	r3, #1
 800d5da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d5dc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5de:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d5e0:	321a      	adds	r2, #26
 800d5e2:	47b0      	blx	r6
 800d5e4:	3001      	adds	r0, #1
 800d5e6:	d100      	bne.n	800d5ea <_printf_float+0x3a6>
 800d5e8:	e688      	b.n	800d2fc <_printf_float+0xb8>
 800d5ea:	3401      	adds	r4, #1
 800d5ec:	e7bd      	b.n	800d56a <_printf_float+0x326>
 800d5ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d5f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d5f4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5f6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d5f8:	47a0      	blx	r4
 800d5fa:	3001      	adds	r0, #1
 800d5fc:	d1c1      	bne.n	800d582 <_printf_float+0x33e>
 800d5fe:	e67d      	b.n	800d2fc <_printf_float+0xb8>
 800d600:	19ba      	adds	r2, r7, r6
 800d602:	0023      	movs	r3, r4
 800d604:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d606:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d608:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d60a:	47b0      	blx	r6
 800d60c:	3001      	adds	r0, #1
 800d60e:	d1c2      	bne.n	800d596 <_printf_float+0x352>
 800d610:	e674      	b.n	800d2fc <_printf_float+0xb8>
 800d612:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d614:	930c      	str	r3, [sp, #48]	@ 0x30
 800d616:	2b01      	cmp	r3, #1
 800d618:	dc02      	bgt.n	800d620 <_printf_float+0x3dc>
 800d61a:	2301      	movs	r3, #1
 800d61c:	421a      	tst	r2, r3
 800d61e:	d039      	beq.n	800d694 <_printf_float+0x450>
 800d620:	2301      	movs	r3, #1
 800d622:	003a      	movs	r2, r7
 800d624:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d626:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d628:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d62a:	47b0      	blx	r6
 800d62c:	3001      	adds	r0, #1
 800d62e:	d100      	bne.n	800d632 <_printf_float+0x3ee>
 800d630:	e664      	b.n	800d2fc <_printf_float+0xb8>
 800d632:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d634:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d636:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d638:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d63a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d63c:	47b0      	blx	r6
 800d63e:	3001      	adds	r0, #1
 800d640:	d100      	bne.n	800d644 <_printf_float+0x400>
 800d642:	e65b      	b.n	800d2fc <_printf_float+0xb8>
 800d644:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800d646:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d648:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d64a:	2200      	movs	r2, #0
 800d64c:	3b01      	subs	r3, #1
 800d64e:	930c      	str	r3, [sp, #48]	@ 0x30
 800d650:	2300      	movs	r3, #0
 800d652:	f7f2 fefb 	bl	800044c <__aeabi_dcmpeq>
 800d656:	2800      	cmp	r0, #0
 800d658:	d11a      	bne.n	800d690 <_printf_float+0x44c>
 800d65a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d65c:	1c7a      	adds	r2, r7, #1
 800d65e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d660:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d662:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d664:	47b0      	blx	r6
 800d666:	3001      	adds	r0, #1
 800d668:	d10e      	bne.n	800d688 <_printf_float+0x444>
 800d66a:	e647      	b.n	800d2fc <_printf_float+0xb8>
 800d66c:	002a      	movs	r2, r5
 800d66e:	2301      	movs	r3, #1
 800d670:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d672:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d674:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d676:	321a      	adds	r2, #26
 800d678:	47b8      	blx	r7
 800d67a:	3001      	adds	r0, #1
 800d67c:	d100      	bne.n	800d680 <_printf_float+0x43c>
 800d67e:	e63d      	b.n	800d2fc <_printf_float+0xb8>
 800d680:	3601      	adds	r6, #1
 800d682:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d684:	429e      	cmp	r6, r3
 800d686:	dbf1      	blt.n	800d66c <_printf_float+0x428>
 800d688:	002a      	movs	r2, r5
 800d68a:	0023      	movs	r3, r4
 800d68c:	3250      	adds	r2, #80	@ 0x50
 800d68e:	e6da      	b.n	800d446 <_printf_float+0x202>
 800d690:	2600      	movs	r6, #0
 800d692:	e7f6      	b.n	800d682 <_printf_float+0x43e>
 800d694:	003a      	movs	r2, r7
 800d696:	e7e2      	b.n	800d65e <_printf_float+0x41a>
 800d698:	002a      	movs	r2, r5
 800d69a:	2301      	movs	r3, #1
 800d69c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d69e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d6a0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d6a2:	3219      	adds	r2, #25
 800d6a4:	47b0      	blx	r6
 800d6a6:	3001      	adds	r0, #1
 800d6a8:	d100      	bne.n	800d6ac <_printf_float+0x468>
 800d6aa:	e627      	b.n	800d2fc <_printf_float+0xb8>
 800d6ac:	3401      	adds	r4, #1
 800d6ae:	68eb      	ldr	r3, [r5, #12]
 800d6b0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d6b2:	1a9b      	subs	r3, r3, r2
 800d6b4:	42a3      	cmp	r3, r4
 800d6b6:	dcef      	bgt.n	800d698 <_printf_float+0x454>
 800d6b8:	e6f9      	b.n	800d4ae <_printf_float+0x26a>
 800d6ba:	2400      	movs	r4, #0
 800d6bc:	e7f7      	b.n	800d6ae <_printf_float+0x46a>
 800d6be:	46c0      	nop			@ (mov r8, r8)

0800d6c0 <_printf_common>:
 800d6c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d6c2:	0016      	movs	r6, r2
 800d6c4:	9301      	str	r3, [sp, #4]
 800d6c6:	688a      	ldr	r2, [r1, #8]
 800d6c8:	690b      	ldr	r3, [r1, #16]
 800d6ca:	000c      	movs	r4, r1
 800d6cc:	9000      	str	r0, [sp, #0]
 800d6ce:	4293      	cmp	r3, r2
 800d6d0:	da00      	bge.n	800d6d4 <_printf_common+0x14>
 800d6d2:	0013      	movs	r3, r2
 800d6d4:	0022      	movs	r2, r4
 800d6d6:	6033      	str	r3, [r6, #0]
 800d6d8:	3243      	adds	r2, #67	@ 0x43
 800d6da:	7812      	ldrb	r2, [r2, #0]
 800d6dc:	2a00      	cmp	r2, #0
 800d6de:	d001      	beq.n	800d6e4 <_printf_common+0x24>
 800d6e0:	3301      	adds	r3, #1
 800d6e2:	6033      	str	r3, [r6, #0]
 800d6e4:	6823      	ldr	r3, [r4, #0]
 800d6e6:	069b      	lsls	r3, r3, #26
 800d6e8:	d502      	bpl.n	800d6f0 <_printf_common+0x30>
 800d6ea:	6833      	ldr	r3, [r6, #0]
 800d6ec:	3302      	adds	r3, #2
 800d6ee:	6033      	str	r3, [r6, #0]
 800d6f0:	6822      	ldr	r2, [r4, #0]
 800d6f2:	2306      	movs	r3, #6
 800d6f4:	0015      	movs	r5, r2
 800d6f6:	401d      	ands	r5, r3
 800d6f8:	421a      	tst	r2, r3
 800d6fa:	d027      	beq.n	800d74c <_printf_common+0x8c>
 800d6fc:	0023      	movs	r3, r4
 800d6fe:	3343      	adds	r3, #67	@ 0x43
 800d700:	781b      	ldrb	r3, [r3, #0]
 800d702:	1e5a      	subs	r2, r3, #1
 800d704:	4193      	sbcs	r3, r2
 800d706:	6822      	ldr	r2, [r4, #0]
 800d708:	0692      	lsls	r2, r2, #26
 800d70a:	d430      	bmi.n	800d76e <_printf_common+0xae>
 800d70c:	0022      	movs	r2, r4
 800d70e:	9901      	ldr	r1, [sp, #4]
 800d710:	9800      	ldr	r0, [sp, #0]
 800d712:	9d08      	ldr	r5, [sp, #32]
 800d714:	3243      	adds	r2, #67	@ 0x43
 800d716:	47a8      	blx	r5
 800d718:	3001      	adds	r0, #1
 800d71a:	d025      	beq.n	800d768 <_printf_common+0xa8>
 800d71c:	2206      	movs	r2, #6
 800d71e:	6823      	ldr	r3, [r4, #0]
 800d720:	2500      	movs	r5, #0
 800d722:	4013      	ands	r3, r2
 800d724:	2b04      	cmp	r3, #4
 800d726:	d105      	bne.n	800d734 <_printf_common+0x74>
 800d728:	6833      	ldr	r3, [r6, #0]
 800d72a:	68e5      	ldr	r5, [r4, #12]
 800d72c:	1aed      	subs	r5, r5, r3
 800d72e:	43eb      	mvns	r3, r5
 800d730:	17db      	asrs	r3, r3, #31
 800d732:	401d      	ands	r5, r3
 800d734:	68a3      	ldr	r3, [r4, #8]
 800d736:	6922      	ldr	r2, [r4, #16]
 800d738:	4293      	cmp	r3, r2
 800d73a:	dd01      	ble.n	800d740 <_printf_common+0x80>
 800d73c:	1a9b      	subs	r3, r3, r2
 800d73e:	18ed      	adds	r5, r5, r3
 800d740:	2600      	movs	r6, #0
 800d742:	42b5      	cmp	r5, r6
 800d744:	d120      	bne.n	800d788 <_printf_common+0xc8>
 800d746:	2000      	movs	r0, #0
 800d748:	e010      	b.n	800d76c <_printf_common+0xac>
 800d74a:	3501      	adds	r5, #1
 800d74c:	68e3      	ldr	r3, [r4, #12]
 800d74e:	6832      	ldr	r2, [r6, #0]
 800d750:	1a9b      	subs	r3, r3, r2
 800d752:	42ab      	cmp	r3, r5
 800d754:	ddd2      	ble.n	800d6fc <_printf_common+0x3c>
 800d756:	0022      	movs	r2, r4
 800d758:	2301      	movs	r3, #1
 800d75a:	9901      	ldr	r1, [sp, #4]
 800d75c:	9800      	ldr	r0, [sp, #0]
 800d75e:	9f08      	ldr	r7, [sp, #32]
 800d760:	3219      	adds	r2, #25
 800d762:	47b8      	blx	r7
 800d764:	3001      	adds	r0, #1
 800d766:	d1f0      	bne.n	800d74a <_printf_common+0x8a>
 800d768:	2001      	movs	r0, #1
 800d76a:	4240      	negs	r0, r0
 800d76c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d76e:	2030      	movs	r0, #48	@ 0x30
 800d770:	18e1      	adds	r1, r4, r3
 800d772:	3143      	adds	r1, #67	@ 0x43
 800d774:	7008      	strb	r0, [r1, #0]
 800d776:	0021      	movs	r1, r4
 800d778:	1c5a      	adds	r2, r3, #1
 800d77a:	3145      	adds	r1, #69	@ 0x45
 800d77c:	7809      	ldrb	r1, [r1, #0]
 800d77e:	18a2      	adds	r2, r4, r2
 800d780:	3243      	adds	r2, #67	@ 0x43
 800d782:	3302      	adds	r3, #2
 800d784:	7011      	strb	r1, [r2, #0]
 800d786:	e7c1      	b.n	800d70c <_printf_common+0x4c>
 800d788:	0022      	movs	r2, r4
 800d78a:	2301      	movs	r3, #1
 800d78c:	9901      	ldr	r1, [sp, #4]
 800d78e:	9800      	ldr	r0, [sp, #0]
 800d790:	9f08      	ldr	r7, [sp, #32]
 800d792:	321a      	adds	r2, #26
 800d794:	47b8      	blx	r7
 800d796:	3001      	adds	r0, #1
 800d798:	d0e6      	beq.n	800d768 <_printf_common+0xa8>
 800d79a:	3601      	adds	r6, #1
 800d79c:	e7d1      	b.n	800d742 <_printf_common+0x82>
	...

0800d7a0 <_printf_i>:
 800d7a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7a2:	b08b      	sub	sp, #44	@ 0x2c
 800d7a4:	9206      	str	r2, [sp, #24]
 800d7a6:	000a      	movs	r2, r1
 800d7a8:	3243      	adds	r2, #67	@ 0x43
 800d7aa:	9307      	str	r3, [sp, #28]
 800d7ac:	9005      	str	r0, [sp, #20]
 800d7ae:	9203      	str	r2, [sp, #12]
 800d7b0:	7e0a      	ldrb	r2, [r1, #24]
 800d7b2:	000c      	movs	r4, r1
 800d7b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d7b6:	2a78      	cmp	r2, #120	@ 0x78
 800d7b8:	d809      	bhi.n	800d7ce <_printf_i+0x2e>
 800d7ba:	2a62      	cmp	r2, #98	@ 0x62
 800d7bc:	d80b      	bhi.n	800d7d6 <_printf_i+0x36>
 800d7be:	2a00      	cmp	r2, #0
 800d7c0:	d100      	bne.n	800d7c4 <_printf_i+0x24>
 800d7c2:	e0bc      	b.n	800d93e <_printf_i+0x19e>
 800d7c4:	497b      	ldr	r1, [pc, #492]	@ (800d9b4 <_printf_i+0x214>)
 800d7c6:	9104      	str	r1, [sp, #16]
 800d7c8:	2a58      	cmp	r2, #88	@ 0x58
 800d7ca:	d100      	bne.n	800d7ce <_printf_i+0x2e>
 800d7cc:	e090      	b.n	800d8f0 <_printf_i+0x150>
 800d7ce:	0025      	movs	r5, r4
 800d7d0:	3542      	adds	r5, #66	@ 0x42
 800d7d2:	702a      	strb	r2, [r5, #0]
 800d7d4:	e022      	b.n	800d81c <_printf_i+0x7c>
 800d7d6:	0010      	movs	r0, r2
 800d7d8:	3863      	subs	r0, #99	@ 0x63
 800d7da:	2815      	cmp	r0, #21
 800d7dc:	d8f7      	bhi.n	800d7ce <_printf_i+0x2e>
 800d7de:	f7f2 fca5 	bl	800012c <__gnu_thumb1_case_shi>
 800d7e2:	0016      	.short	0x0016
 800d7e4:	fff6001f 	.word	0xfff6001f
 800d7e8:	fff6fff6 	.word	0xfff6fff6
 800d7ec:	001ffff6 	.word	0x001ffff6
 800d7f0:	fff6fff6 	.word	0xfff6fff6
 800d7f4:	fff6fff6 	.word	0xfff6fff6
 800d7f8:	003600a1 	.word	0x003600a1
 800d7fc:	fff60080 	.word	0xfff60080
 800d800:	00b2fff6 	.word	0x00b2fff6
 800d804:	0036fff6 	.word	0x0036fff6
 800d808:	fff6fff6 	.word	0xfff6fff6
 800d80c:	0084      	.short	0x0084
 800d80e:	0025      	movs	r5, r4
 800d810:	681a      	ldr	r2, [r3, #0]
 800d812:	3542      	adds	r5, #66	@ 0x42
 800d814:	1d11      	adds	r1, r2, #4
 800d816:	6019      	str	r1, [r3, #0]
 800d818:	6813      	ldr	r3, [r2, #0]
 800d81a:	702b      	strb	r3, [r5, #0]
 800d81c:	2301      	movs	r3, #1
 800d81e:	e0a0      	b.n	800d962 <_printf_i+0x1c2>
 800d820:	6818      	ldr	r0, [r3, #0]
 800d822:	6809      	ldr	r1, [r1, #0]
 800d824:	1d02      	adds	r2, r0, #4
 800d826:	060d      	lsls	r5, r1, #24
 800d828:	d50b      	bpl.n	800d842 <_printf_i+0xa2>
 800d82a:	6806      	ldr	r6, [r0, #0]
 800d82c:	601a      	str	r2, [r3, #0]
 800d82e:	2e00      	cmp	r6, #0
 800d830:	da03      	bge.n	800d83a <_printf_i+0x9a>
 800d832:	232d      	movs	r3, #45	@ 0x2d
 800d834:	9a03      	ldr	r2, [sp, #12]
 800d836:	4276      	negs	r6, r6
 800d838:	7013      	strb	r3, [r2, #0]
 800d83a:	4b5e      	ldr	r3, [pc, #376]	@ (800d9b4 <_printf_i+0x214>)
 800d83c:	270a      	movs	r7, #10
 800d83e:	9304      	str	r3, [sp, #16]
 800d840:	e018      	b.n	800d874 <_printf_i+0xd4>
 800d842:	6806      	ldr	r6, [r0, #0]
 800d844:	601a      	str	r2, [r3, #0]
 800d846:	0649      	lsls	r1, r1, #25
 800d848:	d5f1      	bpl.n	800d82e <_printf_i+0x8e>
 800d84a:	b236      	sxth	r6, r6
 800d84c:	e7ef      	b.n	800d82e <_printf_i+0x8e>
 800d84e:	6808      	ldr	r0, [r1, #0]
 800d850:	6819      	ldr	r1, [r3, #0]
 800d852:	c940      	ldmia	r1!, {r6}
 800d854:	0605      	lsls	r5, r0, #24
 800d856:	d402      	bmi.n	800d85e <_printf_i+0xbe>
 800d858:	0640      	lsls	r0, r0, #25
 800d85a:	d500      	bpl.n	800d85e <_printf_i+0xbe>
 800d85c:	b2b6      	uxth	r6, r6
 800d85e:	6019      	str	r1, [r3, #0]
 800d860:	4b54      	ldr	r3, [pc, #336]	@ (800d9b4 <_printf_i+0x214>)
 800d862:	270a      	movs	r7, #10
 800d864:	9304      	str	r3, [sp, #16]
 800d866:	2a6f      	cmp	r2, #111	@ 0x6f
 800d868:	d100      	bne.n	800d86c <_printf_i+0xcc>
 800d86a:	3f02      	subs	r7, #2
 800d86c:	0023      	movs	r3, r4
 800d86e:	2200      	movs	r2, #0
 800d870:	3343      	adds	r3, #67	@ 0x43
 800d872:	701a      	strb	r2, [r3, #0]
 800d874:	6863      	ldr	r3, [r4, #4]
 800d876:	60a3      	str	r3, [r4, #8]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	db03      	blt.n	800d884 <_printf_i+0xe4>
 800d87c:	2104      	movs	r1, #4
 800d87e:	6822      	ldr	r2, [r4, #0]
 800d880:	438a      	bics	r2, r1
 800d882:	6022      	str	r2, [r4, #0]
 800d884:	2e00      	cmp	r6, #0
 800d886:	d102      	bne.n	800d88e <_printf_i+0xee>
 800d888:	9d03      	ldr	r5, [sp, #12]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d00c      	beq.n	800d8a8 <_printf_i+0x108>
 800d88e:	9d03      	ldr	r5, [sp, #12]
 800d890:	0030      	movs	r0, r6
 800d892:	0039      	movs	r1, r7
 800d894:	f7f2 fcda 	bl	800024c <__aeabi_uidivmod>
 800d898:	9b04      	ldr	r3, [sp, #16]
 800d89a:	3d01      	subs	r5, #1
 800d89c:	5c5b      	ldrb	r3, [r3, r1]
 800d89e:	702b      	strb	r3, [r5, #0]
 800d8a0:	0033      	movs	r3, r6
 800d8a2:	0006      	movs	r6, r0
 800d8a4:	429f      	cmp	r7, r3
 800d8a6:	d9f3      	bls.n	800d890 <_printf_i+0xf0>
 800d8a8:	2f08      	cmp	r7, #8
 800d8aa:	d109      	bne.n	800d8c0 <_printf_i+0x120>
 800d8ac:	6823      	ldr	r3, [r4, #0]
 800d8ae:	07db      	lsls	r3, r3, #31
 800d8b0:	d506      	bpl.n	800d8c0 <_printf_i+0x120>
 800d8b2:	6862      	ldr	r2, [r4, #4]
 800d8b4:	6923      	ldr	r3, [r4, #16]
 800d8b6:	429a      	cmp	r2, r3
 800d8b8:	dc02      	bgt.n	800d8c0 <_printf_i+0x120>
 800d8ba:	2330      	movs	r3, #48	@ 0x30
 800d8bc:	3d01      	subs	r5, #1
 800d8be:	702b      	strb	r3, [r5, #0]
 800d8c0:	9b03      	ldr	r3, [sp, #12]
 800d8c2:	1b5b      	subs	r3, r3, r5
 800d8c4:	6123      	str	r3, [r4, #16]
 800d8c6:	9b07      	ldr	r3, [sp, #28]
 800d8c8:	0021      	movs	r1, r4
 800d8ca:	9300      	str	r3, [sp, #0]
 800d8cc:	9805      	ldr	r0, [sp, #20]
 800d8ce:	9b06      	ldr	r3, [sp, #24]
 800d8d0:	aa09      	add	r2, sp, #36	@ 0x24
 800d8d2:	f7ff fef5 	bl	800d6c0 <_printf_common>
 800d8d6:	3001      	adds	r0, #1
 800d8d8:	d148      	bne.n	800d96c <_printf_i+0x1cc>
 800d8da:	2001      	movs	r0, #1
 800d8dc:	4240      	negs	r0, r0
 800d8de:	b00b      	add	sp, #44	@ 0x2c
 800d8e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d8e2:	2220      	movs	r2, #32
 800d8e4:	6809      	ldr	r1, [r1, #0]
 800d8e6:	430a      	orrs	r2, r1
 800d8e8:	6022      	str	r2, [r4, #0]
 800d8ea:	2278      	movs	r2, #120	@ 0x78
 800d8ec:	4932      	ldr	r1, [pc, #200]	@ (800d9b8 <_printf_i+0x218>)
 800d8ee:	9104      	str	r1, [sp, #16]
 800d8f0:	0021      	movs	r1, r4
 800d8f2:	3145      	adds	r1, #69	@ 0x45
 800d8f4:	700a      	strb	r2, [r1, #0]
 800d8f6:	6819      	ldr	r1, [r3, #0]
 800d8f8:	6822      	ldr	r2, [r4, #0]
 800d8fa:	c940      	ldmia	r1!, {r6}
 800d8fc:	0610      	lsls	r0, r2, #24
 800d8fe:	d402      	bmi.n	800d906 <_printf_i+0x166>
 800d900:	0650      	lsls	r0, r2, #25
 800d902:	d500      	bpl.n	800d906 <_printf_i+0x166>
 800d904:	b2b6      	uxth	r6, r6
 800d906:	6019      	str	r1, [r3, #0]
 800d908:	07d3      	lsls	r3, r2, #31
 800d90a:	d502      	bpl.n	800d912 <_printf_i+0x172>
 800d90c:	2320      	movs	r3, #32
 800d90e:	4313      	orrs	r3, r2
 800d910:	6023      	str	r3, [r4, #0]
 800d912:	2e00      	cmp	r6, #0
 800d914:	d001      	beq.n	800d91a <_printf_i+0x17a>
 800d916:	2710      	movs	r7, #16
 800d918:	e7a8      	b.n	800d86c <_printf_i+0xcc>
 800d91a:	2220      	movs	r2, #32
 800d91c:	6823      	ldr	r3, [r4, #0]
 800d91e:	4393      	bics	r3, r2
 800d920:	6023      	str	r3, [r4, #0]
 800d922:	e7f8      	b.n	800d916 <_printf_i+0x176>
 800d924:	681a      	ldr	r2, [r3, #0]
 800d926:	680d      	ldr	r5, [r1, #0]
 800d928:	1d10      	adds	r0, r2, #4
 800d92a:	6949      	ldr	r1, [r1, #20]
 800d92c:	6018      	str	r0, [r3, #0]
 800d92e:	6813      	ldr	r3, [r2, #0]
 800d930:	062e      	lsls	r6, r5, #24
 800d932:	d501      	bpl.n	800d938 <_printf_i+0x198>
 800d934:	6019      	str	r1, [r3, #0]
 800d936:	e002      	b.n	800d93e <_printf_i+0x19e>
 800d938:	066d      	lsls	r5, r5, #25
 800d93a:	d5fb      	bpl.n	800d934 <_printf_i+0x194>
 800d93c:	8019      	strh	r1, [r3, #0]
 800d93e:	2300      	movs	r3, #0
 800d940:	9d03      	ldr	r5, [sp, #12]
 800d942:	6123      	str	r3, [r4, #16]
 800d944:	e7bf      	b.n	800d8c6 <_printf_i+0x126>
 800d946:	681a      	ldr	r2, [r3, #0]
 800d948:	1d11      	adds	r1, r2, #4
 800d94a:	6019      	str	r1, [r3, #0]
 800d94c:	6815      	ldr	r5, [r2, #0]
 800d94e:	2100      	movs	r1, #0
 800d950:	0028      	movs	r0, r5
 800d952:	6862      	ldr	r2, [r4, #4]
 800d954:	f000 fa01 	bl	800dd5a <memchr>
 800d958:	2800      	cmp	r0, #0
 800d95a:	d001      	beq.n	800d960 <_printf_i+0x1c0>
 800d95c:	1b40      	subs	r0, r0, r5
 800d95e:	6060      	str	r0, [r4, #4]
 800d960:	6863      	ldr	r3, [r4, #4]
 800d962:	6123      	str	r3, [r4, #16]
 800d964:	2300      	movs	r3, #0
 800d966:	9a03      	ldr	r2, [sp, #12]
 800d968:	7013      	strb	r3, [r2, #0]
 800d96a:	e7ac      	b.n	800d8c6 <_printf_i+0x126>
 800d96c:	002a      	movs	r2, r5
 800d96e:	6923      	ldr	r3, [r4, #16]
 800d970:	9906      	ldr	r1, [sp, #24]
 800d972:	9805      	ldr	r0, [sp, #20]
 800d974:	9d07      	ldr	r5, [sp, #28]
 800d976:	47a8      	blx	r5
 800d978:	3001      	adds	r0, #1
 800d97a:	d0ae      	beq.n	800d8da <_printf_i+0x13a>
 800d97c:	6823      	ldr	r3, [r4, #0]
 800d97e:	079b      	lsls	r3, r3, #30
 800d980:	d415      	bmi.n	800d9ae <_printf_i+0x20e>
 800d982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d984:	68e0      	ldr	r0, [r4, #12]
 800d986:	4298      	cmp	r0, r3
 800d988:	daa9      	bge.n	800d8de <_printf_i+0x13e>
 800d98a:	0018      	movs	r0, r3
 800d98c:	e7a7      	b.n	800d8de <_printf_i+0x13e>
 800d98e:	0022      	movs	r2, r4
 800d990:	2301      	movs	r3, #1
 800d992:	9906      	ldr	r1, [sp, #24]
 800d994:	9805      	ldr	r0, [sp, #20]
 800d996:	9e07      	ldr	r6, [sp, #28]
 800d998:	3219      	adds	r2, #25
 800d99a:	47b0      	blx	r6
 800d99c:	3001      	adds	r0, #1
 800d99e:	d09c      	beq.n	800d8da <_printf_i+0x13a>
 800d9a0:	3501      	adds	r5, #1
 800d9a2:	68e3      	ldr	r3, [r4, #12]
 800d9a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9a6:	1a9b      	subs	r3, r3, r2
 800d9a8:	42ab      	cmp	r3, r5
 800d9aa:	dcf0      	bgt.n	800d98e <_printf_i+0x1ee>
 800d9ac:	e7e9      	b.n	800d982 <_printf_i+0x1e2>
 800d9ae:	2500      	movs	r5, #0
 800d9b0:	e7f7      	b.n	800d9a2 <_printf_i+0x202>
 800d9b2:	46c0      	nop			@ (mov r8, r8)
 800d9b4:	0801b502 	.word	0x0801b502
 800d9b8:	0801b513 	.word	0x0801b513

0800d9bc <std>:
 800d9bc:	2300      	movs	r3, #0
 800d9be:	b510      	push	{r4, lr}
 800d9c0:	0004      	movs	r4, r0
 800d9c2:	6003      	str	r3, [r0, #0]
 800d9c4:	6043      	str	r3, [r0, #4]
 800d9c6:	6083      	str	r3, [r0, #8]
 800d9c8:	8181      	strh	r1, [r0, #12]
 800d9ca:	6643      	str	r3, [r0, #100]	@ 0x64
 800d9cc:	81c2      	strh	r2, [r0, #14]
 800d9ce:	6103      	str	r3, [r0, #16]
 800d9d0:	6143      	str	r3, [r0, #20]
 800d9d2:	6183      	str	r3, [r0, #24]
 800d9d4:	0019      	movs	r1, r3
 800d9d6:	2208      	movs	r2, #8
 800d9d8:	305c      	adds	r0, #92	@ 0x5c
 800d9da:	f000 f90f 	bl	800dbfc <memset>
 800d9de:	4b0b      	ldr	r3, [pc, #44]	@ (800da0c <std+0x50>)
 800d9e0:	6224      	str	r4, [r4, #32]
 800d9e2:	6263      	str	r3, [r4, #36]	@ 0x24
 800d9e4:	4b0a      	ldr	r3, [pc, #40]	@ (800da10 <std+0x54>)
 800d9e6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d9e8:	4b0a      	ldr	r3, [pc, #40]	@ (800da14 <std+0x58>)
 800d9ea:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d9ec:	4b0a      	ldr	r3, [pc, #40]	@ (800da18 <std+0x5c>)
 800d9ee:	6323      	str	r3, [r4, #48]	@ 0x30
 800d9f0:	4b0a      	ldr	r3, [pc, #40]	@ (800da1c <std+0x60>)
 800d9f2:	429c      	cmp	r4, r3
 800d9f4:	d005      	beq.n	800da02 <std+0x46>
 800d9f6:	4b0a      	ldr	r3, [pc, #40]	@ (800da20 <std+0x64>)
 800d9f8:	429c      	cmp	r4, r3
 800d9fa:	d002      	beq.n	800da02 <std+0x46>
 800d9fc:	4b09      	ldr	r3, [pc, #36]	@ (800da24 <std+0x68>)
 800d9fe:	429c      	cmp	r4, r3
 800da00:	d103      	bne.n	800da0a <std+0x4e>
 800da02:	0020      	movs	r0, r4
 800da04:	3058      	adds	r0, #88	@ 0x58
 800da06:	f000 f9a5 	bl	800dd54 <__retarget_lock_init_recursive>
 800da0a:	bd10      	pop	{r4, pc}
 800da0c:	0800db65 	.word	0x0800db65
 800da10:	0800db8d 	.word	0x0800db8d
 800da14:	0800dbc5 	.word	0x0800dbc5
 800da18:	0800dbf1 	.word	0x0800dbf1
 800da1c:	20000604 	.word	0x20000604
 800da20:	2000066c 	.word	0x2000066c
 800da24:	200006d4 	.word	0x200006d4

0800da28 <stdio_exit_handler>:
 800da28:	b510      	push	{r4, lr}
 800da2a:	4a03      	ldr	r2, [pc, #12]	@ (800da38 <stdio_exit_handler+0x10>)
 800da2c:	4903      	ldr	r1, [pc, #12]	@ (800da3c <stdio_exit_handler+0x14>)
 800da2e:	4804      	ldr	r0, [pc, #16]	@ (800da40 <stdio_exit_handler+0x18>)
 800da30:	f000 f87c 	bl	800db2c <_fwalk_sglue>
 800da34:	bd10      	pop	{r4, pc}
 800da36:	46c0      	nop			@ (mov r8, r8)
 800da38:	20000178 	.word	0x20000178
 800da3c:	0800f5e5 	.word	0x0800f5e5
 800da40:	20000188 	.word	0x20000188

0800da44 <cleanup_stdio>:
 800da44:	6841      	ldr	r1, [r0, #4]
 800da46:	4b0b      	ldr	r3, [pc, #44]	@ (800da74 <cleanup_stdio+0x30>)
 800da48:	b510      	push	{r4, lr}
 800da4a:	0004      	movs	r4, r0
 800da4c:	4299      	cmp	r1, r3
 800da4e:	d001      	beq.n	800da54 <cleanup_stdio+0x10>
 800da50:	f001 fdc8 	bl	800f5e4 <_fflush_r>
 800da54:	68a1      	ldr	r1, [r4, #8]
 800da56:	4b08      	ldr	r3, [pc, #32]	@ (800da78 <cleanup_stdio+0x34>)
 800da58:	4299      	cmp	r1, r3
 800da5a:	d002      	beq.n	800da62 <cleanup_stdio+0x1e>
 800da5c:	0020      	movs	r0, r4
 800da5e:	f001 fdc1 	bl	800f5e4 <_fflush_r>
 800da62:	68e1      	ldr	r1, [r4, #12]
 800da64:	4b05      	ldr	r3, [pc, #20]	@ (800da7c <cleanup_stdio+0x38>)
 800da66:	4299      	cmp	r1, r3
 800da68:	d002      	beq.n	800da70 <cleanup_stdio+0x2c>
 800da6a:	0020      	movs	r0, r4
 800da6c:	f001 fdba 	bl	800f5e4 <_fflush_r>
 800da70:	bd10      	pop	{r4, pc}
 800da72:	46c0      	nop			@ (mov r8, r8)
 800da74:	20000604 	.word	0x20000604
 800da78:	2000066c 	.word	0x2000066c
 800da7c:	200006d4 	.word	0x200006d4

0800da80 <global_stdio_init.part.0>:
 800da80:	b510      	push	{r4, lr}
 800da82:	4b09      	ldr	r3, [pc, #36]	@ (800daa8 <global_stdio_init.part.0+0x28>)
 800da84:	4a09      	ldr	r2, [pc, #36]	@ (800daac <global_stdio_init.part.0+0x2c>)
 800da86:	2104      	movs	r1, #4
 800da88:	601a      	str	r2, [r3, #0]
 800da8a:	4809      	ldr	r0, [pc, #36]	@ (800dab0 <global_stdio_init.part.0+0x30>)
 800da8c:	2200      	movs	r2, #0
 800da8e:	f7ff ff95 	bl	800d9bc <std>
 800da92:	2201      	movs	r2, #1
 800da94:	2109      	movs	r1, #9
 800da96:	4807      	ldr	r0, [pc, #28]	@ (800dab4 <global_stdio_init.part.0+0x34>)
 800da98:	f7ff ff90 	bl	800d9bc <std>
 800da9c:	2202      	movs	r2, #2
 800da9e:	2112      	movs	r1, #18
 800daa0:	4805      	ldr	r0, [pc, #20]	@ (800dab8 <global_stdio_init.part.0+0x38>)
 800daa2:	f7ff ff8b 	bl	800d9bc <std>
 800daa6:	bd10      	pop	{r4, pc}
 800daa8:	2000073c 	.word	0x2000073c
 800daac:	0800da29 	.word	0x0800da29
 800dab0:	20000604 	.word	0x20000604
 800dab4:	2000066c 	.word	0x2000066c
 800dab8:	200006d4 	.word	0x200006d4

0800dabc <__sfp_lock_acquire>:
 800dabc:	b510      	push	{r4, lr}
 800dabe:	4802      	ldr	r0, [pc, #8]	@ (800dac8 <__sfp_lock_acquire+0xc>)
 800dac0:	f000 f949 	bl	800dd56 <__retarget_lock_acquire_recursive>
 800dac4:	bd10      	pop	{r4, pc}
 800dac6:	46c0      	nop			@ (mov r8, r8)
 800dac8:	20000745 	.word	0x20000745

0800dacc <__sfp_lock_release>:
 800dacc:	b510      	push	{r4, lr}
 800dace:	4802      	ldr	r0, [pc, #8]	@ (800dad8 <__sfp_lock_release+0xc>)
 800dad0:	f000 f942 	bl	800dd58 <__retarget_lock_release_recursive>
 800dad4:	bd10      	pop	{r4, pc}
 800dad6:	46c0      	nop			@ (mov r8, r8)
 800dad8:	20000745 	.word	0x20000745

0800dadc <__sinit>:
 800dadc:	b510      	push	{r4, lr}
 800dade:	0004      	movs	r4, r0
 800dae0:	f7ff ffec 	bl	800dabc <__sfp_lock_acquire>
 800dae4:	6a23      	ldr	r3, [r4, #32]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d002      	beq.n	800daf0 <__sinit+0x14>
 800daea:	f7ff ffef 	bl	800dacc <__sfp_lock_release>
 800daee:	bd10      	pop	{r4, pc}
 800daf0:	4b04      	ldr	r3, [pc, #16]	@ (800db04 <__sinit+0x28>)
 800daf2:	6223      	str	r3, [r4, #32]
 800daf4:	4b04      	ldr	r3, [pc, #16]	@ (800db08 <__sinit+0x2c>)
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d1f6      	bne.n	800daea <__sinit+0xe>
 800dafc:	f7ff ffc0 	bl	800da80 <global_stdio_init.part.0>
 800db00:	e7f3      	b.n	800daea <__sinit+0xe>
 800db02:	46c0      	nop			@ (mov r8, r8)
 800db04:	0800da45 	.word	0x0800da45
 800db08:	2000073c 	.word	0x2000073c

0800db0c <fiprintf>:
 800db0c:	b40e      	push	{r1, r2, r3}
 800db0e:	b517      	push	{r0, r1, r2, r4, lr}
 800db10:	4c05      	ldr	r4, [pc, #20]	@ (800db28 <fiprintf+0x1c>)
 800db12:	ab05      	add	r3, sp, #20
 800db14:	cb04      	ldmia	r3!, {r2}
 800db16:	0001      	movs	r1, r0
 800db18:	6820      	ldr	r0, [r4, #0]
 800db1a:	9301      	str	r3, [sp, #4]
 800db1c:	f001 fbc0 	bl	800f2a0 <_vfiprintf_r>
 800db20:	bc1e      	pop	{r1, r2, r3, r4}
 800db22:	bc08      	pop	{r3}
 800db24:	b003      	add	sp, #12
 800db26:	4718      	bx	r3
 800db28:	20000184 	.word	0x20000184

0800db2c <_fwalk_sglue>:
 800db2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db2e:	0014      	movs	r4, r2
 800db30:	2600      	movs	r6, #0
 800db32:	9000      	str	r0, [sp, #0]
 800db34:	9101      	str	r1, [sp, #4]
 800db36:	68a5      	ldr	r5, [r4, #8]
 800db38:	6867      	ldr	r7, [r4, #4]
 800db3a:	3f01      	subs	r7, #1
 800db3c:	d504      	bpl.n	800db48 <_fwalk_sglue+0x1c>
 800db3e:	6824      	ldr	r4, [r4, #0]
 800db40:	2c00      	cmp	r4, #0
 800db42:	d1f8      	bne.n	800db36 <_fwalk_sglue+0xa>
 800db44:	0030      	movs	r0, r6
 800db46:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800db48:	89ab      	ldrh	r3, [r5, #12]
 800db4a:	2b01      	cmp	r3, #1
 800db4c:	d908      	bls.n	800db60 <_fwalk_sglue+0x34>
 800db4e:	220e      	movs	r2, #14
 800db50:	5eab      	ldrsh	r3, [r5, r2]
 800db52:	3301      	adds	r3, #1
 800db54:	d004      	beq.n	800db60 <_fwalk_sglue+0x34>
 800db56:	0029      	movs	r1, r5
 800db58:	9800      	ldr	r0, [sp, #0]
 800db5a:	9b01      	ldr	r3, [sp, #4]
 800db5c:	4798      	blx	r3
 800db5e:	4306      	orrs	r6, r0
 800db60:	3568      	adds	r5, #104	@ 0x68
 800db62:	e7ea      	b.n	800db3a <_fwalk_sglue+0xe>

0800db64 <__sread>:
 800db64:	b570      	push	{r4, r5, r6, lr}
 800db66:	000c      	movs	r4, r1
 800db68:	250e      	movs	r5, #14
 800db6a:	5f49      	ldrsh	r1, [r1, r5]
 800db6c:	f000 f88e 	bl	800dc8c <_read_r>
 800db70:	2800      	cmp	r0, #0
 800db72:	db03      	blt.n	800db7c <__sread+0x18>
 800db74:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800db76:	181b      	adds	r3, r3, r0
 800db78:	6563      	str	r3, [r4, #84]	@ 0x54
 800db7a:	bd70      	pop	{r4, r5, r6, pc}
 800db7c:	89a3      	ldrh	r3, [r4, #12]
 800db7e:	4a02      	ldr	r2, [pc, #8]	@ (800db88 <__sread+0x24>)
 800db80:	4013      	ands	r3, r2
 800db82:	81a3      	strh	r3, [r4, #12]
 800db84:	e7f9      	b.n	800db7a <__sread+0x16>
 800db86:	46c0      	nop			@ (mov r8, r8)
 800db88:	ffffefff 	.word	0xffffefff

0800db8c <__swrite>:
 800db8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db8e:	001f      	movs	r7, r3
 800db90:	898b      	ldrh	r3, [r1, #12]
 800db92:	0005      	movs	r5, r0
 800db94:	000c      	movs	r4, r1
 800db96:	0016      	movs	r6, r2
 800db98:	05db      	lsls	r3, r3, #23
 800db9a:	d505      	bpl.n	800dba8 <__swrite+0x1c>
 800db9c:	230e      	movs	r3, #14
 800db9e:	5ec9      	ldrsh	r1, [r1, r3]
 800dba0:	2200      	movs	r2, #0
 800dba2:	2302      	movs	r3, #2
 800dba4:	f000 f85e 	bl	800dc64 <_lseek_r>
 800dba8:	89a3      	ldrh	r3, [r4, #12]
 800dbaa:	4a05      	ldr	r2, [pc, #20]	@ (800dbc0 <__swrite+0x34>)
 800dbac:	0028      	movs	r0, r5
 800dbae:	4013      	ands	r3, r2
 800dbb0:	81a3      	strh	r3, [r4, #12]
 800dbb2:	0032      	movs	r2, r6
 800dbb4:	230e      	movs	r3, #14
 800dbb6:	5ee1      	ldrsh	r1, [r4, r3]
 800dbb8:	003b      	movs	r3, r7
 800dbba:	f000 f88d 	bl	800dcd8 <_write_r>
 800dbbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbc0:	ffffefff 	.word	0xffffefff

0800dbc4 <__sseek>:
 800dbc4:	b570      	push	{r4, r5, r6, lr}
 800dbc6:	000c      	movs	r4, r1
 800dbc8:	250e      	movs	r5, #14
 800dbca:	5f49      	ldrsh	r1, [r1, r5]
 800dbcc:	f000 f84a 	bl	800dc64 <_lseek_r>
 800dbd0:	89a3      	ldrh	r3, [r4, #12]
 800dbd2:	1c42      	adds	r2, r0, #1
 800dbd4:	d103      	bne.n	800dbde <__sseek+0x1a>
 800dbd6:	4a05      	ldr	r2, [pc, #20]	@ (800dbec <__sseek+0x28>)
 800dbd8:	4013      	ands	r3, r2
 800dbda:	81a3      	strh	r3, [r4, #12]
 800dbdc:	bd70      	pop	{r4, r5, r6, pc}
 800dbde:	2280      	movs	r2, #128	@ 0x80
 800dbe0:	0152      	lsls	r2, r2, #5
 800dbe2:	4313      	orrs	r3, r2
 800dbe4:	81a3      	strh	r3, [r4, #12]
 800dbe6:	6560      	str	r0, [r4, #84]	@ 0x54
 800dbe8:	e7f8      	b.n	800dbdc <__sseek+0x18>
 800dbea:	46c0      	nop			@ (mov r8, r8)
 800dbec:	ffffefff 	.word	0xffffefff

0800dbf0 <__sclose>:
 800dbf0:	b510      	push	{r4, lr}
 800dbf2:	230e      	movs	r3, #14
 800dbf4:	5ec9      	ldrsh	r1, [r1, r3]
 800dbf6:	f000 f823 	bl	800dc40 <_close_r>
 800dbfa:	bd10      	pop	{r4, pc}

0800dbfc <memset>:
 800dbfc:	0003      	movs	r3, r0
 800dbfe:	1882      	adds	r2, r0, r2
 800dc00:	4293      	cmp	r3, r2
 800dc02:	d100      	bne.n	800dc06 <memset+0xa>
 800dc04:	4770      	bx	lr
 800dc06:	7019      	strb	r1, [r3, #0]
 800dc08:	3301      	adds	r3, #1
 800dc0a:	e7f9      	b.n	800dc00 <memset+0x4>

0800dc0c <strncat>:
 800dc0c:	0003      	movs	r3, r0
 800dc0e:	b510      	push	{r4, lr}
 800dc10:	781c      	ldrb	r4, [r3, #0]
 800dc12:	2c00      	cmp	r4, #0
 800dc14:	d107      	bne.n	800dc26 <strncat+0x1a>
 800dc16:	3a01      	subs	r2, #1
 800dc18:	1c54      	adds	r4, r2, #1
 800dc1a:	d003      	beq.n	800dc24 <strncat+0x18>
 800dc1c:	780c      	ldrb	r4, [r1, #0]
 800dc1e:	701c      	strb	r4, [r3, #0]
 800dc20:	2c00      	cmp	r4, #0
 800dc22:	d102      	bne.n	800dc2a <strncat+0x1e>
 800dc24:	bd10      	pop	{r4, pc}
 800dc26:	3301      	adds	r3, #1
 800dc28:	e7f2      	b.n	800dc10 <strncat+0x4>
 800dc2a:	2a00      	cmp	r2, #0
 800dc2c:	d100      	bne.n	800dc30 <strncat+0x24>
 800dc2e:	705a      	strb	r2, [r3, #1]
 800dc30:	3301      	adds	r3, #1
 800dc32:	3101      	adds	r1, #1
 800dc34:	e7ef      	b.n	800dc16 <strncat+0xa>
	...

0800dc38 <_localeconv_r>:
 800dc38:	4800      	ldr	r0, [pc, #0]	@ (800dc3c <_localeconv_r+0x4>)
 800dc3a:	4770      	bx	lr
 800dc3c:	200002c4 	.word	0x200002c4

0800dc40 <_close_r>:
 800dc40:	2300      	movs	r3, #0
 800dc42:	b570      	push	{r4, r5, r6, lr}
 800dc44:	4d06      	ldr	r5, [pc, #24]	@ (800dc60 <_close_r+0x20>)
 800dc46:	0004      	movs	r4, r0
 800dc48:	0008      	movs	r0, r1
 800dc4a:	602b      	str	r3, [r5, #0]
 800dc4c:	f7f7 ffed 	bl	8005c2a <_close>
 800dc50:	1c43      	adds	r3, r0, #1
 800dc52:	d103      	bne.n	800dc5c <_close_r+0x1c>
 800dc54:	682b      	ldr	r3, [r5, #0]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d000      	beq.n	800dc5c <_close_r+0x1c>
 800dc5a:	6023      	str	r3, [r4, #0]
 800dc5c:	bd70      	pop	{r4, r5, r6, pc}
 800dc5e:	46c0      	nop			@ (mov r8, r8)
 800dc60:	20000740 	.word	0x20000740

0800dc64 <_lseek_r>:
 800dc64:	b570      	push	{r4, r5, r6, lr}
 800dc66:	0004      	movs	r4, r0
 800dc68:	0008      	movs	r0, r1
 800dc6a:	0011      	movs	r1, r2
 800dc6c:	001a      	movs	r2, r3
 800dc6e:	2300      	movs	r3, #0
 800dc70:	4d05      	ldr	r5, [pc, #20]	@ (800dc88 <_lseek_r+0x24>)
 800dc72:	602b      	str	r3, [r5, #0]
 800dc74:	f7f7 fffa 	bl	8005c6c <_lseek>
 800dc78:	1c43      	adds	r3, r0, #1
 800dc7a:	d103      	bne.n	800dc84 <_lseek_r+0x20>
 800dc7c:	682b      	ldr	r3, [r5, #0]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d000      	beq.n	800dc84 <_lseek_r+0x20>
 800dc82:	6023      	str	r3, [r4, #0]
 800dc84:	bd70      	pop	{r4, r5, r6, pc}
 800dc86:	46c0      	nop			@ (mov r8, r8)
 800dc88:	20000740 	.word	0x20000740

0800dc8c <_read_r>:
 800dc8c:	b570      	push	{r4, r5, r6, lr}
 800dc8e:	0004      	movs	r4, r0
 800dc90:	0008      	movs	r0, r1
 800dc92:	0011      	movs	r1, r2
 800dc94:	001a      	movs	r2, r3
 800dc96:	2300      	movs	r3, #0
 800dc98:	4d05      	ldr	r5, [pc, #20]	@ (800dcb0 <_read_r+0x24>)
 800dc9a:	602b      	str	r3, [r5, #0]
 800dc9c:	f7f7 ff8c 	bl	8005bb8 <_read>
 800dca0:	1c43      	adds	r3, r0, #1
 800dca2:	d103      	bne.n	800dcac <_read_r+0x20>
 800dca4:	682b      	ldr	r3, [r5, #0]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d000      	beq.n	800dcac <_read_r+0x20>
 800dcaa:	6023      	str	r3, [r4, #0]
 800dcac:	bd70      	pop	{r4, r5, r6, pc}
 800dcae:	46c0      	nop			@ (mov r8, r8)
 800dcb0:	20000740 	.word	0x20000740

0800dcb4 <_sbrk_r>:
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	b570      	push	{r4, r5, r6, lr}
 800dcb8:	4d06      	ldr	r5, [pc, #24]	@ (800dcd4 <_sbrk_r+0x20>)
 800dcba:	0004      	movs	r4, r0
 800dcbc:	0008      	movs	r0, r1
 800dcbe:	602b      	str	r3, [r5, #0]
 800dcc0:	f7f7 ffe0 	bl	8005c84 <_sbrk>
 800dcc4:	1c43      	adds	r3, r0, #1
 800dcc6:	d103      	bne.n	800dcd0 <_sbrk_r+0x1c>
 800dcc8:	682b      	ldr	r3, [r5, #0]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d000      	beq.n	800dcd0 <_sbrk_r+0x1c>
 800dcce:	6023      	str	r3, [r4, #0]
 800dcd0:	bd70      	pop	{r4, r5, r6, pc}
 800dcd2:	46c0      	nop			@ (mov r8, r8)
 800dcd4:	20000740 	.word	0x20000740

0800dcd8 <_write_r>:
 800dcd8:	b570      	push	{r4, r5, r6, lr}
 800dcda:	0004      	movs	r4, r0
 800dcdc:	0008      	movs	r0, r1
 800dcde:	0011      	movs	r1, r2
 800dce0:	001a      	movs	r2, r3
 800dce2:	2300      	movs	r3, #0
 800dce4:	4d05      	ldr	r5, [pc, #20]	@ (800dcfc <_write_r+0x24>)
 800dce6:	602b      	str	r3, [r5, #0]
 800dce8:	f7f7 ff83 	bl	8005bf2 <_write>
 800dcec:	1c43      	adds	r3, r0, #1
 800dcee:	d103      	bne.n	800dcf8 <_write_r+0x20>
 800dcf0:	682b      	ldr	r3, [r5, #0]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d000      	beq.n	800dcf8 <_write_r+0x20>
 800dcf6:	6023      	str	r3, [r4, #0]
 800dcf8:	bd70      	pop	{r4, r5, r6, pc}
 800dcfa:	46c0      	nop			@ (mov r8, r8)
 800dcfc:	20000740 	.word	0x20000740

0800dd00 <__errno>:
 800dd00:	4b01      	ldr	r3, [pc, #4]	@ (800dd08 <__errno+0x8>)
 800dd02:	6818      	ldr	r0, [r3, #0]
 800dd04:	4770      	bx	lr
 800dd06:	46c0      	nop			@ (mov r8, r8)
 800dd08:	20000184 	.word	0x20000184

0800dd0c <__libc_init_array>:
 800dd0c:	b570      	push	{r4, r5, r6, lr}
 800dd0e:	2600      	movs	r6, #0
 800dd10:	4c0c      	ldr	r4, [pc, #48]	@ (800dd44 <__libc_init_array+0x38>)
 800dd12:	4d0d      	ldr	r5, [pc, #52]	@ (800dd48 <__libc_init_array+0x3c>)
 800dd14:	1b64      	subs	r4, r4, r5
 800dd16:	10a4      	asrs	r4, r4, #2
 800dd18:	42a6      	cmp	r6, r4
 800dd1a:	d109      	bne.n	800dd30 <__libc_init_array+0x24>
 800dd1c:	2600      	movs	r6, #0
 800dd1e:	f001 fe81 	bl	800fa24 <_init>
 800dd22:	4c0a      	ldr	r4, [pc, #40]	@ (800dd4c <__libc_init_array+0x40>)
 800dd24:	4d0a      	ldr	r5, [pc, #40]	@ (800dd50 <__libc_init_array+0x44>)
 800dd26:	1b64      	subs	r4, r4, r5
 800dd28:	10a4      	asrs	r4, r4, #2
 800dd2a:	42a6      	cmp	r6, r4
 800dd2c:	d105      	bne.n	800dd3a <__libc_init_array+0x2e>
 800dd2e:	bd70      	pop	{r4, r5, r6, pc}
 800dd30:	00b3      	lsls	r3, r6, #2
 800dd32:	58eb      	ldr	r3, [r5, r3]
 800dd34:	4798      	blx	r3
 800dd36:	3601      	adds	r6, #1
 800dd38:	e7ee      	b.n	800dd18 <__libc_init_array+0xc>
 800dd3a:	00b3      	lsls	r3, r6, #2
 800dd3c:	58eb      	ldr	r3, [r5, r3]
 800dd3e:	4798      	blx	r3
 800dd40:	3601      	adds	r6, #1
 800dd42:	e7f2      	b.n	800dd2a <__libc_init_array+0x1e>
 800dd44:	0801b868 	.word	0x0801b868
 800dd48:	0801b868 	.word	0x0801b868
 800dd4c:	0801b86c 	.word	0x0801b86c
 800dd50:	0801b868 	.word	0x0801b868

0800dd54 <__retarget_lock_init_recursive>:
 800dd54:	4770      	bx	lr

0800dd56 <__retarget_lock_acquire_recursive>:
 800dd56:	4770      	bx	lr

0800dd58 <__retarget_lock_release_recursive>:
 800dd58:	4770      	bx	lr

0800dd5a <memchr>:
 800dd5a:	b2c9      	uxtb	r1, r1
 800dd5c:	1882      	adds	r2, r0, r2
 800dd5e:	4290      	cmp	r0, r2
 800dd60:	d101      	bne.n	800dd66 <memchr+0xc>
 800dd62:	2000      	movs	r0, #0
 800dd64:	4770      	bx	lr
 800dd66:	7803      	ldrb	r3, [r0, #0]
 800dd68:	428b      	cmp	r3, r1
 800dd6a:	d0fb      	beq.n	800dd64 <memchr+0xa>
 800dd6c:	3001      	adds	r0, #1
 800dd6e:	e7f6      	b.n	800dd5e <memchr+0x4>

0800dd70 <quorem>:
 800dd70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd72:	6902      	ldr	r2, [r0, #16]
 800dd74:	690f      	ldr	r7, [r1, #16]
 800dd76:	b087      	sub	sp, #28
 800dd78:	0006      	movs	r6, r0
 800dd7a:	000b      	movs	r3, r1
 800dd7c:	2000      	movs	r0, #0
 800dd7e:	9102      	str	r1, [sp, #8]
 800dd80:	42ba      	cmp	r2, r7
 800dd82:	db6d      	blt.n	800de60 <quorem+0xf0>
 800dd84:	3f01      	subs	r7, #1
 800dd86:	00bc      	lsls	r4, r7, #2
 800dd88:	3314      	adds	r3, #20
 800dd8a:	9305      	str	r3, [sp, #20]
 800dd8c:	191b      	adds	r3, r3, r4
 800dd8e:	9303      	str	r3, [sp, #12]
 800dd90:	0033      	movs	r3, r6
 800dd92:	3314      	adds	r3, #20
 800dd94:	191c      	adds	r4, r3, r4
 800dd96:	9301      	str	r3, [sp, #4]
 800dd98:	6823      	ldr	r3, [r4, #0]
 800dd9a:	9304      	str	r3, [sp, #16]
 800dd9c:	9b03      	ldr	r3, [sp, #12]
 800dd9e:	9804      	ldr	r0, [sp, #16]
 800dda0:	681d      	ldr	r5, [r3, #0]
 800dda2:	3501      	adds	r5, #1
 800dda4:	0029      	movs	r1, r5
 800dda6:	f7f2 f9cb 	bl	8000140 <__udivsi3>
 800ddaa:	9b04      	ldr	r3, [sp, #16]
 800ddac:	9000      	str	r0, [sp, #0]
 800ddae:	42ab      	cmp	r3, r5
 800ddb0:	d32b      	bcc.n	800de0a <quorem+0x9a>
 800ddb2:	9b05      	ldr	r3, [sp, #20]
 800ddb4:	9d01      	ldr	r5, [sp, #4]
 800ddb6:	469c      	mov	ip, r3
 800ddb8:	2300      	movs	r3, #0
 800ddba:	9305      	str	r3, [sp, #20]
 800ddbc:	9304      	str	r3, [sp, #16]
 800ddbe:	4662      	mov	r2, ip
 800ddc0:	ca08      	ldmia	r2!, {r3}
 800ddc2:	6828      	ldr	r0, [r5, #0]
 800ddc4:	4694      	mov	ip, r2
 800ddc6:	9a00      	ldr	r2, [sp, #0]
 800ddc8:	b299      	uxth	r1, r3
 800ddca:	4351      	muls	r1, r2
 800ddcc:	9a05      	ldr	r2, [sp, #20]
 800ddce:	0c1b      	lsrs	r3, r3, #16
 800ddd0:	1889      	adds	r1, r1, r2
 800ddd2:	9a00      	ldr	r2, [sp, #0]
 800ddd4:	4353      	muls	r3, r2
 800ddd6:	0c0a      	lsrs	r2, r1, #16
 800ddd8:	189b      	adds	r3, r3, r2
 800ddda:	0c1a      	lsrs	r2, r3, #16
 800dddc:	b289      	uxth	r1, r1
 800ddde:	9205      	str	r2, [sp, #20]
 800dde0:	b282      	uxth	r2, r0
 800dde2:	1a52      	subs	r2, r2, r1
 800dde4:	9904      	ldr	r1, [sp, #16]
 800dde6:	0c00      	lsrs	r0, r0, #16
 800dde8:	1852      	adds	r2, r2, r1
 800ddea:	b29b      	uxth	r3, r3
 800ddec:	1411      	asrs	r1, r2, #16
 800ddee:	1ac3      	subs	r3, r0, r3
 800ddf0:	185b      	adds	r3, r3, r1
 800ddf2:	1419      	asrs	r1, r3, #16
 800ddf4:	b292      	uxth	r2, r2
 800ddf6:	041b      	lsls	r3, r3, #16
 800ddf8:	431a      	orrs	r2, r3
 800ddfa:	9b03      	ldr	r3, [sp, #12]
 800ddfc:	9104      	str	r1, [sp, #16]
 800ddfe:	c504      	stmia	r5!, {r2}
 800de00:	4563      	cmp	r3, ip
 800de02:	d2dc      	bcs.n	800ddbe <quorem+0x4e>
 800de04:	6823      	ldr	r3, [r4, #0]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d030      	beq.n	800de6c <quorem+0xfc>
 800de0a:	0030      	movs	r0, r6
 800de0c:	9902      	ldr	r1, [sp, #8]
 800de0e:	f001 f909 	bl	800f024 <__mcmp>
 800de12:	2800      	cmp	r0, #0
 800de14:	db23      	blt.n	800de5e <quorem+0xee>
 800de16:	0034      	movs	r4, r6
 800de18:	2500      	movs	r5, #0
 800de1a:	9902      	ldr	r1, [sp, #8]
 800de1c:	3414      	adds	r4, #20
 800de1e:	3114      	adds	r1, #20
 800de20:	6823      	ldr	r3, [r4, #0]
 800de22:	c901      	ldmia	r1!, {r0}
 800de24:	9302      	str	r3, [sp, #8]
 800de26:	466b      	mov	r3, sp
 800de28:	891b      	ldrh	r3, [r3, #8]
 800de2a:	b282      	uxth	r2, r0
 800de2c:	1a9a      	subs	r2, r3, r2
 800de2e:	9b02      	ldr	r3, [sp, #8]
 800de30:	1952      	adds	r2, r2, r5
 800de32:	0c00      	lsrs	r0, r0, #16
 800de34:	0c1b      	lsrs	r3, r3, #16
 800de36:	1a1b      	subs	r3, r3, r0
 800de38:	1410      	asrs	r0, r2, #16
 800de3a:	181b      	adds	r3, r3, r0
 800de3c:	141d      	asrs	r5, r3, #16
 800de3e:	b292      	uxth	r2, r2
 800de40:	041b      	lsls	r3, r3, #16
 800de42:	431a      	orrs	r2, r3
 800de44:	9b03      	ldr	r3, [sp, #12]
 800de46:	c404      	stmia	r4!, {r2}
 800de48:	428b      	cmp	r3, r1
 800de4a:	d2e9      	bcs.n	800de20 <quorem+0xb0>
 800de4c:	9a01      	ldr	r2, [sp, #4]
 800de4e:	00bb      	lsls	r3, r7, #2
 800de50:	18d3      	adds	r3, r2, r3
 800de52:	681a      	ldr	r2, [r3, #0]
 800de54:	2a00      	cmp	r2, #0
 800de56:	d013      	beq.n	800de80 <quorem+0x110>
 800de58:	9b00      	ldr	r3, [sp, #0]
 800de5a:	3301      	adds	r3, #1
 800de5c:	9300      	str	r3, [sp, #0]
 800de5e:	9800      	ldr	r0, [sp, #0]
 800de60:	b007      	add	sp, #28
 800de62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de64:	6823      	ldr	r3, [r4, #0]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d104      	bne.n	800de74 <quorem+0x104>
 800de6a:	3f01      	subs	r7, #1
 800de6c:	9b01      	ldr	r3, [sp, #4]
 800de6e:	3c04      	subs	r4, #4
 800de70:	42a3      	cmp	r3, r4
 800de72:	d3f7      	bcc.n	800de64 <quorem+0xf4>
 800de74:	6137      	str	r7, [r6, #16]
 800de76:	e7c8      	b.n	800de0a <quorem+0x9a>
 800de78:	681a      	ldr	r2, [r3, #0]
 800de7a:	2a00      	cmp	r2, #0
 800de7c:	d104      	bne.n	800de88 <quorem+0x118>
 800de7e:	3f01      	subs	r7, #1
 800de80:	9a01      	ldr	r2, [sp, #4]
 800de82:	3b04      	subs	r3, #4
 800de84:	429a      	cmp	r2, r3
 800de86:	d3f7      	bcc.n	800de78 <quorem+0x108>
 800de88:	6137      	str	r7, [r6, #16]
 800de8a:	e7e5      	b.n	800de58 <quorem+0xe8>

0800de8c <_dtoa_r>:
 800de8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de8e:	0014      	movs	r4, r2
 800de90:	001d      	movs	r5, r3
 800de92:	69c6      	ldr	r6, [r0, #28]
 800de94:	b09d      	sub	sp, #116	@ 0x74
 800de96:	940a      	str	r4, [sp, #40]	@ 0x28
 800de98:	950b      	str	r5, [sp, #44]	@ 0x2c
 800de9a:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800de9c:	9003      	str	r0, [sp, #12]
 800de9e:	2e00      	cmp	r6, #0
 800dea0:	d10f      	bne.n	800dec2 <_dtoa_r+0x36>
 800dea2:	2010      	movs	r0, #16
 800dea4:	f7ff f86c 	bl	800cf80 <malloc>
 800dea8:	9b03      	ldr	r3, [sp, #12]
 800deaa:	1e02      	subs	r2, r0, #0
 800deac:	61d8      	str	r0, [r3, #28]
 800deae:	d104      	bne.n	800deba <_dtoa_r+0x2e>
 800deb0:	21ef      	movs	r1, #239	@ 0xef
 800deb2:	4bc7      	ldr	r3, [pc, #796]	@ (800e1d0 <_dtoa_r+0x344>)
 800deb4:	48c7      	ldr	r0, [pc, #796]	@ (800e1d4 <_dtoa_r+0x348>)
 800deb6:	f001 fc6b 	bl	800f790 <__assert_func>
 800deba:	6046      	str	r6, [r0, #4]
 800debc:	6086      	str	r6, [r0, #8]
 800debe:	6006      	str	r6, [r0, #0]
 800dec0:	60c6      	str	r6, [r0, #12]
 800dec2:	9b03      	ldr	r3, [sp, #12]
 800dec4:	69db      	ldr	r3, [r3, #28]
 800dec6:	6819      	ldr	r1, [r3, #0]
 800dec8:	2900      	cmp	r1, #0
 800deca:	d00b      	beq.n	800dee4 <_dtoa_r+0x58>
 800decc:	685a      	ldr	r2, [r3, #4]
 800dece:	2301      	movs	r3, #1
 800ded0:	4093      	lsls	r3, r2
 800ded2:	604a      	str	r2, [r1, #4]
 800ded4:	608b      	str	r3, [r1, #8]
 800ded6:	9803      	ldr	r0, [sp, #12]
 800ded8:	f000 fe5a 	bl	800eb90 <_Bfree>
 800dedc:	2200      	movs	r2, #0
 800dede:	9b03      	ldr	r3, [sp, #12]
 800dee0:	69db      	ldr	r3, [r3, #28]
 800dee2:	601a      	str	r2, [r3, #0]
 800dee4:	2d00      	cmp	r5, #0
 800dee6:	da1e      	bge.n	800df26 <_dtoa_r+0x9a>
 800dee8:	2301      	movs	r3, #1
 800deea:	603b      	str	r3, [r7, #0]
 800deec:	006b      	lsls	r3, r5, #1
 800deee:	085b      	lsrs	r3, r3, #1
 800def0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800def2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800def4:	4bb8      	ldr	r3, [pc, #736]	@ (800e1d8 <_dtoa_r+0x34c>)
 800def6:	4ab8      	ldr	r2, [pc, #736]	@ (800e1d8 <_dtoa_r+0x34c>)
 800def8:	403b      	ands	r3, r7
 800defa:	4293      	cmp	r3, r2
 800defc:	d116      	bne.n	800df2c <_dtoa_r+0xa0>
 800defe:	4bb7      	ldr	r3, [pc, #732]	@ (800e1dc <_dtoa_r+0x350>)
 800df00:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800df02:	6013      	str	r3, [r2, #0]
 800df04:	033b      	lsls	r3, r7, #12
 800df06:	0b1b      	lsrs	r3, r3, #12
 800df08:	4323      	orrs	r3, r4
 800df0a:	d101      	bne.n	800df10 <_dtoa_r+0x84>
 800df0c:	f000 fd83 	bl	800ea16 <_dtoa_r+0xb8a>
 800df10:	4bb3      	ldr	r3, [pc, #716]	@ (800e1e0 <_dtoa_r+0x354>)
 800df12:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800df14:	9308      	str	r3, [sp, #32]
 800df16:	2a00      	cmp	r2, #0
 800df18:	d002      	beq.n	800df20 <_dtoa_r+0x94>
 800df1a:	4bb2      	ldr	r3, [pc, #712]	@ (800e1e4 <_dtoa_r+0x358>)
 800df1c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800df1e:	6013      	str	r3, [r2, #0]
 800df20:	9808      	ldr	r0, [sp, #32]
 800df22:	b01d      	add	sp, #116	@ 0x74
 800df24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df26:	2300      	movs	r3, #0
 800df28:	603b      	str	r3, [r7, #0]
 800df2a:	e7e2      	b.n	800def2 <_dtoa_r+0x66>
 800df2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800df2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df30:	9212      	str	r2, [sp, #72]	@ 0x48
 800df32:	9313      	str	r3, [sp, #76]	@ 0x4c
 800df34:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800df36:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800df38:	2200      	movs	r2, #0
 800df3a:	2300      	movs	r3, #0
 800df3c:	f7f2 fa86 	bl	800044c <__aeabi_dcmpeq>
 800df40:	1e06      	subs	r6, r0, #0
 800df42:	d00b      	beq.n	800df5c <_dtoa_r+0xd0>
 800df44:	2301      	movs	r3, #1
 800df46:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800df48:	6013      	str	r3, [r2, #0]
 800df4a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d002      	beq.n	800df56 <_dtoa_r+0xca>
 800df50:	4ba5      	ldr	r3, [pc, #660]	@ (800e1e8 <_dtoa_r+0x35c>)
 800df52:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800df54:	6013      	str	r3, [r2, #0]
 800df56:	4ba5      	ldr	r3, [pc, #660]	@ (800e1ec <_dtoa_r+0x360>)
 800df58:	9308      	str	r3, [sp, #32]
 800df5a:	e7e1      	b.n	800df20 <_dtoa_r+0x94>
 800df5c:	ab1a      	add	r3, sp, #104	@ 0x68
 800df5e:	9301      	str	r3, [sp, #4]
 800df60:	ab1b      	add	r3, sp, #108	@ 0x6c
 800df62:	9300      	str	r3, [sp, #0]
 800df64:	9803      	ldr	r0, [sp, #12]
 800df66:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800df68:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800df6a:	f001 f911 	bl	800f190 <__d2b>
 800df6e:	007a      	lsls	r2, r7, #1
 800df70:	9005      	str	r0, [sp, #20]
 800df72:	0d52      	lsrs	r2, r2, #21
 800df74:	d100      	bne.n	800df78 <_dtoa_r+0xec>
 800df76:	e07b      	b.n	800e070 <_dtoa_r+0x1e4>
 800df78:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800df7a:	9618      	str	r6, [sp, #96]	@ 0x60
 800df7c:	0319      	lsls	r1, r3, #12
 800df7e:	4b9c      	ldr	r3, [pc, #624]	@ (800e1f0 <_dtoa_r+0x364>)
 800df80:	0b09      	lsrs	r1, r1, #12
 800df82:	430b      	orrs	r3, r1
 800df84:	499b      	ldr	r1, [pc, #620]	@ (800e1f4 <_dtoa_r+0x368>)
 800df86:	1857      	adds	r7, r2, r1
 800df88:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800df8a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800df8c:	0019      	movs	r1, r3
 800df8e:	2200      	movs	r2, #0
 800df90:	4b99      	ldr	r3, [pc, #612]	@ (800e1f8 <_dtoa_r+0x36c>)
 800df92:	f7f3 fe21 	bl	8001bd8 <__aeabi_dsub>
 800df96:	4a99      	ldr	r2, [pc, #612]	@ (800e1fc <_dtoa_r+0x370>)
 800df98:	4b99      	ldr	r3, [pc, #612]	@ (800e200 <_dtoa_r+0x374>)
 800df9a:	f7f3 fb55 	bl	8001648 <__aeabi_dmul>
 800df9e:	4a99      	ldr	r2, [pc, #612]	@ (800e204 <_dtoa_r+0x378>)
 800dfa0:	4b99      	ldr	r3, [pc, #612]	@ (800e208 <_dtoa_r+0x37c>)
 800dfa2:	f7f2 fba9 	bl	80006f8 <__aeabi_dadd>
 800dfa6:	0004      	movs	r4, r0
 800dfa8:	0038      	movs	r0, r7
 800dfaa:	000d      	movs	r5, r1
 800dfac:	f7f4 fa0e 	bl	80023cc <__aeabi_i2d>
 800dfb0:	4a96      	ldr	r2, [pc, #600]	@ (800e20c <_dtoa_r+0x380>)
 800dfb2:	4b97      	ldr	r3, [pc, #604]	@ (800e210 <_dtoa_r+0x384>)
 800dfb4:	f7f3 fb48 	bl	8001648 <__aeabi_dmul>
 800dfb8:	0002      	movs	r2, r0
 800dfba:	000b      	movs	r3, r1
 800dfbc:	0020      	movs	r0, r4
 800dfbe:	0029      	movs	r1, r5
 800dfc0:	f7f2 fb9a 	bl	80006f8 <__aeabi_dadd>
 800dfc4:	0004      	movs	r4, r0
 800dfc6:	000d      	movs	r5, r1
 800dfc8:	f7f4 f9c4 	bl	8002354 <__aeabi_d2iz>
 800dfcc:	2200      	movs	r2, #0
 800dfce:	9004      	str	r0, [sp, #16]
 800dfd0:	2300      	movs	r3, #0
 800dfd2:	0020      	movs	r0, r4
 800dfd4:	0029      	movs	r1, r5
 800dfd6:	f7f2 fa3f 	bl	8000458 <__aeabi_dcmplt>
 800dfda:	2800      	cmp	r0, #0
 800dfdc:	d00b      	beq.n	800dff6 <_dtoa_r+0x16a>
 800dfde:	9804      	ldr	r0, [sp, #16]
 800dfe0:	f7f4 f9f4 	bl	80023cc <__aeabi_i2d>
 800dfe4:	002b      	movs	r3, r5
 800dfe6:	0022      	movs	r2, r4
 800dfe8:	f7f2 fa30 	bl	800044c <__aeabi_dcmpeq>
 800dfec:	4243      	negs	r3, r0
 800dfee:	4158      	adcs	r0, r3
 800dff0:	9b04      	ldr	r3, [sp, #16]
 800dff2:	1a1b      	subs	r3, r3, r0
 800dff4:	9304      	str	r3, [sp, #16]
 800dff6:	2301      	movs	r3, #1
 800dff8:	9315      	str	r3, [sp, #84]	@ 0x54
 800dffa:	9b04      	ldr	r3, [sp, #16]
 800dffc:	2b16      	cmp	r3, #22
 800dffe:	d810      	bhi.n	800e022 <_dtoa_r+0x196>
 800e000:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e002:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e004:	9a04      	ldr	r2, [sp, #16]
 800e006:	4b83      	ldr	r3, [pc, #524]	@ (800e214 <_dtoa_r+0x388>)
 800e008:	00d2      	lsls	r2, r2, #3
 800e00a:	189b      	adds	r3, r3, r2
 800e00c:	681a      	ldr	r2, [r3, #0]
 800e00e:	685b      	ldr	r3, [r3, #4]
 800e010:	f7f2 fa22 	bl	8000458 <__aeabi_dcmplt>
 800e014:	2800      	cmp	r0, #0
 800e016:	d047      	beq.n	800e0a8 <_dtoa_r+0x21c>
 800e018:	9b04      	ldr	r3, [sp, #16]
 800e01a:	3b01      	subs	r3, #1
 800e01c:	9304      	str	r3, [sp, #16]
 800e01e:	2300      	movs	r3, #0
 800e020:	9315      	str	r3, [sp, #84]	@ 0x54
 800e022:	2200      	movs	r2, #0
 800e024:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800e026:	9206      	str	r2, [sp, #24]
 800e028:	1bdb      	subs	r3, r3, r7
 800e02a:	1e5a      	subs	r2, r3, #1
 800e02c:	d53e      	bpl.n	800e0ac <_dtoa_r+0x220>
 800e02e:	2201      	movs	r2, #1
 800e030:	1ad3      	subs	r3, r2, r3
 800e032:	9306      	str	r3, [sp, #24]
 800e034:	2300      	movs	r3, #0
 800e036:	930d      	str	r3, [sp, #52]	@ 0x34
 800e038:	9b04      	ldr	r3, [sp, #16]
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	db38      	blt.n	800e0b0 <_dtoa_r+0x224>
 800e03e:	9a04      	ldr	r2, [sp, #16]
 800e040:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e042:	4694      	mov	ip, r2
 800e044:	4463      	add	r3, ip
 800e046:	930d      	str	r3, [sp, #52]	@ 0x34
 800e048:	2300      	movs	r3, #0
 800e04a:	9214      	str	r2, [sp, #80]	@ 0x50
 800e04c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e04e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e050:	2401      	movs	r4, #1
 800e052:	2b09      	cmp	r3, #9
 800e054:	d867      	bhi.n	800e126 <_dtoa_r+0x29a>
 800e056:	2b05      	cmp	r3, #5
 800e058:	dd02      	ble.n	800e060 <_dtoa_r+0x1d4>
 800e05a:	2400      	movs	r4, #0
 800e05c:	3b04      	subs	r3, #4
 800e05e:	9322      	str	r3, [sp, #136]	@ 0x88
 800e060:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e062:	1e98      	subs	r0, r3, #2
 800e064:	2803      	cmp	r0, #3
 800e066:	d867      	bhi.n	800e138 <_dtoa_r+0x2ac>
 800e068:	f7f2 f856 	bl	8000118 <__gnu_thumb1_case_uqi>
 800e06c:	5b383a2b 	.word	0x5b383a2b
 800e070:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e072:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800e074:	18f6      	adds	r6, r6, r3
 800e076:	4b68      	ldr	r3, [pc, #416]	@ (800e218 <_dtoa_r+0x38c>)
 800e078:	18f2      	adds	r2, r6, r3
 800e07a:	2a20      	cmp	r2, #32
 800e07c:	dd0f      	ble.n	800e09e <_dtoa_r+0x212>
 800e07e:	2340      	movs	r3, #64	@ 0x40
 800e080:	1a9b      	subs	r3, r3, r2
 800e082:	409f      	lsls	r7, r3
 800e084:	4b65      	ldr	r3, [pc, #404]	@ (800e21c <_dtoa_r+0x390>)
 800e086:	0038      	movs	r0, r7
 800e088:	18f3      	adds	r3, r6, r3
 800e08a:	40dc      	lsrs	r4, r3
 800e08c:	4320      	orrs	r0, r4
 800e08e:	f7f4 f9cb 	bl	8002428 <__aeabi_ui2d>
 800e092:	2201      	movs	r2, #1
 800e094:	4b62      	ldr	r3, [pc, #392]	@ (800e220 <_dtoa_r+0x394>)
 800e096:	1e77      	subs	r7, r6, #1
 800e098:	18cb      	adds	r3, r1, r3
 800e09a:	9218      	str	r2, [sp, #96]	@ 0x60
 800e09c:	e776      	b.n	800df8c <_dtoa_r+0x100>
 800e09e:	2320      	movs	r3, #32
 800e0a0:	0020      	movs	r0, r4
 800e0a2:	1a9b      	subs	r3, r3, r2
 800e0a4:	4098      	lsls	r0, r3
 800e0a6:	e7f2      	b.n	800e08e <_dtoa_r+0x202>
 800e0a8:	9015      	str	r0, [sp, #84]	@ 0x54
 800e0aa:	e7ba      	b.n	800e022 <_dtoa_r+0x196>
 800e0ac:	920d      	str	r2, [sp, #52]	@ 0x34
 800e0ae:	e7c3      	b.n	800e038 <_dtoa_r+0x1ac>
 800e0b0:	9b06      	ldr	r3, [sp, #24]
 800e0b2:	9a04      	ldr	r2, [sp, #16]
 800e0b4:	1a9b      	subs	r3, r3, r2
 800e0b6:	9306      	str	r3, [sp, #24]
 800e0b8:	4253      	negs	r3, r2
 800e0ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e0bc:	2300      	movs	r3, #0
 800e0be:	9314      	str	r3, [sp, #80]	@ 0x50
 800e0c0:	e7c5      	b.n	800e04e <_dtoa_r+0x1c2>
 800e0c2:	2300      	movs	r3, #0
 800e0c4:	9310      	str	r3, [sp, #64]	@ 0x40
 800e0c6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e0c8:	930e      	str	r3, [sp, #56]	@ 0x38
 800e0ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	dc13      	bgt.n	800e0f8 <_dtoa_r+0x26c>
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	001a      	movs	r2, r3
 800e0d4:	930e      	str	r3, [sp, #56]	@ 0x38
 800e0d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0d8:	9223      	str	r2, [sp, #140]	@ 0x8c
 800e0da:	e00d      	b.n	800e0f8 <_dtoa_r+0x26c>
 800e0dc:	2301      	movs	r3, #1
 800e0de:	e7f1      	b.n	800e0c4 <_dtoa_r+0x238>
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e0e4:	9310      	str	r3, [sp, #64]	@ 0x40
 800e0e6:	4694      	mov	ip, r2
 800e0e8:	9b04      	ldr	r3, [sp, #16]
 800e0ea:	4463      	add	r3, ip
 800e0ec:	930e      	str	r3, [sp, #56]	@ 0x38
 800e0ee:	3301      	adds	r3, #1
 800e0f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	dc00      	bgt.n	800e0f8 <_dtoa_r+0x26c>
 800e0f6:	2301      	movs	r3, #1
 800e0f8:	9a03      	ldr	r2, [sp, #12]
 800e0fa:	2100      	movs	r1, #0
 800e0fc:	69d0      	ldr	r0, [r2, #28]
 800e0fe:	2204      	movs	r2, #4
 800e100:	0015      	movs	r5, r2
 800e102:	3514      	adds	r5, #20
 800e104:	429d      	cmp	r5, r3
 800e106:	d91b      	bls.n	800e140 <_dtoa_r+0x2b4>
 800e108:	6041      	str	r1, [r0, #4]
 800e10a:	9803      	ldr	r0, [sp, #12]
 800e10c:	f000 fcfc 	bl	800eb08 <_Balloc>
 800e110:	9008      	str	r0, [sp, #32]
 800e112:	2800      	cmp	r0, #0
 800e114:	d117      	bne.n	800e146 <_dtoa_r+0x2ba>
 800e116:	21b0      	movs	r1, #176	@ 0xb0
 800e118:	4b42      	ldr	r3, [pc, #264]	@ (800e224 <_dtoa_r+0x398>)
 800e11a:	482e      	ldr	r0, [pc, #184]	@ (800e1d4 <_dtoa_r+0x348>)
 800e11c:	9a08      	ldr	r2, [sp, #32]
 800e11e:	31ff      	adds	r1, #255	@ 0xff
 800e120:	e6c9      	b.n	800deb6 <_dtoa_r+0x2a>
 800e122:	2301      	movs	r3, #1
 800e124:	e7dd      	b.n	800e0e2 <_dtoa_r+0x256>
 800e126:	2300      	movs	r3, #0
 800e128:	9410      	str	r4, [sp, #64]	@ 0x40
 800e12a:	9322      	str	r3, [sp, #136]	@ 0x88
 800e12c:	3b01      	subs	r3, #1
 800e12e:	930e      	str	r3, [sp, #56]	@ 0x38
 800e130:	9309      	str	r3, [sp, #36]	@ 0x24
 800e132:	2200      	movs	r2, #0
 800e134:	3313      	adds	r3, #19
 800e136:	e7cf      	b.n	800e0d8 <_dtoa_r+0x24c>
 800e138:	2301      	movs	r3, #1
 800e13a:	9310      	str	r3, [sp, #64]	@ 0x40
 800e13c:	3b02      	subs	r3, #2
 800e13e:	e7f6      	b.n	800e12e <_dtoa_r+0x2a2>
 800e140:	3101      	adds	r1, #1
 800e142:	0052      	lsls	r2, r2, #1
 800e144:	e7dc      	b.n	800e100 <_dtoa_r+0x274>
 800e146:	9b03      	ldr	r3, [sp, #12]
 800e148:	9a08      	ldr	r2, [sp, #32]
 800e14a:	69db      	ldr	r3, [r3, #28]
 800e14c:	601a      	str	r2, [r3, #0]
 800e14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e150:	2b0e      	cmp	r3, #14
 800e152:	d900      	bls.n	800e156 <_dtoa_r+0x2ca>
 800e154:	e0d9      	b.n	800e30a <_dtoa_r+0x47e>
 800e156:	2c00      	cmp	r4, #0
 800e158:	d100      	bne.n	800e15c <_dtoa_r+0x2d0>
 800e15a:	e0d6      	b.n	800e30a <_dtoa_r+0x47e>
 800e15c:	9b04      	ldr	r3, [sp, #16]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	dd64      	ble.n	800e22c <_dtoa_r+0x3a0>
 800e162:	210f      	movs	r1, #15
 800e164:	9a04      	ldr	r2, [sp, #16]
 800e166:	4b2b      	ldr	r3, [pc, #172]	@ (800e214 <_dtoa_r+0x388>)
 800e168:	400a      	ands	r2, r1
 800e16a:	00d2      	lsls	r2, r2, #3
 800e16c:	189b      	adds	r3, r3, r2
 800e16e:	681e      	ldr	r6, [r3, #0]
 800e170:	685f      	ldr	r7, [r3, #4]
 800e172:	9b04      	ldr	r3, [sp, #16]
 800e174:	2402      	movs	r4, #2
 800e176:	111d      	asrs	r5, r3, #4
 800e178:	05db      	lsls	r3, r3, #23
 800e17a:	d50a      	bpl.n	800e192 <_dtoa_r+0x306>
 800e17c:	4b2a      	ldr	r3, [pc, #168]	@ (800e228 <_dtoa_r+0x39c>)
 800e17e:	400d      	ands	r5, r1
 800e180:	6a1a      	ldr	r2, [r3, #32]
 800e182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e184:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e186:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e188:	f7f2 fe1a 	bl	8000dc0 <__aeabi_ddiv>
 800e18c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e18e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e190:	3401      	adds	r4, #1
 800e192:	4b25      	ldr	r3, [pc, #148]	@ (800e228 <_dtoa_r+0x39c>)
 800e194:	930c      	str	r3, [sp, #48]	@ 0x30
 800e196:	2d00      	cmp	r5, #0
 800e198:	d108      	bne.n	800e1ac <_dtoa_r+0x320>
 800e19a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e19c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e19e:	0032      	movs	r2, r6
 800e1a0:	003b      	movs	r3, r7
 800e1a2:	f7f2 fe0d 	bl	8000dc0 <__aeabi_ddiv>
 800e1a6:	900a      	str	r0, [sp, #40]	@ 0x28
 800e1a8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e1aa:	e05a      	b.n	800e262 <_dtoa_r+0x3d6>
 800e1ac:	2301      	movs	r3, #1
 800e1ae:	421d      	tst	r5, r3
 800e1b0:	d009      	beq.n	800e1c6 <_dtoa_r+0x33a>
 800e1b2:	18e4      	adds	r4, r4, r3
 800e1b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e1b6:	0030      	movs	r0, r6
 800e1b8:	681a      	ldr	r2, [r3, #0]
 800e1ba:	685b      	ldr	r3, [r3, #4]
 800e1bc:	0039      	movs	r1, r7
 800e1be:	f7f3 fa43 	bl	8001648 <__aeabi_dmul>
 800e1c2:	0006      	movs	r6, r0
 800e1c4:	000f      	movs	r7, r1
 800e1c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e1c8:	106d      	asrs	r5, r5, #1
 800e1ca:	3308      	adds	r3, #8
 800e1cc:	e7e2      	b.n	800e194 <_dtoa_r+0x308>
 800e1ce:	46c0      	nop			@ (mov r8, r8)
 800e1d0:	0801b531 	.word	0x0801b531
 800e1d4:	0801b548 	.word	0x0801b548
 800e1d8:	7ff00000 	.word	0x7ff00000
 800e1dc:	0000270f 	.word	0x0000270f
 800e1e0:	0801b52d 	.word	0x0801b52d
 800e1e4:	0801b530 	.word	0x0801b530
 800e1e8:	0801b501 	.word	0x0801b501
 800e1ec:	0801b500 	.word	0x0801b500
 800e1f0:	3ff00000 	.word	0x3ff00000
 800e1f4:	fffffc01 	.word	0xfffffc01
 800e1f8:	3ff80000 	.word	0x3ff80000
 800e1fc:	636f4361 	.word	0x636f4361
 800e200:	3fd287a7 	.word	0x3fd287a7
 800e204:	8b60c8b3 	.word	0x8b60c8b3
 800e208:	3fc68a28 	.word	0x3fc68a28
 800e20c:	509f79fb 	.word	0x509f79fb
 800e210:	3fd34413 	.word	0x3fd34413
 800e214:	0801b640 	.word	0x0801b640
 800e218:	00000432 	.word	0x00000432
 800e21c:	00000412 	.word	0x00000412
 800e220:	fe100000 	.word	0xfe100000
 800e224:	0801b5a0 	.word	0x0801b5a0
 800e228:	0801b618 	.word	0x0801b618
 800e22c:	9b04      	ldr	r3, [sp, #16]
 800e22e:	2402      	movs	r4, #2
 800e230:	2b00      	cmp	r3, #0
 800e232:	d016      	beq.n	800e262 <_dtoa_r+0x3d6>
 800e234:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e236:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e238:	220f      	movs	r2, #15
 800e23a:	425d      	negs	r5, r3
 800e23c:	402a      	ands	r2, r5
 800e23e:	4bd7      	ldr	r3, [pc, #860]	@ (800e59c <_dtoa_r+0x710>)
 800e240:	00d2      	lsls	r2, r2, #3
 800e242:	189b      	adds	r3, r3, r2
 800e244:	681a      	ldr	r2, [r3, #0]
 800e246:	685b      	ldr	r3, [r3, #4]
 800e248:	f7f3 f9fe 	bl	8001648 <__aeabi_dmul>
 800e24c:	2701      	movs	r7, #1
 800e24e:	2300      	movs	r3, #0
 800e250:	900a      	str	r0, [sp, #40]	@ 0x28
 800e252:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e254:	4ed2      	ldr	r6, [pc, #840]	@ (800e5a0 <_dtoa_r+0x714>)
 800e256:	112d      	asrs	r5, r5, #4
 800e258:	2d00      	cmp	r5, #0
 800e25a:	d000      	beq.n	800e25e <_dtoa_r+0x3d2>
 800e25c:	e0ba      	b.n	800e3d4 <_dtoa_r+0x548>
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d1a1      	bne.n	800e1a6 <_dtoa_r+0x31a>
 800e262:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e264:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e266:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d100      	bne.n	800e26e <_dtoa_r+0x3e2>
 800e26c:	e0bd      	b.n	800e3ea <_dtoa_r+0x55e>
 800e26e:	2200      	movs	r2, #0
 800e270:	0030      	movs	r0, r6
 800e272:	0039      	movs	r1, r7
 800e274:	4bcb      	ldr	r3, [pc, #812]	@ (800e5a4 <_dtoa_r+0x718>)
 800e276:	f7f2 f8ef 	bl	8000458 <__aeabi_dcmplt>
 800e27a:	2800      	cmp	r0, #0
 800e27c:	d100      	bne.n	800e280 <_dtoa_r+0x3f4>
 800e27e:	e0b4      	b.n	800e3ea <_dtoa_r+0x55e>
 800e280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e282:	2b00      	cmp	r3, #0
 800e284:	d100      	bne.n	800e288 <_dtoa_r+0x3fc>
 800e286:	e0b0      	b.n	800e3ea <_dtoa_r+0x55e>
 800e288:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	dd39      	ble.n	800e302 <_dtoa_r+0x476>
 800e28e:	9b04      	ldr	r3, [sp, #16]
 800e290:	2200      	movs	r2, #0
 800e292:	3b01      	subs	r3, #1
 800e294:	930c      	str	r3, [sp, #48]	@ 0x30
 800e296:	0030      	movs	r0, r6
 800e298:	4bc3      	ldr	r3, [pc, #780]	@ (800e5a8 <_dtoa_r+0x71c>)
 800e29a:	0039      	movs	r1, r7
 800e29c:	f7f3 f9d4 	bl	8001648 <__aeabi_dmul>
 800e2a0:	900a      	str	r0, [sp, #40]	@ 0x28
 800e2a2:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e2a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e2a6:	3401      	adds	r4, #1
 800e2a8:	0020      	movs	r0, r4
 800e2aa:	9311      	str	r3, [sp, #68]	@ 0x44
 800e2ac:	f7f4 f88e 	bl	80023cc <__aeabi_i2d>
 800e2b0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e2b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2b4:	f7f3 f9c8 	bl	8001648 <__aeabi_dmul>
 800e2b8:	4bbc      	ldr	r3, [pc, #752]	@ (800e5ac <_dtoa_r+0x720>)
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	f7f2 fa1c 	bl	80006f8 <__aeabi_dadd>
 800e2c0:	4bbb      	ldr	r3, [pc, #748]	@ (800e5b0 <_dtoa_r+0x724>)
 800e2c2:	0006      	movs	r6, r0
 800e2c4:	18cf      	adds	r7, r1, r3
 800e2c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d000      	beq.n	800e2ce <_dtoa_r+0x442>
 800e2cc:	e091      	b.n	800e3f2 <_dtoa_r+0x566>
 800e2ce:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e2d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	4bb7      	ldr	r3, [pc, #732]	@ (800e5b4 <_dtoa_r+0x728>)
 800e2d6:	f7f3 fc7f 	bl	8001bd8 <__aeabi_dsub>
 800e2da:	0032      	movs	r2, r6
 800e2dc:	003b      	movs	r3, r7
 800e2de:	0004      	movs	r4, r0
 800e2e0:	000d      	movs	r5, r1
 800e2e2:	f7f2 f8cd 	bl	8000480 <__aeabi_dcmpgt>
 800e2e6:	2800      	cmp	r0, #0
 800e2e8:	d000      	beq.n	800e2ec <_dtoa_r+0x460>
 800e2ea:	e29d      	b.n	800e828 <_dtoa_r+0x99c>
 800e2ec:	2180      	movs	r1, #128	@ 0x80
 800e2ee:	0609      	lsls	r1, r1, #24
 800e2f0:	187b      	adds	r3, r7, r1
 800e2f2:	0032      	movs	r2, r6
 800e2f4:	0020      	movs	r0, r4
 800e2f6:	0029      	movs	r1, r5
 800e2f8:	f7f2 f8ae 	bl	8000458 <__aeabi_dcmplt>
 800e2fc:	2800      	cmp	r0, #0
 800e2fe:	d000      	beq.n	800e302 <_dtoa_r+0x476>
 800e300:	e130      	b.n	800e564 <_dtoa_r+0x6d8>
 800e302:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e304:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800e306:	930a      	str	r3, [sp, #40]	@ 0x28
 800e308:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e30a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	da00      	bge.n	800e312 <_dtoa_r+0x486>
 800e310:	e177      	b.n	800e602 <_dtoa_r+0x776>
 800e312:	9a04      	ldr	r2, [sp, #16]
 800e314:	2a0e      	cmp	r2, #14
 800e316:	dd00      	ble.n	800e31a <_dtoa_r+0x48e>
 800e318:	e173      	b.n	800e602 <_dtoa_r+0x776>
 800e31a:	4ba0      	ldr	r3, [pc, #640]	@ (800e59c <_dtoa_r+0x710>)
 800e31c:	00d2      	lsls	r2, r2, #3
 800e31e:	189b      	adds	r3, r3, r2
 800e320:	685c      	ldr	r4, [r3, #4]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	9306      	str	r3, [sp, #24]
 800e326:	9407      	str	r4, [sp, #28]
 800e328:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	da03      	bge.n	800e336 <_dtoa_r+0x4aa>
 800e32e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e330:	2b00      	cmp	r3, #0
 800e332:	dc00      	bgt.n	800e336 <_dtoa_r+0x4aa>
 800e334:	e106      	b.n	800e544 <_dtoa_r+0x6b8>
 800e336:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e338:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e33a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e33c:	9d08      	ldr	r5, [sp, #32]
 800e33e:	3b01      	subs	r3, #1
 800e340:	195b      	adds	r3, r3, r5
 800e342:	930a      	str	r3, [sp, #40]	@ 0x28
 800e344:	9a06      	ldr	r2, [sp, #24]
 800e346:	9b07      	ldr	r3, [sp, #28]
 800e348:	0030      	movs	r0, r6
 800e34a:	0039      	movs	r1, r7
 800e34c:	f7f2 fd38 	bl	8000dc0 <__aeabi_ddiv>
 800e350:	f7f4 f800 	bl	8002354 <__aeabi_d2iz>
 800e354:	9009      	str	r0, [sp, #36]	@ 0x24
 800e356:	f7f4 f839 	bl	80023cc <__aeabi_i2d>
 800e35a:	9a06      	ldr	r2, [sp, #24]
 800e35c:	9b07      	ldr	r3, [sp, #28]
 800e35e:	f7f3 f973 	bl	8001648 <__aeabi_dmul>
 800e362:	0002      	movs	r2, r0
 800e364:	000b      	movs	r3, r1
 800e366:	0030      	movs	r0, r6
 800e368:	0039      	movs	r1, r7
 800e36a:	f7f3 fc35 	bl	8001bd8 <__aeabi_dsub>
 800e36e:	002b      	movs	r3, r5
 800e370:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e372:	3501      	adds	r5, #1
 800e374:	3230      	adds	r2, #48	@ 0x30
 800e376:	701a      	strb	r2, [r3, #0]
 800e378:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e37a:	002c      	movs	r4, r5
 800e37c:	429a      	cmp	r2, r3
 800e37e:	d000      	beq.n	800e382 <_dtoa_r+0x4f6>
 800e380:	e131      	b.n	800e5e6 <_dtoa_r+0x75a>
 800e382:	0002      	movs	r2, r0
 800e384:	000b      	movs	r3, r1
 800e386:	f7f2 f9b7 	bl	80006f8 <__aeabi_dadd>
 800e38a:	9a06      	ldr	r2, [sp, #24]
 800e38c:	9b07      	ldr	r3, [sp, #28]
 800e38e:	0006      	movs	r6, r0
 800e390:	000f      	movs	r7, r1
 800e392:	f7f2 f875 	bl	8000480 <__aeabi_dcmpgt>
 800e396:	2800      	cmp	r0, #0
 800e398:	d000      	beq.n	800e39c <_dtoa_r+0x510>
 800e39a:	e10f      	b.n	800e5bc <_dtoa_r+0x730>
 800e39c:	9a06      	ldr	r2, [sp, #24]
 800e39e:	9b07      	ldr	r3, [sp, #28]
 800e3a0:	0030      	movs	r0, r6
 800e3a2:	0039      	movs	r1, r7
 800e3a4:	f7f2 f852 	bl	800044c <__aeabi_dcmpeq>
 800e3a8:	2800      	cmp	r0, #0
 800e3aa:	d003      	beq.n	800e3b4 <_dtoa_r+0x528>
 800e3ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3ae:	07dd      	lsls	r5, r3, #31
 800e3b0:	d500      	bpl.n	800e3b4 <_dtoa_r+0x528>
 800e3b2:	e103      	b.n	800e5bc <_dtoa_r+0x730>
 800e3b4:	9905      	ldr	r1, [sp, #20]
 800e3b6:	9803      	ldr	r0, [sp, #12]
 800e3b8:	f000 fbea 	bl	800eb90 <_Bfree>
 800e3bc:	2300      	movs	r3, #0
 800e3be:	7023      	strb	r3, [r4, #0]
 800e3c0:	9b04      	ldr	r3, [sp, #16]
 800e3c2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e3c4:	3301      	adds	r3, #1
 800e3c6:	6013      	str	r3, [r2, #0]
 800e3c8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d100      	bne.n	800e3d0 <_dtoa_r+0x544>
 800e3ce:	e5a7      	b.n	800df20 <_dtoa_r+0x94>
 800e3d0:	601c      	str	r4, [r3, #0]
 800e3d2:	e5a5      	b.n	800df20 <_dtoa_r+0x94>
 800e3d4:	423d      	tst	r5, r7
 800e3d6:	d005      	beq.n	800e3e4 <_dtoa_r+0x558>
 800e3d8:	6832      	ldr	r2, [r6, #0]
 800e3da:	6873      	ldr	r3, [r6, #4]
 800e3dc:	f7f3 f934 	bl	8001648 <__aeabi_dmul>
 800e3e0:	003b      	movs	r3, r7
 800e3e2:	3401      	adds	r4, #1
 800e3e4:	106d      	asrs	r5, r5, #1
 800e3e6:	3608      	adds	r6, #8
 800e3e8:	e736      	b.n	800e258 <_dtoa_r+0x3cc>
 800e3ea:	9b04      	ldr	r3, [sp, #16]
 800e3ec:	930c      	str	r3, [sp, #48]	@ 0x30
 800e3ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3f0:	e75a      	b.n	800e2a8 <_dtoa_r+0x41c>
 800e3f2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e3f4:	4b69      	ldr	r3, [pc, #420]	@ (800e59c <_dtoa_r+0x710>)
 800e3f6:	3a01      	subs	r2, #1
 800e3f8:	00d2      	lsls	r2, r2, #3
 800e3fa:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800e3fc:	189b      	adds	r3, r3, r2
 800e3fe:	681a      	ldr	r2, [r3, #0]
 800e400:	685b      	ldr	r3, [r3, #4]
 800e402:	2900      	cmp	r1, #0
 800e404:	d04c      	beq.n	800e4a0 <_dtoa_r+0x614>
 800e406:	2000      	movs	r0, #0
 800e408:	496b      	ldr	r1, [pc, #428]	@ (800e5b8 <_dtoa_r+0x72c>)
 800e40a:	f7f2 fcd9 	bl	8000dc0 <__aeabi_ddiv>
 800e40e:	0032      	movs	r2, r6
 800e410:	003b      	movs	r3, r7
 800e412:	f7f3 fbe1 	bl	8001bd8 <__aeabi_dsub>
 800e416:	9a08      	ldr	r2, [sp, #32]
 800e418:	0006      	movs	r6, r0
 800e41a:	4694      	mov	ip, r2
 800e41c:	000f      	movs	r7, r1
 800e41e:	9b08      	ldr	r3, [sp, #32]
 800e420:	9316      	str	r3, [sp, #88]	@ 0x58
 800e422:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e424:	4463      	add	r3, ip
 800e426:	9311      	str	r3, [sp, #68]	@ 0x44
 800e428:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e42a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e42c:	f7f3 ff92 	bl	8002354 <__aeabi_d2iz>
 800e430:	0005      	movs	r5, r0
 800e432:	f7f3 ffcb 	bl	80023cc <__aeabi_i2d>
 800e436:	0002      	movs	r2, r0
 800e438:	000b      	movs	r3, r1
 800e43a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e43c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e43e:	f7f3 fbcb 	bl	8001bd8 <__aeabi_dsub>
 800e442:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e444:	3530      	adds	r5, #48	@ 0x30
 800e446:	1c5c      	adds	r4, r3, #1
 800e448:	701d      	strb	r5, [r3, #0]
 800e44a:	0032      	movs	r2, r6
 800e44c:	003b      	movs	r3, r7
 800e44e:	900a      	str	r0, [sp, #40]	@ 0x28
 800e450:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e452:	f7f2 f801 	bl	8000458 <__aeabi_dcmplt>
 800e456:	2800      	cmp	r0, #0
 800e458:	d16a      	bne.n	800e530 <_dtoa_r+0x6a4>
 800e45a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e45c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e45e:	2000      	movs	r0, #0
 800e460:	4950      	ldr	r1, [pc, #320]	@ (800e5a4 <_dtoa_r+0x718>)
 800e462:	f7f3 fbb9 	bl	8001bd8 <__aeabi_dsub>
 800e466:	0032      	movs	r2, r6
 800e468:	003b      	movs	r3, r7
 800e46a:	f7f1 fff5 	bl	8000458 <__aeabi_dcmplt>
 800e46e:	2800      	cmp	r0, #0
 800e470:	d000      	beq.n	800e474 <_dtoa_r+0x5e8>
 800e472:	e0a5      	b.n	800e5c0 <_dtoa_r+0x734>
 800e474:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e476:	42a3      	cmp	r3, r4
 800e478:	d100      	bne.n	800e47c <_dtoa_r+0x5f0>
 800e47a:	e742      	b.n	800e302 <_dtoa_r+0x476>
 800e47c:	2200      	movs	r2, #0
 800e47e:	0030      	movs	r0, r6
 800e480:	0039      	movs	r1, r7
 800e482:	4b49      	ldr	r3, [pc, #292]	@ (800e5a8 <_dtoa_r+0x71c>)
 800e484:	f7f3 f8e0 	bl	8001648 <__aeabi_dmul>
 800e488:	2200      	movs	r2, #0
 800e48a:	0006      	movs	r6, r0
 800e48c:	000f      	movs	r7, r1
 800e48e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e490:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e492:	4b45      	ldr	r3, [pc, #276]	@ (800e5a8 <_dtoa_r+0x71c>)
 800e494:	f7f3 f8d8 	bl	8001648 <__aeabi_dmul>
 800e498:	9416      	str	r4, [sp, #88]	@ 0x58
 800e49a:	900a      	str	r0, [sp, #40]	@ 0x28
 800e49c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e49e:	e7c3      	b.n	800e428 <_dtoa_r+0x59c>
 800e4a0:	0030      	movs	r0, r6
 800e4a2:	0039      	movs	r1, r7
 800e4a4:	f7f3 f8d0 	bl	8001648 <__aeabi_dmul>
 800e4a8:	9d08      	ldr	r5, [sp, #32]
 800e4aa:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e4ac:	002b      	movs	r3, r5
 800e4ae:	4694      	mov	ip, r2
 800e4b0:	9016      	str	r0, [sp, #88]	@ 0x58
 800e4b2:	9117      	str	r1, [sp, #92]	@ 0x5c
 800e4b4:	4463      	add	r3, ip
 800e4b6:	9319      	str	r3, [sp, #100]	@ 0x64
 800e4b8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e4ba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e4bc:	f7f3 ff4a 	bl	8002354 <__aeabi_d2iz>
 800e4c0:	0004      	movs	r4, r0
 800e4c2:	f7f3 ff83 	bl	80023cc <__aeabi_i2d>
 800e4c6:	000b      	movs	r3, r1
 800e4c8:	0002      	movs	r2, r0
 800e4ca:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e4cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e4ce:	f7f3 fb83 	bl	8001bd8 <__aeabi_dsub>
 800e4d2:	3430      	adds	r4, #48	@ 0x30
 800e4d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e4d6:	702c      	strb	r4, [r5, #0]
 800e4d8:	3501      	adds	r5, #1
 800e4da:	0006      	movs	r6, r0
 800e4dc:	000f      	movs	r7, r1
 800e4de:	42ab      	cmp	r3, r5
 800e4e0:	d129      	bne.n	800e536 <_dtoa_r+0x6aa>
 800e4e2:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800e4e4:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800e4e6:	9b08      	ldr	r3, [sp, #32]
 800e4e8:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800e4ea:	469c      	mov	ip, r3
 800e4ec:	2200      	movs	r2, #0
 800e4ee:	4b32      	ldr	r3, [pc, #200]	@ (800e5b8 <_dtoa_r+0x72c>)
 800e4f0:	4464      	add	r4, ip
 800e4f2:	f7f2 f901 	bl	80006f8 <__aeabi_dadd>
 800e4f6:	0002      	movs	r2, r0
 800e4f8:	000b      	movs	r3, r1
 800e4fa:	0030      	movs	r0, r6
 800e4fc:	0039      	movs	r1, r7
 800e4fe:	f7f1 ffbf 	bl	8000480 <__aeabi_dcmpgt>
 800e502:	2800      	cmp	r0, #0
 800e504:	d15c      	bne.n	800e5c0 <_dtoa_r+0x734>
 800e506:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e508:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e50a:	2000      	movs	r0, #0
 800e50c:	492a      	ldr	r1, [pc, #168]	@ (800e5b8 <_dtoa_r+0x72c>)
 800e50e:	f7f3 fb63 	bl	8001bd8 <__aeabi_dsub>
 800e512:	0002      	movs	r2, r0
 800e514:	000b      	movs	r3, r1
 800e516:	0030      	movs	r0, r6
 800e518:	0039      	movs	r1, r7
 800e51a:	f7f1 ff9d 	bl	8000458 <__aeabi_dcmplt>
 800e51e:	2800      	cmp	r0, #0
 800e520:	d100      	bne.n	800e524 <_dtoa_r+0x698>
 800e522:	e6ee      	b.n	800e302 <_dtoa_r+0x476>
 800e524:	0023      	movs	r3, r4
 800e526:	3c01      	subs	r4, #1
 800e528:	7822      	ldrb	r2, [r4, #0]
 800e52a:	2a30      	cmp	r2, #48	@ 0x30
 800e52c:	d0fa      	beq.n	800e524 <_dtoa_r+0x698>
 800e52e:	001c      	movs	r4, r3
 800e530:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e532:	9304      	str	r3, [sp, #16]
 800e534:	e73e      	b.n	800e3b4 <_dtoa_r+0x528>
 800e536:	2200      	movs	r2, #0
 800e538:	4b1b      	ldr	r3, [pc, #108]	@ (800e5a8 <_dtoa_r+0x71c>)
 800e53a:	f7f3 f885 	bl	8001648 <__aeabi_dmul>
 800e53e:	900a      	str	r0, [sp, #40]	@ 0x28
 800e540:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e542:	e7b9      	b.n	800e4b8 <_dtoa_r+0x62c>
 800e544:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e546:	2b00      	cmp	r3, #0
 800e548:	d10c      	bne.n	800e564 <_dtoa_r+0x6d8>
 800e54a:	9806      	ldr	r0, [sp, #24]
 800e54c:	9907      	ldr	r1, [sp, #28]
 800e54e:	2200      	movs	r2, #0
 800e550:	4b18      	ldr	r3, [pc, #96]	@ (800e5b4 <_dtoa_r+0x728>)
 800e552:	f7f3 f879 	bl	8001648 <__aeabi_dmul>
 800e556:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e558:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e55a:	f7f1 ff9b 	bl	8000494 <__aeabi_dcmpge>
 800e55e:	2800      	cmp	r0, #0
 800e560:	d100      	bne.n	800e564 <_dtoa_r+0x6d8>
 800e562:	e164      	b.n	800e82e <_dtoa_r+0x9a2>
 800e564:	2600      	movs	r6, #0
 800e566:	0037      	movs	r7, r6
 800e568:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e56a:	9c08      	ldr	r4, [sp, #32]
 800e56c:	43db      	mvns	r3, r3
 800e56e:	930c      	str	r3, [sp, #48]	@ 0x30
 800e570:	2300      	movs	r3, #0
 800e572:	9304      	str	r3, [sp, #16]
 800e574:	0031      	movs	r1, r6
 800e576:	9803      	ldr	r0, [sp, #12]
 800e578:	f000 fb0a 	bl	800eb90 <_Bfree>
 800e57c:	2f00      	cmp	r7, #0
 800e57e:	d0d7      	beq.n	800e530 <_dtoa_r+0x6a4>
 800e580:	9b04      	ldr	r3, [sp, #16]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d005      	beq.n	800e592 <_dtoa_r+0x706>
 800e586:	42bb      	cmp	r3, r7
 800e588:	d003      	beq.n	800e592 <_dtoa_r+0x706>
 800e58a:	0019      	movs	r1, r3
 800e58c:	9803      	ldr	r0, [sp, #12]
 800e58e:	f000 faff 	bl	800eb90 <_Bfree>
 800e592:	0039      	movs	r1, r7
 800e594:	9803      	ldr	r0, [sp, #12]
 800e596:	f000 fafb 	bl	800eb90 <_Bfree>
 800e59a:	e7c9      	b.n	800e530 <_dtoa_r+0x6a4>
 800e59c:	0801b640 	.word	0x0801b640
 800e5a0:	0801b618 	.word	0x0801b618
 800e5a4:	3ff00000 	.word	0x3ff00000
 800e5a8:	40240000 	.word	0x40240000
 800e5ac:	401c0000 	.word	0x401c0000
 800e5b0:	fcc00000 	.word	0xfcc00000
 800e5b4:	40140000 	.word	0x40140000
 800e5b8:	3fe00000 	.word	0x3fe00000
 800e5bc:	9b04      	ldr	r3, [sp, #16]
 800e5be:	930c      	str	r3, [sp, #48]	@ 0x30
 800e5c0:	0023      	movs	r3, r4
 800e5c2:	001c      	movs	r4, r3
 800e5c4:	3b01      	subs	r3, #1
 800e5c6:	781a      	ldrb	r2, [r3, #0]
 800e5c8:	2a39      	cmp	r2, #57	@ 0x39
 800e5ca:	d108      	bne.n	800e5de <_dtoa_r+0x752>
 800e5cc:	9a08      	ldr	r2, [sp, #32]
 800e5ce:	429a      	cmp	r2, r3
 800e5d0:	d1f7      	bne.n	800e5c2 <_dtoa_r+0x736>
 800e5d2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e5d4:	9908      	ldr	r1, [sp, #32]
 800e5d6:	3201      	adds	r2, #1
 800e5d8:	920c      	str	r2, [sp, #48]	@ 0x30
 800e5da:	2230      	movs	r2, #48	@ 0x30
 800e5dc:	700a      	strb	r2, [r1, #0]
 800e5de:	781a      	ldrb	r2, [r3, #0]
 800e5e0:	3201      	adds	r2, #1
 800e5e2:	701a      	strb	r2, [r3, #0]
 800e5e4:	e7a4      	b.n	800e530 <_dtoa_r+0x6a4>
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	4bc6      	ldr	r3, [pc, #792]	@ (800e904 <_dtoa_r+0xa78>)
 800e5ea:	f7f3 f82d 	bl	8001648 <__aeabi_dmul>
 800e5ee:	2200      	movs	r2, #0
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	0006      	movs	r6, r0
 800e5f4:	000f      	movs	r7, r1
 800e5f6:	f7f1 ff29 	bl	800044c <__aeabi_dcmpeq>
 800e5fa:	2800      	cmp	r0, #0
 800e5fc:	d100      	bne.n	800e600 <_dtoa_r+0x774>
 800e5fe:	e6a1      	b.n	800e344 <_dtoa_r+0x4b8>
 800e600:	e6d8      	b.n	800e3b4 <_dtoa_r+0x528>
 800e602:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800e604:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800e606:	9c06      	ldr	r4, [sp, #24]
 800e608:	2f00      	cmp	r7, #0
 800e60a:	d014      	beq.n	800e636 <_dtoa_r+0x7aa>
 800e60c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e60e:	2a01      	cmp	r2, #1
 800e610:	dd00      	ble.n	800e614 <_dtoa_r+0x788>
 800e612:	e0c8      	b.n	800e7a6 <_dtoa_r+0x91a>
 800e614:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800e616:	2a00      	cmp	r2, #0
 800e618:	d100      	bne.n	800e61c <_dtoa_r+0x790>
 800e61a:	e0be      	b.n	800e79a <_dtoa_r+0x90e>
 800e61c:	4aba      	ldr	r2, [pc, #744]	@ (800e908 <_dtoa_r+0xa7c>)
 800e61e:	189b      	adds	r3, r3, r2
 800e620:	9a06      	ldr	r2, [sp, #24]
 800e622:	2101      	movs	r1, #1
 800e624:	18d2      	adds	r2, r2, r3
 800e626:	9206      	str	r2, [sp, #24]
 800e628:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e62a:	9803      	ldr	r0, [sp, #12]
 800e62c:	18d3      	adds	r3, r2, r3
 800e62e:	930d      	str	r3, [sp, #52]	@ 0x34
 800e630:	f000 fb66 	bl	800ed00 <__i2b>
 800e634:	0007      	movs	r7, r0
 800e636:	2c00      	cmp	r4, #0
 800e638:	d00e      	beq.n	800e658 <_dtoa_r+0x7cc>
 800e63a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	dd0b      	ble.n	800e658 <_dtoa_r+0x7cc>
 800e640:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e642:	0023      	movs	r3, r4
 800e644:	4294      	cmp	r4, r2
 800e646:	dd00      	ble.n	800e64a <_dtoa_r+0x7be>
 800e648:	0013      	movs	r3, r2
 800e64a:	9a06      	ldr	r2, [sp, #24]
 800e64c:	1ae4      	subs	r4, r4, r3
 800e64e:	1ad2      	subs	r2, r2, r3
 800e650:	9206      	str	r2, [sp, #24]
 800e652:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e654:	1ad3      	subs	r3, r2, r3
 800e656:	930d      	str	r3, [sp, #52]	@ 0x34
 800e658:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d01f      	beq.n	800e69e <_dtoa_r+0x812>
 800e65e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e660:	2b00      	cmp	r3, #0
 800e662:	d100      	bne.n	800e666 <_dtoa_r+0x7da>
 800e664:	e0b5      	b.n	800e7d2 <_dtoa_r+0x946>
 800e666:	2d00      	cmp	r5, #0
 800e668:	d010      	beq.n	800e68c <_dtoa_r+0x800>
 800e66a:	0039      	movs	r1, r7
 800e66c:	002a      	movs	r2, r5
 800e66e:	9803      	ldr	r0, [sp, #12]
 800e670:	f000 fc10 	bl	800ee94 <__pow5mult>
 800e674:	9a05      	ldr	r2, [sp, #20]
 800e676:	0001      	movs	r1, r0
 800e678:	0007      	movs	r7, r0
 800e67a:	9803      	ldr	r0, [sp, #12]
 800e67c:	f000 fb58 	bl	800ed30 <__multiply>
 800e680:	0006      	movs	r6, r0
 800e682:	9905      	ldr	r1, [sp, #20]
 800e684:	9803      	ldr	r0, [sp, #12]
 800e686:	f000 fa83 	bl	800eb90 <_Bfree>
 800e68a:	9605      	str	r6, [sp, #20]
 800e68c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e68e:	1b5a      	subs	r2, r3, r5
 800e690:	42ab      	cmp	r3, r5
 800e692:	d004      	beq.n	800e69e <_dtoa_r+0x812>
 800e694:	9905      	ldr	r1, [sp, #20]
 800e696:	9803      	ldr	r0, [sp, #12]
 800e698:	f000 fbfc 	bl	800ee94 <__pow5mult>
 800e69c:	9005      	str	r0, [sp, #20]
 800e69e:	2101      	movs	r1, #1
 800e6a0:	9803      	ldr	r0, [sp, #12]
 800e6a2:	f000 fb2d 	bl	800ed00 <__i2b>
 800e6a6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e6a8:	0006      	movs	r6, r0
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d100      	bne.n	800e6b0 <_dtoa_r+0x824>
 800e6ae:	e1bc      	b.n	800ea2a <_dtoa_r+0xb9e>
 800e6b0:	001a      	movs	r2, r3
 800e6b2:	0001      	movs	r1, r0
 800e6b4:	9803      	ldr	r0, [sp, #12]
 800e6b6:	f000 fbed 	bl	800ee94 <__pow5mult>
 800e6ba:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e6bc:	0006      	movs	r6, r0
 800e6be:	2500      	movs	r5, #0
 800e6c0:	2b01      	cmp	r3, #1
 800e6c2:	dc16      	bgt.n	800e6f2 <_dtoa_r+0x866>
 800e6c4:	2500      	movs	r5, #0
 800e6c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e6c8:	42ab      	cmp	r3, r5
 800e6ca:	d10e      	bne.n	800e6ea <_dtoa_r+0x85e>
 800e6cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e6ce:	031b      	lsls	r3, r3, #12
 800e6d0:	42ab      	cmp	r3, r5
 800e6d2:	d10a      	bne.n	800e6ea <_dtoa_r+0x85e>
 800e6d4:	4b8d      	ldr	r3, [pc, #564]	@ (800e90c <_dtoa_r+0xa80>)
 800e6d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e6d8:	4213      	tst	r3, r2
 800e6da:	d006      	beq.n	800e6ea <_dtoa_r+0x85e>
 800e6dc:	9b06      	ldr	r3, [sp, #24]
 800e6de:	3501      	adds	r5, #1
 800e6e0:	3301      	adds	r3, #1
 800e6e2:	9306      	str	r3, [sp, #24]
 800e6e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e6e6:	3301      	adds	r3, #1
 800e6e8:	930d      	str	r3, [sp, #52]	@ 0x34
 800e6ea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e6ec:	2001      	movs	r0, #1
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d008      	beq.n	800e704 <_dtoa_r+0x878>
 800e6f2:	6933      	ldr	r3, [r6, #16]
 800e6f4:	3303      	adds	r3, #3
 800e6f6:	009b      	lsls	r3, r3, #2
 800e6f8:	18f3      	adds	r3, r6, r3
 800e6fa:	6858      	ldr	r0, [r3, #4]
 800e6fc:	f000 fab0 	bl	800ec60 <__hi0bits>
 800e700:	2320      	movs	r3, #32
 800e702:	1a18      	subs	r0, r3, r0
 800e704:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e706:	1818      	adds	r0, r3, r0
 800e708:	0002      	movs	r2, r0
 800e70a:	231f      	movs	r3, #31
 800e70c:	401a      	ands	r2, r3
 800e70e:	4218      	tst	r0, r3
 800e710:	d065      	beq.n	800e7de <_dtoa_r+0x952>
 800e712:	3301      	adds	r3, #1
 800e714:	1a9b      	subs	r3, r3, r2
 800e716:	2b04      	cmp	r3, #4
 800e718:	dd5d      	ble.n	800e7d6 <_dtoa_r+0x94a>
 800e71a:	231c      	movs	r3, #28
 800e71c:	1a9b      	subs	r3, r3, r2
 800e71e:	9a06      	ldr	r2, [sp, #24]
 800e720:	18e4      	adds	r4, r4, r3
 800e722:	18d2      	adds	r2, r2, r3
 800e724:	9206      	str	r2, [sp, #24]
 800e726:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e728:	18d3      	adds	r3, r2, r3
 800e72a:	930d      	str	r3, [sp, #52]	@ 0x34
 800e72c:	9b06      	ldr	r3, [sp, #24]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	dd05      	ble.n	800e73e <_dtoa_r+0x8b2>
 800e732:	001a      	movs	r2, r3
 800e734:	9905      	ldr	r1, [sp, #20]
 800e736:	9803      	ldr	r0, [sp, #12]
 800e738:	f000 fc08 	bl	800ef4c <__lshift>
 800e73c:	9005      	str	r0, [sp, #20]
 800e73e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e740:	2b00      	cmp	r3, #0
 800e742:	dd05      	ble.n	800e750 <_dtoa_r+0x8c4>
 800e744:	0031      	movs	r1, r6
 800e746:	001a      	movs	r2, r3
 800e748:	9803      	ldr	r0, [sp, #12]
 800e74a:	f000 fbff 	bl	800ef4c <__lshift>
 800e74e:	0006      	movs	r6, r0
 800e750:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e752:	2b00      	cmp	r3, #0
 800e754:	d045      	beq.n	800e7e2 <_dtoa_r+0x956>
 800e756:	0031      	movs	r1, r6
 800e758:	9805      	ldr	r0, [sp, #20]
 800e75a:	f000 fc63 	bl	800f024 <__mcmp>
 800e75e:	2800      	cmp	r0, #0
 800e760:	da3f      	bge.n	800e7e2 <_dtoa_r+0x956>
 800e762:	9b04      	ldr	r3, [sp, #16]
 800e764:	220a      	movs	r2, #10
 800e766:	3b01      	subs	r3, #1
 800e768:	930c      	str	r3, [sp, #48]	@ 0x30
 800e76a:	9905      	ldr	r1, [sp, #20]
 800e76c:	2300      	movs	r3, #0
 800e76e:	9803      	ldr	r0, [sp, #12]
 800e770:	f000 fa32 	bl	800ebd8 <__multadd>
 800e774:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e776:	9005      	str	r0, [sp, #20]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d100      	bne.n	800e77e <_dtoa_r+0x8f2>
 800e77c:	e15c      	b.n	800ea38 <_dtoa_r+0xbac>
 800e77e:	2300      	movs	r3, #0
 800e780:	0039      	movs	r1, r7
 800e782:	220a      	movs	r2, #10
 800e784:	9803      	ldr	r0, [sp, #12]
 800e786:	f000 fa27 	bl	800ebd8 <__multadd>
 800e78a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e78c:	0007      	movs	r7, r0
 800e78e:	2b00      	cmp	r3, #0
 800e790:	dc55      	bgt.n	800e83e <_dtoa_r+0x9b2>
 800e792:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e794:	2b02      	cmp	r3, #2
 800e796:	dc2d      	bgt.n	800e7f4 <_dtoa_r+0x968>
 800e798:	e051      	b.n	800e83e <_dtoa_r+0x9b2>
 800e79a:	2336      	movs	r3, #54	@ 0x36
 800e79c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e79e:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800e7a0:	9c06      	ldr	r4, [sp, #24]
 800e7a2:	1a9b      	subs	r3, r3, r2
 800e7a4:	e73c      	b.n	800e620 <_dtoa_r+0x794>
 800e7a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7a8:	1e5d      	subs	r5, r3, #1
 800e7aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e7ac:	42ab      	cmp	r3, r5
 800e7ae:	db08      	blt.n	800e7c2 <_dtoa_r+0x936>
 800e7b0:	1b5d      	subs	r5, r3, r5
 800e7b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7b4:	9c06      	ldr	r4, [sp, #24]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	db00      	blt.n	800e7bc <_dtoa_r+0x930>
 800e7ba:	e731      	b.n	800e620 <_dtoa_r+0x794>
 800e7bc:	1ae4      	subs	r4, r4, r3
 800e7be:	2300      	movs	r3, #0
 800e7c0:	e72e      	b.n	800e620 <_dtoa_r+0x794>
 800e7c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e7c4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e7c6:	1aeb      	subs	r3, r5, r3
 800e7c8:	18d3      	adds	r3, r2, r3
 800e7ca:	950f      	str	r5, [sp, #60]	@ 0x3c
 800e7cc:	9314      	str	r3, [sp, #80]	@ 0x50
 800e7ce:	2500      	movs	r5, #0
 800e7d0:	e7ef      	b.n	800e7b2 <_dtoa_r+0x926>
 800e7d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e7d4:	e75e      	b.n	800e694 <_dtoa_r+0x808>
 800e7d6:	2b04      	cmp	r3, #4
 800e7d8:	d0a8      	beq.n	800e72c <_dtoa_r+0x8a0>
 800e7da:	331c      	adds	r3, #28
 800e7dc:	e79f      	b.n	800e71e <_dtoa_r+0x892>
 800e7de:	0013      	movs	r3, r2
 800e7e0:	e7fb      	b.n	800e7da <_dtoa_r+0x94e>
 800e7e2:	9b04      	ldr	r3, [sp, #16]
 800e7e4:	930c      	str	r3, [sp, #48]	@ 0x30
 800e7e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7e8:	930e      	str	r3, [sp, #56]	@ 0x38
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	dc23      	bgt.n	800e836 <_dtoa_r+0x9aa>
 800e7ee:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e7f0:	2b02      	cmp	r3, #2
 800e7f2:	dd20      	ble.n	800e836 <_dtoa_r+0x9aa>
 800e7f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d000      	beq.n	800e7fc <_dtoa_r+0x970>
 800e7fa:	e6b5      	b.n	800e568 <_dtoa_r+0x6dc>
 800e7fc:	0031      	movs	r1, r6
 800e7fe:	2205      	movs	r2, #5
 800e800:	9803      	ldr	r0, [sp, #12]
 800e802:	f000 f9e9 	bl	800ebd8 <__multadd>
 800e806:	0006      	movs	r6, r0
 800e808:	0001      	movs	r1, r0
 800e80a:	9805      	ldr	r0, [sp, #20]
 800e80c:	f000 fc0a 	bl	800f024 <__mcmp>
 800e810:	2800      	cmp	r0, #0
 800e812:	dc00      	bgt.n	800e816 <_dtoa_r+0x98a>
 800e814:	e6a8      	b.n	800e568 <_dtoa_r+0x6dc>
 800e816:	9b08      	ldr	r3, [sp, #32]
 800e818:	9a08      	ldr	r2, [sp, #32]
 800e81a:	1c5c      	adds	r4, r3, #1
 800e81c:	2331      	movs	r3, #49	@ 0x31
 800e81e:	7013      	strb	r3, [r2, #0]
 800e820:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e822:	3301      	adds	r3, #1
 800e824:	930c      	str	r3, [sp, #48]	@ 0x30
 800e826:	e6a3      	b.n	800e570 <_dtoa_r+0x6e4>
 800e828:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800e82a:	0037      	movs	r7, r6
 800e82c:	e7f3      	b.n	800e816 <_dtoa_r+0x98a>
 800e82e:	9b04      	ldr	r3, [sp, #16]
 800e830:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800e832:	930c      	str	r3, [sp, #48]	@ 0x30
 800e834:	e7f9      	b.n	800e82a <_dtoa_r+0x99e>
 800e836:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d100      	bne.n	800e83e <_dtoa_r+0x9b2>
 800e83c:	e100      	b.n	800ea40 <_dtoa_r+0xbb4>
 800e83e:	2c00      	cmp	r4, #0
 800e840:	dd05      	ble.n	800e84e <_dtoa_r+0x9c2>
 800e842:	0039      	movs	r1, r7
 800e844:	0022      	movs	r2, r4
 800e846:	9803      	ldr	r0, [sp, #12]
 800e848:	f000 fb80 	bl	800ef4c <__lshift>
 800e84c:	0007      	movs	r7, r0
 800e84e:	0038      	movs	r0, r7
 800e850:	2d00      	cmp	r5, #0
 800e852:	d018      	beq.n	800e886 <_dtoa_r+0x9fa>
 800e854:	6879      	ldr	r1, [r7, #4]
 800e856:	9803      	ldr	r0, [sp, #12]
 800e858:	f000 f956 	bl	800eb08 <_Balloc>
 800e85c:	1e04      	subs	r4, r0, #0
 800e85e:	d105      	bne.n	800e86c <_dtoa_r+0x9e0>
 800e860:	0022      	movs	r2, r4
 800e862:	4b2b      	ldr	r3, [pc, #172]	@ (800e910 <_dtoa_r+0xa84>)
 800e864:	482b      	ldr	r0, [pc, #172]	@ (800e914 <_dtoa_r+0xa88>)
 800e866:	492c      	ldr	r1, [pc, #176]	@ (800e918 <_dtoa_r+0xa8c>)
 800e868:	f7ff fb25 	bl	800deb6 <_dtoa_r+0x2a>
 800e86c:	0039      	movs	r1, r7
 800e86e:	693a      	ldr	r2, [r7, #16]
 800e870:	310c      	adds	r1, #12
 800e872:	3202      	adds	r2, #2
 800e874:	0092      	lsls	r2, r2, #2
 800e876:	300c      	adds	r0, #12
 800e878:	f000 ff80 	bl	800f77c <memcpy>
 800e87c:	2201      	movs	r2, #1
 800e87e:	0021      	movs	r1, r4
 800e880:	9803      	ldr	r0, [sp, #12]
 800e882:	f000 fb63 	bl	800ef4c <__lshift>
 800e886:	9b08      	ldr	r3, [sp, #32]
 800e888:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e88a:	9306      	str	r3, [sp, #24]
 800e88c:	3b01      	subs	r3, #1
 800e88e:	189b      	adds	r3, r3, r2
 800e890:	2201      	movs	r2, #1
 800e892:	9704      	str	r7, [sp, #16]
 800e894:	0007      	movs	r7, r0
 800e896:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e898:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e89a:	4013      	ands	r3, r2
 800e89c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e89e:	0031      	movs	r1, r6
 800e8a0:	9805      	ldr	r0, [sp, #20]
 800e8a2:	f7ff fa65 	bl	800dd70 <quorem>
 800e8a6:	9904      	ldr	r1, [sp, #16]
 800e8a8:	0005      	movs	r5, r0
 800e8aa:	900a      	str	r0, [sp, #40]	@ 0x28
 800e8ac:	9805      	ldr	r0, [sp, #20]
 800e8ae:	f000 fbb9 	bl	800f024 <__mcmp>
 800e8b2:	003a      	movs	r2, r7
 800e8b4:	900d      	str	r0, [sp, #52]	@ 0x34
 800e8b6:	0031      	movs	r1, r6
 800e8b8:	9803      	ldr	r0, [sp, #12]
 800e8ba:	f000 fbcf 	bl	800f05c <__mdiff>
 800e8be:	2201      	movs	r2, #1
 800e8c0:	68c3      	ldr	r3, [r0, #12]
 800e8c2:	0004      	movs	r4, r0
 800e8c4:	3530      	adds	r5, #48	@ 0x30
 800e8c6:	9209      	str	r2, [sp, #36]	@ 0x24
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d104      	bne.n	800e8d6 <_dtoa_r+0xa4a>
 800e8cc:	0001      	movs	r1, r0
 800e8ce:	9805      	ldr	r0, [sp, #20]
 800e8d0:	f000 fba8 	bl	800f024 <__mcmp>
 800e8d4:	9009      	str	r0, [sp, #36]	@ 0x24
 800e8d6:	0021      	movs	r1, r4
 800e8d8:	9803      	ldr	r0, [sp, #12]
 800e8da:	f000 f959 	bl	800eb90 <_Bfree>
 800e8de:	9b06      	ldr	r3, [sp, #24]
 800e8e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e8e2:	1c5c      	adds	r4, r3, #1
 800e8e4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e8e6:	4313      	orrs	r3, r2
 800e8e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e8ea:	4313      	orrs	r3, r2
 800e8ec:	d116      	bne.n	800e91c <_dtoa_r+0xa90>
 800e8ee:	2d39      	cmp	r5, #57	@ 0x39
 800e8f0:	d02f      	beq.n	800e952 <_dtoa_r+0xac6>
 800e8f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	dd01      	ble.n	800e8fc <_dtoa_r+0xa70>
 800e8f8:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800e8fa:	3531      	adds	r5, #49	@ 0x31
 800e8fc:	9b06      	ldr	r3, [sp, #24]
 800e8fe:	701d      	strb	r5, [r3, #0]
 800e900:	e638      	b.n	800e574 <_dtoa_r+0x6e8>
 800e902:	46c0      	nop			@ (mov r8, r8)
 800e904:	40240000 	.word	0x40240000
 800e908:	00000433 	.word	0x00000433
 800e90c:	7ff00000 	.word	0x7ff00000
 800e910:	0801b5a0 	.word	0x0801b5a0
 800e914:	0801b548 	.word	0x0801b548
 800e918:	000002ef 	.word	0x000002ef
 800e91c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e91e:	2b00      	cmp	r3, #0
 800e920:	db04      	blt.n	800e92c <_dtoa_r+0xaa0>
 800e922:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e924:	4313      	orrs	r3, r2
 800e926:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e928:	4313      	orrs	r3, r2
 800e92a:	d11e      	bne.n	800e96a <_dtoa_r+0xade>
 800e92c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e92e:	2b00      	cmp	r3, #0
 800e930:	dde4      	ble.n	800e8fc <_dtoa_r+0xa70>
 800e932:	9905      	ldr	r1, [sp, #20]
 800e934:	2201      	movs	r2, #1
 800e936:	9803      	ldr	r0, [sp, #12]
 800e938:	f000 fb08 	bl	800ef4c <__lshift>
 800e93c:	0031      	movs	r1, r6
 800e93e:	9005      	str	r0, [sp, #20]
 800e940:	f000 fb70 	bl	800f024 <__mcmp>
 800e944:	2800      	cmp	r0, #0
 800e946:	dc02      	bgt.n	800e94e <_dtoa_r+0xac2>
 800e948:	d1d8      	bne.n	800e8fc <_dtoa_r+0xa70>
 800e94a:	07eb      	lsls	r3, r5, #31
 800e94c:	d5d6      	bpl.n	800e8fc <_dtoa_r+0xa70>
 800e94e:	2d39      	cmp	r5, #57	@ 0x39
 800e950:	d1d2      	bne.n	800e8f8 <_dtoa_r+0xa6c>
 800e952:	2339      	movs	r3, #57	@ 0x39
 800e954:	9a06      	ldr	r2, [sp, #24]
 800e956:	7013      	strb	r3, [r2, #0]
 800e958:	0023      	movs	r3, r4
 800e95a:	001c      	movs	r4, r3
 800e95c:	3b01      	subs	r3, #1
 800e95e:	781a      	ldrb	r2, [r3, #0]
 800e960:	2a39      	cmp	r2, #57	@ 0x39
 800e962:	d04f      	beq.n	800ea04 <_dtoa_r+0xb78>
 800e964:	3201      	adds	r2, #1
 800e966:	701a      	strb	r2, [r3, #0]
 800e968:	e604      	b.n	800e574 <_dtoa_r+0x6e8>
 800e96a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	dd03      	ble.n	800e978 <_dtoa_r+0xaec>
 800e970:	2d39      	cmp	r5, #57	@ 0x39
 800e972:	d0ee      	beq.n	800e952 <_dtoa_r+0xac6>
 800e974:	3501      	adds	r5, #1
 800e976:	e7c1      	b.n	800e8fc <_dtoa_r+0xa70>
 800e978:	9b06      	ldr	r3, [sp, #24]
 800e97a:	9a06      	ldr	r2, [sp, #24]
 800e97c:	701d      	strb	r5, [r3, #0]
 800e97e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e980:	4293      	cmp	r3, r2
 800e982:	d02a      	beq.n	800e9da <_dtoa_r+0xb4e>
 800e984:	2300      	movs	r3, #0
 800e986:	220a      	movs	r2, #10
 800e988:	9905      	ldr	r1, [sp, #20]
 800e98a:	9803      	ldr	r0, [sp, #12]
 800e98c:	f000 f924 	bl	800ebd8 <__multadd>
 800e990:	9b04      	ldr	r3, [sp, #16]
 800e992:	9005      	str	r0, [sp, #20]
 800e994:	42bb      	cmp	r3, r7
 800e996:	d109      	bne.n	800e9ac <_dtoa_r+0xb20>
 800e998:	2300      	movs	r3, #0
 800e99a:	220a      	movs	r2, #10
 800e99c:	9904      	ldr	r1, [sp, #16]
 800e99e:	9803      	ldr	r0, [sp, #12]
 800e9a0:	f000 f91a 	bl	800ebd8 <__multadd>
 800e9a4:	9004      	str	r0, [sp, #16]
 800e9a6:	0007      	movs	r7, r0
 800e9a8:	9406      	str	r4, [sp, #24]
 800e9aa:	e778      	b.n	800e89e <_dtoa_r+0xa12>
 800e9ac:	9904      	ldr	r1, [sp, #16]
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	220a      	movs	r2, #10
 800e9b2:	9803      	ldr	r0, [sp, #12]
 800e9b4:	f000 f910 	bl	800ebd8 <__multadd>
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	9004      	str	r0, [sp, #16]
 800e9bc:	220a      	movs	r2, #10
 800e9be:	0039      	movs	r1, r7
 800e9c0:	9803      	ldr	r0, [sp, #12]
 800e9c2:	f000 f909 	bl	800ebd8 <__multadd>
 800e9c6:	e7ee      	b.n	800e9a6 <_dtoa_r+0xb1a>
 800e9c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e9ca:	2401      	movs	r4, #1
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	dd00      	ble.n	800e9d2 <_dtoa_r+0xb46>
 800e9d0:	001c      	movs	r4, r3
 800e9d2:	9b08      	ldr	r3, [sp, #32]
 800e9d4:	191c      	adds	r4, r3, r4
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	9304      	str	r3, [sp, #16]
 800e9da:	9905      	ldr	r1, [sp, #20]
 800e9dc:	2201      	movs	r2, #1
 800e9de:	9803      	ldr	r0, [sp, #12]
 800e9e0:	f000 fab4 	bl	800ef4c <__lshift>
 800e9e4:	0031      	movs	r1, r6
 800e9e6:	9005      	str	r0, [sp, #20]
 800e9e8:	f000 fb1c 	bl	800f024 <__mcmp>
 800e9ec:	2800      	cmp	r0, #0
 800e9ee:	dcb3      	bgt.n	800e958 <_dtoa_r+0xacc>
 800e9f0:	d101      	bne.n	800e9f6 <_dtoa_r+0xb6a>
 800e9f2:	07ed      	lsls	r5, r5, #31
 800e9f4:	d4b0      	bmi.n	800e958 <_dtoa_r+0xacc>
 800e9f6:	0023      	movs	r3, r4
 800e9f8:	001c      	movs	r4, r3
 800e9fa:	3b01      	subs	r3, #1
 800e9fc:	781a      	ldrb	r2, [r3, #0]
 800e9fe:	2a30      	cmp	r2, #48	@ 0x30
 800ea00:	d0fa      	beq.n	800e9f8 <_dtoa_r+0xb6c>
 800ea02:	e5b7      	b.n	800e574 <_dtoa_r+0x6e8>
 800ea04:	9a08      	ldr	r2, [sp, #32]
 800ea06:	429a      	cmp	r2, r3
 800ea08:	d1a7      	bne.n	800e95a <_dtoa_r+0xace>
 800ea0a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ea0c:	3301      	adds	r3, #1
 800ea0e:	930c      	str	r3, [sp, #48]	@ 0x30
 800ea10:	2331      	movs	r3, #49	@ 0x31
 800ea12:	7013      	strb	r3, [r2, #0]
 800ea14:	e5ae      	b.n	800e574 <_dtoa_r+0x6e8>
 800ea16:	4b15      	ldr	r3, [pc, #84]	@ (800ea6c <_dtoa_r+0xbe0>)
 800ea18:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ea1a:	9308      	str	r3, [sp, #32]
 800ea1c:	4b14      	ldr	r3, [pc, #80]	@ (800ea70 <_dtoa_r+0xbe4>)
 800ea1e:	2a00      	cmp	r2, #0
 800ea20:	d001      	beq.n	800ea26 <_dtoa_r+0xb9a>
 800ea22:	f7ff fa7b 	bl	800df1c <_dtoa_r+0x90>
 800ea26:	f7ff fa7b 	bl	800df20 <_dtoa_r+0x94>
 800ea2a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ea2c:	2b01      	cmp	r3, #1
 800ea2e:	dc00      	bgt.n	800ea32 <_dtoa_r+0xba6>
 800ea30:	e648      	b.n	800e6c4 <_dtoa_r+0x838>
 800ea32:	2001      	movs	r0, #1
 800ea34:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800ea36:	e665      	b.n	800e704 <_dtoa_r+0x878>
 800ea38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	dc00      	bgt.n	800ea40 <_dtoa_r+0xbb4>
 800ea3e:	e6d6      	b.n	800e7ee <_dtoa_r+0x962>
 800ea40:	2400      	movs	r4, #0
 800ea42:	0031      	movs	r1, r6
 800ea44:	9805      	ldr	r0, [sp, #20]
 800ea46:	f7ff f993 	bl	800dd70 <quorem>
 800ea4a:	9b08      	ldr	r3, [sp, #32]
 800ea4c:	3030      	adds	r0, #48	@ 0x30
 800ea4e:	5518      	strb	r0, [r3, r4]
 800ea50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea52:	3401      	adds	r4, #1
 800ea54:	0005      	movs	r5, r0
 800ea56:	429c      	cmp	r4, r3
 800ea58:	dab6      	bge.n	800e9c8 <_dtoa_r+0xb3c>
 800ea5a:	2300      	movs	r3, #0
 800ea5c:	220a      	movs	r2, #10
 800ea5e:	9905      	ldr	r1, [sp, #20]
 800ea60:	9803      	ldr	r0, [sp, #12]
 800ea62:	f000 f8b9 	bl	800ebd8 <__multadd>
 800ea66:	9005      	str	r0, [sp, #20]
 800ea68:	e7eb      	b.n	800ea42 <_dtoa_r+0xbb6>
 800ea6a:	46c0      	nop			@ (mov r8, r8)
 800ea6c:	0801b524 	.word	0x0801b524
 800ea70:	0801b52c 	.word	0x0801b52c

0800ea74 <_free_r>:
 800ea74:	b570      	push	{r4, r5, r6, lr}
 800ea76:	0005      	movs	r5, r0
 800ea78:	1e0c      	subs	r4, r1, #0
 800ea7a:	d010      	beq.n	800ea9e <_free_r+0x2a>
 800ea7c:	3c04      	subs	r4, #4
 800ea7e:	6823      	ldr	r3, [r4, #0]
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	da00      	bge.n	800ea86 <_free_r+0x12>
 800ea84:	18e4      	adds	r4, r4, r3
 800ea86:	0028      	movs	r0, r5
 800ea88:	f7fe fb26 	bl	800d0d8 <__malloc_lock>
 800ea8c:	4a1d      	ldr	r2, [pc, #116]	@ (800eb04 <_free_r+0x90>)
 800ea8e:	6813      	ldr	r3, [r2, #0]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d105      	bne.n	800eaa0 <_free_r+0x2c>
 800ea94:	6063      	str	r3, [r4, #4]
 800ea96:	6014      	str	r4, [r2, #0]
 800ea98:	0028      	movs	r0, r5
 800ea9a:	f7fe fb25 	bl	800d0e8 <__malloc_unlock>
 800ea9e:	bd70      	pop	{r4, r5, r6, pc}
 800eaa0:	42a3      	cmp	r3, r4
 800eaa2:	d908      	bls.n	800eab6 <_free_r+0x42>
 800eaa4:	6820      	ldr	r0, [r4, #0]
 800eaa6:	1821      	adds	r1, r4, r0
 800eaa8:	428b      	cmp	r3, r1
 800eaaa:	d1f3      	bne.n	800ea94 <_free_r+0x20>
 800eaac:	6819      	ldr	r1, [r3, #0]
 800eaae:	685b      	ldr	r3, [r3, #4]
 800eab0:	1809      	adds	r1, r1, r0
 800eab2:	6021      	str	r1, [r4, #0]
 800eab4:	e7ee      	b.n	800ea94 <_free_r+0x20>
 800eab6:	001a      	movs	r2, r3
 800eab8:	685b      	ldr	r3, [r3, #4]
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d001      	beq.n	800eac2 <_free_r+0x4e>
 800eabe:	42a3      	cmp	r3, r4
 800eac0:	d9f9      	bls.n	800eab6 <_free_r+0x42>
 800eac2:	6811      	ldr	r1, [r2, #0]
 800eac4:	1850      	adds	r0, r2, r1
 800eac6:	42a0      	cmp	r0, r4
 800eac8:	d10b      	bne.n	800eae2 <_free_r+0x6e>
 800eaca:	6820      	ldr	r0, [r4, #0]
 800eacc:	1809      	adds	r1, r1, r0
 800eace:	1850      	adds	r0, r2, r1
 800ead0:	6011      	str	r1, [r2, #0]
 800ead2:	4283      	cmp	r3, r0
 800ead4:	d1e0      	bne.n	800ea98 <_free_r+0x24>
 800ead6:	6818      	ldr	r0, [r3, #0]
 800ead8:	685b      	ldr	r3, [r3, #4]
 800eada:	1841      	adds	r1, r0, r1
 800eadc:	6011      	str	r1, [r2, #0]
 800eade:	6053      	str	r3, [r2, #4]
 800eae0:	e7da      	b.n	800ea98 <_free_r+0x24>
 800eae2:	42a0      	cmp	r0, r4
 800eae4:	d902      	bls.n	800eaec <_free_r+0x78>
 800eae6:	230c      	movs	r3, #12
 800eae8:	602b      	str	r3, [r5, #0]
 800eaea:	e7d5      	b.n	800ea98 <_free_r+0x24>
 800eaec:	6820      	ldr	r0, [r4, #0]
 800eaee:	1821      	adds	r1, r4, r0
 800eaf0:	428b      	cmp	r3, r1
 800eaf2:	d103      	bne.n	800eafc <_free_r+0x88>
 800eaf4:	6819      	ldr	r1, [r3, #0]
 800eaf6:	685b      	ldr	r3, [r3, #4]
 800eaf8:	1809      	adds	r1, r1, r0
 800eafa:	6021      	str	r1, [r4, #0]
 800eafc:	6063      	str	r3, [r4, #4]
 800eafe:	6054      	str	r4, [r2, #4]
 800eb00:	e7ca      	b.n	800ea98 <_free_r+0x24>
 800eb02:	46c0      	nop			@ (mov r8, r8)
 800eb04:	20000600 	.word	0x20000600

0800eb08 <_Balloc>:
 800eb08:	b570      	push	{r4, r5, r6, lr}
 800eb0a:	69c5      	ldr	r5, [r0, #28]
 800eb0c:	0006      	movs	r6, r0
 800eb0e:	000c      	movs	r4, r1
 800eb10:	2d00      	cmp	r5, #0
 800eb12:	d10e      	bne.n	800eb32 <_Balloc+0x2a>
 800eb14:	2010      	movs	r0, #16
 800eb16:	f7fe fa33 	bl	800cf80 <malloc>
 800eb1a:	1e02      	subs	r2, r0, #0
 800eb1c:	61f0      	str	r0, [r6, #28]
 800eb1e:	d104      	bne.n	800eb2a <_Balloc+0x22>
 800eb20:	216b      	movs	r1, #107	@ 0x6b
 800eb22:	4b19      	ldr	r3, [pc, #100]	@ (800eb88 <_Balloc+0x80>)
 800eb24:	4819      	ldr	r0, [pc, #100]	@ (800eb8c <_Balloc+0x84>)
 800eb26:	f000 fe33 	bl	800f790 <__assert_func>
 800eb2a:	6045      	str	r5, [r0, #4]
 800eb2c:	6085      	str	r5, [r0, #8]
 800eb2e:	6005      	str	r5, [r0, #0]
 800eb30:	60c5      	str	r5, [r0, #12]
 800eb32:	69f5      	ldr	r5, [r6, #28]
 800eb34:	68eb      	ldr	r3, [r5, #12]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d013      	beq.n	800eb62 <_Balloc+0x5a>
 800eb3a:	69f3      	ldr	r3, [r6, #28]
 800eb3c:	00a2      	lsls	r2, r4, #2
 800eb3e:	68db      	ldr	r3, [r3, #12]
 800eb40:	189b      	adds	r3, r3, r2
 800eb42:	6818      	ldr	r0, [r3, #0]
 800eb44:	2800      	cmp	r0, #0
 800eb46:	d118      	bne.n	800eb7a <_Balloc+0x72>
 800eb48:	2101      	movs	r1, #1
 800eb4a:	000d      	movs	r5, r1
 800eb4c:	40a5      	lsls	r5, r4
 800eb4e:	1d6a      	adds	r2, r5, #5
 800eb50:	0030      	movs	r0, r6
 800eb52:	0092      	lsls	r2, r2, #2
 800eb54:	f000 fe3a 	bl	800f7cc <_calloc_r>
 800eb58:	2800      	cmp	r0, #0
 800eb5a:	d00c      	beq.n	800eb76 <_Balloc+0x6e>
 800eb5c:	6044      	str	r4, [r0, #4]
 800eb5e:	6085      	str	r5, [r0, #8]
 800eb60:	e00d      	b.n	800eb7e <_Balloc+0x76>
 800eb62:	2221      	movs	r2, #33	@ 0x21
 800eb64:	2104      	movs	r1, #4
 800eb66:	0030      	movs	r0, r6
 800eb68:	f000 fe30 	bl	800f7cc <_calloc_r>
 800eb6c:	69f3      	ldr	r3, [r6, #28]
 800eb6e:	60e8      	str	r0, [r5, #12]
 800eb70:	68db      	ldr	r3, [r3, #12]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d1e1      	bne.n	800eb3a <_Balloc+0x32>
 800eb76:	2000      	movs	r0, #0
 800eb78:	bd70      	pop	{r4, r5, r6, pc}
 800eb7a:	6802      	ldr	r2, [r0, #0]
 800eb7c:	601a      	str	r2, [r3, #0]
 800eb7e:	2300      	movs	r3, #0
 800eb80:	6103      	str	r3, [r0, #16]
 800eb82:	60c3      	str	r3, [r0, #12]
 800eb84:	e7f8      	b.n	800eb78 <_Balloc+0x70>
 800eb86:	46c0      	nop			@ (mov r8, r8)
 800eb88:	0801b531 	.word	0x0801b531
 800eb8c:	0801b5b1 	.word	0x0801b5b1

0800eb90 <_Bfree>:
 800eb90:	b570      	push	{r4, r5, r6, lr}
 800eb92:	69c6      	ldr	r6, [r0, #28]
 800eb94:	0005      	movs	r5, r0
 800eb96:	000c      	movs	r4, r1
 800eb98:	2e00      	cmp	r6, #0
 800eb9a:	d10e      	bne.n	800ebba <_Bfree+0x2a>
 800eb9c:	2010      	movs	r0, #16
 800eb9e:	f7fe f9ef 	bl	800cf80 <malloc>
 800eba2:	1e02      	subs	r2, r0, #0
 800eba4:	61e8      	str	r0, [r5, #28]
 800eba6:	d104      	bne.n	800ebb2 <_Bfree+0x22>
 800eba8:	218f      	movs	r1, #143	@ 0x8f
 800ebaa:	4b09      	ldr	r3, [pc, #36]	@ (800ebd0 <_Bfree+0x40>)
 800ebac:	4809      	ldr	r0, [pc, #36]	@ (800ebd4 <_Bfree+0x44>)
 800ebae:	f000 fdef 	bl	800f790 <__assert_func>
 800ebb2:	6046      	str	r6, [r0, #4]
 800ebb4:	6086      	str	r6, [r0, #8]
 800ebb6:	6006      	str	r6, [r0, #0]
 800ebb8:	60c6      	str	r6, [r0, #12]
 800ebba:	2c00      	cmp	r4, #0
 800ebbc:	d007      	beq.n	800ebce <_Bfree+0x3e>
 800ebbe:	69eb      	ldr	r3, [r5, #28]
 800ebc0:	6862      	ldr	r2, [r4, #4]
 800ebc2:	68db      	ldr	r3, [r3, #12]
 800ebc4:	0092      	lsls	r2, r2, #2
 800ebc6:	189b      	adds	r3, r3, r2
 800ebc8:	681a      	ldr	r2, [r3, #0]
 800ebca:	6022      	str	r2, [r4, #0]
 800ebcc:	601c      	str	r4, [r3, #0]
 800ebce:	bd70      	pop	{r4, r5, r6, pc}
 800ebd0:	0801b531 	.word	0x0801b531
 800ebd4:	0801b5b1 	.word	0x0801b5b1

0800ebd8 <__multadd>:
 800ebd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ebda:	000f      	movs	r7, r1
 800ebdc:	9001      	str	r0, [sp, #4]
 800ebde:	000c      	movs	r4, r1
 800ebe0:	001e      	movs	r6, r3
 800ebe2:	2000      	movs	r0, #0
 800ebe4:	690d      	ldr	r5, [r1, #16]
 800ebe6:	3714      	adds	r7, #20
 800ebe8:	683b      	ldr	r3, [r7, #0]
 800ebea:	3001      	adds	r0, #1
 800ebec:	b299      	uxth	r1, r3
 800ebee:	4351      	muls	r1, r2
 800ebf0:	0c1b      	lsrs	r3, r3, #16
 800ebf2:	4353      	muls	r3, r2
 800ebf4:	1989      	adds	r1, r1, r6
 800ebf6:	0c0e      	lsrs	r6, r1, #16
 800ebf8:	199b      	adds	r3, r3, r6
 800ebfa:	0c1e      	lsrs	r6, r3, #16
 800ebfc:	b289      	uxth	r1, r1
 800ebfe:	041b      	lsls	r3, r3, #16
 800ec00:	185b      	adds	r3, r3, r1
 800ec02:	c708      	stmia	r7!, {r3}
 800ec04:	4285      	cmp	r5, r0
 800ec06:	dcef      	bgt.n	800ebe8 <__multadd+0x10>
 800ec08:	2e00      	cmp	r6, #0
 800ec0a:	d022      	beq.n	800ec52 <__multadd+0x7a>
 800ec0c:	68a3      	ldr	r3, [r4, #8]
 800ec0e:	42ab      	cmp	r3, r5
 800ec10:	dc19      	bgt.n	800ec46 <__multadd+0x6e>
 800ec12:	6861      	ldr	r1, [r4, #4]
 800ec14:	9801      	ldr	r0, [sp, #4]
 800ec16:	3101      	adds	r1, #1
 800ec18:	f7ff ff76 	bl	800eb08 <_Balloc>
 800ec1c:	1e07      	subs	r7, r0, #0
 800ec1e:	d105      	bne.n	800ec2c <__multadd+0x54>
 800ec20:	003a      	movs	r2, r7
 800ec22:	21ba      	movs	r1, #186	@ 0xba
 800ec24:	4b0c      	ldr	r3, [pc, #48]	@ (800ec58 <__multadd+0x80>)
 800ec26:	480d      	ldr	r0, [pc, #52]	@ (800ec5c <__multadd+0x84>)
 800ec28:	f000 fdb2 	bl	800f790 <__assert_func>
 800ec2c:	0021      	movs	r1, r4
 800ec2e:	6922      	ldr	r2, [r4, #16]
 800ec30:	310c      	adds	r1, #12
 800ec32:	3202      	adds	r2, #2
 800ec34:	0092      	lsls	r2, r2, #2
 800ec36:	300c      	adds	r0, #12
 800ec38:	f000 fda0 	bl	800f77c <memcpy>
 800ec3c:	0021      	movs	r1, r4
 800ec3e:	9801      	ldr	r0, [sp, #4]
 800ec40:	f7ff ffa6 	bl	800eb90 <_Bfree>
 800ec44:	003c      	movs	r4, r7
 800ec46:	1d2b      	adds	r3, r5, #4
 800ec48:	009b      	lsls	r3, r3, #2
 800ec4a:	18e3      	adds	r3, r4, r3
 800ec4c:	3501      	adds	r5, #1
 800ec4e:	605e      	str	r6, [r3, #4]
 800ec50:	6125      	str	r5, [r4, #16]
 800ec52:	0020      	movs	r0, r4
 800ec54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ec56:	46c0      	nop			@ (mov r8, r8)
 800ec58:	0801b5a0 	.word	0x0801b5a0
 800ec5c:	0801b5b1 	.word	0x0801b5b1

0800ec60 <__hi0bits>:
 800ec60:	2280      	movs	r2, #128	@ 0x80
 800ec62:	0003      	movs	r3, r0
 800ec64:	0252      	lsls	r2, r2, #9
 800ec66:	2000      	movs	r0, #0
 800ec68:	4293      	cmp	r3, r2
 800ec6a:	d201      	bcs.n	800ec70 <__hi0bits+0x10>
 800ec6c:	041b      	lsls	r3, r3, #16
 800ec6e:	3010      	adds	r0, #16
 800ec70:	2280      	movs	r2, #128	@ 0x80
 800ec72:	0452      	lsls	r2, r2, #17
 800ec74:	4293      	cmp	r3, r2
 800ec76:	d201      	bcs.n	800ec7c <__hi0bits+0x1c>
 800ec78:	3008      	adds	r0, #8
 800ec7a:	021b      	lsls	r3, r3, #8
 800ec7c:	2280      	movs	r2, #128	@ 0x80
 800ec7e:	0552      	lsls	r2, r2, #21
 800ec80:	4293      	cmp	r3, r2
 800ec82:	d201      	bcs.n	800ec88 <__hi0bits+0x28>
 800ec84:	3004      	adds	r0, #4
 800ec86:	011b      	lsls	r3, r3, #4
 800ec88:	2280      	movs	r2, #128	@ 0x80
 800ec8a:	05d2      	lsls	r2, r2, #23
 800ec8c:	4293      	cmp	r3, r2
 800ec8e:	d201      	bcs.n	800ec94 <__hi0bits+0x34>
 800ec90:	3002      	adds	r0, #2
 800ec92:	009b      	lsls	r3, r3, #2
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	db03      	blt.n	800eca0 <__hi0bits+0x40>
 800ec98:	3001      	adds	r0, #1
 800ec9a:	4213      	tst	r3, r2
 800ec9c:	d100      	bne.n	800eca0 <__hi0bits+0x40>
 800ec9e:	2020      	movs	r0, #32
 800eca0:	4770      	bx	lr

0800eca2 <__lo0bits>:
 800eca2:	6803      	ldr	r3, [r0, #0]
 800eca4:	0001      	movs	r1, r0
 800eca6:	2207      	movs	r2, #7
 800eca8:	0018      	movs	r0, r3
 800ecaa:	4010      	ands	r0, r2
 800ecac:	4213      	tst	r3, r2
 800ecae:	d00d      	beq.n	800eccc <__lo0bits+0x2a>
 800ecb0:	3a06      	subs	r2, #6
 800ecb2:	2000      	movs	r0, #0
 800ecb4:	4213      	tst	r3, r2
 800ecb6:	d105      	bne.n	800ecc4 <__lo0bits+0x22>
 800ecb8:	3002      	adds	r0, #2
 800ecba:	4203      	tst	r3, r0
 800ecbc:	d003      	beq.n	800ecc6 <__lo0bits+0x24>
 800ecbe:	40d3      	lsrs	r3, r2
 800ecc0:	0010      	movs	r0, r2
 800ecc2:	600b      	str	r3, [r1, #0]
 800ecc4:	4770      	bx	lr
 800ecc6:	089b      	lsrs	r3, r3, #2
 800ecc8:	600b      	str	r3, [r1, #0]
 800ecca:	e7fb      	b.n	800ecc4 <__lo0bits+0x22>
 800eccc:	b29a      	uxth	r2, r3
 800ecce:	2a00      	cmp	r2, #0
 800ecd0:	d101      	bne.n	800ecd6 <__lo0bits+0x34>
 800ecd2:	2010      	movs	r0, #16
 800ecd4:	0c1b      	lsrs	r3, r3, #16
 800ecd6:	b2da      	uxtb	r2, r3
 800ecd8:	2a00      	cmp	r2, #0
 800ecda:	d101      	bne.n	800ece0 <__lo0bits+0x3e>
 800ecdc:	3008      	adds	r0, #8
 800ecde:	0a1b      	lsrs	r3, r3, #8
 800ece0:	071a      	lsls	r2, r3, #28
 800ece2:	d101      	bne.n	800ece8 <__lo0bits+0x46>
 800ece4:	3004      	adds	r0, #4
 800ece6:	091b      	lsrs	r3, r3, #4
 800ece8:	079a      	lsls	r2, r3, #30
 800ecea:	d101      	bne.n	800ecf0 <__lo0bits+0x4e>
 800ecec:	3002      	adds	r0, #2
 800ecee:	089b      	lsrs	r3, r3, #2
 800ecf0:	07da      	lsls	r2, r3, #31
 800ecf2:	d4e9      	bmi.n	800ecc8 <__lo0bits+0x26>
 800ecf4:	3001      	adds	r0, #1
 800ecf6:	085b      	lsrs	r3, r3, #1
 800ecf8:	d1e6      	bne.n	800ecc8 <__lo0bits+0x26>
 800ecfa:	2020      	movs	r0, #32
 800ecfc:	e7e2      	b.n	800ecc4 <__lo0bits+0x22>
	...

0800ed00 <__i2b>:
 800ed00:	b510      	push	{r4, lr}
 800ed02:	000c      	movs	r4, r1
 800ed04:	2101      	movs	r1, #1
 800ed06:	f7ff feff 	bl	800eb08 <_Balloc>
 800ed0a:	2800      	cmp	r0, #0
 800ed0c:	d107      	bne.n	800ed1e <__i2b+0x1e>
 800ed0e:	2146      	movs	r1, #70	@ 0x46
 800ed10:	4c05      	ldr	r4, [pc, #20]	@ (800ed28 <__i2b+0x28>)
 800ed12:	0002      	movs	r2, r0
 800ed14:	4b05      	ldr	r3, [pc, #20]	@ (800ed2c <__i2b+0x2c>)
 800ed16:	0020      	movs	r0, r4
 800ed18:	31ff      	adds	r1, #255	@ 0xff
 800ed1a:	f000 fd39 	bl	800f790 <__assert_func>
 800ed1e:	2301      	movs	r3, #1
 800ed20:	6144      	str	r4, [r0, #20]
 800ed22:	6103      	str	r3, [r0, #16]
 800ed24:	bd10      	pop	{r4, pc}
 800ed26:	46c0      	nop			@ (mov r8, r8)
 800ed28:	0801b5b1 	.word	0x0801b5b1
 800ed2c:	0801b5a0 	.word	0x0801b5a0

0800ed30 <__multiply>:
 800ed30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed32:	0014      	movs	r4, r2
 800ed34:	690a      	ldr	r2, [r1, #16]
 800ed36:	6923      	ldr	r3, [r4, #16]
 800ed38:	000d      	movs	r5, r1
 800ed3a:	b08b      	sub	sp, #44	@ 0x2c
 800ed3c:	429a      	cmp	r2, r3
 800ed3e:	db02      	blt.n	800ed46 <__multiply+0x16>
 800ed40:	0023      	movs	r3, r4
 800ed42:	000c      	movs	r4, r1
 800ed44:	001d      	movs	r5, r3
 800ed46:	6927      	ldr	r7, [r4, #16]
 800ed48:	692e      	ldr	r6, [r5, #16]
 800ed4a:	6861      	ldr	r1, [r4, #4]
 800ed4c:	19bb      	adds	r3, r7, r6
 800ed4e:	9303      	str	r3, [sp, #12]
 800ed50:	68a3      	ldr	r3, [r4, #8]
 800ed52:	19ba      	adds	r2, r7, r6
 800ed54:	4293      	cmp	r3, r2
 800ed56:	da00      	bge.n	800ed5a <__multiply+0x2a>
 800ed58:	3101      	adds	r1, #1
 800ed5a:	f7ff fed5 	bl	800eb08 <_Balloc>
 800ed5e:	9002      	str	r0, [sp, #8]
 800ed60:	2800      	cmp	r0, #0
 800ed62:	d106      	bne.n	800ed72 <__multiply+0x42>
 800ed64:	21b1      	movs	r1, #177	@ 0xb1
 800ed66:	4b49      	ldr	r3, [pc, #292]	@ (800ee8c <__multiply+0x15c>)
 800ed68:	4849      	ldr	r0, [pc, #292]	@ (800ee90 <__multiply+0x160>)
 800ed6a:	9a02      	ldr	r2, [sp, #8]
 800ed6c:	0049      	lsls	r1, r1, #1
 800ed6e:	f000 fd0f 	bl	800f790 <__assert_func>
 800ed72:	9b02      	ldr	r3, [sp, #8]
 800ed74:	2200      	movs	r2, #0
 800ed76:	3314      	adds	r3, #20
 800ed78:	469c      	mov	ip, r3
 800ed7a:	19bb      	adds	r3, r7, r6
 800ed7c:	009b      	lsls	r3, r3, #2
 800ed7e:	4463      	add	r3, ip
 800ed80:	9304      	str	r3, [sp, #16]
 800ed82:	4663      	mov	r3, ip
 800ed84:	9904      	ldr	r1, [sp, #16]
 800ed86:	428b      	cmp	r3, r1
 800ed88:	d32a      	bcc.n	800ede0 <__multiply+0xb0>
 800ed8a:	0023      	movs	r3, r4
 800ed8c:	00bf      	lsls	r7, r7, #2
 800ed8e:	3314      	adds	r3, #20
 800ed90:	3514      	adds	r5, #20
 800ed92:	9308      	str	r3, [sp, #32]
 800ed94:	00b6      	lsls	r6, r6, #2
 800ed96:	19db      	adds	r3, r3, r7
 800ed98:	9305      	str	r3, [sp, #20]
 800ed9a:	19ab      	adds	r3, r5, r6
 800ed9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed9e:	2304      	movs	r3, #4
 800eda0:	9306      	str	r3, [sp, #24]
 800eda2:	0023      	movs	r3, r4
 800eda4:	9a05      	ldr	r2, [sp, #20]
 800eda6:	3315      	adds	r3, #21
 800eda8:	9501      	str	r5, [sp, #4]
 800edaa:	429a      	cmp	r2, r3
 800edac:	d305      	bcc.n	800edba <__multiply+0x8a>
 800edae:	1b13      	subs	r3, r2, r4
 800edb0:	3b15      	subs	r3, #21
 800edb2:	089b      	lsrs	r3, r3, #2
 800edb4:	3301      	adds	r3, #1
 800edb6:	009b      	lsls	r3, r3, #2
 800edb8:	9306      	str	r3, [sp, #24]
 800edba:	9b01      	ldr	r3, [sp, #4]
 800edbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800edbe:	4293      	cmp	r3, r2
 800edc0:	d310      	bcc.n	800ede4 <__multiply+0xb4>
 800edc2:	9b03      	ldr	r3, [sp, #12]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	dd05      	ble.n	800edd4 <__multiply+0xa4>
 800edc8:	9b04      	ldr	r3, [sp, #16]
 800edca:	3b04      	subs	r3, #4
 800edcc:	9304      	str	r3, [sp, #16]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d056      	beq.n	800ee82 <__multiply+0x152>
 800edd4:	9b02      	ldr	r3, [sp, #8]
 800edd6:	9a03      	ldr	r2, [sp, #12]
 800edd8:	0018      	movs	r0, r3
 800edda:	611a      	str	r2, [r3, #16]
 800eddc:	b00b      	add	sp, #44	@ 0x2c
 800edde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ede0:	c304      	stmia	r3!, {r2}
 800ede2:	e7cf      	b.n	800ed84 <__multiply+0x54>
 800ede4:	9b01      	ldr	r3, [sp, #4]
 800ede6:	6818      	ldr	r0, [r3, #0]
 800ede8:	b280      	uxth	r0, r0
 800edea:	2800      	cmp	r0, #0
 800edec:	d01e      	beq.n	800ee2c <__multiply+0xfc>
 800edee:	4667      	mov	r7, ip
 800edf0:	2500      	movs	r5, #0
 800edf2:	9e08      	ldr	r6, [sp, #32]
 800edf4:	ce02      	ldmia	r6!, {r1}
 800edf6:	683b      	ldr	r3, [r7, #0]
 800edf8:	9307      	str	r3, [sp, #28]
 800edfa:	b28b      	uxth	r3, r1
 800edfc:	4343      	muls	r3, r0
 800edfe:	001a      	movs	r2, r3
 800ee00:	466b      	mov	r3, sp
 800ee02:	0c09      	lsrs	r1, r1, #16
 800ee04:	8b9b      	ldrh	r3, [r3, #28]
 800ee06:	4341      	muls	r1, r0
 800ee08:	18d3      	adds	r3, r2, r3
 800ee0a:	9a07      	ldr	r2, [sp, #28]
 800ee0c:	195b      	adds	r3, r3, r5
 800ee0e:	0c12      	lsrs	r2, r2, #16
 800ee10:	1889      	adds	r1, r1, r2
 800ee12:	0c1a      	lsrs	r2, r3, #16
 800ee14:	188a      	adds	r2, r1, r2
 800ee16:	b29b      	uxth	r3, r3
 800ee18:	0c15      	lsrs	r5, r2, #16
 800ee1a:	0412      	lsls	r2, r2, #16
 800ee1c:	431a      	orrs	r2, r3
 800ee1e:	9b05      	ldr	r3, [sp, #20]
 800ee20:	c704      	stmia	r7!, {r2}
 800ee22:	42b3      	cmp	r3, r6
 800ee24:	d8e6      	bhi.n	800edf4 <__multiply+0xc4>
 800ee26:	4663      	mov	r3, ip
 800ee28:	9a06      	ldr	r2, [sp, #24]
 800ee2a:	509d      	str	r5, [r3, r2]
 800ee2c:	9b01      	ldr	r3, [sp, #4]
 800ee2e:	6818      	ldr	r0, [r3, #0]
 800ee30:	0c00      	lsrs	r0, r0, #16
 800ee32:	d020      	beq.n	800ee76 <__multiply+0x146>
 800ee34:	4663      	mov	r3, ip
 800ee36:	0025      	movs	r5, r4
 800ee38:	4661      	mov	r1, ip
 800ee3a:	2700      	movs	r7, #0
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	3514      	adds	r5, #20
 800ee40:	682a      	ldr	r2, [r5, #0]
 800ee42:	680e      	ldr	r6, [r1, #0]
 800ee44:	b292      	uxth	r2, r2
 800ee46:	4342      	muls	r2, r0
 800ee48:	0c36      	lsrs	r6, r6, #16
 800ee4a:	1992      	adds	r2, r2, r6
 800ee4c:	19d2      	adds	r2, r2, r7
 800ee4e:	0416      	lsls	r6, r2, #16
 800ee50:	b29b      	uxth	r3, r3
 800ee52:	431e      	orrs	r6, r3
 800ee54:	600e      	str	r6, [r1, #0]
 800ee56:	cd40      	ldmia	r5!, {r6}
 800ee58:	684b      	ldr	r3, [r1, #4]
 800ee5a:	0c36      	lsrs	r6, r6, #16
 800ee5c:	4346      	muls	r6, r0
 800ee5e:	b29b      	uxth	r3, r3
 800ee60:	0c12      	lsrs	r2, r2, #16
 800ee62:	18f3      	adds	r3, r6, r3
 800ee64:	189b      	adds	r3, r3, r2
 800ee66:	9a05      	ldr	r2, [sp, #20]
 800ee68:	0c1f      	lsrs	r7, r3, #16
 800ee6a:	3104      	adds	r1, #4
 800ee6c:	42aa      	cmp	r2, r5
 800ee6e:	d8e7      	bhi.n	800ee40 <__multiply+0x110>
 800ee70:	4662      	mov	r2, ip
 800ee72:	9906      	ldr	r1, [sp, #24]
 800ee74:	5053      	str	r3, [r2, r1]
 800ee76:	9b01      	ldr	r3, [sp, #4]
 800ee78:	3304      	adds	r3, #4
 800ee7a:	9301      	str	r3, [sp, #4]
 800ee7c:	2304      	movs	r3, #4
 800ee7e:	449c      	add	ip, r3
 800ee80:	e79b      	b.n	800edba <__multiply+0x8a>
 800ee82:	9b03      	ldr	r3, [sp, #12]
 800ee84:	3b01      	subs	r3, #1
 800ee86:	9303      	str	r3, [sp, #12]
 800ee88:	e79b      	b.n	800edc2 <__multiply+0x92>
 800ee8a:	46c0      	nop			@ (mov r8, r8)
 800ee8c:	0801b5a0 	.word	0x0801b5a0
 800ee90:	0801b5b1 	.word	0x0801b5b1

0800ee94 <__pow5mult>:
 800ee94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee96:	2303      	movs	r3, #3
 800ee98:	0015      	movs	r5, r2
 800ee9a:	0007      	movs	r7, r0
 800ee9c:	000e      	movs	r6, r1
 800ee9e:	401a      	ands	r2, r3
 800eea0:	421d      	tst	r5, r3
 800eea2:	d008      	beq.n	800eeb6 <__pow5mult+0x22>
 800eea4:	4925      	ldr	r1, [pc, #148]	@ (800ef3c <__pow5mult+0xa8>)
 800eea6:	3a01      	subs	r2, #1
 800eea8:	0092      	lsls	r2, r2, #2
 800eeaa:	5852      	ldr	r2, [r2, r1]
 800eeac:	2300      	movs	r3, #0
 800eeae:	0031      	movs	r1, r6
 800eeb0:	f7ff fe92 	bl	800ebd8 <__multadd>
 800eeb4:	0006      	movs	r6, r0
 800eeb6:	10ad      	asrs	r5, r5, #2
 800eeb8:	d03d      	beq.n	800ef36 <__pow5mult+0xa2>
 800eeba:	69fc      	ldr	r4, [r7, #28]
 800eebc:	2c00      	cmp	r4, #0
 800eebe:	d10f      	bne.n	800eee0 <__pow5mult+0x4c>
 800eec0:	2010      	movs	r0, #16
 800eec2:	f7fe f85d 	bl	800cf80 <malloc>
 800eec6:	1e02      	subs	r2, r0, #0
 800eec8:	61f8      	str	r0, [r7, #28]
 800eeca:	d105      	bne.n	800eed8 <__pow5mult+0x44>
 800eecc:	21b4      	movs	r1, #180	@ 0xb4
 800eece:	4b1c      	ldr	r3, [pc, #112]	@ (800ef40 <__pow5mult+0xac>)
 800eed0:	481c      	ldr	r0, [pc, #112]	@ (800ef44 <__pow5mult+0xb0>)
 800eed2:	31ff      	adds	r1, #255	@ 0xff
 800eed4:	f000 fc5c 	bl	800f790 <__assert_func>
 800eed8:	6044      	str	r4, [r0, #4]
 800eeda:	6084      	str	r4, [r0, #8]
 800eedc:	6004      	str	r4, [r0, #0]
 800eede:	60c4      	str	r4, [r0, #12]
 800eee0:	69fb      	ldr	r3, [r7, #28]
 800eee2:	689c      	ldr	r4, [r3, #8]
 800eee4:	9301      	str	r3, [sp, #4]
 800eee6:	2c00      	cmp	r4, #0
 800eee8:	d108      	bne.n	800eefc <__pow5mult+0x68>
 800eeea:	0038      	movs	r0, r7
 800eeec:	4916      	ldr	r1, [pc, #88]	@ (800ef48 <__pow5mult+0xb4>)
 800eeee:	f7ff ff07 	bl	800ed00 <__i2b>
 800eef2:	9b01      	ldr	r3, [sp, #4]
 800eef4:	0004      	movs	r4, r0
 800eef6:	6098      	str	r0, [r3, #8]
 800eef8:	2300      	movs	r3, #0
 800eefa:	6003      	str	r3, [r0, #0]
 800eefc:	2301      	movs	r3, #1
 800eefe:	421d      	tst	r5, r3
 800ef00:	d00a      	beq.n	800ef18 <__pow5mult+0x84>
 800ef02:	0031      	movs	r1, r6
 800ef04:	0022      	movs	r2, r4
 800ef06:	0038      	movs	r0, r7
 800ef08:	f7ff ff12 	bl	800ed30 <__multiply>
 800ef0c:	0031      	movs	r1, r6
 800ef0e:	9001      	str	r0, [sp, #4]
 800ef10:	0038      	movs	r0, r7
 800ef12:	f7ff fe3d 	bl	800eb90 <_Bfree>
 800ef16:	9e01      	ldr	r6, [sp, #4]
 800ef18:	106d      	asrs	r5, r5, #1
 800ef1a:	d00c      	beq.n	800ef36 <__pow5mult+0xa2>
 800ef1c:	6820      	ldr	r0, [r4, #0]
 800ef1e:	2800      	cmp	r0, #0
 800ef20:	d107      	bne.n	800ef32 <__pow5mult+0x9e>
 800ef22:	0022      	movs	r2, r4
 800ef24:	0021      	movs	r1, r4
 800ef26:	0038      	movs	r0, r7
 800ef28:	f7ff ff02 	bl	800ed30 <__multiply>
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	6020      	str	r0, [r4, #0]
 800ef30:	6003      	str	r3, [r0, #0]
 800ef32:	0004      	movs	r4, r0
 800ef34:	e7e2      	b.n	800eefc <__pow5mult+0x68>
 800ef36:	0030      	movs	r0, r6
 800ef38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ef3a:	46c0      	nop			@ (mov r8, r8)
 800ef3c:	0801b60c 	.word	0x0801b60c
 800ef40:	0801b531 	.word	0x0801b531
 800ef44:	0801b5b1 	.word	0x0801b5b1
 800ef48:	00000271 	.word	0x00000271

0800ef4c <__lshift>:
 800ef4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef4e:	000c      	movs	r4, r1
 800ef50:	0016      	movs	r6, r2
 800ef52:	6923      	ldr	r3, [r4, #16]
 800ef54:	1157      	asrs	r7, r2, #5
 800ef56:	b085      	sub	sp, #20
 800ef58:	18fb      	adds	r3, r7, r3
 800ef5a:	9301      	str	r3, [sp, #4]
 800ef5c:	3301      	adds	r3, #1
 800ef5e:	9300      	str	r3, [sp, #0]
 800ef60:	6849      	ldr	r1, [r1, #4]
 800ef62:	68a3      	ldr	r3, [r4, #8]
 800ef64:	9002      	str	r0, [sp, #8]
 800ef66:	9a00      	ldr	r2, [sp, #0]
 800ef68:	4293      	cmp	r3, r2
 800ef6a:	db10      	blt.n	800ef8e <__lshift+0x42>
 800ef6c:	9802      	ldr	r0, [sp, #8]
 800ef6e:	f7ff fdcb 	bl	800eb08 <_Balloc>
 800ef72:	2300      	movs	r3, #0
 800ef74:	0001      	movs	r1, r0
 800ef76:	0005      	movs	r5, r0
 800ef78:	001a      	movs	r2, r3
 800ef7a:	3114      	adds	r1, #20
 800ef7c:	4298      	cmp	r0, r3
 800ef7e:	d10c      	bne.n	800ef9a <__lshift+0x4e>
 800ef80:	21ef      	movs	r1, #239	@ 0xef
 800ef82:	002a      	movs	r2, r5
 800ef84:	4b25      	ldr	r3, [pc, #148]	@ (800f01c <__lshift+0xd0>)
 800ef86:	4826      	ldr	r0, [pc, #152]	@ (800f020 <__lshift+0xd4>)
 800ef88:	0049      	lsls	r1, r1, #1
 800ef8a:	f000 fc01 	bl	800f790 <__assert_func>
 800ef8e:	3101      	adds	r1, #1
 800ef90:	005b      	lsls	r3, r3, #1
 800ef92:	e7e8      	b.n	800ef66 <__lshift+0x1a>
 800ef94:	0098      	lsls	r0, r3, #2
 800ef96:	500a      	str	r2, [r1, r0]
 800ef98:	3301      	adds	r3, #1
 800ef9a:	42bb      	cmp	r3, r7
 800ef9c:	dbfa      	blt.n	800ef94 <__lshift+0x48>
 800ef9e:	43fb      	mvns	r3, r7
 800efa0:	17db      	asrs	r3, r3, #31
 800efa2:	401f      	ands	r7, r3
 800efa4:	00bf      	lsls	r7, r7, #2
 800efa6:	0023      	movs	r3, r4
 800efa8:	201f      	movs	r0, #31
 800efaa:	19c9      	adds	r1, r1, r7
 800efac:	0037      	movs	r7, r6
 800efae:	6922      	ldr	r2, [r4, #16]
 800efb0:	3314      	adds	r3, #20
 800efb2:	0092      	lsls	r2, r2, #2
 800efb4:	189a      	adds	r2, r3, r2
 800efb6:	4007      	ands	r7, r0
 800efb8:	4206      	tst	r6, r0
 800efba:	d029      	beq.n	800f010 <__lshift+0xc4>
 800efbc:	3001      	adds	r0, #1
 800efbe:	1bc0      	subs	r0, r0, r7
 800efc0:	9003      	str	r0, [sp, #12]
 800efc2:	468c      	mov	ip, r1
 800efc4:	2000      	movs	r0, #0
 800efc6:	681e      	ldr	r6, [r3, #0]
 800efc8:	40be      	lsls	r6, r7
 800efca:	4306      	orrs	r6, r0
 800efcc:	4660      	mov	r0, ip
 800efce:	c040      	stmia	r0!, {r6}
 800efd0:	4684      	mov	ip, r0
 800efd2:	9e03      	ldr	r6, [sp, #12]
 800efd4:	cb01      	ldmia	r3!, {r0}
 800efd6:	40f0      	lsrs	r0, r6
 800efd8:	429a      	cmp	r2, r3
 800efda:	d8f4      	bhi.n	800efc6 <__lshift+0x7a>
 800efdc:	0026      	movs	r6, r4
 800efde:	3615      	adds	r6, #21
 800efe0:	2304      	movs	r3, #4
 800efe2:	42b2      	cmp	r2, r6
 800efe4:	d304      	bcc.n	800eff0 <__lshift+0xa4>
 800efe6:	1b13      	subs	r3, r2, r4
 800efe8:	3b15      	subs	r3, #21
 800efea:	089b      	lsrs	r3, r3, #2
 800efec:	3301      	adds	r3, #1
 800efee:	009b      	lsls	r3, r3, #2
 800eff0:	50c8      	str	r0, [r1, r3]
 800eff2:	2800      	cmp	r0, #0
 800eff4:	d002      	beq.n	800effc <__lshift+0xb0>
 800eff6:	9b01      	ldr	r3, [sp, #4]
 800eff8:	3302      	adds	r3, #2
 800effa:	9300      	str	r3, [sp, #0]
 800effc:	9b00      	ldr	r3, [sp, #0]
 800effe:	9802      	ldr	r0, [sp, #8]
 800f000:	3b01      	subs	r3, #1
 800f002:	0021      	movs	r1, r4
 800f004:	612b      	str	r3, [r5, #16]
 800f006:	f7ff fdc3 	bl	800eb90 <_Bfree>
 800f00a:	0028      	movs	r0, r5
 800f00c:	b005      	add	sp, #20
 800f00e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f010:	cb01      	ldmia	r3!, {r0}
 800f012:	c101      	stmia	r1!, {r0}
 800f014:	429a      	cmp	r2, r3
 800f016:	d8fb      	bhi.n	800f010 <__lshift+0xc4>
 800f018:	e7f0      	b.n	800effc <__lshift+0xb0>
 800f01a:	46c0      	nop			@ (mov r8, r8)
 800f01c:	0801b5a0 	.word	0x0801b5a0
 800f020:	0801b5b1 	.word	0x0801b5b1

0800f024 <__mcmp>:
 800f024:	b530      	push	{r4, r5, lr}
 800f026:	690b      	ldr	r3, [r1, #16]
 800f028:	6904      	ldr	r4, [r0, #16]
 800f02a:	0002      	movs	r2, r0
 800f02c:	1ae0      	subs	r0, r4, r3
 800f02e:	429c      	cmp	r4, r3
 800f030:	d10f      	bne.n	800f052 <__mcmp+0x2e>
 800f032:	3214      	adds	r2, #20
 800f034:	009b      	lsls	r3, r3, #2
 800f036:	3114      	adds	r1, #20
 800f038:	0014      	movs	r4, r2
 800f03a:	18c9      	adds	r1, r1, r3
 800f03c:	18d2      	adds	r2, r2, r3
 800f03e:	3a04      	subs	r2, #4
 800f040:	3904      	subs	r1, #4
 800f042:	6815      	ldr	r5, [r2, #0]
 800f044:	680b      	ldr	r3, [r1, #0]
 800f046:	429d      	cmp	r5, r3
 800f048:	d004      	beq.n	800f054 <__mcmp+0x30>
 800f04a:	2001      	movs	r0, #1
 800f04c:	429d      	cmp	r5, r3
 800f04e:	d200      	bcs.n	800f052 <__mcmp+0x2e>
 800f050:	3802      	subs	r0, #2
 800f052:	bd30      	pop	{r4, r5, pc}
 800f054:	4294      	cmp	r4, r2
 800f056:	d3f2      	bcc.n	800f03e <__mcmp+0x1a>
 800f058:	e7fb      	b.n	800f052 <__mcmp+0x2e>
	...

0800f05c <__mdiff>:
 800f05c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f05e:	000c      	movs	r4, r1
 800f060:	b087      	sub	sp, #28
 800f062:	9000      	str	r0, [sp, #0]
 800f064:	0011      	movs	r1, r2
 800f066:	0020      	movs	r0, r4
 800f068:	0017      	movs	r7, r2
 800f06a:	f7ff ffdb 	bl	800f024 <__mcmp>
 800f06e:	1e05      	subs	r5, r0, #0
 800f070:	d110      	bne.n	800f094 <__mdiff+0x38>
 800f072:	0001      	movs	r1, r0
 800f074:	9800      	ldr	r0, [sp, #0]
 800f076:	f7ff fd47 	bl	800eb08 <_Balloc>
 800f07a:	1e02      	subs	r2, r0, #0
 800f07c:	d104      	bne.n	800f088 <__mdiff+0x2c>
 800f07e:	4b40      	ldr	r3, [pc, #256]	@ (800f180 <__mdiff+0x124>)
 800f080:	4840      	ldr	r0, [pc, #256]	@ (800f184 <__mdiff+0x128>)
 800f082:	4941      	ldr	r1, [pc, #260]	@ (800f188 <__mdiff+0x12c>)
 800f084:	f000 fb84 	bl	800f790 <__assert_func>
 800f088:	2301      	movs	r3, #1
 800f08a:	6145      	str	r5, [r0, #20]
 800f08c:	6103      	str	r3, [r0, #16]
 800f08e:	0010      	movs	r0, r2
 800f090:	b007      	add	sp, #28
 800f092:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f094:	2600      	movs	r6, #0
 800f096:	42b0      	cmp	r0, r6
 800f098:	da03      	bge.n	800f0a2 <__mdiff+0x46>
 800f09a:	0023      	movs	r3, r4
 800f09c:	003c      	movs	r4, r7
 800f09e:	001f      	movs	r7, r3
 800f0a0:	3601      	adds	r6, #1
 800f0a2:	6861      	ldr	r1, [r4, #4]
 800f0a4:	9800      	ldr	r0, [sp, #0]
 800f0a6:	f7ff fd2f 	bl	800eb08 <_Balloc>
 800f0aa:	1e02      	subs	r2, r0, #0
 800f0ac:	d103      	bne.n	800f0b6 <__mdiff+0x5a>
 800f0ae:	4b34      	ldr	r3, [pc, #208]	@ (800f180 <__mdiff+0x124>)
 800f0b0:	4834      	ldr	r0, [pc, #208]	@ (800f184 <__mdiff+0x128>)
 800f0b2:	4936      	ldr	r1, [pc, #216]	@ (800f18c <__mdiff+0x130>)
 800f0b4:	e7e6      	b.n	800f084 <__mdiff+0x28>
 800f0b6:	6923      	ldr	r3, [r4, #16]
 800f0b8:	3414      	adds	r4, #20
 800f0ba:	9300      	str	r3, [sp, #0]
 800f0bc:	009b      	lsls	r3, r3, #2
 800f0be:	18e3      	adds	r3, r4, r3
 800f0c0:	0021      	movs	r1, r4
 800f0c2:	9401      	str	r4, [sp, #4]
 800f0c4:	003c      	movs	r4, r7
 800f0c6:	9302      	str	r3, [sp, #8]
 800f0c8:	693b      	ldr	r3, [r7, #16]
 800f0ca:	3414      	adds	r4, #20
 800f0cc:	009b      	lsls	r3, r3, #2
 800f0ce:	18e3      	adds	r3, r4, r3
 800f0d0:	9303      	str	r3, [sp, #12]
 800f0d2:	0003      	movs	r3, r0
 800f0d4:	60c6      	str	r6, [r0, #12]
 800f0d6:	468c      	mov	ip, r1
 800f0d8:	2000      	movs	r0, #0
 800f0da:	3314      	adds	r3, #20
 800f0dc:	9304      	str	r3, [sp, #16]
 800f0de:	9305      	str	r3, [sp, #20]
 800f0e0:	4663      	mov	r3, ip
 800f0e2:	cb20      	ldmia	r3!, {r5}
 800f0e4:	b2a9      	uxth	r1, r5
 800f0e6:	000e      	movs	r6, r1
 800f0e8:	469c      	mov	ip, r3
 800f0ea:	cc08      	ldmia	r4!, {r3}
 800f0ec:	0c2d      	lsrs	r5, r5, #16
 800f0ee:	b299      	uxth	r1, r3
 800f0f0:	1a71      	subs	r1, r6, r1
 800f0f2:	1809      	adds	r1, r1, r0
 800f0f4:	0c1b      	lsrs	r3, r3, #16
 800f0f6:	1408      	asrs	r0, r1, #16
 800f0f8:	1aeb      	subs	r3, r5, r3
 800f0fa:	181b      	adds	r3, r3, r0
 800f0fc:	1418      	asrs	r0, r3, #16
 800f0fe:	b289      	uxth	r1, r1
 800f100:	041b      	lsls	r3, r3, #16
 800f102:	4319      	orrs	r1, r3
 800f104:	9b05      	ldr	r3, [sp, #20]
 800f106:	c302      	stmia	r3!, {r1}
 800f108:	9305      	str	r3, [sp, #20]
 800f10a:	9b03      	ldr	r3, [sp, #12]
 800f10c:	42a3      	cmp	r3, r4
 800f10e:	d8e7      	bhi.n	800f0e0 <__mdiff+0x84>
 800f110:	0039      	movs	r1, r7
 800f112:	9c03      	ldr	r4, [sp, #12]
 800f114:	3115      	adds	r1, #21
 800f116:	2304      	movs	r3, #4
 800f118:	428c      	cmp	r4, r1
 800f11a:	d304      	bcc.n	800f126 <__mdiff+0xca>
 800f11c:	1be3      	subs	r3, r4, r7
 800f11e:	3b15      	subs	r3, #21
 800f120:	089b      	lsrs	r3, r3, #2
 800f122:	3301      	adds	r3, #1
 800f124:	009b      	lsls	r3, r3, #2
 800f126:	9901      	ldr	r1, [sp, #4]
 800f128:	18cd      	adds	r5, r1, r3
 800f12a:	9904      	ldr	r1, [sp, #16]
 800f12c:	002e      	movs	r6, r5
 800f12e:	18cb      	adds	r3, r1, r3
 800f130:	001f      	movs	r7, r3
 800f132:	9902      	ldr	r1, [sp, #8]
 800f134:	428e      	cmp	r6, r1
 800f136:	d311      	bcc.n	800f15c <__mdiff+0x100>
 800f138:	9c02      	ldr	r4, [sp, #8]
 800f13a:	1ee9      	subs	r1, r5, #3
 800f13c:	2000      	movs	r0, #0
 800f13e:	428c      	cmp	r4, r1
 800f140:	d304      	bcc.n	800f14c <__mdiff+0xf0>
 800f142:	0021      	movs	r1, r4
 800f144:	3103      	adds	r1, #3
 800f146:	1b49      	subs	r1, r1, r5
 800f148:	0889      	lsrs	r1, r1, #2
 800f14a:	0088      	lsls	r0, r1, #2
 800f14c:	181b      	adds	r3, r3, r0
 800f14e:	3b04      	subs	r3, #4
 800f150:	6819      	ldr	r1, [r3, #0]
 800f152:	2900      	cmp	r1, #0
 800f154:	d010      	beq.n	800f178 <__mdiff+0x11c>
 800f156:	9b00      	ldr	r3, [sp, #0]
 800f158:	6113      	str	r3, [r2, #16]
 800f15a:	e798      	b.n	800f08e <__mdiff+0x32>
 800f15c:	4684      	mov	ip, r0
 800f15e:	ce02      	ldmia	r6!, {r1}
 800f160:	b288      	uxth	r0, r1
 800f162:	4460      	add	r0, ip
 800f164:	1400      	asrs	r0, r0, #16
 800f166:	0c0c      	lsrs	r4, r1, #16
 800f168:	1904      	adds	r4, r0, r4
 800f16a:	4461      	add	r1, ip
 800f16c:	1420      	asrs	r0, r4, #16
 800f16e:	b289      	uxth	r1, r1
 800f170:	0424      	lsls	r4, r4, #16
 800f172:	4321      	orrs	r1, r4
 800f174:	c702      	stmia	r7!, {r1}
 800f176:	e7dc      	b.n	800f132 <__mdiff+0xd6>
 800f178:	9900      	ldr	r1, [sp, #0]
 800f17a:	3901      	subs	r1, #1
 800f17c:	9100      	str	r1, [sp, #0]
 800f17e:	e7e6      	b.n	800f14e <__mdiff+0xf2>
 800f180:	0801b5a0 	.word	0x0801b5a0
 800f184:	0801b5b1 	.word	0x0801b5b1
 800f188:	00000237 	.word	0x00000237
 800f18c:	00000245 	.word	0x00000245

0800f190 <__d2b>:
 800f190:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f192:	2101      	movs	r1, #1
 800f194:	0016      	movs	r6, r2
 800f196:	001f      	movs	r7, r3
 800f198:	f7ff fcb6 	bl	800eb08 <_Balloc>
 800f19c:	1e04      	subs	r4, r0, #0
 800f19e:	d105      	bne.n	800f1ac <__d2b+0x1c>
 800f1a0:	0022      	movs	r2, r4
 800f1a2:	4b25      	ldr	r3, [pc, #148]	@ (800f238 <__d2b+0xa8>)
 800f1a4:	4825      	ldr	r0, [pc, #148]	@ (800f23c <__d2b+0xac>)
 800f1a6:	4926      	ldr	r1, [pc, #152]	@ (800f240 <__d2b+0xb0>)
 800f1a8:	f000 faf2 	bl	800f790 <__assert_func>
 800f1ac:	033b      	lsls	r3, r7, #12
 800f1ae:	007d      	lsls	r5, r7, #1
 800f1b0:	0b1b      	lsrs	r3, r3, #12
 800f1b2:	0d6d      	lsrs	r5, r5, #21
 800f1b4:	d002      	beq.n	800f1bc <__d2b+0x2c>
 800f1b6:	2280      	movs	r2, #128	@ 0x80
 800f1b8:	0352      	lsls	r2, r2, #13
 800f1ba:	4313      	orrs	r3, r2
 800f1bc:	9301      	str	r3, [sp, #4]
 800f1be:	2e00      	cmp	r6, #0
 800f1c0:	d025      	beq.n	800f20e <__d2b+0x7e>
 800f1c2:	4668      	mov	r0, sp
 800f1c4:	9600      	str	r6, [sp, #0]
 800f1c6:	f7ff fd6c 	bl	800eca2 <__lo0bits>
 800f1ca:	9b01      	ldr	r3, [sp, #4]
 800f1cc:	9900      	ldr	r1, [sp, #0]
 800f1ce:	2800      	cmp	r0, #0
 800f1d0:	d01b      	beq.n	800f20a <__d2b+0x7a>
 800f1d2:	2220      	movs	r2, #32
 800f1d4:	001e      	movs	r6, r3
 800f1d6:	1a12      	subs	r2, r2, r0
 800f1d8:	4096      	lsls	r6, r2
 800f1da:	0032      	movs	r2, r6
 800f1dc:	40c3      	lsrs	r3, r0
 800f1de:	430a      	orrs	r2, r1
 800f1e0:	6162      	str	r2, [r4, #20]
 800f1e2:	9301      	str	r3, [sp, #4]
 800f1e4:	9e01      	ldr	r6, [sp, #4]
 800f1e6:	61a6      	str	r6, [r4, #24]
 800f1e8:	1e73      	subs	r3, r6, #1
 800f1ea:	419e      	sbcs	r6, r3
 800f1ec:	3601      	adds	r6, #1
 800f1ee:	6126      	str	r6, [r4, #16]
 800f1f0:	2d00      	cmp	r5, #0
 800f1f2:	d014      	beq.n	800f21e <__d2b+0x8e>
 800f1f4:	2635      	movs	r6, #53	@ 0x35
 800f1f6:	4b13      	ldr	r3, [pc, #76]	@ (800f244 <__d2b+0xb4>)
 800f1f8:	18ed      	adds	r5, r5, r3
 800f1fa:	9b08      	ldr	r3, [sp, #32]
 800f1fc:	182d      	adds	r5, r5, r0
 800f1fe:	601d      	str	r5, [r3, #0]
 800f200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f202:	1a36      	subs	r6, r6, r0
 800f204:	601e      	str	r6, [r3, #0]
 800f206:	0020      	movs	r0, r4
 800f208:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f20a:	6161      	str	r1, [r4, #20]
 800f20c:	e7ea      	b.n	800f1e4 <__d2b+0x54>
 800f20e:	a801      	add	r0, sp, #4
 800f210:	f7ff fd47 	bl	800eca2 <__lo0bits>
 800f214:	9b01      	ldr	r3, [sp, #4]
 800f216:	2601      	movs	r6, #1
 800f218:	6163      	str	r3, [r4, #20]
 800f21a:	3020      	adds	r0, #32
 800f21c:	e7e7      	b.n	800f1ee <__d2b+0x5e>
 800f21e:	4b0a      	ldr	r3, [pc, #40]	@ (800f248 <__d2b+0xb8>)
 800f220:	18c0      	adds	r0, r0, r3
 800f222:	9b08      	ldr	r3, [sp, #32]
 800f224:	6018      	str	r0, [r3, #0]
 800f226:	4b09      	ldr	r3, [pc, #36]	@ (800f24c <__d2b+0xbc>)
 800f228:	18f3      	adds	r3, r6, r3
 800f22a:	009b      	lsls	r3, r3, #2
 800f22c:	18e3      	adds	r3, r4, r3
 800f22e:	6958      	ldr	r0, [r3, #20]
 800f230:	f7ff fd16 	bl	800ec60 <__hi0bits>
 800f234:	0176      	lsls	r6, r6, #5
 800f236:	e7e3      	b.n	800f200 <__d2b+0x70>
 800f238:	0801b5a0 	.word	0x0801b5a0
 800f23c:	0801b5b1 	.word	0x0801b5b1
 800f240:	0000030f 	.word	0x0000030f
 800f244:	fffffbcd 	.word	0xfffffbcd
 800f248:	fffffbce 	.word	0xfffffbce
 800f24c:	3fffffff 	.word	0x3fffffff

0800f250 <__sfputc_r>:
 800f250:	6893      	ldr	r3, [r2, #8]
 800f252:	b510      	push	{r4, lr}
 800f254:	3b01      	subs	r3, #1
 800f256:	6093      	str	r3, [r2, #8]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	da04      	bge.n	800f266 <__sfputc_r+0x16>
 800f25c:	6994      	ldr	r4, [r2, #24]
 800f25e:	42a3      	cmp	r3, r4
 800f260:	db07      	blt.n	800f272 <__sfputc_r+0x22>
 800f262:	290a      	cmp	r1, #10
 800f264:	d005      	beq.n	800f272 <__sfputc_r+0x22>
 800f266:	6813      	ldr	r3, [r2, #0]
 800f268:	1c58      	adds	r0, r3, #1
 800f26a:	6010      	str	r0, [r2, #0]
 800f26c:	7019      	strb	r1, [r3, #0]
 800f26e:	0008      	movs	r0, r1
 800f270:	bd10      	pop	{r4, pc}
 800f272:	f000 f9e2 	bl	800f63a <__swbuf_r>
 800f276:	0001      	movs	r1, r0
 800f278:	e7f9      	b.n	800f26e <__sfputc_r+0x1e>

0800f27a <__sfputs_r>:
 800f27a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f27c:	0006      	movs	r6, r0
 800f27e:	000f      	movs	r7, r1
 800f280:	0014      	movs	r4, r2
 800f282:	18d5      	adds	r5, r2, r3
 800f284:	42ac      	cmp	r4, r5
 800f286:	d101      	bne.n	800f28c <__sfputs_r+0x12>
 800f288:	2000      	movs	r0, #0
 800f28a:	e007      	b.n	800f29c <__sfputs_r+0x22>
 800f28c:	7821      	ldrb	r1, [r4, #0]
 800f28e:	003a      	movs	r2, r7
 800f290:	0030      	movs	r0, r6
 800f292:	f7ff ffdd 	bl	800f250 <__sfputc_r>
 800f296:	3401      	adds	r4, #1
 800f298:	1c43      	adds	r3, r0, #1
 800f29a:	d1f3      	bne.n	800f284 <__sfputs_r+0xa>
 800f29c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f2a0 <_vfiprintf_r>:
 800f2a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f2a2:	b0a1      	sub	sp, #132	@ 0x84
 800f2a4:	000f      	movs	r7, r1
 800f2a6:	0015      	movs	r5, r2
 800f2a8:	001e      	movs	r6, r3
 800f2aa:	9003      	str	r0, [sp, #12]
 800f2ac:	2800      	cmp	r0, #0
 800f2ae:	d004      	beq.n	800f2ba <_vfiprintf_r+0x1a>
 800f2b0:	6a03      	ldr	r3, [r0, #32]
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d101      	bne.n	800f2ba <_vfiprintf_r+0x1a>
 800f2b6:	f7fe fc11 	bl	800dadc <__sinit>
 800f2ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f2bc:	07db      	lsls	r3, r3, #31
 800f2be:	d405      	bmi.n	800f2cc <_vfiprintf_r+0x2c>
 800f2c0:	89bb      	ldrh	r3, [r7, #12]
 800f2c2:	059b      	lsls	r3, r3, #22
 800f2c4:	d402      	bmi.n	800f2cc <_vfiprintf_r+0x2c>
 800f2c6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f2c8:	f7fe fd45 	bl	800dd56 <__retarget_lock_acquire_recursive>
 800f2cc:	89bb      	ldrh	r3, [r7, #12]
 800f2ce:	071b      	lsls	r3, r3, #28
 800f2d0:	d502      	bpl.n	800f2d8 <_vfiprintf_r+0x38>
 800f2d2:	693b      	ldr	r3, [r7, #16]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d113      	bne.n	800f300 <_vfiprintf_r+0x60>
 800f2d8:	0039      	movs	r1, r7
 800f2da:	9803      	ldr	r0, [sp, #12]
 800f2dc:	f000 f9f0 	bl	800f6c0 <__swsetup_r>
 800f2e0:	2800      	cmp	r0, #0
 800f2e2:	d00d      	beq.n	800f300 <_vfiprintf_r+0x60>
 800f2e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f2e6:	07db      	lsls	r3, r3, #31
 800f2e8:	d503      	bpl.n	800f2f2 <_vfiprintf_r+0x52>
 800f2ea:	2001      	movs	r0, #1
 800f2ec:	4240      	negs	r0, r0
 800f2ee:	b021      	add	sp, #132	@ 0x84
 800f2f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2f2:	89bb      	ldrh	r3, [r7, #12]
 800f2f4:	059b      	lsls	r3, r3, #22
 800f2f6:	d4f8      	bmi.n	800f2ea <_vfiprintf_r+0x4a>
 800f2f8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f2fa:	f7fe fd2d 	bl	800dd58 <__retarget_lock_release_recursive>
 800f2fe:	e7f4      	b.n	800f2ea <_vfiprintf_r+0x4a>
 800f300:	2300      	movs	r3, #0
 800f302:	ac08      	add	r4, sp, #32
 800f304:	6163      	str	r3, [r4, #20]
 800f306:	3320      	adds	r3, #32
 800f308:	7663      	strb	r3, [r4, #25]
 800f30a:	3310      	adds	r3, #16
 800f30c:	76a3      	strb	r3, [r4, #26]
 800f30e:	9607      	str	r6, [sp, #28]
 800f310:	002e      	movs	r6, r5
 800f312:	7833      	ldrb	r3, [r6, #0]
 800f314:	2b00      	cmp	r3, #0
 800f316:	d001      	beq.n	800f31c <_vfiprintf_r+0x7c>
 800f318:	2b25      	cmp	r3, #37	@ 0x25
 800f31a:	d148      	bne.n	800f3ae <_vfiprintf_r+0x10e>
 800f31c:	1b73      	subs	r3, r6, r5
 800f31e:	9305      	str	r3, [sp, #20]
 800f320:	42ae      	cmp	r6, r5
 800f322:	d00b      	beq.n	800f33c <_vfiprintf_r+0x9c>
 800f324:	002a      	movs	r2, r5
 800f326:	0039      	movs	r1, r7
 800f328:	9803      	ldr	r0, [sp, #12]
 800f32a:	f7ff ffa6 	bl	800f27a <__sfputs_r>
 800f32e:	3001      	adds	r0, #1
 800f330:	d100      	bne.n	800f334 <_vfiprintf_r+0x94>
 800f332:	e0ae      	b.n	800f492 <_vfiprintf_r+0x1f2>
 800f334:	6963      	ldr	r3, [r4, #20]
 800f336:	9a05      	ldr	r2, [sp, #20]
 800f338:	189b      	adds	r3, r3, r2
 800f33a:	6163      	str	r3, [r4, #20]
 800f33c:	7833      	ldrb	r3, [r6, #0]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d100      	bne.n	800f344 <_vfiprintf_r+0xa4>
 800f342:	e0a6      	b.n	800f492 <_vfiprintf_r+0x1f2>
 800f344:	2201      	movs	r2, #1
 800f346:	2300      	movs	r3, #0
 800f348:	4252      	negs	r2, r2
 800f34a:	6062      	str	r2, [r4, #4]
 800f34c:	a904      	add	r1, sp, #16
 800f34e:	3254      	adds	r2, #84	@ 0x54
 800f350:	1852      	adds	r2, r2, r1
 800f352:	1c75      	adds	r5, r6, #1
 800f354:	6023      	str	r3, [r4, #0]
 800f356:	60e3      	str	r3, [r4, #12]
 800f358:	60a3      	str	r3, [r4, #8]
 800f35a:	7013      	strb	r3, [r2, #0]
 800f35c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800f35e:	4b59      	ldr	r3, [pc, #356]	@ (800f4c4 <_vfiprintf_r+0x224>)
 800f360:	2205      	movs	r2, #5
 800f362:	0018      	movs	r0, r3
 800f364:	7829      	ldrb	r1, [r5, #0]
 800f366:	9305      	str	r3, [sp, #20]
 800f368:	f7fe fcf7 	bl	800dd5a <memchr>
 800f36c:	1c6e      	adds	r6, r5, #1
 800f36e:	2800      	cmp	r0, #0
 800f370:	d11f      	bne.n	800f3b2 <_vfiprintf_r+0x112>
 800f372:	6822      	ldr	r2, [r4, #0]
 800f374:	06d3      	lsls	r3, r2, #27
 800f376:	d504      	bpl.n	800f382 <_vfiprintf_r+0xe2>
 800f378:	2353      	movs	r3, #83	@ 0x53
 800f37a:	a904      	add	r1, sp, #16
 800f37c:	185b      	adds	r3, r3, r1
 800f37e:	2120      	movs	r1, #32
 800f380:	7019      	strb	r1, [r3, #0]
 800f382:	0713      	lsls	r3, r2, #28
 800f384:	d504      	bpl.n	800f390 <_vfiprintf_r+0xf0>
 800f386:	2353      	movs	r3, #83	@ 0x53
 800f388:	a904      	add	r1, sp, #16
 800f38a:	185b      	adds	r3, r3, r1
 800f38c:	212b      	movs	r1, #43	@ 0x2b
 800f38e:	7019      	strb	r1, [r3, #0]
 800f390:	782b      	ldrb	r3, [r5, #0]
 800f392:	2b2a      	cmp	r3, #42	@ 0x2a
 800f394:	d016      	beq.n	800f3c4 <_vfiprintf_r+0x124>
 800f396:	002e      	movs	r6, r5
 800f398:	2100      	movs	r1, #0
 800f39a:	200a      	movs	r0, #10
 800f39c:	68e3      	ldr	r3, [r4, #12]
 800f39e:	7832      	ldrb	r2, [r6, #0]
 800f3a0:	1c75      	adds	r5, r6, #1
 800f3a2:	3a30      	subs	r2, #48	@ 0x30
 800f3a4:	2a09      	cmp	r2, #9
 800f3a6:	d950      	bls.n	800f44a <_vfiprintf_r+0x1aa>
 800f3a8:	2900      	cmp	r1, #0
 800f3aa:	d111      	bne.n	800f3d0 <_vfiprintf_r+0x130>
 800f3ac:	e017      	b.n	800f3de <_vfiprintf_r+0x13e>
 800f3ae:	3601      	adds	r6, #1
 800f3b0:	e7af      	b.n	800f312 <_vfiprintf_r+0x72>
 800f3b2:	9b05      	ldr	r3, [sp, #20]
 800f3b4:	6822      	ldr	r2, [r4, #0]
 800f3b6:	1ac0      	subs	r0, r0, r3
 800f3b8:	2301      	movs	r3, #1
 800f3ba:	4083      	lsls	r3, r0
 800f3bc:	4313      	orrs	r3, r2
 800f3be:	0035      	movs	r5, r6
 800f3c0:	6023      	str	r3, [r4, #0]
 800f3c2:	e7cc      	b.n	800f35e <_vfiprintf_r+0xbe>
 800f3c4:	9b07      	ldr	r3, [sp, #28]
 800f3c6:	1d19      	adds	r1, r3, #4
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	9107      	str	r1, [sp, #28]
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	db01      	blt.n	800f3d4 <_vfiprintf_r+0x134>
 800f3d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f3d2:	e004      	b.n	800f3de <_vfiprintf_r+0x13e>
 800f3d4:	425b      	negs	r3, r3
 800f3d6:	60e3      	str	r3, [r4, #12]
 800f3d8:	2302      	movs	r3, #2
 800f3da:	4313      	orrs	r3, r2
 800f3dc:	6023      	str	r3, [r4, #0]
 800f3de:	7833      	ldrb	r3, [r6, #0]
 800f3e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800f3e2:	d10c      	bne.n	800f3fe <_vfiprintf_r+0x15e>
 800f3e4:	7873      	ldrb	r3, [r6, #1]
 800f3e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800f3e8:	d134      	bne.n	800f454 <_vfiprintf_r+0x1b4>
 800f3ea:	9b07      	ldr	r3, [sp, #28]
 800f3ec:	3602      	adds	r6, #2
 800f3ee:	1d1a      	adds	r2, r3, #4
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	9207      	str	r2, [sp, #28]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	da01      	bge.n	800f3fc <_vfiprintf_r+0x15c>
 800f3f8:	2301      	movs	r3, #1
 800f3fa:	425b      	negs	r3, r3
 800f3fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3fe:	4d32      	ldr	r5, [pc, #200]	@ (800f4c8 <_vfiprintf_r+0x228>)
 800f400:	2203      	movs	r2, #3
 800f402:	0028      	movs	r0, r5
 800f404:	7831      	ldrb	r1, [r6, #0]
 800f406:	f7fe fca8 	bl	800dd5a <memchr>
 800f40a:	2800      	cmp	r0, #0
 800f40c:	d006      	beq.n	800f41c <_vfiprintf_r+0x17c>
 800f40e:	2340      	movs	r3, #64	@ 0x40
 800f410:	1b40      	subs	r0, r0, r5
 800f412:	4083      	lsls	r3, r0
 800f414:	6822      	ldr	r2, [r4, #0]
 800f416:	3601      	adds	r6, #1
 800f418:	4313      	orrs	r3, r2
 800f41a:	6023      	str	r3, [r4, #0]
 800f41c:	7831      	ldrb	r1, [r6, #0]
 800f41e:	2206      	movs	r2, #6
 800f420:	482a      	ldr	r0, [pc, #168]	@ (800f4cc <_vfiprintf_r+0x22c>)
 800f422:	1c75      	adds	r5, r6, #1
 800f424:	7621      	strb	r1, [r4, #24]
 800f426:	f7fe fc98 	bl	800dd5a <memchr>
 800f42a:	2800      	cmp	r0, #0
 800f42c:	d040      	beq.n	800f4b0 <_vfiprintf_r+0x210>
 800f42e:	4b28      	ldr	r3, [pc, #160]	@ (800f4d0 <_vfiprintf_r+0x230>)
 800f430:	2b00      	cmp	r3, #0
 800f432:	d122      	bne.n	800f47a <_vfiprintf_r+0x1da>
 800f434:	2207      	movs	r2, #7
 800f436:	9b07      	ldr	r3, [sp, #28]
 800f438:	3307      	adds	r3, #7
 800f43a:	4393      	bics	r3, r2
 800f43c:	3308      	adds	r3, #8
 800f43e:	9307      	str	r3, [sp, #28]
 800f440:	6963      	ldr	r3, [r4, #20]
 800f442:	9a04      	ldr	r2, [sp, #16]
 800f444:	189b      	adds	r3, r3, r2
 800f446:	6163      	str	r3, [r4, #20]
 800f448:	e762      	b.n	800f310 <_vfiprintf_r+0x70>
 800f44a:	4343      	muls	r3, r0
 800f44c:	002e      	movs	r6, r5
 800f44e:	2101      	movs	r1, #1
 800f450:	189b      	adds	r3, r3, r2
 800f452:	e7a4      	b.n	800f39e <_vfiprintf_r+0xfe>
 800f454:	2300      	movs	r3, #0
 800f456:	200a      	movs	r0, #10
 800f458:	0019      	movs	r1, r3
 800f45a:	3601      	adds	r6, #1
 800f45c:	6063      	str	r3, [r4, #4]
 800f45e:	7832      	ldrb	r2, [r6, #0]
 800f460:	1c75      	adds	r5, r6, #1
 800f462:	3a30      	subs	r2, #48	@ 0x30
 800f464:	2a09      	cmp	r2, #9
 800f466:	d903      	bls.n	800f470 <_vfiprintf_r+0x1d0>
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d0c8      	beq.n	800f3fe <_vfiprintf_r+0x15e>
 800f46c:	9109      	str	r1, [sp, #36]	@ 0x24
 800f46e:	e7c6      	b.n	800f3fe <_vfiprintf_r+0x15e>
 800f470:	4341      	muls	r1, r0
 800f472:	002e      	movs	r6, r5
 800f474:	2301      	movs	r3, #1
 800f476:	1889      	adds	r1, r1, r2
 800f478:	e7f1      	b.n	800f45e <_vfiprintf_r+0x1be>
 800f47a:	aa07      	add	r2, sp, #28
 800f47c:	9200      	str	r2, [sp, #0]
 800f47e:	0021      	movs	r1, r4
 800f480:	003a      	movs	r2, r7
 800f482:	4b14      	ldr	r3, [pc, #80]	@ (800f4d4 <_vfiprintf_r+0x234>)
 800f484:	9803      	ldr	r0, [sp, #12]
 800f486:	f7fd fedd 	bl	800d244 <_printf_float>
 800f48a:	9004      	str	r0, [sp, #16]
 800f48c:	9b04      	ldr	r3, [sp, #16]
 800f48e:	3301      	adds	r3, #1
 800f490:	d1d6      	bne.n	800f440 <_vfiprintf_r+0x1a0>
 800f492:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f494:	07db      	lsls	r3, r3, #31
 800f496:	d405      	bmi.n	800f4a4 <_vfiprintf_r+0x204>
 800f498:	89bb      	ldrh	r3, [r7, #12]
 800f49a:	059b      	lsls	r3, r3, #22
 800f49c:	d402      	bmi.n	800f4a4 <_vfiprintf_r+0x204>
 800f49e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f4a0:	f7fe fc5a 	bl	800dd58 <__retarget_lock_release_recursive>
 800f4a4:	89bb      	ldrh	r3, [r7, #12]
 800f4a6:	065b      	lsls	r3, r3, #25
 800f4a8:	d500      	bpl.n	800f4ac <_vfiprintf_r+0x20c>
 800f4aa:	e71e      	b.n	800f2ea <_vfiprintf_r+0x4a>
 800f4ac:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800f4ae:	e71e      	b.n	800f2ee <_vfiprintf_r+0x4e>
 800f4b0:	aa07      	add	r2, sp, #28
 800f4b2:	9200      	str	r2, [sp, #0]
 800f4b4:	0021      	movs	r1, r4
 800f4b6:	003a      	movs	r2, r7
 800f4b8:	4b06      	ldr	r3, [pc, #24]	@ (800f4d4 <_vfiprintf_r+0x234>)
 800f4ba:	9803      	ldr	r0, [sp, #12]
 800f4bc:	f7fe f970 	bl	800d7a0 <_printf_i>
 800f4c0:	e7e3      	b.n	800f48a <_vfiprintf_r+0x1ea>
 800f4c2:	46c0      	nop			@ (mov r8, r8)
 800f4c4:	0801b708 	.word	0x0801b708
 800f4c8:	0801b70e 	.word	0x0801b70e
 800f4cc:	0801b712 	.word	0x0801b712
 800f4d0:	0800d245 	.word	0x0800d245
 800f4d4:	0800f27b 	.word	0x0800f27b

0800f4d8 <__sflush_r>:
 800f4d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4da:	220c      	movs	r2, #12
 800f4dc:	5e8b      	ldrsh	r3, [r1, r2]
 800f4de:	0005      	movs	r5, r0
 800f4e0:	000c      	movs	r4, r1
 800f4e2:	071a      	lsls	r2, r3, #28
 800f4e4:	d456      	bmi.n	800f594 <__sflush_r+0xbc>
 800f4e6:	684a      	ldr	r2, [r1, #4]
 800f4e8:	2a00      	cmp	r2, #0
 800f4ea:	dc02      	bgt.n	800f4f2 <__sflush_r+0x1a>
 800f4ec:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800f4ee:	2a00      	cmp	r2, #0
 800f4f0:	dd4e      	ble.n	800f590 <__sflush_r+0xb8>
 800f4f2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800f4f4:	2f00      	cmp	r7, #0
 800f4f6:	d04b      	beq.n	800f590 <__sflush_r+0xb8>
 800f4f8:	2200      	movs	r2, #0
 800f4fa:	2080      	movs	r0, #128	@ 0x80
 800f4fc:	682e      	ldr	r6, [r5, #0]
 800f4fe:	602a      	str	r2, [r5, #0]
 800f500:	001a      	movs	r2, r3
 800f502:	0140      	lsls	r0, r0, #5
 800f504:	6a21      	ldr	r1, [r4, #32]
 800f506:	4002      	ands	r2, r0
 800f508:	4203      	tst	r3, r0
 800f50a:	d033      	beq.n	800f574 <__sflush_r+0x9c>
 800f50c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f50e:	89a3      	ldrh	r3, [r4, #12]
 800f510:	075b      	lsls	r3, r3, #29
 800f512:	d506      	bpl.n	800f522 <__sflush_r+0x4a>
 800f514:	6863      	ldr	r3, [r4, #4]
 800f516:	1ad2      	subs	r2, r2, r3
 800f518:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d001      	beq.n	800f522 <__sflush_r+0x4a>
 800f51e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f520:	1ad2      	subs	r2, r2, r3
 800f522:	2300      	movs	r3, #0
 800f524:	0028      	movs	r0, r5
 800f526:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800f528:	6a21      	ldr	r1, [r4, #32]
 800f52a:	47b8      	blx	r7
 800f52c:	89a2      	ldrh	r2, [r4, #12]
 800f52e:	1c43      	adds	r3, r0, #1
 800f530:	d106      	bne.n	800f540 <__sflush_r+0x68>
 800f532:	6829      	ldr	r1, [r5, #0]
 800f534:	291d      	cmp	r1, #29
 800f536:	d846      	bhi.n	800f5c6 <__sflush_r+0xee>
 800f538:	4b29      	ldr	r3, [pc, #164]	@ (800f5e0 <__sflush_r+0x108>)
 800f53a:	410b      	asrs	r3, r1
 800f53c:	07db      	lsls	r3, r3, #31
 800f53e:	d442      	bmi.n	800f5c6 <__sflush_r+0xee>
 800f540:	2300      	movs	r3, #0
 800f542:	6063      	str	r3, [r4, #4]
 800f544:	6923      	ldr	r3, [r4, #16]
 800f546:	6023      	str	r3, [r4, #0]
 800f548:	04d2      	lsls	r2, r2, #19
 800f54a:	d505      	bpl.n	800f558 <__sflush_r+0x80>
 800f54c:	1c43      	adds	r3, r0, #1
 800f54e:	d102      	bne.n	800f556 <__sflush_r+0x7e>
 800f550:	682b      	ldr	r3, [r5, #0]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d100      	bne.n	800f558 <__sflush_r+0x80>
 800f556:	6560      	str	r0, [r4, #84]	@ 0x54
 800f558:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f55a:	602e      	str	r6, [r5, #0]
 800f55c:	2900      	cmp	r1, #0
 800f55e:	d017      	beq.n	800f590 <__sflush_r+0xb8>
 800f560:	0023      	movs	r3, r4
 800f562:	3344      	adds	r3, #68	@ 0x44
 800f564:	4299      	cmp	r1, r3
 800f566:	d002      	beq.n	800f56e <__sflush_r+0x96>
 800f568:	0028      	movs	r0, r5
 800f56a:	f7ff fa83 	bl	800ea74 <_free_r>
 800f56e:	2300      	movs	r3, #0
 800f570:	6363      	str	r3, [r4, #52]	@ 0x34
 800f572:	e00d      	b.n	800f590 <__sflush_r+0xb8>
 800f574:	2301      	movs	r3, #1
 800f576:	0028      	movs	r0, r5
 800f578:	47b8      	blx	r7
 800f57a:	0002      	movs	r2, r0
 800f57c:	1c43      	adds	r3, r0, #1
 800f57e:	d1c6      	bne.n	800f50e <__sflush_r+0x36>
 800f580:	682b      	ldr	r3, [r5, #0]
 800f582:	2b00      	cmp	r3, #0
 800f584:	d0c3      	beq.n	800f50e <__sflush_r+0x36>
 800f586:	2b1d      	cmp	r3, #29
 800f588:	d001      	beq.n	800f58e <__sflush_r+0xb6>
 800f58a:	2b16      	cmp	r3, #22
 800f58c:	d11a      	bne.n	800f5c4 <__sflush_r+0xec>
 800f58e:	602e      	str	r6, [r5, #0]
 800f590:	2000      	movs	r0, #0
 800f592:	e01e      	b.n	800f5d2 <__sflush_r+0xfa>
 800f594:	690e      	ldr	r6, [r1, #16]
 800f596:	2e00      	cmp	r6, #0
 800f598:	d0fa      	beq.n	800f590 <__sflush_r+0xb8>
 800f59a:	680f      	ldr	r7, [r1, #0]
 800f59c:	600e      	str	r6, [r1, #0]
 800f59e:	1bba      	subs	r2, r7, r6
 800f5a0:	9201      	str	r2, [sp, #4]
 800f5a2:	2200      	movs	r2, #0
 800f5a4:	079b      	lsls	r3, r3, #30
 800f5a6:	d100      	bne.n	800f5aa <__sflush_r+0xd2>
 800f5a8:	694a      	ldr	r2, [r1, #20]
 800f5aa:	60a2      	str	r2, [r4, #8]
 800f5ac:	9b01      	ldr	r3, [sp, #4]
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	ddee      	ble.n	800f590 <__sflush_r+0xb8>
 800f5b2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800f5b4:	0032      	movs	r2, r6
 800f5b6:	001f      	movs	r7, r3
 800f5b8:	0028      	movs	r0, r5
 800f5ba:	9b01      	ldr	r3, [sp, #4]
 800f5bc:	6a21      	ldr	r1, [r4, #32]
 800f5be:	47b8      	blx	r7
 800f5c0:	2800      	cmp	r0, #0
 800f5c2:	dc07      	bgt.n	800f5d4 <__sflush_r+0xfc>
 800f5c4:	89a2      	ldrh	r2, [r4, #12]
 800f5c6:	2340      	movs	r3, #64	@ 0x40
 800f5c8:	2001      	movs	r0, #1
 800f5ca:	4313      	orrs	r3, r2
 800f5cc:	b21b      	sxth	r3, r3
 800f5ce:	81a3      	strh	r3, [r4, #12]
 800f5d0:	4240      	negs	r0, r0
 800f5d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f5d4:	9b01      	ldr	r3, [sp, #4]
 800f5d6:	1836      	adds	r6, r6, r0
 800f5d8:	1a1b      	subs	r3, r3, r0
 800f5da:	9301      	str	r3, [sp, #4]
 800f5dc:	e7e6      	b.n	800f5ac <__sflush_r+0xd4>
 800f5de:	46c0      	nop			@ (mov r8, r8)
 800f5e0:	dfbffffe 	.word	0xdfbffffe

0800f5e4 <_fflush_r>:
 800f5e4:	690b      	ldr	r3, [r1, #16]
 800f5e6:	b570      	push	{r4, r5, r6, lr}
 800f5e8:	0005      	movs	r5, r0
 800f5ea:	000c      	movs	r4, r1
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d102      	bne.n	800f5f6 <_fflush_r+0x12>
 800f5f0:	2500      	movs	r5, #0
 800f5f2:	0028      	movs	r0, r5
 800f5f4:	bd70      	pop	{r4, r5, r6, pc}
 800f5f6:	2800      	cmp	r0, #0
 800f5f8:	d004      	beq.n	800f604 <_fflush_r+0x20>
 800f5fa:	6a03      	ldr	r3, [r0, #32]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d101      	bne.n	800f604 <_fflush_r+0x20>
 800f600:	f7fe fa6c 	bl	800dadc <__sinit>
 800f604:	220c      	movs	r2, #12
 800f606:	5ea3      	ldrsh	r3, [r4, r2]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d0f1      	beq.n	800f5f0 <_fflush_r+0xc>
 800f60c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f60e:	07d2      	lsls	r2, r2, #31
 800f610:	d404      	bmi.n	800f61c <_fflush_r+0x38>
 800f612:	059b      	lsls	r3, r3, #22
 800f614:	d402      	bmi.n	800f61c <_fflush_r+0x38>
 800f616:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f618:	f7fe fb9d 	bl	800dd56 <__retarget_lock_acquire_recursive>
 800f61c:	0028      	movs	r0, r5
 800f61e:	0021      	movs	r1, r4
 800f620:	f7ff ff5a 	bl	800f4d8 <__sflush_r>
 800f624:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f626:	0005      	movs	r5, r0
 800f628:	07db      	lsls	r3, r3, #31
 800f62a:	d4e2      	bmi.n	800f5f2 <_fflush_r+0xe>
 800f62c:	89a3      	ldrh	r3, [r4, #12]
 800f62e:	059b      	lsls	r3, r3, #22
 800f630:	d4df      	bmi.n	800f5f2 <_fflush_r+0xe>
 800f632:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f634:	f7fe fb90 	bl	800dd58 <__retarget_lock_release_recursive>
 800f638:	e7db      	b.n	800f5f2 <_fflush_r+0xe>

0800f63a <__swbuf_r>:
 800f63a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f63c:	0006      	movs	r6, r0
 800f63e:	000d      	movs	r5, r1
 800f640:	0014      	movs	r4, r2
 800f642:	2800      	cmp	r0, #0
 800f644:	d004      	beq.n	800f650 <__swbuf_r+0x16>
 800f646:	6a03      	ldr	r3, [r0, #32]
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d101      	bne.n	800f650 <__swbuf_r+0x16>
 800f64c:	f7fe fa46 	bl	800dadc <__sinit>
 800f650:	69a3      	ldr	r3, [r4, #24]
 800f652:	60a3      	str	r3, [r4, #8]
 800f654:	89a3      	ldrh	r3, [r4, #12]
 800f656:	071b      	lsls	r3, r3, #28
 800f658:	d502      	bpl.n	800f660 <__swbuf_r+0x26>
 800f65a:	6923      	ldr	r3, [r4, #16]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d109      	bne.n	800f674 <__swbuf_r+0x3a>
 800f660:	0021      	movs	r1, r4
 800f662:	0030      	movs	r0, r6
 800f664:	f000 f82c 	bl	800f6c0 <__swsetup_r>
 800f668:	2800      	cmp	r0, #0
 800f66a:	d003      	beq.n	800f674 <__swbuf_r+0x3a>
 800f66c:	2501      	movs	r5, #1
 800f66e:	426d      	negs	r5, r5
 800f670:	0028      	movs	r0, r5
 800f672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f674:	6923      	ldr	r3, [r4, #16]
 800f676:	6820      	ldr	r0, [r4, #0]
 800f678:	b2ef      	uxtb	r7, r5
 800f67a:	1ac0      	subs	r0, r0, r3
 800f67c:	6963      	ldr	r3, [r4, #20]
 800f67e:	b2ed      	uxtb	r5, r5
 800f680:	4283      	cmp	r3, r0
 800f682:	dc05      	bgt.n	800f690 <__swbuf_r+0x56>
 800f684:	0021      	movs	r1, r4
 800f686:	0030      	movs	r0, r6
 800f688:	f7ff ffac 	bl	800f5e4 <_fflush_r>
 800f68c:	2800      	cmp	r0, #0
 800f68e:	d1ed      	bne.n	800f66c <__swbuf_r+0x32>
 800f690:	68a3      	ldr	r3, [r4, #8]
 800f692:	3001      	adds	r0, #1
 800f694:	3b01      	subs	r3, #1
 800f696:	60a3      	str	r3, [r4, #8]
 800f698:	6823      	ldr	r3, [r4, #0]
 800f69a:	1c5a      	adds	r2, r3, #1
 800f69c:	6022      	str	r2, [r4, #0]
 800f69e:	701f      	strb	r7, [r3, #0]
 800f6a0:	6963      	ldr	r3, [r4, #20]
 800f6a2:	4283      	cmp	r3, r0
 800f6a4:	d004      	beq.n	800f6b0 <__swbuf_r+0x76>
 800f6a6:	89a3      	ldrh	r3, [r4, #12]
 800f6a8:	07db      	lsls	r3, r3, #31
 800f6aa:	d5e1      	bpl.n	800f670 <__swbuf_r+0x36>
 800f6ac:	2d0a      	cmp	r5, #10
 800f6ae:	d1df      	bne.n	800f670 <__swbuf_r+0x36>
 800f6b0:	0021      	movs	r1, r4
 800f6b2:	0030      	movs	r0, r6
 800f6b4:	f7ff ff96 	bl	800f5e4 <_fflush_r>
 800f6b8:	2800      	cmp	r0, #0
 800f6ba:	d0d9      	beq.n	800f670 <__swbuf_r+0x36>
 800f6bc:	e7d6      	b.n	800f66c <__swbuf_r+0x32>
	...

0800f6c0 <__swsetup_r>:
 800f6c0:	4b2d      	ldr	r3, [pc, #180]	@ (800f778 <__swsetup_r+0xb8>)
 800f6c2:	b570      	push	{r4, r5, r6, lr}
 800f6c4:	0005      	movs	r5, r0
 800f6c6:	6818      	ldr	r0, [r3, #0]
 800f6c8:	000c      	movs	r4, r1
 800f6ca:	2800      	cmp	r0, #0
 800f6cc:	d004      	beq.n	800f6d8 <__swsetup_r+0x18>
 800f6ce:	6a03      	ldr	r3, [r0, #32]
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d101      	bne.n	800f6d8 <__swsetup_r+0x18>
 800f6d4:	f7fe fa02 	bl	800dadc <__sinit>
 800f6d8:	230c      	movs	r3, #12
 800f6da:	5ee2      	ldrsh	r2, [r4, r3]
 800f6dc:	0713      	lsls	r3, r2, #28
 800f6de:	d423      	bmi.n	800f728 <__swsetup_r+0x68>
 800f6e0:	06d3      	lsls	r3, r2, #27
 800f6e2:	d407      	bmi.n	800f6f4 <__swsetup_r+0x34>
 800f6e4:	2309      	movs	r3, #9
 800f6e6:	602b      	str	r3, [r5, #0]
 800f6e8:	2340      	movs	r3, #64	@ 0x40
 800f6ea:	2001      	movs	r0, #1
 800f6ec:	4313      	orrs	r3, r2
 800f6ee:	81a3      	strh	r3, [r4, #12]
 800f6f0:	4240      	negs	r0, r0
 800f6f2:	e03a      	b.n	800f76a <__swsetup_r+0xaa>
 800f6f4:	0752      	lsls	r2, r2, #29
 800f6f6:	d513      	bpl.n	800f720 <__swsetup_r+0x60>
 800f6f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f6fa:	2900      	cmp	r1, #0
 800f6fc:	d008      	beq.n	800f710 <__swsetup_r+0x50>
 800f6fe:	0023      	movs	r3, r4
 800f700:	3344      	adds	r3, #68	@ 0x44
 800f702:	4299      	cmp	r1, r3
 800f704:	d002      	beq.n	800f70c <__swsetup_r+0x4c>
 800f706:	0028      	movs	r0, r5
 800f708:	f7ff f9b4 	bl	800ea74 <_free_r>
 800f70c:	2300      	movs	r3, #0
 800f70e:	6363      	str	r3, [r4, #52]	@ 0x34
 800f710:	2224      	movs	r2, #36	@ 0x24
 800f712:	89a3      	ldrh	r3, [r4, #12]
 800f714:	4393      	bics	r3, r2
 800f716:	81a3      	strh	r3, [r4, #12]
 800f718:	2300      	movs	r3, #0
 800f71a:	6063      	str	r3, [r4, #4]
 800f71c:	6923      	ldr	r3, [r4, #16]
 800f71e:	6023      	str	r3, [r4, #0]
 800f720:	2308      	movs	r3, #8
 800f722:	89a2      	ldrh	r2, [r4, #12]
 800f724:	4313      	orrs	r3, r2
 800f726:	81a3      	strh	r3, [r4, #12]
 800f728:	6923      	ldr	r3, [r4, #16]
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d10b      	bne.n	800f746 <__swsetup_r+0x86>
 800f72e:	21a0      	movs	r1, #160	@ 0xa0
 800f730:	2280      	movs	r2, #128	@ 0x80
 800f732:	89a3      	ldrh	r3, [r4, #12]
 800f734:	0089      	lsls	r1, r1, #2
 800f736:	0092      	lsls	r2, r2, #2
 800f738:	400b      	ands	r3, r1
 800f73a:	4293      	cmp	r3, r2
 800f73c:	d003      	beq.n	800f746 <__swsetup_r+0x86>
 800f73e:	0021      	movs	r1, r4
 800f740:	0028      	movs	r0, r5
 800f742:	f000 f8b9 	bl	800f8b8 <__smakebuf_r>
 800f746:	230c      	movs	r3, #12
 800f748:	5ee2      	ldrsh	r2, [r4, r3]
 800f74a:	2101      	movs	r1, #1
 800f74c:	0013      	movs	r3, r2
 800f74e:	400b      	ands	r3, r1
 800f750:	420a      	tst	r2, r1
 800f752:	d00b      	beq.n	800f76c <__swsetup_r+0xac>
 800f754:	2300      	movs	r3, #0
 800f756:	60a3      	str	r3, [r4, #8]
 800f758:	6963      	ldr	r3, [r4, #20]
 800f75a:	425b      	negs	r3, r3
 800f75c:	61a3      	str	r3, [r4, #24]
 800f75e:	2000      	movs	r0, #0
 800f760:	6923      	ldr	r3, [r4, #16]
 800f762:	4283      	cmp	r3, r0
 800f764:	d101      	bne.n	800f76a <__swsetup_r+0xaa>
 800f766:	0613      	lsls	r3, r2, #24
 800f768:	d4be      	bmi.n	800f6e8 <__swsetup_r+0x28>
 800f76a:	bd70      	pop	{r4, r5, r6, pc}
 800f76c:	0791      	lsls	r1, r2, #30
 800f76e:	d400      	bmi.n	800f772 <__swsetup_r+0xb2>
 800f770:	6963      	ldr	r3, [r4, #20]
 800f772:	60a3      	str	r3, [r4, #8]
 800f774:	e7f3      	b.n	800f75e <__swsetup_r+0x9e>
 800f776:	46c0      	nop			@ (mov r8, r8)
 800f778:	20000184 	.word	0x20000184

0800f77c <memcpy>:
 800f77c:	2300      	movs	r3, #0
 800f77e:	b510      	push	{r4, lr}
 800f780:	429a      	cmp	r2, r3
 800f782:	d100      	bne.n	800f786 <memcpy+0xa>
 800f784:	bd10      	pop	{r4, pc}
 800f786:	5ccc      	ldrb	r4, [r1, r3]
 800f788:	54c4      	strb	r4, [r0, r3]
 800f78a:	3301      	adds	r3, #1
 800f78c:	e7f8      	b.n	800f780 <memcpy+0x4>
	...

0800f790 <__assert_func>:
 800f790:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800f792:	0014      	movs	r4, r2
 800f794:	001a      	movs	r2, r3
 800f796:	4b09      	ldr	r3, [pc, #36]	@ (800f7bc <__assert_func+0x2c>)
 800f798:	0005      	movs	r5, r0
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	000e      	movs	r6, r1
 800f79e:	68d8      	ldr	r0, [r3, #12]
 800f7a0:	4b07      	ldr	r3, [pc, #28]	@ (800f7c0 <__assert_func+0x30>)
 800f7a2:	2c00      	cmp	r4, #0
 800f7a4:	d101      	bne.n	800f7aa <__assert_func+0x1a>
 800f7a6:	4b07      	ldr	r3, [pc, #28]	@ (800f7c4 <__assert_func+0x34>)
 800f7a8:	001c      	movs	r4, r3
 800f7aa:	4907      	ldr	r1, [pc, #28]	@ (800f7c8 <__assert_func+0x38>)
 800f7ac:	9301      	str	r3, [sp, #4]
 800f7ae:	9402      	str	r4, [sp, #8]
 800f7b0:	002b      	movs	r3, r5
 800f7b2:	9600      	str	r6, [sp, #0]
 800f7b4:	f7fe f9aa 	bl	800db0c <fiprintf>
 800f7b8:	f000 f8e4 	bl	800f984 <abort>
 800f7bc:	20000184 	.word	0x20000184
 800f7c0:	0801b723 	.word	0x0801b723
 800f7c4:	0801b75e 	.word	0x0801b75e
 800f7c8:	0801b730 	.word	0x0801b730

0800f7cc <_calloc_r>:
 800f7cc:	b570      	push	{r4, r5, r6, lr}
 800f7ce:	0c0b      	lsrs	r3, r1, #16
 800f7d0:	0c15      	lsrs	r5, r2, #16
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d11e      	bne.n	800f814 <_calloc_r+0x48>
 800f7d6:	2d00      	cmp	r5, #0
 800f7d8:	d10c      	bne.n	800f7f4 <_calloc_r+0x28>
 800f7da:	b289      	uxth	r1, r1
 800f7dc:	b294      	uxth	r4, r2
 800f7de:	434c      	muls	r4, r1
 800f7e0:	0021      	movs	r1, r4
 800f7e2:	f7fd fbf9 	bl	800cfd8 <_malloc_r>
 800f7e6:	1e05      	subs	r5, r0, #0
 800f7e8:	d01a      	beq.n	800f820 <_calloc_r+0x54>
 800f7ea:	0022      	movs	r2, r4
 800f7ec:	2100      	movs	r1, #0
 800f7ee:	f7fe fa05 	bl	800dbfc <memset>
 800f7f2:	e016      	b.n	800f822 <_calloc_r+0x56>
 800f7f4:	1c2b      	adds	r3, r5, #0
 800f7f6:	1c0c      	adds	r4, r1, #0
 800f7f8:	b289      	uxth	r1, r1
 800f7fa:	b292      	uxth	r2, r2
 800f7fc:	434a      	muls	r2, r1
 800f7fe:	b29b      	uxth	r3, r3
 800f800:	b2a1      	uxth	r1, r4
 800f802:	4359      	muls	r1, r3
 800f804:	0c14      	lsrs	r4, r2, #16
 800f806:	190c      	adds	r4, r1, r4
 800f808:	0c23      	lsrs	r3, r4, #16
 800f80a:	d107      	bne.n	800f81c <_calloc_r+0x50>
 800f80c:	0424      	lsls	r4, r4, #16
 800f80e:	b292      	uxth	r2, r2
 800f810:	4314      	orrs	r4, r2
 800f812:	e7e5      	b.n	800f7e0 <_calloc_r+0x14>
 800f814:	2d00      	cmp	r5, #0
 800f816:	d101      	bne.n	800f81c <_calloc_r+0x50>
 800f818:	1c14      	adds	r4, r2, #0
 800f81a:	e7ed      	b.n	800f7f8 <_calloc_r+0x2c>
 800f81c:	230c      	movs	r3, #12
 800f81e:	6003      	str	r3, [r0, #0]
 800f820:	2500      	movs	r5, #0
 800f822:	0028      	movs	r0, r5
 800f824:	bd70      	pop	{r4, r5, r6, pc}

0800f826 <__ascii_mbtowc>:
 800f826:	b082      	sub	sp, #8
 800f828:	2900      	cmp	r1, #0
 800f82a:	d100      	bne.n	800f82e <__ascii_mbtowc+0x8>
 800f82c:	a901      	add	r1, sp, #4
 800f82e:	1e10      	subs	r0, r2, #0
 800f830:	d006      	beq.n	800f840 <__ascii_mbtowc+0x1a>
 800f832:	2b00      	cmp	r3, #0
 800f834:	d006      	beq.n	800f844 <__ascii_mbtowc+0x1e>
 800f836:	7813      	ldrb	r3, [r2, #0]
 800f838:	600b      	str	r3, [r1, #0]
 800f83a:	7810      	ldrb	r0, [r2, #0]
 800f83c:	1e43      	subs	r3, r0, #1
 800f83e:	4198      	sbcs	r0, r3
 800f840:	b002      	add	sp, #8
 800f842:	4770      	bx	lr
 800f844:	2002      	movs	r0, #2
 800f846:	4240      	negs	r0, r0
 800f848:	e7fa      	b.n	800f840 <__ascii_mbtowc+0x1a>

0800f84a <__ascii_wctomb>:
 800f84a:	0003      	movs	r3, r0
 800f84c:	1e08      	subs	r0, r1, #0
 800f84e:	d005      	beq.n	800f85c <__ascii_wctomb+0x12>
 800f850:	2aff      	cmp	r2, #255	@ 0xff
 800f852:	d904      	bls.n	800f85e <__ascii_wctomb+0x14>
 800f854:	228a      	movs	r2, #138	@ 0x8a
 800f856:	2001      	movs	r0, #1
 800f858:	601a      	str	r2, [r3, #0]
 800f85a:	4240      	negs	r0, r0
 800f85c:	4770      	bx	lr
 800f85e:	2001      	movs	r0, #1
 800f860:	700a      	strb	r2, [r1, #0]
 800f862:	e7fb      	b.n	800f85c <__ascii_wctomb+0x12>

0800f864 <__swhatbuf_r>:
 800f864:	b570      	push	{r4, r5, r6, lr}
 800f866:	000e      	movs	r6, r1
 800f868:	001d      	movs	r5, r3
 800f86a:	230e      	movs	r3, #14
 800f86c:	5ec9      	ldrsh	r1, [r1, r3]
 800f86e:	0014      	movs	r4, r2
 800f870:	b096      	sub	sp, #88	@ 0x58
 800f872:	2900      	cmp	r1, #0
 800f874:	da0c      	bge.n	800f890 <__swhatbuf_r+0x2c>
 800f876:	89b2      	ldrh	r2, [r6, #12]
 800f878:	2380      	movs	r3, #128	@ 0x80
 800f87a:	0011      	movs	r1, r2
 800f87c:	4019      	ands	r1, r3
 800f87e:	421a      	tst	r2, r3
 800f880:	d114      	bne.n	800f8ac <__swhatbuf_r+0x48>
 800f882:	2380      	movs	r3, #128	@ 0x80
 800f884:	00db      	lsls	r3, r3, #3
 800f886:	2000      	movs	r0, #0
 800f888:	6029      	str	r1, [r5, #0]
 800f88a:	6023      	str	r3, [r4, #0]
 800f88c:	b016      	add	sp, #88	@ 0x58
 800f88e:	bd70      	pop	{r4, r5, r6, pc}
 800f890:	466a      	mov	r2, sp
 800f892:	f000 f853 	bl	800f93c <_fstat_r>
 800f896:	2800      	cmp	r0, #0
 800f898:	dbed      	blt.n	800f876 <__swhatbuf_r+0x12>
 800f89a:	23f0      	movs	r3, #240	@ 0xf0
 800f89c:	9901      	ldr	r1, [sp, #4]
 800f89e:	021b      	lsls	r3, r3, #8
 800f8a0:	4019      	ands	r1, r3
 800f8a2:	4b04      	ldr	r3, [pc, #16]	@ (800f8b4 <__swhatbuf_r+0x50>)
 800f8a4:	18c9      	adds	r1, r1, r3
 800f8a6:	424b      	negs	r3, r1
 800f8a8:	4159      	adcs	r1, r3
 800f8aa:	e7ea      	b.n	800f882 <__swhatbuf_r+0x1e>
 800f8ac:	2100      	movs	r1, #0
 800f8ae:	2340      	movs	r3, #64	@ 0x40
 800f8b0:	e7e9      	b.n	800f886 <__swhatbuf_r+0x22>
 800f8b2:	46c0      	nop			@ (mov r8, r8)
 800f8b4:	ffffe000 	.word	0xffffe000

0800f8b8 <__smakebuf_r>:
 800f8b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f8ba:	2602      	movs	r6, #2
 800f8bc:	898b      	ldrh	r3, [r1, #12]
 800f8be:	0005      	movs	r5, r0
 800f8c0:	000c      	movs	r4, r1
 800f8c2:	b085      	sub	sp, #20
 800f8c4:	4233      	tst	r3, r6
 800f8c6:	d007      	beq.n	800f8d8 <__smakebuf_r+0x20>
 800f8c8:	0023      	movs	r3, r4
 800f8ca:	3347      	adds	r3, #71	@ 0x47
 800f8cc:	6023      	str	r3, [r4, #0]
 800f8ce:	6123      	str	r3, [r4, #16]
 800f8d0:	2301      	movs	r3, #1
 800f8d2:	6163      	str	r3, [r4, #20]
 800f8d4:	b005      	add	sp, #20
 800f8d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f8d8:	ab03      	add	r3, sp, #12
 800f8da:	aa02      	add	r2, sp, #8
 800f8dc:	f7ff ffc2 	bl	800f864 <__swhatbuf_r>
 800f8e0:	9f02      	ldr	r7, [sp, #8]
 800f8e2:	9001      	str	r0, [sp, #4]
 800f8e4:	0039      	movs	r1, r7
 800f8e6:	0028      	movs	r0, r5
 800f8e8:	f7fd fb76 	bl	800cfd8 <_malloc_r>
 800f8ec:	2800      	cmp	r0, #0
 800f8ee:	d108      	bne.n	800f902 <__smakebuf_r+0x4a>
 800f8f0:	220c      	movs	r2, #12
 800f8f2:	5ea3      	ldrsh	r3, [r4, r2]
 800f8f4:	059a      	lsls	r2, r3, #22
 800f8f6:	d4ed      	bmi.n	800f8d4 <__smakebuf_r+0x1c>
 800f8f8:	2203      	movs	r2, #3
 800f8fa:	4393      	bics	r3, r2
 800f8fc:	431e      	orrs	r6, r3
 800f8fe:	81a6      	strh	r6, [r4, #12]
 800f900:	e7e2      	b.n	800f8c8 <__smakebuf_r+0x10>
 800f902:	2380      	movs	r3, #128	@ 0x80
 800f904:	89a2      	ldrh	r2, [r4, #12]
 800f906:	6020      	str	r0, [r4, #0]
 800f908:	4313      	orrs	r3, r2
 800f90a:	81a3      	strh	r3, [r4, #12]
 800f90c:	9b03      	ldr	r3, [sp, #12]
 800f90e:	6120      	str	r0, [r4, #16]
 800f910:	6167      	str	r7, [r4, #20]
 800f912:	2b00      	cmp	r3, #0
 800f914:	d00c      	beq.n	800f930 <__smakebuf_r+0x78>
 800f916:	0028      	movs	r0, r5
 800f918:	230e      	movs	r3, #14
 800f91a:	5ee1      	ldrsh	r1, [r4, r3]
 800f91c:	f000 f820 	bl	800f960 <_isatty_r>
 800f920:	2800      	cmp	r0, #0
 800f922:	d005      	beq.n	800f930 <__smakebuf_r+0x78>
 800f924:	2303      	movs	r3, #3
 800f926:	89a2      	ldrh	r2, [r4, #12]
 800f928:	439a      	bics	r2, r3
 800f92a:	3b02      	subs	r3, #2
 800f92c:	4313      	orrs	r3, r2
 800f92e:	81a3      	strh	r3, [r4, #12]
 800f930:	89a3      	ldrh	r3, [r4, #12]
 800f932:	9a01      	ldr	r2, [sp, #4]
 800f934:	4313      	orrs	r3, r2
 800f936:	81a3      	strh	r3, [r4, #12]
 800f938:	e7cc      	b.n	800f8d4 <__smakebuf_r+0x1c>
	...

0800f93c <_fstat_r>:
 800f93c:	2300      	movs	r3, #0
 800f93e:	b570      	push	{r4, r5, r6, lr}
 800f940:	4d06      	ldr	r5, [pc, #24]	@ (800f95c <_fstat_r+0x20>)
 800f942:	0004      	movs	r4, r0
 800f944:	0008      	movs	r0, r1
 800f946:	0011      	movs	r1, r2
 800f948:	602b      	str	r3, [r5, #0]
 800f94a:	f7f6 f978 	bl	8005c3e <_fstat>
 800f94e:	1c43      	adds	r3, r0, #1
 800f950:	d103      	bne.n	800f95a <_fstat_r+0x1e>
 800f952:	682b      	ldr	r3, [r5, #0]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d000      	beq.n	800f95a <_fstat_r+0x1e>
 800f958:	6023      	str	r3, [r4, #0]
 800f95a:	bd70      	pop	{r4, r5, r6, pc}
 800f95c:	20000740 	.word	0x20000740

0800f960 <_isatty_r>:
 800f960:	2300      	movs	r3, #0
 800f962:	b570      	push	{r4, r5, r6, lr}
 800f964:	4d06      	ldr	r5, [pc, #24]	@ (800f980 <_isatty_r+0x20>)
 800f966:	0004      	movs	r4, r0
 800f968:	0008      	movs	r0, r1
 800f96a:	602b      	str	r3, [r5, #0]
 800f96c:	f7f6 f975 	bl	8005c5a <_isatty>
 800f970:	1c43      	adds	r3, r0, #1
 800f972:	d103      	bne.n	800f97c <_isatty_r+0x1c>
 800f974:	682b      	ldr	r3, [r5, #0]
 800f976:	2b00      	cmp	r3, #0
 800f978:	d000      	beq.n	800f97c <_isatty_r+0x1c>
 800f97a:	6023      	str	r3, [r4, #0]
 800f97c:	bd70      	pop	{r4, r5, r6, pc}
 800f97e:	46c0      	nop			@ (mov r8, r8)
 800f980:	20000740 	.word	0x20000740

0800f984 <abort>:
 800f984:	2006      	movs	r0, #6
 800f986:	b510      	push	{r4, lr}
 800f988:	f000 f82c 	bl	800f9e4 <raise>
 800f98c:	2001      	movs	r0, #1
 800f98e:	f7f6 f906 	bl	8005b9e <_exit>

0800f992 <_raise_r>:
 800f992:	b570      	push	{r4, r5, r6, lr}
 800f994:	0004      	movs	r4, r0
 800f996:	000d      	movs	r5, r1
 800f998:	291f      	cmp	r1, #31
 800f99a:	d904      	bls.n	800f9a6 <_raise_r+0x14>
 800f99c:	2316      	movs	r3, #22
 800f99e:	6003      	str	r3, [r0, #0]
 800f9a0:	2001      	movs	r0, #1
 800f9a2:	4240      	negs	r0, r0
 800f9a4:	bd70      	pop	{r4, r5, r6, pc}
 800f9a6:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d004      	beq.n	800f9b6 <_raise_r+0x24>
 800f9ac:	008a      	lsls	r2, r1, #2
 800f9ae:	189b      	adds	r3, r3, r2
 800f9b0:	681a      	ldr	r2, [r3, #0]
 800f9b2:	2a00      	cmp	r2, #0
 800f9b4:	d108      	bne.n	800f9c8 <_raise_r+0x36>
 800f9b6:	0020      	movs	r0, r4
 800f9b8:	f000 f830 	bl	800fa1c <_getpid_r>
 800f9bc:	002a      	movs	r2, r5
 800f9be:	0001      	movs	r1, r0
 800f9c0:	0020      	movs	r0, r4
 800f9c2:	f000 f819 	bl	800f9f8 <_kill_r>
 800f9c6:	e7ed      	b.n	800f9a4 <_raise_r+0x12>
 800f9c8:	2a01      	cmp	r2, #1
 800f9ca:	d009      	beq.n	800f9e0 <_raise_r+0x4e>
 800f9cc:	1c51      	adds	r1, r2, #1
 800f9ce:	d103      	bne.n	800f9d8 <_raise_r+0x46>
 800f9d0:	2316      	movs	r3, #22
 800f9d2:	6003      	str	r3, [r0, #0]
 800f9d4:	2001      	movs	r0, #1
 800f9d6:	e7e5      	b.n	800f9a4 <_raise_r+0x12>
 800f9d8:	2100      	movs	r1, #0
 800f9da:	0028      	movs	r0, r5
 800f9dc:	6019      	str	r1, [r3, #0]
 800f9de:	4790      	blx	r2
 800f9e0:	2000      	movs	r0, #0
 800f9e2:	e7df      	b.n	800f9a4 <_raise_r+0x12>

0800f9e4 <raise>:
 800f9e4:	b510      	push	{r4, lr}
 800f9e6:	4b03      	ldr	r3, [pc, #12]	@ (800f9f4 <raise+0x10>)
 800f9e8:	0001      	movs	r1, r0
 800f9ea:	6818      	ldr	r0, [r3, #0]
 800f9ec:	f7ff ffd1 	bl	800f992 <_raise_r>
 800f9f0:	bd10      	pop	{r4, pc}
 800f9f2:	46c0      	nop			@ (mov r8, r8)
 800f9f4:	20000184 	.word	0x20000184

0800f9f8 <_kill_r>:
 800f9f8:	2300      	movs	r3, #0
 800f9fa:	b570      	push	{r4, r5, r6, lr}
 800f9fc:	4d06      	ldr	r5, [pc, #24]	@ (800fa18 <_kill_r+0x20>)
 800f9fe:	0004      	movs	r4, r0
 800fa00:	0008      	movs	r0, r1
 800fa02:	0011      	movs	r1, r2
 800fa04:	602b      	str	r3, [r5, #0]
 800fa06:	f7f6 f8ba 	bl	8005b7e <_kill>
 800fa0a:	1c43      	adds	r3, r0, #1
 800fa0c:	d103      	bne.n	800fa16 <_kill_r+0x1e>
 800fa0e:	682b      	ldr	r3, [r5, #0]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d000      	beq.n	800fa16 <_kill_r+0x1e>
 800fa14:	6023      	str	r3, [r4, #0]
 800fa16:	bd70      	pop	{r4, r5, r6, pc}
 800fa18:	20000740 	.word	0x20000740

0800fa1c <_getpid_r>:
 800fa1c:	b510      	push	{r4, lr}
 800fa1e:	f7f6 f8a8 	bl	8005b72 <_getpid>
 800fa22:	bd10      	pop	{r4, pc}

0800fa24 <_init>:
 800fa24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa26:	46c0      	nop			@ (mov r8, r8)
 800fa28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fa2a:	bc08      	pop	{r3}
 800fa2c:	469e      	mov	lr, r3
 800fa2e:	4770      	bx	lr

0800fa30 <_fini>:
 800fa30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa32:	46c0      	nop			@ (mov r8, r8)
 800fa34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fa36:	bc08      	pop	{r3}
 800fa38:	469e      	mov	lr, r3
 800fa3a:	4770      	bx	lr
