module controller (
	clk,
	reset,
	InstrD,
	ALUFlags,
	RegSrcD,
	RegWriteW,
	RegWriteM,
	ImmSrcD,
	ALUSrcE,
	ALUControlE,
	MemWriteM,
	MemtoRegW,
	MemtoRegE,
	PCSrcW, 
	BranchTakenE,
	PCSrcD,
    PCSrcE,
    PCSrcM,
    FlushE,
    ShiftD,
	NE,
	LongE,
	SignedE,
	CarryE, 
	InvE,
	FlagsPrima
);
	input wire clk;
	input wire reset, FlushE;
	//señales para decode stage
	input wire [31:0] InstrD;
	
	output wire [5:0] RegSrcD;
	output wire [1:0] RegWriteW, RegWriteM;
	output wire [1:0] ImmSrcD;
	output wire ALUSrcE;
	output wire [2:0] ALUControlE;
	output wire MemWriteM;
	output wire MemtoRegW;
	output wire PCSrcW, PCSrcM, PCSrcE, PCSrcD;
	output wire ShiftD, NE, LongE, SignedE, CarryE, InvE;


    //wires de decode
    
    wire [1:0] RegWriteD;
    wire MemWriteD, MemtoRegD, ALUSrcD, BranchD;
    wire ND, LongD, SignedD, CarryD, InvD, NoWD;
    wire [2:0] ALUControlD;

	

	
	//Para el puente entre Decoder y Conditional Logic
	wire [1:0] FlagWriteD;
	
	//Para execute
	output wire BranchTakenE;
	
	
	input wire [3:0] ALUFlags;
	

	decode dec(
		.Op(InstrD[27:26]),
		.Funct(InstrD[25:20]),
		.Rd(InstrD[15:12]),
		.FlagW(FlagWriteD),
		.PCS(PCSrcD),
		.RegW(RegWriteD),
		.MemW(MemWriteD),
		.MemtoReg(MemtoRegD),
		.ALUSrc(ALUSrcD),
		.ImmSrc(ImmSrcD),
		.RegSrc(RegSrcD),
		.ALUControl(ALUControlD),
		.Branch(BranchD),
		.Shift(ShiftD),
        .N(ND),
        .Long(LongD),
        .Signed(SignedD),
        .Carry(CarryD), 
        .Inv(InvD),
        .NoW(NoWD)
	);
	
	
	
    wire PCSrcEpostCondLogic;
    wire [1:0] RegWriteE;
    wire [1:0] RegWriteEpostCondLogic;
    output wire MemtoRegE;
    wire MemWriteE;
    wire MemWriteEpostCondLogic;
    wire BranchE;
    wire [1:0] FlagWriteE;
    wire [3:0] CondE;
    // assign CondE = InstrD[31:28];
    output wire [3:0] FlagsPrima;

    

    
    
    
    floprc #(16) DToEreg( // cambiar a 8
        .clk(clk), 
        .reset(reset), 
        .d({PCSrcD,RegWriteD, MemtoRegD,MemWriteD, ALUControlD,BranchD,ALUSrcD,FlagWriteD,InstrD[31:28]}), 
        .q({PCSrcE,RegWriteE, MemtoRegE,MemWriteE, ALUControlE,BranchE,ALUSrcE,FlagWriteE,CondE}),
        .clear(FlushE)
    );
    
    floprc #(6) DToEAluC(
        .clk(clk),
        .reset(reset),
        .d({ND, LongD, SignedD, CarryD, InvD, NoWD}),
        .q({NE, LongE, SignedE, CarryE, InvE, NoWE}),
        .clear(FlushE)
    );
    

 
	condlogic cl(
		.clk(clk),
		.reset(reset),
		.Cond(CondE),
		.ALUFlags(ALUFlags),
		.FlagW(FlagWriteE),
		.PCS(PCSrcE),
		.RegW(RegWriteE),
		.MemW(MemWriteE),
		.NoW(NoWE),
		.PCSrc(PCSrcEpostCondLogic),
		.RegWrite(RegWriteEpostCondLogic),
		.MemWrite(MemWriteEpostCondLogic),
		.Branch(BranchE),
		.BranchTakenE(BranchTakenE),
		.FlagsPrima(FlagsPrima),
		.FlushE(FlushE)
	);
	
	wire MemtoRegM; // RegWriteM definido arriba como output wire
	
	//para memory stage
	flopr #(5) EtoMreg(
        .clk(clk), 
        .reset(reset), 
        .d({PCSrcEpostCondLogic, RegWriteEpostCondLogic, MemtoRegE, MemWriteEpostCondLogic}), 
        .q({PCSrcM, RegWriteM, MemtoRegM, MemWriteM}));
        
    //para write back
    flopr #(4) MtoWreg(
        .clk(clk), 
        .reset(reset), 
        .d({PCSrcM, RegWriteM, MemtoRegM }), 
        .q({PCSrcW, RegWriteW, MemtoRegW}));
     
	
	
	
	
endmodule