(edif system_axi_spi_oled_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2013 7 22 16 3 56)
      (program "Xilinx ngc2edif" (version "P.68d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure system_axi_spi_oled_wrapper.ngc system_axi_spi_oled_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDSE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell SRL16E
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library system_axi_spi_oled_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell system_axi_spi_oled_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port S_AXI_ACLK
              (direction INPUT)
            )
            (port S_AXI_ARESETN
              (direction INPUT)
            )
            (port S_AXI_AWVALID
              (direction INPUT)
            )
            (port S_AXI_WVALID
              (direction INPUT)
            )
            (port S_AXI_BREADY
              (direction INPUT)
            )
            (port S_AXI_ARVALID
              (direction INPUT)
            )
            (port S_AXI_RREADY
              (direction INPUT)
            )
            (port SCK_I
              (direction INPUT)
            )
            (port MISO_I
              (direction INPUT)
            )
            (port MOSI_I
              (direction INPUT)
            )
            (port SPISEL
              (direction INPUT)
            )
            (port S_AXI_AWREADY
              (direction OUTPUT)
            )
            (port S_AXI_WREADY
              (direction OUTPUT)
            )
            (port S_AXI_BVALID
              (direction OUTPUT)
            )
            (port S_AXI_ARREADY
              (direction OUTPUT)
            )
            (port S_AXI_RVALID
              (direction OUTPUT)
            )
            (port SCK_O
              (direction OUTPUT)
            )
            (port SCK_T
              (direction OUTPUT)
            )
            (port MISO_O
              (direction OUTPUT)
            )
            (port MISO_T
              (direction OUTPUT)
            )
            (port MOSI_O
              (direction OUTPUT)
            )
            (port MOSI_T
              (direction OUTPUT)
            )
            (port SS_T
              (direction OUTPUT)
            )
            (port IP2INTC_Irpt
              (direction OUTPUT)
            )
            (port (array (rename S_AXI_AWADDR "S_AXI_AWADDR<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_WDATA "S_AXI_WDATA<31:0>") 32)
              (direction INPUT))
            (port (array (rename S_AXI_WSTRB "S_AXI_WSTRB<3:0>") 4)
              (direction INPUT))
            (port (array (rename S_AXI_ARADDR "S_AXI_ARADDR<31:0>") 32)
              (direction INPUT))
            (port (array (rename SS_I "SS_I<0:0>") 1)
              (direction INPUT))
            (port (array (rename S_AXI_BRESP "S_AXI_BRESP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename S_AXI_RDATA "S_AXI_RDATA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename S_AXI_RRESP "S_AXI_RRESP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename SS_O "SS_O<0:0>") 1)
              (direction OUTPUT))
            (designator "xc7z020clg484-1")
            (property TYPE (string "system_axi_spi_oled_wrapper") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_AWADDR<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_WDATA<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:S_AXI_WSTRB<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:S_AXI_ARADDR<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:SS_I<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:S_AXI_BRESP<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:S_AXI_RDATA<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:S_AXI_RRESP<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "1:OUTPUT:SS_O<0:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "axi_spi_v1_02_a") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "axi_spi_oled,axi_spi,{C_FAMILY = zynq,C_INSTANCE = axi_spi_oled,C_S_AXI_ADDR_WIDTH = 32,C_S_AXI_DATA_WIDTH = 32,C_FIFO_EXIST = 1,C_SCK_RATIO = 128,C_NUM_SS_BITS = 1,C_NUM_TRANSFER_BITS = 8}") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "system_axi_spi_oled_wrapper_system_axi_spi_oled_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_2 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_3 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_renamed_4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_renamed_5 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_renamed_6 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_renamed_7 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.data_Exists_RcFIFO_int_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_renamed_8 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_renamed_9 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_renamed_10 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_renamed_11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_renamed_12 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_renamed_13 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_renamed_14 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_renamed_15 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_renamed_16 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_renamed_17 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_renamed_18 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_8")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_renamed_19 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_8__SPI_TRISTATE_CONTROL_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_7__SPI_TRISTATE_CONTROL_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_renamed_20 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_1")
              (viewRef view_1 (cellRef FDSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_renamed_21 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_renamed_22 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_2")
              (viewRef view_1 (cellRef FDSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_renamed_23 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_8")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_renamed_24 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_renamed_25 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_9")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_renamed_26 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4_renamed_27 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_renamed_28 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3_renamed_29 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_0")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_1")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_2")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_3")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_4")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_5 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_5")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MISO_I_REG "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/OTHER_RATIO_GENERATE.MISO_I_REG")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MOSI_I_REG "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/OTHER_RATIO_GENERATE.MOSI_I_REG")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_I_REG "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_I_REG")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPISEL_REG "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPISEL_REG")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_V "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_V")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_IV "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_III "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_III")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_II "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_II")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "TRUE") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_5 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_6 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_7 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_renamed_30 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Serial_Dout")
              (viewRef view_1 (cellRef FDSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_5 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_6 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_7 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_renamed_31 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_renamed_32 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_Asserted_1dly")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_renamed_33 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_renamed_34 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_0")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_renamed_35 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/spisel_d1")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_d1_renamed_36 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_renamed_37 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_renamed_38 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_renamed_39 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_renamed_40 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_i_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_MODF_strobe_renamed_41 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Slave_MODF_strobe")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_MODF_strobe_renamed_42 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/MODF_strobe")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__XORCY_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[3].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__XORCY_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[2].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__XORCY_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[1].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__XORCY_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[0].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__MUXCY_L_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[3].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__MUXCY_L_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[2].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__MUXCY_L_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[1].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__MUXCY_L_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[0].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[7].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[6].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[5].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[4].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[3].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[2].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[1].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[0].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__FDRE_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[3].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__FDRE_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[2].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__FDRE_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[1].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__FDRE_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[0].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Data_Exists_DFF "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Data_Exists_DFF")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__XORCY_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[3].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__XORCY_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[2].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__XORCY_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[1].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__XORCY_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[0].XORCY_I")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__MUXCY_L_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[3].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__MUXCY_L_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[2].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__MUXCY_L_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[1].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__MUXCY_L_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[0].MUXCY_L_I")
              (viewRef view_1 (cellRef MUXCY_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[7].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[6].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[5].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[4].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[3].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[2].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[1].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[0].SRL16E_I")
              (viewRef view_1 (cellRef SRL16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__FDRE_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[3].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__FDRE_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[2].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__FDRE_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[1].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__FDRE_I "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[0].FDRE_I")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Data_Exists_DFF "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Data_Exists_DFF")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_renamed_43 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Empty_d1")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_renamed_44 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Occpncy_MSB_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_renamed_45 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/dtr_underrun_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_renamed_46 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/rc_FIFO_Full_d1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_renamed_47 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/drr_Overrun_i")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_2_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<2>1") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_3_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<2>1") (owner "Xilinx"))
              (property INIT (string "6CCC") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_GND_14_o_state_1__equal_14_o1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_GND_14_o_state[1]_equal_14_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___35___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_GND_14_o_state[1]_equal_14_o1") (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000EA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_14_o_PWR_14_o_OR_20_o1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_PWR_14_o_OR_20_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___37___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_PWR_14_o_OR_20_o1") (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_1_11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___46___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_Bus2IP_BE11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___45___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_Bus2IP_BE11") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE41 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_Bus2IP_BE41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___45___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_Bus2IP_BE11") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___46___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i31") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i41")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___41___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i41") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i51 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i51")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___41___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i41") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i61 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i61")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___40___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i61") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i71 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i71")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___40___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_bus2ip_addr_i61") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000200000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000000000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000100000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000010000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000010000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000010000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000200000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_17_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<17>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___27___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<17>1") (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_16_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<16>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___29___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<16>1") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_10_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<10>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___26___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<10>1") (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_8_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<8>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___28___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<8>1") (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_7_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<7>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___25___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<7>1") (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_23_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<23>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___38___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<23>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_22_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<22>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___38___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<23>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_20_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<20>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<20>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_18_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<18>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___32___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<18>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_17_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<17>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___27___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<17>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_10_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<10>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___26___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<10>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_8_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<8>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___28___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<8>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_7_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<7>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___25___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<7>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_bus2IP_Data_processed_23_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/bus2IP_Data_processed<23>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2A") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0171_23_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0171<23>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFD888D888D888") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_wrack_ff_chain1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/wrack_ff_chain1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___39___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/wrack_ff_chain1") (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/Reset2IP_Reset1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_7__Bus2IP_Data_24__MUX_269_o11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[7]_Bus2IP_Data[24]_MUX_269_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AFF6A6A") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_4__Bus2IP_Data_27__MUX_263_o11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[4]_Bus2IP_Data[27]_MUX_263_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AFF6A6A") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_6__Bus2IP_Data_25__MUX_267_o11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[6]_Bus2IP_Data[25]_MUX_267_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AFF6A6A") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_2__Bus2IP_Data_29__MUX_259_o11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[2]_Bus2IP_Data[29]_MUX_259_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6A6A6AFF") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_3__Bus2IP_Data_28__MUX_261_o11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[3]_Bus2IP_Data[28]_MUX_261_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AFF6A6A") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT41")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT41") (owner "Xilinx"))
              (property INIT (string "28888888") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT51")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT41") (owner "Xilinx"))
              (property INIT (string "80000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Serial_Din11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0CCAAAA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count41 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count41")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count41") (owner "Xilinx"))
              (property INIT (string "AAAAAAA9") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count51 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAAAAAA9") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count21 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count21")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___34___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count21") (owner "Xilinx"))
              (property INIT (string "A9") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count31 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count41") (owner "Xilinx"))
              (property INIT (string "AAA9") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0327111 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0327111")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0327111") (owner "Xilinx"))
              (property INIT (string "20") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT211 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT211")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT211") (owner "Xilinx"))
              (property INIT (string "4404") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT31 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2888") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0390_inv1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0390_inv1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000040") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_178_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_En_Mst_N_Slv_AND_178_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "100010000F000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT211 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT211")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "080C") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT12_renamed_48 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT12")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT12") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT81 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT81")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT12") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT22_renamed_49 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT22")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT22") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT71 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT71")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT22") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT32_renamed_50 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT32")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT32") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT61 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT61")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT32") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT42_renamed_51 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT42")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT42") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT51 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT51")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT42") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv21 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0367_inv21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0403_inv1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0403_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EFFE4554FFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_sck_o_in11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_sck_o_in11") (owner "Xilinx"))
              (property INIT (string "BAAA8AAA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_1_11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___34___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count21") (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_183_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_183_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0327111") (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_SS_Asserted_GND_49_o_MUX_236_o11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_SS_Asserted_GND_49_o_MUX_236_o11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_sck_o_in11") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Slave_Select_Reg_0__Slave_Select_Reg_0__MUX_233_o11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Slave_Select_Reg[0]_Slave_Select_Reg[0]_MUX_233_o11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AB") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_slave_tri_state_en_control1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/slave_tri_state_en_control1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___36___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/slave_tri_state_en_control1") (owner "Xilinx"))
              (property INIT (string "EF") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/master_tri_state_en_control1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___36___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/slave_tri_state_en_control1") (owner "Xilinx"))
              (property INIT (string "FDFF") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_rising_edge_transfer_start_AND_161_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_rising_edge_transfer_start_AND_161_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_rising_edge_transfer_start_AND_161_o1") (owner "Xilinx"))
              (property INIT (string "20") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_fe1_transfer_start_AND_163_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_fe1_transfer_start_AND_163_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_rising_edge_transfer_start_AND_161_o1") (owner "Xilinx"))
              (property INIT (string "20") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666666666666662") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_buffer_Full_0_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/buffer_Full<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666666666666662") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<2>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFFEFFFF0000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFFEFFFF0000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFFEFFFF0000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_buffer_Full_0_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/buffer_Full<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___33___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/buffer_Full<0>1") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_52 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___35___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_GND_14_o_state[1]_equal_14_o1") (owner "Xilinx"))
              (property INIT (string "7654FEDC") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1_renamed_53 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0172<27>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFECA0CC00") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0172<26>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFEAC0AA00") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0172<25>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFF80FF80FF80") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0172<24>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFF80FF80FF80") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEEEFAAAFCCCF000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_1_renamed_54 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<2>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EFEEAFAACFCC0F00") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEEEFAAAFCCCF000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_55 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/intr_controller_wr_ce_or_reduce<9>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/intr_controller_wr_ce_or_reduce<9>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/intr_controller_wr_ce_or_reduce<9>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF5554") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/wr_ce_or_reduce_core_reg<17>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_56 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/intr_controller_rd_ce_or_reduce<9>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE00000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/intr_controller_rd_ce_or_reduce<9>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE00000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/intr_controller_rd_ce_or_reduce<9>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFAAA8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_Error_int_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___47___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_rstpot_SW0") (owner "Xilinx"))
              (property INIT (string "EF") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_Error_int")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFBFFFFFFF00") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_57 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_58 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt4")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAA8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_59 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00AC0000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT12")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFD0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0367_inv1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv2_renamed_60 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0434_inv2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "11000F0F11000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/next_Data_Exists_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/next_Data_Exists_SW0") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_61 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/next_Data_Exists")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAABBAAAAAA8A") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/next_Data_Exists_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___33___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/buffer_Full<0>1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_62 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/next_Data_Exists")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAABBAAAAAA8A") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_63 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_64 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_FF_WRACK "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/FF_WRACK")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS_glue_set_renamed_65 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS_glue_set_renamed_66 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___44___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_glue_set") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS_glue_set_renamed_67 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___44___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_glue_set") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS_glue_set_renamed_68 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___43___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS_glue_set") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS_glue_set_renamed_69 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___43___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS_glue_set") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS_glue_set_renamed_70 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___42___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS_glue_set") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS_glue_set_renamed_71 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS_glue_set")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___42___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS_glue_set") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_0__RST_FLOPS "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_renamed_72 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_renamed_73 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_renamed_74 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_0")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_renamed_75 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_bus2ip_reset_int_core_renamed_76 "axi_spi_oled/bus2ip_reset_int_core")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_renamed_77 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_renamed_78 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_renamed_79 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_renamed_80 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_renamed_81 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_renamed_82 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_renamed_83 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_renamed_84 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_WrAck")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_renamed_85 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_RdAck")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_renamed_86 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_O")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_renamed_87 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_renamed_88 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_renamed_89 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Transmit_ip2bus_error")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_renamed_90 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Receive_ip2bus_error")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_renamed_91 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/modf")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_renamed_92 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/DTR_underrun")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_renamed_93 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_Slave_MODF_Strobe")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_renamed_94 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_MODF_Strobe")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_renamed_95 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/serial_dout_int")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_renamed_96 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_renamed_97 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT14")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3333333331200000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable_20_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.IP2Bus_RdAck_receive_enable<20>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv31 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0367_inv31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4224") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv1_renamed_98 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0434_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F2F4F4F2F0F0F0F0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0434_inv3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF00101010") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.IP2Bus_WrAck_transmit_enable<19>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0008") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT811_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT811_SW0") (owner "Xilinx"))
              (property INIT (string "F1F0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_225_o11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Serial_Dout_Serial_Dout_MUX_225_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0C03000AAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT811_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___39___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/wrack_ff_chain1") (owner "Xilinx"))
              (property INIT (string "FFFD") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT811_SW2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F3F3F3F5") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT82")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000312002133333") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT22")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFA8FFA0FF88FF00") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFA8FFA0FF88FF00") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFA8FFA0FF88FF00") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFA8FFA0FF88FF00") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFA8FFA0FF88FF00") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT7")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CDEFCCCCFFFFFEDC") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<0>1_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/next_Data_Exists_SW0") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0FF00FF00F000F80") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<1>1_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<1>1_SW0") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0FF00FF00F000F80") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<2>1_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<1>1_SW0") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<2>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0FF00FF00F000F80") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rd_ce_or_reduce_core_reg<16>_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT7_SW2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3335") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/valid_Write1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0008") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<0>2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___32___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<18>1") (owner "Xilinx"))
              (property INIT (string "8080AA80") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_SPISEL_sync_OR_135_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_SPISEL_sync_OR_135_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_SPISEL_sync_OR_135_o1") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0172<27>_SW0_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___30___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0172<27>_SW0_SW0") (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0172<27>_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFA0A08800") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0172<26>_SW0_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___30___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0172<27>_SW0_SW0") (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0172<26>_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFA0A08800") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<2>2_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___31___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<2>2_SW0") (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<2>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFA0A08800") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot_renamed_99 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_renamed_100 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot_renamed_101 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_renamed_102 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot_renamed_103 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_renamed_104 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot_renamed_105 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_renamed_106 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot_renamed_107 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_renamed_108 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot_renamed_109 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_renamed_110 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot_renamed_111 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_renamed_112 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot_renamed_113 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_renamed_114 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot_renamed_115 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_renamed_116 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot_renamed_117 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_renamed_118 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot_renamed_119 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_renamed_120 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot_renamed_121 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_renamed_122 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot_renamed_123 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_124 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot_renamed_125 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_126 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot_renamed_127 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_128 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot_renamed_129 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_130 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot_renamed_131 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_renamed_132 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<2>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF8000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_3_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<0>3_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFCCA0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<0>4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF8000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_Mst_N_Slv_OR_104_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_Mst_N_Slv_OR_104_o1") (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<1>2_SW0_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "CAC0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<3>2_SW0_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A088A00000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<3>2_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF80000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0_rstpot_renamed_133 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_0_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___24___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_0_rstpot") (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1_rstpot_renamed_134 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_1_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___24___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_0_rstpot") (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2_rstpot_renamed_135 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_2_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___23___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_2_rstpot") (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3_rstpot_renamed_136 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_3_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___23___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_2_rstpot") (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4_rstpot_renamed_137 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_4_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_4_rstpot") (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5_rstpot_renamed_138 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_5_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_4_rstpot") (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6_rstpot_renamed_139 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_6_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_6_rstpot") (owner "Xilinx"))
              (property INIT (string "AC") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7_rstpot_renamed_140 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_7_rstpot")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_6_rstpot") (owner "Xilinx"))
              (property INIT (string "CA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<1>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF8000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<3>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF8000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_141 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_WrAck_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010101010101000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_142 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_RdAck_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010101010101000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000002000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000800000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000000000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000000000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_265_o11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[5]_Bus2IP_Data[26]_MUX_265_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFA6AAAAAA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_257_o11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[1]_Bus2IP_Data[30]_MUX_257_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFA6AAAAAA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_255_o11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[0]_Bus2IP_Data[31]_MUX_255_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFA6AAAAAA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0172<25>_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8880880000800000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0172<24>_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8880880000800000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT221")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT211")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT321")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT311")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT421")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT411")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FF7DD755AA288200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset_RcFIFO_ptr_int1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/reset_RcFIFO_ptr_int1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/reset_RcFIFO_ptr_int1") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset_TxFIFO_ptr_int1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/reset_TxFIFO_ptr_int1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/reset_RcFIFO_ptr_int1") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_bits34_Reset1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_bits34_Reset1") (owner "Xilinx"))
              (property INIT (string "FFEF") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_transfer_start_OR_116_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_transfer_start_OR_116_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_SPISEL_sync_OR_135_o1") (owner "Xilinx"))
              (property INIT (string "EF") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_143 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AEA2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot_renamed_144 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT141 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT141")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT811_SW0") (owner "Xilinx"))
              (property INIT (string "01010100") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT131 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT131")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02020200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done3 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done3")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___29___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<16>1") (owner "Xilinx"))
              (property INIT (string "FF20") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT14_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA20200020") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT22_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT31_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT61_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT41_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT51_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT7_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000AA2AAA0A") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF55D5") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/valid_Write1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_227_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_RdCE[10]_column_sel[0]_AND_227_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_RdCE[10]_column_sel[0]_AND_227_o1") (owner "Xilinx"))
              (property INIT (string "E000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_226_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_RdCE[8]_column_sel[0]_AND_226_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_RdCE[8]_column_sel[0]_AND_226_o1") (owner "Xilinx"))
              (property INIT (string "E000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_145 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_glue_set")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4F444444") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_Mst_N_Slv_OR_110_o1_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EFEEFFFF") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_146 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000010011111111") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int_rstpot1_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7DD7288228827DD7") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_147 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int_rstpot1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0010000010101000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot_renamed_148 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot_renamed_149 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot_renamed_150 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rd_ce_or_reduce_core_reg<16>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0000FFFE0000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<1>2_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE00F000EE000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/wr_ce_or_reduce_core_reg<17>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000FFFE0000FFFF") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_glue_set_renamed_151 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_glue_set")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FC54") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1_renamed_152 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/serial_dout_int_rstpot1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_153 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_0_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BAAA8AAA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_154 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/DTR_underrun_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0111011101000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_rstpot_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___47___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_rstpot_SW0") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_155 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAAAAAA9") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_156 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_glue_set")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___37___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_PWR_14_o_OR_20_o1") (owner "Xilinx"))
              (property INIT (string "2020FF20") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_157 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/modf_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0011111100101010") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_SW0 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In3_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA808080FFD5D5D5") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "55551000FFFFBAAA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_225_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_WrCE[10]_column_sel[0]_AND_225_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_RdCE[10]_column_sel[0]_AND_227_o1") (owner "Xilinx"))
              (property INIT (string "2220") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_158 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_MODF_Strobe_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_Mst_N_Slv_OR_104_o1") (owner "Xilinx"))
              (property INIT (string "FFFFEEFE") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_irpt_rdack11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAA088888880") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5555555044444440") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_irpt_read_data41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000080000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_159 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAEEEAAAAA222A") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_bits34_Reset1") (owner "Xilinx"))
              (property INIT (string "20") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_160 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAFAAAFAAA2AAAA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Reg2SA_Control_Reg_Data_0_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/Reg2SA_Control_Reg_Data<0>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___31___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<2>2_SW0") (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT211") (owner "Xilinx"))
              (property INIT (string "10001010") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_161 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000440444040000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_162 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot_renamed_163 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d1_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_164 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Transmit_ip2bus_error_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000800000000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_165 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Receive_ip2bus_error_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<20>1") (owner "Xilinx"))
              (property INIT (string "00000200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/drr_Overrun_i_SPIXfer_done_AND_75_o1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot_renamed_166 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_O_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_194_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_WrCE[8]_interrupt_wrce_strb_AND_194_o1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_RdCE[8]_column_sel[0]_AND_226_o1") (owner "Xilinx"))
              (property INIT (string "02020200") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_PWR_51_o_Bus2IP_BE_3__AND_185_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/PWR_51_o_Bus2IP_BE[3]_AND_185_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0008000800080000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done2 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FDFDFDFFFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_167 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100010001000000") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_168 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_Slave_MODF_Strobe_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFA8") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig_rstpot_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEFFFFFF") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot_renamed_169 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00E2") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_renamed_170 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot_renamed_171 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_renamed_172 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot_renamed_173 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_renamed_174 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot_renamed_175 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_renamed_176 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot_renamed_177 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_renamed_178 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot_renamed_179 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_renamed_180 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot_renamed_181 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_renamed_182 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot_renamed_183 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E02") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_renamed_184 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_0_11_INV_0 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mcount_INCLUDE_DPHASE_TIMER.dpto_cnt_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_sr_5_Tx_Empty_int1_INV_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/sr_5_Tx_Empty_int1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_0_11_INV_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_bus2ip_reset_int_core_rstpot1_INV_0 "axi_spi_oled/bus2ip_reset_int_core_rstpot1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[8]_Bus2IP_Data[23]_MUX_271_o1")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_F "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[8]_Bus2IP_Data[23]_MUX_271_o1_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0444") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_G "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Mmux_ip_irpt_status_reg[8]_Bus2IP_Data[23]_MUX_271_o1_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "95AA95AABFBF95AA") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_renamed_185 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0367_inv4")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_F "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0367_inv4_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFF5444") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_G "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0367_inv4_G")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF5540") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_renamed_186 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<0>1")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_F "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<0>1_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA808080") (owner "Xilinx"))
            )
            (instance (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_G "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<0>1_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAA808080") (owner "Xilinx"))
            )
            (net (rename S_AXI_AWADDR_6_ "S_AXI_AWADDR<6>")
              (joined
                (portRef (member S_AXI_AWADDR 25))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i71))
              )
            )
            (net (rename S_AXI_AWADDR_5_ "S_AXI_AWADDR<5>")
              (joined
                (portRef (member S_AXI_AWADDR 26))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i61))
              )
            )
            (net (rename S_AXI_AWADDR_4_ "S_AXI_AWADDR<4>")
              (joined
                (portRef (member S_AXI_AWADDR 27))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i51))
              )
            )
            (net (rename S_AXI_AWADDR_3_ "S_AXI_AWADDR<3>")
              (joined
                (portRef (member S_AXI_AWADDR 28))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41))
              )
            )
            (net (rename S_AXI_AWADDR_2_ "S_AXI_AWADDR<2>")
              (joined
                (portRef (member S_AXI_AWADDR 29))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31))
              )
            )
            (net (rename S_AXI_WDATA_31_ "S_AXI_WDATA<31>")
              (joined
                (portRef (member S_AXI_WDATA 0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_159))
              )
            )
            (net (rename S_AXI_WDATA_9_ "S_AXI_WDATA<9>")
              (joined
                (portRef (member S_AXI_WDATA 22))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_renamed_21))
              )
            )
            (net (rename S_AXI_WDATA_8_ "S_AXI_WDATA<8>")
              (joined
                (portRef (member S_AXI_WDATA 23))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_renamed_20))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_bus2IP_Data_processed_23_1))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_G))
              )
            )
            (net (rename S_AXI_WDATA_7_ "S_AXI_WDATA<7>")
              (joined
                (portRef (member S_AXI_WDATA 24))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_renamed_22))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_7__Bus2IP_Data_24__MUX_269_o11))
              )
            )
            (net (rename S_AXI_WDATA_6_ "S_AXI_WDATA<6>")
              (joined
                (portRef (member S_AXI_WDATA 25))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3_renamed_29))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_6__Bus2IP_Data_25__MUX_267_o11))
              )
            )
            (net (rename S_AXI_WDATA_5_ "S_AXI_WDATA<5>")
              (joined
                (portRef (member S_AXI_WDATA 26))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4_renamed_27))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_265_o11))
              )
            )
            (net (rename S_AXI_WDATA_4_ "S_AXI_WDATA<4>")
              (joined
                (portRef (member S_AXI_WDATA 27))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_renamed_26))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_4__Bus2IP_Data_27__MUX_263_o11))
              )
            )
            (net (rename S_AXI_WDATA_3_ "S_AXI_WDATA<3>")
              (joined
                (portRef (member S_AXI_WDATA 28))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_renamed_28))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_3__Bus2IP_Data_28__MUX_261_o11))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_PWR_51_o_Bus2IP_BE_3__AND_185_o1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done2))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
              )
            )
            (net (rename S_AXI_WDATA_2_ "S_AXI_WDATA<2>")
              (joined
                (portRef (member S_AXI_WDATA 29))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_renamed_24))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_7__SPI_TRISTATE_CONTROL_I))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_2__Bus2IP_Data_29__MUX_259_o11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_PWR_51_o_Bus2IP_BE_3__AND_185_o1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done2))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_167))
              )
            )
            (net (rename S_AXI_WDATA_1_ "S_AXI_WDATA<1>")
              (joined
                (portRef (member S_AXI_WDATA 30))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_renamed_23))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_8__SPI_TRISTATE_CONTROL_I))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int_SW0))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_257_o11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_PWR_51_o_Bus2IP_BE_3__AND_185_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done2))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_167))
              )
            )
            (net (rename S_AXI_WDATA_0_ "S_AXI_WDATA<0>")
              (joined
                (portRef (member S_AXI_WDATA 31))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_renamed_25))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int_SW0))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_255_o11))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_153))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_PWR_51_o_Bus2IP_BE_3__AND_185_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done2))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_167))
              )
            )
            (net (rename S_AXI_WSTRB_3_ "S_AXI_WSTRB<3>")
              (joined
                (portRef (member S_AXI_WSTRB 0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE41))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_225_o1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_159))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_194_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_227_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_226_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0))
              )
            )
            (net (rename S_AXI_WSTRB_0_ "S_AXI_WSTRB<0>")
              (joined
                (portRef (member S_AXI_WSTRB 3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE11))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_PWR_51_o_Bus2IP_BE_3__AND_185_o1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done2))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_167))
              )
            )
            (net (rename S_AXI_ARADDR_6_ "S_AXI_ARADDR<6>")
              (joined
                (portRef (member S_AXI_ARADDR 25))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i71))
              )
            )
            (net (rename S_AXI_ARADDR_5_ "S_AXI_ARADDR<5>")
              (joined
                (portRef (member S_AXI_ARADDR 26))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i61))
              )
            )
            (net (rename S_AXI_ARADDR_4_ "S_AXI_ARADDR<4>")
              (joined
                (portRef (member S_AXI_ARADDR 27))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i51))
              )
            )
            (net (rename S_AXI_ARADDR_3_ "S_AXI_ARADDR<3>")
              (joined
                (portRef (member S_AXI_ARADDR 28))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41))
              )
            )
            (net (rename S_AXI_ARADDR_2_ "S_AXI_ARADDR<2>")
              (joined
                (portRef (member S_AXI_ARADDR 29))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31))
              )
            )
            (net S_AXI_ACLK
              (joined
                (portRef S_AXI_ACLK)
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_3))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_2))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_renamed_8))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_renamed_7))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_renamed_6))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_renamed_5))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_renamed_4))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_renamed_19))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_renamed_18))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_renamed_17))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_renamed_16))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_renamed_15))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_renamed_14))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_renamed_13))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_renamed_12))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_renamed_11))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_renamed_10))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_renamed_9))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3_renamed_29))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_renamed_28))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4_renamed_27))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_renamed_26))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_renamed_25))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_renamed_24))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_renamed_23))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_renamed_22))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_renamed_21))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_renamed_20))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_7__SPI_TRISTATE_CONTROL_I))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_8__SPI_TRISTATE_CONTROL_I))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_MODF_strobe_renamed_42))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_MODF_strobe_renamed_41))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_renamed_40))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_renamed_39))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_renamed_38))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_renamed_37))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_d1_renamed_36))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_renamed_35))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_renamed_34))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_renamed_33))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_renamed_32))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_renamed_31))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_7))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_6))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_5))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_4))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_3))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_2))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_1))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_renamed_30))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_7))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_6))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_5))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_4))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_3))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_2))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_1))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_II))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_III))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_IV))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_V))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPISEL_REG))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_I_REG))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MOSI_I_REG))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MISO_I_REG))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_5))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_4))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_3))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_2))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_1))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_0))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Data_Exists_DFF))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Data_Exists_DFF))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef CLK (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef C
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_renamed_47))
                (portRef C
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_renamed_46))
                (portRef C
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_renamed_45))
                (portRef C
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_renamed_44))
                (portRef C
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_renamed_43))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_63))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_64))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_FF_WRACK))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_0__RST_FLOPS))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_renamed_72))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_renamed_73))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_renamed_74))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_renamed_75))
                (portRef C (instanceRef axi_spi_oled_bus2ip_reset_int_core_renamed_76))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_renamed_77))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_renamed_78))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_renamed_79))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_renamed_80))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_renamed_81))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_renamed_82))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_renamed_83))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_renamed_84))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_renamed_85))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_renamed_86))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_renamed_87))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_renamed_88))
                (portRef C
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_renamed_89))
                (portRef C
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_renamed_90))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_renamed_91))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_renamed_92))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_renamed_93))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_renamed_94))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_renamed_95))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_renamed_96))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_renamed_100))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_renamed_102))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_renamed_104))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_renamed_106))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_renamed_108))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_renamed_110))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_renamed_112))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_renamed_114))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_renamed_116))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_renamed_118))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_renamed_120))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_renamed_122))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_124))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_126))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_128))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_130))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_renamed_132))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6))
                (portRef C (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_renamed_170))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_renamed_172))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_renamed_174))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_renamed_176))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_renamed_178))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_renamed_180))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_renamed_182))
                (portRef C (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_renamed_184))
              )
            )
            (net S_AXI_ARESETN
              (joined
                (portRef S_AXI_ARESETN)
                (portRef I (instanceRef axi_spi_oled_bus2ip_reset_int_core_rstpot1_INV_0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
              )
            )
            (net S_AXI_AWVALID
              (joined
                (portRef S_AXI_AWVALID)
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_160))
              )
            )
            (net S_AXI_WVALID
              (joined
                (portRef S_AXI_WVALID)
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
                (portRef I4 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_160))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11))
              )
            )
            (net S_AXI_BREADY
              (joined
                (portRef S_AXI_BREADY)
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_145))
              )
            )
            (net S_AXI_ARVALID
              (joined
                (portRef S_AXI_ARVALID)
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE11))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE41))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i51))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i61))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i71))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_52))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_225_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_159))
                (portRef I5 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_160))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_194_o1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_PWR_51_o_Bus2IP_BE_3__AND_185_o1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done2))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_167))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_227_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_226_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0))
              )
            )
            (net S_AXI_RREADY
              (joined
                (portRef S_AXI_RREADY)
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_156))
                (portRef I4 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_SW0))
              )
            )
            (net SCK_I
              (joined
                (portRef SCK_I)
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_I_REG))
              )
            )
            (net MISO_I
              (joined
                (portRef MISO_I)
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MISO_I_REG))
              )
            )
            (net MOSI_I
              (joined
                (portRef MOSI_I)
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MOSI_I_REG))
              )
            )
            (net SPISEL
              (joined
                (portRef SPISEL)
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPISEL_REG))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i<1>")
              (joined
                (portRef (member S_AXI_BRESP 0))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_143))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<31>")
              (joined
                (portRef (member S_AXI_RDATA 0))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31))
              )
            )
            (net (rename S_AXI_RRESP_0_ "S_AXI_RRESP<0>")
              (joined
                (portRef (member S_AXI_RDATA 21))
                (portRef (member S_AXI_RDATA 20))
                (portRef (member S_AXI_RDATA 19))
                (portRef (member S_AXI_RDATA 18))
                (portRef (member S_AXI_RDATA 17))
                (portRef (member S_AXI_RDATA 16))
                (portRef (member S_AXI_RDATA 15))
                (portRef (member S_AXI_RDATA 14))
                (portRef (member S_AXI_RDATA 13))
                (portRef (member S_AXI_RDATA 12))
                (portRef (member S_AXI_RDATA 11))
                (portRef (member S_AXI_RDATA 10))
                (portRef (member S_AXI_RDATA 9))
                (portRef (member S_AXI_RDATA 8))
                (portRef (member S_AXI_RDATA 7))
                (portRef (member S_AXI_RDATA 6))
                (portRef (member S_AXI_RDATA 5))
                (portRef (member S_AXI_RDATA 4))
                (portRef (member S_AXI_RDATA 3))
                (portRef (member S_AXI_RDATA 2))
                (portRef (member S_AXI_RDATA 1))
                (portRef G (instanceRef XST_GND))
                (portRef (member S_AXI_BRESP 1))
                (portRef (member S_AXI_RRESP 1))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<9>")
              (joined
                (portRef (member S_AXI_RDATA 22))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<8>")
              (joined
                (portRef (member S_AXI_RDATA 23))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<7>")
              (joined
                (portRef (member S_AXI_RDATA 24))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<6>")
              (joined
                (portRef (member S_AXI_RDATA 25))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<5>")
              (joined
                (portRef (member S_AXI_RDATA 26))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<4>")
              (joined
                (portRef (member S_AXI_RDATA 27))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<3>")
              (joined
                (portRef (member S_AXI_RDATA 28))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<2>")
              (joined
                (portRef (member S_AXI_RDATA 29))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<1>")
              (joined
                (portRef (member S_AXI_RDATA 30))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<0>")
              (joined
                (portRef (member S_AXI_RDATA 31))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i<1>")
              (joined
                (portRef (member S_AXI_RRESP 0))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_0")
              (joined
                (portRef (member SS_O 0))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_renamed_34))
              )
            )
            (net S_AXI_WREADY
              (joined
                (portRef S_AXI_AWREADY)
                (portRef S_AXI_WREADY)
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_52))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done3))
                (portRef I4 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_145))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i")
              (joined
                (portRef S_AXI_BVALID)
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_63))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_145))
              )
            )
            (net S_AXI_ARREADY
              (joined
                (portRef S_AXI_ARREADY)
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_156))
                (portRef I5 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i")
              (joined
                (portRef S_AXI_RVALID)
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_64))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_156))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_O")
              (joined
                (portRef SCK_O)
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_renamed_86))
              )
            )
            (net SCK_T
              (joined
                (portRef SCK_T)
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_II))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Serial_Dout")
              (joined
                (portRef MISO_O)
                (portRef MOSI_O)
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_renamed_30))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1_renamed_152))
              )
            )
            (net MISO_T
              (joined
                (portRef MISO_T)
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_V))
              )
            )
            (net MOSI_T
              (joined
                (portRef MOSI_T)
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_III))
              )
            )
            (net SS_T
              (joined
                (portRef SS_T)
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_IV))
              )
            )
            (net IP2INTC_Irpt
              (joined
                (portRef IP2INTC_Irpt)
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt4))
              )
            )
            (net (rename axi_spi_oled_ip2bus_error_int "axi_spi_oled/ip2bus_error_int")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_143))
              )
            )
            (net (rename axi_spi_oled_ip2bus_data_int_0__ "axi_spi_oled/ip2bus_data_int<0>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_4))
              )
            )
            (net (rename axi_spi_oled_ip2bus_data_int_1__ "axi_spi_oled/ip2bus_data_int<1>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_3))
              )
            )
            (net (rename axi_spi_oled_ip2bus_data_int_2__ "axi_spi_oled/ip2bus_data_int<2>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_3))
              )
            )
            (net (rename axi_spi_oled_ip2bus_data_int_3__ "axi_spi_oled/ip2bus_data_int<3>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_3))
              )
            )
            (net (rename axi_spi_oled_ip2bus_data_int_4__ "axi_spi_oled/ip2bus_data_int<4>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__))
              )
            )
            (net (rename axi_spi_oled_ip2bus_data_int_5__ "axi_spi_oled/ip2bus_data_int<5>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__))
              )
            )
            (net (rename axi_spi_oled_ip2bus_data_int_6__ "axi_spi_oled/ip2bus_data_int<6>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
              )
            )
            (net (rename axi_spi_oled_ip2bus_data_int_7__ "axi_spi_oled/ip2bus_data_int<7>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
              )
            )
            (net (rename axi_spi_oled_ip2bus_data_int_8__ "axi_spi_oled/ip2bus_data_int<8>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0171_23_1))
              )
            )
            (net (rename axi_spi_oled_ip2bus_data_int_31__ "axi_spi_oled/ip2bus_data_int<31>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
              )
            )
            (net (rename axi_spi_oled_bus2ip_wrce_int_7__ "axi_spi_oled/bus2ip_wrce_int<7>")
              (joined
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_7__SPI_TRISTATE_CONTROL_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_8__SPI_TRISTATE_CONTROL_I))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_17_1))
              )
            )
            (net (rename axi_spi_oled_bus2ip_wrce_int_8__ "axi_spi_oled/bus2ip_wrce_int<8>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_16_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
              )
            )
            (net (rename axi_spi_oled_bus2ip_wrce_int_14__ "axi_spi_oled/bus2ip_wrce_int<14>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_10_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_141))
              )
            )
            (net (rename axi_spi_oled_bus2ip_wrce_int_16__ "axi_spi_oled/bus2ip_wrce_int<16>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_8_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_141))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_265_o11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_257_o11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_255_o11))
              )
            )
            (net (rename axi_spi_oled_bus2ip_wrce_int_17__ "axi_spi_oled/bus2ip_wrce_int<17>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_7_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_141))
              )
            )
            (net (rename axi_spi_oled_bus2ip_rdce_int_1__ "axi_spi_oled/bus2ip_rdce_int<1>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_23_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_1_renamed_54))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_1))
              )
            )
            (net (rename axi_spi_oled_bus2ip_rdce_int_2__ "axi_spi_oled/bus2ip_rdce_int<2>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_22_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_1_renamed_54))
              )
            )
            (net (rename axi_spi_oled_bus2ip_rdce_int_4__ "axi_spi_oled/bus2ip_rdce_int<4>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_20_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__))
              )
            )
            (net (rename axi_spi_oled_bus2ip_rdce_int_6__ "axi_spi_oled/bus2ip_rdce_int<6>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_18_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_157))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_1_renamed_54))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0))
              )
            )
            (net (rename axi_spi_oled_bus2ip_rdce_int_7__ "axi_spi_oled/bus2ip_rdce_int<7>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_17_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0171_23_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__))
              )
            )
            (net (rename axi_spi_oled_bus2ip_rdce_int_14__ "axi_spi_oled/bus2ip_rdce_int<14>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_10_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_142))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2))
              )
            )
            (net (rename axi_spi_oled_bus2ip_rdce_int_16__ "axi_spi_oled/bus2ip_rdce_int<16>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_8_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_142))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2))
              )
            )
            (net (rename axi_spi_oled_bus2ip_rdce_int_17__ "axi_spi_oled/bus2ip_rdce_int<17>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_7_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_142))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_renamed_132))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done3))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_162))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_16_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot_renamed_131))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
              )
            )
            (net (rename axi_spi_oled_bus2ip_be_int_0__ "axi_spi_oled/bus2ip_be_int<0>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
              )
            )
            (net (rename axi_spi_oled_bus2ip_be_int_3__ "axi_spi_oled/bus2ip_be_int<3>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_Bus2IP_BE41))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_141))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_142))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_265_o11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_257_o11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_255_o11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<2>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_2_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_3_1))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_2_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_3_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_1_11))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_2_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_3_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_1_11))
                (portRef I (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_0_11_INV_0))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_3_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<3>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_3_1))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_2_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<2>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_2_1))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_1_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<1>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_1_11))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_0_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Result<0>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mcount_INCLUDE_DPHASE_TIMER_dpto_cnt_xor_0_11_INV_0))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_2))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_GND_14_o_state_1__equal_14_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_14_o_PWR_14_o_OR_20_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_52))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_143))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_156))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_160))
                (portRef I4 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_145))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_GND_14_o_state_1__equal_14_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_14_o_PWR_14_o_OR_20_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_52))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_143))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_156))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_160))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_145))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_2))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_3))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_52))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_start "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_start11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot_renamed_99))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot_renamed_101))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot_renamed_103))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot_renamed_105))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot_renamed_107))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot_renamed_109))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot_renamed_111))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot_renamed_113))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot_renamed_115))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot_renamed_117))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot_renamed_119))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot_renamed_121))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot_renamed_123))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot_renamed_125))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot_renamed_127))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot_renamed_129))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot_renamed_131))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot_renamed_169))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot_renamed_171))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot_renamed_173))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot_renamed_175))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot_renamed_177))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot_renamed_179))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot_renamed_181))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot_renamed_183))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_14_o_PWR_14_o_OR_20_o "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_PWR_14_o_OR_20_o")
              (joined
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_0))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_1))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_2))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_14_o_PWR_14_o_OR_20_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_bus2ip_addr_i_2_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<2>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i31))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_bus2ip_addr_i_3_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<3>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i41))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_bus2ip_addr_i_4_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<4>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i51))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_bus2ip_addr_i_5_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<5>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i61))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_bus2ip_addr_i_6_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<6>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Mmux_bus2ip_addr_i71))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_GND_14_o_state_1__equal_14_o "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_state[1]_equal_14_o")
              (joined
                (portRef CE (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef CE (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
                (portRef CE (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
                (portRef CE (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
                (portRef CE (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
                (portRef CE (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
                (portRef CE (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
                (portRef CE (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
                (portRef CE (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8))
                (portRef CE (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9))
                (portRef CE (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31))
                (portRef CE (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_GND_14_o_state_1__equal_14_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt<3>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_INCLUDE_DPHASE_TIMER_dpto_cnt_3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_Result_3_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1_renamed_53))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
              )
            )
            (net (rename axi_spi_oled_bus2ip_reset_int_core "axi_spi_oled/bus2ip_reset_int_core")
              (joined
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_0))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_1))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_2))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_3))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_4))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_5))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_6))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_7))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_8))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_31))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rresp_i_1))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_renamed_3))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_renamed_2))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_63))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_64))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_FF_WRACK))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_0__RST_FLOPS))
                (portRef R (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1))
                (portRef Q (instanceRef axi_spi_oled_bus2ip_reset_int_core_renamed_76))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_SPISEL_sync_OR_135_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset_RcFIFO_ptr_int1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset_TxFIFO_ptr_int1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_transfer_start_OR_116_o1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot_renamed_144))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT141))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT131))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_147))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot_renamed_148))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot_renamed_149))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot_renamed_150))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1_renamed_152))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_157))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_158))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_162))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot_renamed_163))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_165))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot_renamed_166))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_168))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_24__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<24>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot_renamed_183))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_23__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<23>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot_renamed_169))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_22__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<22>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot_renamed_179))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_21__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<21>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot_renamed_171))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_20__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<20>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot_renamed_181))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_19__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<19>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot_renamed_177))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_18__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<18>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot_renamed_173))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_17__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<17>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_2__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS12))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot_renamed_175))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_15__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<15>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_15__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot_renamed_99))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_14__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<14>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_14__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot_renamed_101))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_13__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<13>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_13__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot_renamed_103))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_12__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<12>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_12__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot_renamed_105))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_11__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<11>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_11__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot_renamed_107))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_10__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<10>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_10__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot_renamed_109))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_9__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<9>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_9__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot_renamed_115))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_8__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<8>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_8__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot_renamed_111))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_7__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<7>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_7__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot_renamed_113))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_6__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<6>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_6__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot_renamed_117))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_5__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<5>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_5__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot_renamed_119))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_4__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<4>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_4__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot_renamed_121))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_3__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<3>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_3__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot_renamed_123))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_2__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<2>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_2__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot_renamed_129))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_1__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<1>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_1__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot_renamed_125))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_expnd_i_0__ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<0>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_0__PER_CE_GEN_0__MULTIPLE_CES_THIS_CS_GEN_CE_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot_renamed_127))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot_renamed_99))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot_renamed_101))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot_renamed_103))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot_renamed_105))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot_renamed_107))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot_renamed_109))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot_renamed_111))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot_renamed_113))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot_renamed_115))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot_renamed_117))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot_renamed_119))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot_renamed_121))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot_renamed_123))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot_renamed_125))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot_renamed_127))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot_renamed_129))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot_renamed_131))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot_renamed_169))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot_renamed_171))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot_renamed_173))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot_renamed_175))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot_renamed_177))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot_renamed_179))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot_renamed_181))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot_renamed_183))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24")
              (joined
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__SW0))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_renamed_184))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot_renamed_183))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_23_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_renamed_170))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_G))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot_renamed_169))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_22_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__SW0))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_renamed_180))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_F))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_G))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot_renamed_179))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21")
              (joined
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_153))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_renamed_172))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_F))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_G))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot_renamed_171))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_20_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable_20_1))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_165))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_renamed_182))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_3))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_4))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_3))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_3))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot_renamed_181))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19")
              (joined
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW1))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_164))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_renamed_178))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot_renamed_177))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_18_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_2))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0_SW0))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_renamed_174))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot_renamed_173))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_17_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_17_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_2))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Reg2SA_Control_Reg_Data_0_1))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_renamed_176))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot_renamed_175))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_renamed_100))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_55))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_56))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot_renamed_99))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_renamed_102))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot_renamed_101))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_renamed_104))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot_renamed_103))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_renamed_106))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot_renamed_105))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_renamed_108))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot_renamed_107))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_10_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_10_1))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_renamed_110))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_225_o1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot_renamed_109))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_227_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_renamed_116))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_55))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_56))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot_renamed_115))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_8_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_8_1))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_renamed_112))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_194_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot_renamed_111))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_226_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_7_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_7_1))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_renamed_114))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_159))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot_renamed_113))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_renamed_118))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot_renamed_117))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5")
              (joined
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_renamed_120))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot_renamed_119))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_renamed_122))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot_renamed_121))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3")
              (joined
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_124))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot_renamed_123))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_130))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_55))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_56))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot_renamed_129))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_126))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_55))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_56))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot_renamed_125))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_128))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_55))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_56))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot_renamed_127))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_17_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_10_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_8_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_7_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_23_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_22_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_20_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_18_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_17_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_10_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_8_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_rdce_out_i_7_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
                (portRef Q (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_renamed_77))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_2))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_4))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_153))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_225_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_159))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_160))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Reg2SA_Control_Reg_Data_0_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_162))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_164))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_165))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_194_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_F))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_G))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_wrce_out_i_16_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_55))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_56))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable_20_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_3))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_3))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_3))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_227_o1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_226_o1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_pselect_hit_i_1_ "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/pselect_hit_i<1>")
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_MEM_DECODE_GEN_1__GEN_FOR_MULTI_CS_MEM_SELECT_I_Mmux_CS11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot_renamed_131))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_sr_5_Tx_Empty_int "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/sr_5_Tx_Empty_int")
              (joined
                (portRef D
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_renamed_43))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_sr_5_Tx_Empty_int1_INV_0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_bus2IP_Data_processed_23_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/bus2IP_Data_processed<23>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_bus2IP_Data_processed_23_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/intr_controller_wr_ce_or_reduce")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_renamed_5))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot_renamed_148))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.IP2Bus_WrAck_transmit_enable")
              (joined
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_61))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/wr_ce_or_reduce_core_reg")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_renamed_4))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot_renamed_150))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/intr_controller_rd_ce_or_reduce")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_renamed_6))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot_renamed_149))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.IP2Bus_RdAck_receive_enable")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_62))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable_20_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rd_ce_or_reduce_core_reg")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_renamed_8))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot_renamed_144))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset_RcFIFO_ptr_int "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/reset_RcFIFO_ptr_int")
              (joined
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Data_Exists_DFF))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset_RcFIFO_ptr_int1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset_TxFIFO_ptr_int "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/reset_TxFIFO_ptr_int")
              (joined
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Data_Exists_DFF))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset_TxFIFO_ptr_int1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_renamed_4))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot_renamed_150))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_renamed_5))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot_renamed_148))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1_renamed_53))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_renamed_78))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_renamed_6))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot_renamed_149))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_renamed_80))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.data_Exists_RcFIFO_int_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_renamed_7))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_F))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_G))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg")
              (joined
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_renamed_79))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_157))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable_20_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_4))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_3))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_renamed_8))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot_renamed_144))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg")
              (joined
                (portRef I4 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1_renamed_53))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_renamed_81))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_153))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/drr_Overrun_i")
              (joined
                (portRef Q
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_renamed_47))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_265_o11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Receive_ip2bus_error")
              (joined
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
                (portRef Q
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_renamed_90))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Transmit_ip2bus_error")
              (joined
                (portRef Q
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_renamed_89))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_data_Exists_TxFIFO_int "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_Exists_TxFIFO_int")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Data_Exists_DFF))
                (portRef CE
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef CE
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef CE
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef CE
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_2__Bus2IP_Data_29__MUX_259_o11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_61))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_146))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_154))
                (portRef I (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_sr_5_Tx_Empty_int1_INV_0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_1_renamed_54))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_225_o11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_sr_4_Tx_Full_int "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/sr_4_Tx_Full_int")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_buffer_Full_0_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_WrAck_transmit_enable_19_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_tx_FIFO_occ_Reversed_int_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/tx_FIFO_occ_Reversed_int<2>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_buffer_Full_0_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1_SW0))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_164))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_1_renamed_54))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_tx_FIFO_occ_Reversed_int_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/tx_FIFO_occ_Reversed_int<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_buffer_Full_0_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_1))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_61))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1_SW0))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_164))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_tx_FIFO_occ_Reversed_int_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/tx_FIFO_occ_Reversed_int<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_buffer_Full_0_1))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_61))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1_SW0))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_164))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_F))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_G))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_tx_FIFO_occ_Reversed_int_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/tx_FIFO_occ_Reversed_int<3>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__MUXCY_L_I))
                (portRef D
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_renamed_44))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_6__Bus2IP_Data_25__MUX_267_o11))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_buffer_Full_0_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1_SW0))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_164))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_7_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<7>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_renamed_97))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_225_o11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_6_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<6>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_5_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<5>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<4>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<3>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<2>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_data_From_TxFIFO_int_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_From_TxFIFO_int<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_renamed_97))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_225_o11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_data_Exists_RcFIFO_int "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/data_Exists_RcFIFO_int")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_renamed_7))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Data_Exists_DFF))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_62))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_IP2Bus_RdAck_receive_enable_20_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_2))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_165))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_F))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_G))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_sr_6_Rx_Full_int "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/sr_6_Rx_Full_int")
              (joined
                (portRef D
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_renamed_46))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_4__Bus2IP_Data_27__MUX_263_o11))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_buffer_Full_0_1))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_occ_Reversed_int_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_occ_Reversed_int<3>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__MUXCY_L_I))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_buffer_Full_0_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_occ_Reversed_int_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_occ_Reversed_int<2>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_buffer_Full_0_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_1_renamed_54))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_occ_Reversed_int_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_occ_Reversed_int<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_buffer_Full_0_1))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_62))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_occ_Reversed_int_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_occ_Reversed_int<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef A0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef DI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_buffer_Full_0_1))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_62))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_renamed_186))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_7_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<7>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_4))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_6_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<6>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_3))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_5_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<5>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_3))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<4>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_3))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<3>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<2>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rc_FIFO_Data_Out_int_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/rc_FIFO_Data_Out_int<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_renamed_24))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_bus2IP_Data_processed_23_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0327111))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT211))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0403_inv1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_183_o1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv3))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_146))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_147))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_154))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_158))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_161))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot_renamed_166))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_168))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_F))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_G))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_renamed_185))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_178_o1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT211))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_59))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv2_renamed_60))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/spisel_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_renamed_35))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_bus2IP_Data_processed_23_1))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_7__Bus2IP_Data_24__MUX_269_o11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT211))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_F))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_G))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_F))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0390_inv1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv1_renamed_98))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/DTR_underrun")
              (joined
                (portRef D
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_renamed_45))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_3__Bus2IP_Data_28__MUX_261_o11))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_renamed_92))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_154))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d2")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_renamed_37))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_61))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_62))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_MODF_strobe "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/MODF_strobe")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_MODF_strobe_renamed_42))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control1))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_255_o11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_157))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_MODF_strobe "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Slave_MODF_strobe")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_MODF_strobe_renamed_41))
                (portRef I5
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_257_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_7_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<7>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_7))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_6_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<6>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_6))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_5_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<5>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_5))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<4>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_4))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<3>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_3))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<2>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_2))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_1))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/modf")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control1))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_renamed_91))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_146))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_157))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_178_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_0")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Slave_Select_Reg_0__Slave_Select_Reg_0__MUX_233_o11))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_renamed_74))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_153))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_F))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_G))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_control_bit_7_8_int_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/control_bit_7_8_int<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_8__SPI_TRISTATE_CONTROL_I))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_slave_tri_state_en_control1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_control_bit_7_8_int_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/control_bit_7_8_int<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_7__SPI_TRISTATE_CONTROL_I))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_slave_tri_state_en_control1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_9")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_renamed_25))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_59))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_2))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1_renamed_152))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_8")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_renamed_23))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_183_o1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_154))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_168))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_178_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_6")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_renamed_28))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv1_renamed_98))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv31))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_5")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_renamed_26))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv1_renamed_98))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv31))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_2")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_renamed_22))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Slave_Select_Reg_0__Slave_Select_Reg_0__MUX_233_o11))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_renamed_20))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0171_23_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_146))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_0")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_renamed_21))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT12_renamed_48))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT81))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT22_renamed_49))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT71))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT32_renamed_50))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT61))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT42_renamed_51))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT51))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT141))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT131))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Reg2SA_Control_Reg_Data_0_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_renamed_97))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_225_o11))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_3")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3_renamed_29))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset_RcFIFO_ptr_int1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_4")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4_renamed_27))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset_TxFIFO_ptr_int1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reg2SA_Data_cntrl_int_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/reg2SA_Data_cntrl_int<0>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rdata_i_9))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Reg2SA_Control_Reg_Data_0_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_RdAck")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_renamed_85))
                (portRef I0 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_rd_done1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_WrAck")
              (joined
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1_renamed_53))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_renamed_84))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset2ip_reset_int "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/reset2ip_reset_int")
              (joined
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_d1_renamed_8))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_data_Exists_RcFIFO_int_d1_renamed_7))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_d1_renamed_6))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_d1_renamed_5))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_d1_renamed_4))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_renamed_19))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_renamed_18))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_renamed_17))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_renamed_16))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_renamed_15))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_renamed_14))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_renamed_13))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_renamed_12))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_renamed_11))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_renamed_10))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_renamed_9))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_renamed_28))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_renamed_26))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_renamed_25))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_renamed_24))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_renamed_23))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_renamed_22))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_renamed_21))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_renamed_20))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_7__SPI_TRISTATE_CONTROL_I))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_CONTROL_REG_78_GENERATE_8__SPI_TRISTATE_CONTROL_I))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_renamed_40))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_renamed_39))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_renamed_38))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_renamed_37))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_renamed_35))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_renamed_34))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_renamed_33))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_renamed_32))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_renamed_31))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_renamed_30))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0))
                (portRef R
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_renamed_46))
                (portRef R
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_renamed_45))
                (portRef R
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_renamed_44))
                (portRef S
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_renamed_43))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_renamed_72))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_renamed_73))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_renamed_74))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_141))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_142))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_146))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_F))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_G))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_renamed_97))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_wrack_ff_chain "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/wrack_ff_chain")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_wrack_ff_chain1))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_FF_WRACK))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_PWR_51_o_Bus2IP_BE_3__AND_185_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/PWR_51_o_Bus2IP_BE[3]_AND_185_o")
              (joined
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_162))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_PWR_51_o_Bus2IP_BE_3__AND_185_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_renamed_82))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_wrack "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/wrack")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1_renamed_53))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_FF_WRACK))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_8_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<8>")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_wrack_ff_chain1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_Reset2IP_Reset1))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_SPISEL_sync_OR_135_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset_RcFIFO_ptr_int1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_reset_TxFIFO_ptr_int1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_transfer_start_OR_116_o1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT141))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT131))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_147))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1_renamed_152))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_157))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_158))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot_renamed_163))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_165))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot_renamed_166))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_168))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot_renamed_144))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot_renamed_148))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot_renamed_149))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot_renamed_150))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_7_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<7>")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_wrack_ff_chain1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS_glue_set_renamed_65))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_6_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<6>")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS_glue_set_renamed_66))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_5_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<5>")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS_glue_set_renamed_67))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<4>")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS_glue_set_renamed_68))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<3>")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS_glue_set_renamed_69))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<2>")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS_glue_set_renamed_70))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_flop_q_chain_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/flop_q_chain<1>")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS_glue_set_renamed_71))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_0__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[8]_Bus2IP_Data[23]_MUX_271_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_renamed_10))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7__Bus2IP_Data_24__MUX_269_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[7]_Bus2IP_Data[24]_MUX_269_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_renamed_11))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_7__Bus2IP_Data_24__MUX_269_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6__Bus2IP_Data_25__MUX_267_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[6]_Bus2IP_Data[25]_MUX_267_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_renamed_12))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_6__Bus2IP_Data_25__MUX_267_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_265_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[5]_Bus2IP_Data[26]_MUX_265_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_renamed_13))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_265_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4__Bus2IP_Data_27__MUX_263_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[4]_Bus2IP_Data[27]_MUX_263_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_renamed_16))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_4__Bus2IP_Data_27__MUX_263_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3__Bus2IP_Data_28__MUX_261_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[3]_Bus2IP_Data[28]_MUX_261_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_renamed_14))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_3__Bus2IP_Data_28__MUX_261_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2__Bus2IP_Data_29__MUX_259_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[2]_Bus2IP_Data[29]_MUX_259_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_renamed_15))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_2__Bus2IP_Data_29__MUX_259_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_257_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[1]_Bus2IP_Data[30]_MUX_257_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_renamed_17))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_257_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_255_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg[0]_Bus2IP_Data[31]_MUX_255_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_renamed_18))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_255_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_renamed_9))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_rdack11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_194_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_WrCE[8]_interrupt_wrce_strb_AND_194_o")
              (joined
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_7__Bus2IP_Data_24__MUX_269_o11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_4__Bus2IP_Data_27__MUX_263_o11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_6__Bus2IP_Data_25__MUX_267_o11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_2__Bus2IP_Data_29__MUX_259_o11))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_3__Bus2IP_Data_28__MUX_261_o11))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_194_o1))
                (portRef S
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_renamed_19))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_227_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_RdCE[10]_column_sel[0]_AND_227_o")
              (joined
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0171_23_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_3_SW0))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_10__column_sel_0__AND_227_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_226_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_RdCE[8]_column_sel[0]_AND_226_o")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0171_23_1))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_RdCE_8__column_sel_0__AND_226_o1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_3_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_225_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Interrupt_WrCE[10]_column_sel[0]_AND_225_o")
              (joined
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_10__column_sel_0__AND_225_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt4))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_renamed_73))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_irpt_read_data41))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_159))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<8>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_8))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0171_23_1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_57))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<7>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_7))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_57))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<6>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_6))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_57))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<5>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_5))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_58))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<4>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_4))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_58))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<3>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_3))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_58))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<2>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_2))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_enable_reg_0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_3_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_wrack_d1_renamed_19))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_141))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_265_o11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_257_o11))
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_255_o11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Interrupt_WrCE_8__interrupt_wrce_strb_AND_194_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_8")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_8_renamed_10))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0171_23_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_57))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_F))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_G))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_7")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_7_renamed_11))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_7__Bus2IP_Data_24__MUX_269_o11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_57))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_6")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_6_renamed_12))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_6__Bus2IP_Data_25__MUX_267_o11))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_57))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_5")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_5_renamed_13))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_58))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_5__Bus2IP_Data_26__MUX_265_o11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_4")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_4_renamed_16))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_4__Bus2IP_Data_27__MUX_263_o11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_58))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_3")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_3_renamed_14))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_3__Bus2IP_Data_28__MUX_261_o11))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_58))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_2")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_2_renamed_15))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_2__Bus2IP_Data_29__MUX_259_o11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_1_renamed_17))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_1__Bus2IP_Data_30__MUX_257_o11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_0")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ip_irpt_status_reg_0_renamed_18))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_3_SW0))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_0__Bus2IP_Data_31__MUX_255_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_irpt_rdack_d1_renamed_9))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_142))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o")
              (joined
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3_renamed_29))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_6_renamed_28))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4_renamed_27))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_5_renamed_26))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_9_renamed_25))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_7_renamed_24))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_8_renamed_23))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_2_renamed_22))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_0_renamed_21))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_1_renamed_20))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_bits34_Reset")
              (joined
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_3_renamed_29))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_register_data_int_4_renamed_27))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_CONTROL_REG_I_control_bits34_Reset1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Count[4]_Count[4]_mux_24_OUT21")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT211))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT31))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0367_inv3")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv31))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_F))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0390_inv1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_178_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_En_Mst_N_Slv_AND_178_o")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_178_o1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv3))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT141))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT131))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_F))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_G))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0390_inv1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0367_inv2")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv21))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0403_inv1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_G))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT21 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT21")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT211))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT141))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT131))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT14")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT141))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT13 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT13")
              (joined
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT131))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT12 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT12")
              (joined
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT12_renamed_48))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT81))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT11")
              (joined
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT12_renamed_48))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT81))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT22 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT22")
              (joined
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT22_renamed_49))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT71))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT21 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT21")
              (joined
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT22_renamed_49))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT71))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT32 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT32")
              (joined
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT32_renamed_50))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT61))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT31 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT31")
              (joined
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT32_renamed_50))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT61))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT42 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT42")
              (joined
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT42_renamed_51))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT51))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT41 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT41")
              (joined
                (portRef I2
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT42_renamed_51))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT51))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n03271 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n03271")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_MODF_strobe_renamed_42))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0327111))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count5 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count5")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_0))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count51))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count4")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_1))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count41))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count3 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count3")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_2))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count31))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count2")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_3))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count21))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count1")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_4))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_1_11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mcount_Ratio_Count")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_5))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_0_11_INV_0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0390_inv "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0390_inv")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0390_inv1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0_rstpot_renamed_133))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1_rstpot_renamed_134))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2_rstpot_renamed_135))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3_rstpot_renamed_136))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4_rstpot_renamed_137))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5_rstpot_renamed_138))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6_rstpot_renamed_139))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7_rstpot_renamed_140))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0434_inv")
              (joined
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_renamed_30))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv3))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0403_inv "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0403_inv")
              (joined
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0403_inv1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0367_inv")
              (joined
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_7))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_6))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_5))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_4))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_3))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_2))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_1))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_renamed_185))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_slave_tri_state_en_control "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/slave_tri_state_en_control")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_V))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_slave_tri_state_en_control1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/master_tri_state_en_control")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_II))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_III))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_TRISTATE_CONTROL_IV))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_master_tri_state_en_control1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_Serial_Dout_MUX_225_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Serial_Dout_Serial_Dout_MUX_225_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Dout_renamed_30))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_225_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_183_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_183_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_MODF_strobe_renamed_41))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_183_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_GND_49_o_MUX_236_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_Asserted_GND_49_o_MUX_236_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_renamed_32))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_SS_Asserted_GND_49_o_MUX_236_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_rising_edge_transfer_start_AND_161_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_rising_edge_transfer_start_AND_161_o")
              (joined
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_rising_edge_transfer_start_AND_161_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_fe1_transfer_start_AND_163_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_fe1_transfer_start_AND_163_o")
              (joined
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_fe1_transfer_start_AND_163_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4__Count_4__mux_24_OUT_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count[4]_Count[4]_mux_24_OUT<0>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4__Count_4__mux_24_OUT_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count[4]_Count[4]_mux_24_OUT<1>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_161))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4__Count_4__mux_24_OUT_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count[4]_Count[4]_mux_24_OUT<2>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT31))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4__Count_4__mux_24_OUT_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count[4]_Count[4]_mux_24_OUT<3>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4__Count_4__mux_24_OUT_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count[4]_Count[4]_mux_24_OUT<4>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Serial_Din "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Serial_Din")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7_rstpot_renamed_140))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<0>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_7))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT12_renamed_48))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<1>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_6))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT22_renamed_49))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<2>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_5))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT32_renamed_50))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<3>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_4))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT42_renamed_51))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<4>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_3))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT51))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_5_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<5>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_2))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT61))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_6_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<6>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_1))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT71))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT_7_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int[0]_rx_shft_reg[0]_mux_6_OUT<7>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT81))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_Mst_N_Slv_OR_104_o")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0390_inv1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_in "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_in")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot_renamed_166))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<0>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_7))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_renamed_97))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<1>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_6))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<2>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_5))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<3>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_4))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<4>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_3))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_5_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<5>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_2))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_6_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<6>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_1))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0__GND_49_o_mux_52_OUT_7_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg[0]_GND_49_o_mux_52_OUT<7>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_SPISEL_sync_OR_135_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_SPISEL_sync_OR_135_o")
              (joined
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_MODF_strobe_renamed_42))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_MODF_strobe_renamed_41))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_SPISEL_sync_OR_135_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_154))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_transfer_start_OR_116_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_transfer_start_OR_116_o")
              (joined
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_d1_renamed_36))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_5))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_4))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_3))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_2))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_1))
                (portRef S (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_0))
                (portRef R (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_renamed_75))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_transfer_start_OR_116_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_renamed_33))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_renamed_96))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_147))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_renamed_38))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_renamed_72))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_glue_set_renamed_151))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot_renamed_163))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<7>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_7))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<6>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_6))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<5>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_5))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<4>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_4))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<3>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_3))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<2>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_2))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_1))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0110_0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<7>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_7))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<6>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_6))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<5>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_5))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<4>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_4))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<3>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_3))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<2>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_2))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_1))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_mode_0011_0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT31))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_161))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count<2>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_2))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT31))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count<3>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_3))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT41))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT51))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT31))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_161))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv2_renamed_60))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count<4>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_4))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT211))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv3))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW0))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_glue_set_renamed_151))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_161))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_G))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT211))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_59))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv2_renamed_60))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_d1_renamed_36))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv21))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_renamed_75))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_155))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/serial_dout_int")
              (joined
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_renamed_95))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_59))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT111))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0_rstpot_renamed_133))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<1>")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1_rstpot_renamed_134))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT211))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0_rstpot_renamed_133))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<2>")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2_rstpot_renamed_135))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT311))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1_rstpot_renamed_134))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<3>")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3_rstpot_renamed_136))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT411))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2_rstpot_renamed_135))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<4>")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4_rstpot_renamed_137))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT421))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3_rstpot_renamed_136))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<5>")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5_rstpot_renamed_138))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT321))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4_rstpot_renamed_137))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<6>")
              (joined
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6_rstpot_renamed_139))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT221))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5_rstpot_renamed_138))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s<7>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_receive_Data_int_0__rx_shft_reg_0__mux_6_OUT121))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6_rstpot_renamed_139))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7_rstpot_renamed_140))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_225_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_7_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<7>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_7))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_6_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<6>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_6))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_5_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<5>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_5))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<4>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_4))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<3>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_3))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<2>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_2))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Shift_Reg_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_Slave_MODF_Strobe")
              (joined
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_183_o1))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_renamed_93))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_168))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_MODF_Strobe")
              (joined
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0327111))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_renamed_94))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_158))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_5_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count<5>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_5))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count41))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count51))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count21))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count31))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_1_11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_SW0))
                (portRef I (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_0_11_INV_0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_4_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count<4>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_4))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count41))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count51))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count21))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count31))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count_xor_1_11))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count<3>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_3))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count41))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count51))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count21))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count31))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_155))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count<2>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_2))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count41))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count51))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count31))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_155))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count<1>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count41))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count51))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_155))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count<0>")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Ratio_Count_0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mcount_Ratio_Count51))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_155))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_Asserted_1dly")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_Asserted_1dly_renamed_32))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_178_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d2")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_renamed_31))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_rising_edge_transfer_start_AND_161_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_fe1_transfer_start_AND_163_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d1_renamed_33))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_d2_renamed_31))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_rising_edge_transfer_start_AND_161_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_fe1_transfer_start_AND_163_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_d1_renamed_36))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv21))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d1")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d2_renamed_37))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_7))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_6))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_5))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_4))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_3))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_2))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_1))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_receive_Data_int_0))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_renamed_87))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_154))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_d1_renamed_38))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot_renamed_163))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_renamed_39))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_178_o1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_SS_Asserted_GND_49_o_MUX_236_o11))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_glue_set_renamed_151))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_d1_renamed_39))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT211))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0403_inv1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_sck_o_in11))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_SS_Asserted_GND_49_o_MUX_236_o11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Slave_Select_Reg_0__Slave_Select_Reg_0__MUX_233_o11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_rising_edge_transfer_start_AND_161_o1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_fe1_transfer_start_AND_163_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv2_renamed_60))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_renamed_88))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_transfer_start_OR_116_o1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_147))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_glue_set_renamed_151))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_161))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_F))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0390_inv1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPI_En_Mst_N_Slv_AND_178_o1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv1_renamed_98))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_i_d1")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_renamed_40))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0403_inv1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv31))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv1_renamed_98))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_miso_i_sync "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/miso_i_sync")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MISO_I_REG))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_59))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_mosi_i_sync "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/mosi_i_sync")
              (joined
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_OTHER_RATIO_GENERATE_MOSI_I_REG))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Din11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_I_sync "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_I_sync")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_i_d1_renamed_40))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_I_REG))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0403_inv1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv1_renamed_98))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv31))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPISEL_sync "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPISEL_sync")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_spisel_d1_renamed_35))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPISEL_REG))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_7__Bus2IP_Data_24__MUX_269_o11))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0327111))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT211))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0403_inv1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_183_o1))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_slave_tri_state_en_control1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_SPISEL_sync_OR_135_o1))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_158))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT11))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Count_4__Count_4__mux_24_OUT21_renamed_161))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_168))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_F))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT211))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv2_renamed_60))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_104_o1))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Slave_Select_Reg_0__Slave_Select_Reg_0__MUX_233_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Slave_Select_Reg[0]_Slave_Select_Reg[0]_MUX_233_o")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SS_O_0_renamed_34))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Slave_Select_Reg_0__Slave_Select_Reg_0__MUX_233_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_sum_A_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/sum_A<3>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_sum_A_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/sum_A<2>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_sum_A_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/sum_A<1>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<3>")
              (joined
                (portRef S
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__MUXCY_L_I))
                (portRef LI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__XORCY_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_3_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<2>")
              (joined
                (portRef S
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef LI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__XORCY_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<1>")
              (joined
                (portRef S
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef LI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__XORCY_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/hsum_A<0>")
              (joined
                (portRef S
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef LI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__XORCY_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_sum_A_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/sum_A<0>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/next_Data_Exists")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Data_Exists_DFF))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_61))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_addr_cy_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/addr_cy<3>")
              (joined
                (portRef LO
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_3__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_addr_cy_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/addr_cy<2>")
              (joined
                (portRef LO
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_2__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_addr_cy_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/addr_cy<1>")
              (joined
                (portRef LO
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_1__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/valid_Write")
              (joined
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_Addr_Counters_0__XORCY_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_valid_Write1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_sum_A_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/sum_A<3>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__FDRE_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_sum_A_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/sum_A<2>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__FDRE_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_sum_A_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/sum_A<1>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__FDRE_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<3>")
              (joined
                (portRef S
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__MUXCY_L_I))
                (portRef LI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__XORCY_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_3_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<2>")
              (joined
                (portRef S
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef LI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__XORCY_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_2_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<1>")
              (joined
                (portRef S
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef LI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__XORCY_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_1_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/hsum_A<0>")
              (joined
                (portRef S
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef LI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__XORCY_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_hsum_A_0_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_sum_A_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/sum_A<0>")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__FDRE_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/next_Data_Exists")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Data_Exists_DFF))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_62))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_addr_cy_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/addr_cy<3>")
              (joined
                (portRef LO
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_3__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_addr_cy_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/addr_cy<2>")
              (joined
                (portRef LO
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_2__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_addr_cy_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/addr_cy<1>")
              (joined
                (portRef LO
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_1__XORCY_I))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/valid_Write")
              (joined
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_0__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_1__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_2__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_3__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_4__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_5__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_6__SRL16E_I))
                (portRef CE (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_FIFO_RAM_7__SRL16E_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__MUXCY_L_I))
                (portRef CI
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_Addr_Counters_0__XORCY_I))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_valid_Write1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/drr_Overrun_i_SPIXfer_done_AND_75_o")
              (joined
                (portRef D
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_renamed_47))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_drr_Overrun_i_SPIXfer_done_AND_75_o1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Empty_d1")
              (joined
                (portRef Q
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Empty_d1_renamed_43))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_2__Bus2IP_Data_29__MUX_259_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Occpncy_MSB_d1")
              (joined
                (portRef Q
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_tx_FIFO_Occpncy_MSB_d1_renamed_44))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_6__Bus2IP_Data_25__MUX_267_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/dtr_underrun_d1")
              (joined
                (portRef Q
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_dtr_underrun_d1_renamed_45))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_3__Bus2IP_Data_28__MUX_261_o11))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/rc_FIFO_Full_d1")
              (joined
                (portRef Q
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_rc_FIFO_Full_d1_renamed_46))
                (portRef I3
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_4__Bus2IP_Data_27__MUX_263_o11))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd2_In_renamed_52))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1_renamed_53))
                (portRef I3 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done3))
                (portRef I5 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done1 "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1")
              (joined
                (portRef I2 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done3))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_wr_done2))
                (portRef I1 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_cs_ce_clr1))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__))
              )
            )
            (net N8
              (joined
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_25__SW0))
              )
            )
            (net N10
              (joined
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_24__SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<0>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_renamed_186))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_4))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<0>1")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_2))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_3_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<1>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_1))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_3))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<2>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_1_renamed_54))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_3))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<2>1")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_3))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/_n0168<3>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_3))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_renamed_0_9_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/intr_controller_wr_ce_or_reduce<9>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1_renamed_55))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/intr_controller_wr_ce_or_reduce<9>1")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_2))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_wr_ce_or_reduce_9_3))
              )
            )
            (net N12
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_wr_ce_or_reduce_core_reg_17__))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_renamed_1_9_ "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/intr_controller_rd_ce_or_reduce<9>")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1_renamed_56))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/intr_controller_rd_ce_or_reduce<9>1")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_2))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_intr_controller_rd_ce_or_reduce_9_3))
              )
            )
            (net N16
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int_SW0))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_Error_int))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1_renamed_57))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt4))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt1")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2_renamed_58))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt4))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_interrupt2")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt3))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_interrupt4))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT1")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11_renamed_59))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT11 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT11")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT12))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_renamed_97))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0367_inv4")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv1))
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_G))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0434_inv1")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv1_renamed_98))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv2_renamed_60))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv2 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0434_inv2")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv2_renamed_60))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0434_inv3))
              )
            )
            (net N22
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_SW0))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_next_Data_Exists_renamed_61))
              )
            )
            (net N24
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_SW0))
                (portRef I4
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_RECEIVE_FIFO_I_next_Data_Exists_renamed_62))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_glue_set")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_renamed_63))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bvalid_i_glue_set_renamed_145))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_glue_set")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_renamed_64))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_rvalid_i_glue_set_renamed_156))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS_glue_set "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS_glue_set_renamed_65))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS_glue_set "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS_glue_set_renamed_66))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS_glue_set "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS_glue_set_renamed_67))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS_glue_set "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS_glue_set_renamed_68))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS_glue_set "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS_glue_set_renamed_69))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS_glue_set "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS_glue_set_renamed_70))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS_glue_set "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS_glue_set")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS_glue_set_renamed_71))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_0__RST_FLOPS))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_7__RST_FLOPS_glue_set_renamed_65))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_6__RST_FLOPS_glue_set_renamed_66))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_5__RST_FLOPS_glue_set_renamed_67))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_4__RST_FLOPS_glue_set_renamed_68))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_3__RST_FLOPS_glue_set_renamed_69))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_2__RST_FLOPS_glue_set_renamed_70))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_RESET_FLOPS_1__RST_FLOPS_glue_set_renamed_71))
                (portRef Q (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_renamed_83))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_glue_set "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_glue_set")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_renamed_72))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_glue_set_renamed_151))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_s_axi_bresp_i_1_rstpot_renamed_143))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_renamed_73))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_ipif_glbl_irpt_enable_reg_rstpot_renamed_159))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_0_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_renamed_74))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_register_Data_int_0_rstpot_renamed_153))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_renamed_75))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_155))
              )
            )
            (net (rename axi_spi_oled_bus2ip_reset_int_core_rstpot "axi_spi_oled/bus2ip_reset_int_core_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_bus2ip_reset_int_core_renamed_76))
                (portRef O (instanceRef axi_spi_oled_bus2ip_reset_int_core_rstpot1_INV_0))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_renamed_77))
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_Bus_RNW_reg_rstpot_renamed_160))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_renamed_78))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_intr_reg_hole_rstpot_renamed_148))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_renamed_79))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_core_reg_rstpot_renamed_144))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_renamed_80))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_RdAck_intr_reg_hole_rstpot_renamed_149))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_renamed_81))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_ip2Bus_WrAck_core_reg_rstpot_renamed_150))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_renamed_82))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_sw_rst_cond_d1_rstpot_renamed_162))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_renamed_83))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_167))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_WrAck_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_renamed_84))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_WrAck_rstpot_renamed_141))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_RdAck_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_renamed_85))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Intr2Bus_RdAck_rstpot_renamed_142))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_O_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_renamed_86))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SCK_O_rstpot_renamed_166))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d1_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_renamed_87))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_SPIXfer_done_int_pulse_d1_rstpot_renamed_163))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_renamed_88))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_146))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Transmit_ip2bus_error_rstpot")
              (joined
                (portRef D
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_renamed_89))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Transmit_ip2bus_error_rstpot_renamed_164))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Receive_ip2bus_error_rstpot")
              (joined
                (portRef D
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_renamed_90))
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_FIFO_IF_MODULE_I_Receive_ip2bus_error_rstpot_renamed_165))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/modf_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_renamed_91))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_STATUS_REG_I_modf_rstpot_renamed_157))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/DTR_underrun_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_renamed_92))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_DTR_underrun_rstpot_renamed_154))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_Slave_MODF_Strobe_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_renamed_93))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_Slave_MODF_Strobe_rstpot_renamed_168))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Allow_MODF_Strobe_rstpot")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_renamed_94))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Allow_MODF_Strobe_rstpot_renamed_158))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/serial_dout_int_rstpot1")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_renamed_95))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_serial_dout_int_rstpot1_renamed_152))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1 "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int_rstpot1")
              (joined
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_renamed_96))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_147))
              )
            )
            (net N26
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT14_renamed_97))
              )
            )
            (net N28
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Serial_Dout_Serial_Dout_MUX_225_o11))
              )
            )
            (net N30
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
              )
            )
            (net N31
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT811_SW2))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT82))
              )
            )
            (net N42
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT22))
              )
            )
            (net N44
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT31))
              )
            )
            (net N46
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT61))
              )
            )
            (net N48
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT41))
              )
            )
            (net N50
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51_SW0))
                (portRef I3 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT51))
              )
            )
            (net N52
              (joined
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW1))
              )
            )
            (net N53
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7_SW2))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Mmux_Shift_Reg_0__GND_49_o_mux_52_OUT7))
              )
            )
            (net N55
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_0_1))
              )
            )
            (net N57
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_1_1))
              )
            )
            (net N59
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_MAP_SIGNALS_AND_REG_WITH_FIFOS_TRANSMIT_FIFO_I_hsum_A_2_1))
              )
            )
            (net N61
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__SW1))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_rd_ce_or_reduce_core_reg_16__))
              )
            )
            (net N63
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_27__SW0))
              )
            )
            (net N65
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0172_26__SW0))
              )
            )
            (net N67
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_2_2))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_rstpot_renamed_99))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_15_renamed_100))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_rstpot_renamed_101))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_14_renamed_102))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_rstpot_renamed_103))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_13_renamed_104))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_rstpot_renamed_105))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_12_renamed_106))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_rstpot_renamed_107))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_11_renamed_108))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_rstpot_renamed_109))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_10_renamed_110))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_rstpot_renamed_111))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_8_renamed_112))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_rstpot_renamed_113))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_7_renamed_114))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_rstpot_renamed_115))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_9_renamed_116))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_rstpot_renamed_117))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_6_renamed_118))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_rstpot_renamed_119))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_5_renamed_120))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_rstpot_renamed_121))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_4_renamed_122))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_rstpot_renamed_123))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_3_renamed_124))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_rstpot_renamed_125))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_1_renamed_126))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_rstpot_renamed_127))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_0_renamed_128))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_rstpot_renamed_129))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_2_renamed_130))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_rstpot_renamed_131))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_16_renamed_132))
              )
            )
            (net N69
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_3_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_4))
              )
            )
            (net N71
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_3))
              )
            )
            (net N73
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_3))
              )
            )
            (net N75
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0_SW0))
                (portRef I4 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_1_2_SW0))
              )
            )
            (net N77
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_3_2_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_0_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0_rstpot_renamed_133))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_0))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_1_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1_rstpot_renamed_134))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_1))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_2_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2_rstpot_renamed_135))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_2))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_3_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3_rstpot_renamed_136))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_3))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_4_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4_rstpot_renamed_137))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_4))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_5_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5_rstpot_renamed_138))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_5))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_6_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6_rstpot_renamed_139))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_6))
              )
            )
            (net (rename axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7_rstpot "axi_spi_oled/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_s_7_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7_rstpot_renamed_140))
                (portRef D (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_rx_shft_reg_s_7))
              )
            )
            (net N79
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_sck_o_int_rstpot1_renamed_147))
              )
            )
            (net N83
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Reset_Mst_N_Slv_OR_110_o1_SW0))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_transfer_start_rstpot_renamed_146))
              )
            )
            (net N87
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I_Count_trigger_rstpot_renamed_155))
              )
            )
            (net N89
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3_SW0))
                (portRef I5 (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_state_FSM_FFd1_In3))
              )
            )
            (net N91
              (joined
                (portRef I2 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_renamed_167))
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SOFT_RESET_I_reset_trig_rstpot_SW0))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_rstpot_renamed_169))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_23_renamed_170))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_rstpot_renamed_171))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_21_renamed_172))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_rstpot_renamed_173))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_18_renamed_174))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_rstpot_renamed_175))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_17_renamed_176))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_rstpot_renamed_177))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_19_renamed_178))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_rstpot_renamed_179))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_22_renamed_180))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_rstpot_renamed_181))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_20_renamed_182))
              )
            )
            (net (rename axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot "axi_spi_oled/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24_rstpot")
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_rstpot_renamed_183))
                (portRef D (instanceRef axi_spi_oled_AXI_LITE_IPIF_I_I_SLAVE_ATTACHMENT_I_DECODER_ce_out_i_24_renamed_184))
              )
            )
            (net N93
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_F))
                (portRef I0
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1))
              )
            )
            (net N94
              (joined
                (portRef O
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1_G))
                (portRef I1
 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_INTERRUPT_CONTROL_I_Mmux_ip_irpt_status_reg_8__Bus2IP_Data_23__MUX_271_o1))
              )
            )
            (net N95
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_F))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_renamed_185))
              )
            )
            (net N96
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_G))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I_SPI_MODULE_I__n0367_inv4_renamed_185))
              )
            )
            (net N97
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_F))
                (portRef I0 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_renamed_186))
              )
            )
            (net N98
              (joined
                (portRef O (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_G))
                (portRef I1 (instanceRef axi_spi_oled_AXI_SPI_CORE_INTERFACE_I__n0168_0_1_renamed_186))
              )
            )
          )
      )
    )
  )

  (design system_axi_spi_oled_wrapper
    (cellRef system_axi_spi_oled_wrapper
      (libraryRef system_axi_spi_oled_wrapper_lib)
    )
    (property PART (string "xc7z020clg484-1") (owner "Xilinx"))
  )
)

