module d_latch_tb();
  reg d,en,rst;
  wire y;
  d_latch uut (y,d,en,rst);
  initial
    begin
         rst=0; en=0; d=1;
      #5 rst=1; en=1; d=1;
      #5 rst=0; en=1; d=0;
    end
  initial
    begin
      $dumpfile("dum.vcd");
      $dumpvars(1);
    end 
endmodule
