#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 16 17:52:28 2018
# Process ID: 14732
# Current directory: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14296 C:\Xilinx\Vivado\MyProjects\PMOD_WIFI_SERVER\PMOD_WIFI.xpr
# Log file: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/vivado.log
# Journal file: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/MyProjects/myIps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_emc_0_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uartlite_0_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_dlmb_v10_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ilmb_v10_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_dlmb_bram_if_cntlr_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ilmb_bram_if_cntlr_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_axi_intc_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_microblaze_0_xlconcat_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mdm_1_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_clk_wiz_0_100M_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_PmodWIFI_0_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_PmodWIFI_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 854.848 ; gain = 113.211
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- digilentinc.com:IP:PmodWIFI:1.0 - PmodWIFI_0
Adding cell -- xilinx.com:ip:axi_emc:3.0 - axi_emc_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:user:led_ip:1.0 - led_ip_0
Adding cell -- xilinx.com:user:sevenSegment:1.0 - sevenSegment_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_DATAbram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - DATA_bram
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_KEYbram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - KEY_bram
Adding cell -- xilinx.com:ip:xlconstant:1.1 - en_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - we_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - zero
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:atal_AES_LUT_41clks:2.0 - atal_AES_LUT_41clks_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Successfully read diagram <design_1> from BD file <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 931.957 ; gain = 52.488
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/MyProjects/myIps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/vivado-library-master'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
report_ip_status -name ip_status 
set_property location {1 94 906} [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000 [ 64K ]>
startgroup
make_bd_pins_external  [get_bd_cells axi_gpio_0]
make_bd_intf_pins_external  [get_bd_cells axi_gpio_0]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property name switches [get_bd_cells axi_gpio_0]
set_property name switches [get_bd_intf_ports GPIO]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x61FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x60000000 and high address C_ICACHE_HIGHADDR to 0x61FFFFFF.
validate_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1192.816 ; gain = 159.227
save_bd_design
Wrote  : <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/DATA_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/KEY_bram/addra'(32) to net 'axi_KEYbram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sevenSegment_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_DATAbram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DATA_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_KEYbram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block KEY_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block en_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block we_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block atal_AES_LUT_41clks_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
Exporting to file C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 40025f9f2837ecc7; cache size = 434.155 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 40025f9f2837ecc7; cache size = 434.155 MB.
[Tue Oct 16 17:56:14 2018] Launched design_1_xbar_1_synth_1, design_1_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_1_synth_1: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.runs/design_1_xbar_1_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.runs/design_1_axi_gpio_0_0_synth_1/runme.log
synth_1: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.runs/synth_1/runme.log
[Tue Oct 16 17:56:14 2018] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.387 ; gain = 98.789
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {dip_switches_16bits} CONFIG.C_GPIO_WIDTH {16} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells switches]
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
endgroup
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {dip_switches_16bits}] [get_bd_cells switches]
endgroup
save_bd_design
Wrote  : <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x61FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x60000000 and high address C_ICACHE_HIGHADDR to 0x61FFFFFF.
Wrote  : <C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/DATA_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/KEY_bram/addra'(32) to net 'axi_KEYbram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sevenSegment_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_DATAbram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DATA_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_KEYbram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block KEY_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block en_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block we_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zero .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block atal_AES_LUT_41clks_1 .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2017.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
Exporting to file C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 40025f9f2837ecc7; cache size = 435.638 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 40025f9f2837ecc7; cache size = 435.638 MB.
[Tue Oct 16 18:11:03 2018] Launched design_1_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_gpio_0_0_synth_1: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.runs/design_1_axi_gpio_0_0_synth_1/runme.log
synth_1: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.runs/synth_1/runme.log
[Tue Oct 16 18:11:03 2018] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1314.387 ; gain = 0.000
file copy -force C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.runs/impl_1/design_1_wrapper.sysdef C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk -hwspec C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk -hwspec C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.runs/impl_1/design_1_wrapper.sysdef C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk -hwspec C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk -hwspec C:/Xilinx/Vivado/MyProjects/PMOD_WIFI_SERVER/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 17 12:19:26 2018...
