--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 255 paths analyzed, 92 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.230ns.
--------------------------------------------------------------------------------
Slack:                  16.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.711 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y36.SR      net (fanout=6)        2.136   M_reset_cond_out
    SLICE_X10Y36.CLK     Tsrck                 0.429   display/M_counter_q[15]
                                                       display/M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.964ns logic, 2.136ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  16.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.089ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.711 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y36.SR      net (fanout=6)        2.136   M_reset_cond_out
    SLICE_X10Y36.CLK     Tsrck                 0.418   display/M_counter_q[15]
                                                       display/M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (0.953ns logic, 2.136ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  16.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.066ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.711 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y36.SR      net (fanout=6)        2.136   M_reset_cond_out
    SLICE_X10Y36.CLK     Tsrck                 0.395   display/M_counter_q[15]
                                                       display/M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (0.930ns logic, 2.136ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.052ns (Levels of Logic = 0)
  Clock Path Skew:      -0.095ns (0.711 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y36.SR      net (fanout=6)        2.136   M_reset_cond_out
    SLICE_X10Y36.CLK     Tsrck                 0.381   display/M_counter_q[15]
                                                       display/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.916ns logic, 2.136ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  16.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.955ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.706 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y38.SR      net (fanout=6)        2.002   M_reset_cond_out
    SLICE_X10Y38.CLK     Tsrck                 0.418   display/M_counter_q[20]
                                                       display/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.953ns logic, 2.002ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.714 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y35.SR      net (fanout=6)        1.949   M_reset_cond_out
    SLICE_X10Y35.CLK     Tsrck                 0.429   display/M_counter_q[11]
                                                       display/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.964ns logic, 1.949ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.902ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.714 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y35.SR      net (fanout=6)        1.949   M_reset_cond_out
    SLICE_X10Y35.CLK     Tsrck                 0.418   display/M_counter_q[11]
                                                       display/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (0.953ns logic, 1.949ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.879ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.714 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y35.SR      net (fanout=6)        1.949   M_reset_cond_out
    SLICE_X10Y35.CLK     Tsrck                 0.395   display/M_counter_q[11]
                                                       display/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (0.930ns logic, 1.949ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  17.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.865ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.714 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y35.SR      net (fanout=6)        1.949   M_reset_cond_out
    SLICE_X10Y35.CLK     Tsrck                 0.381   display/M_counter_q[11]
                                                       display/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (0.916ns logic, 1.949ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  17.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.778ns (Levels of Logic = 0)
  Clock Path Skew:      -0.097ns (0.709 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y37.SR      net (fanout=6)        1.814   M_reset_cond_out
    SLICE_X10Y37.CLK     Tsrck                 0.429   display/M_counter_q[19]
                                                       display/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.778ns (0.964ns logic, 1.814ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  17.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.767ns (Levels of Logic = 0)
  Clock Path Skew:      -0.097ns (0.709 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y37.SR      net (fanout=6)        1.814   M_reset_cond_out
    SLICE_X10Y37.CLK     Tsrck                 0.418   display/M_counter_q[19]
                                                       display/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.953ns logic, 1.814ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  17.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.744ns (Levels of Logic = 0)
  Clock Path Skew:      -0.097ns (0.709 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y37.SR      net (fanout=6)        1.814   M_reset_cond_out
    SLICE_X10Y37.CLK     Tsrck                 0.395   display/M_counter_q[19]
                                                       display/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (0.930ns logic, 1.814ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  17.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.730ns (Levels of Logic = 0)
  Clock Path Skew:      -0.097ns (0.709 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y37.SR      net (fanout=6)        1.814   M_reset_cond_out
    SLICE_X10Y37.CLK     Tsrck                 0.381   display/M_counter_q[19]
                                                       display/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.730ns (0.916ns logic, 1.814ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  17.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.720ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.715 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y34.SR      net (fanout=6)        1.756   M_reset_cond_out
    SLICE_X10Y34.CLK     Tsrck                 0.429   display/M_counter_q[7]
                                                       display/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.964ns logic, 1.756ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  17.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.709ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.715 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y34.SR      net (fanout=6)        1.756   M_reset_cond_out
    SLICE_X10Y34.CLK     Tsrck                 0.418   display/M_counter_q[7]
                                                       display/M_counter_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (0.953ns logic, 1.756ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  17.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.686ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.715 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y34.SR      net (fanout=6)        1.756   M_reset_cond_out
    SLICE_X10Y34.CLK     Tsrck                 0.395   display/M_counter_q[7]
                                                       display/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.686ns (0.930ns logic, 1.756ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  17.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.672ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.715 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y34.SR      net (fanout=6)        1.756   M_reset_cond_out
    SLICE_X10Y34.CLK     Tsrck                 0.381   display/M_counter_q[7]
                                                       display/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (0.916ns logic, 1.756ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  17.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.526ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.716 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y33.SR      net (fanout=6)        1.562   M_reset_cond_out
    SLICE_X10Y33.CLK     Tsrck                 0.429   display/M_counter_q[3]
                                                       display/M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (0.964ns logic, 1.562ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  17.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.515ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.716 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y33.SR      net (fanout=6)        1.562   M_reset_cond_out
    SLICE_X10Y33.CLK     Tsrck                 0.418   display/M_counter_q[3]
                                                       display/M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (0.953ns logic, 1.562ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  17.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.492ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.716 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y33.SR      net (fanout=6)        1.562   M_reset_cond_out
    SLICE_X10Y33.CLK     Tsrck                 0.395   display/M_counter_q[3]
                                                       display/M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.492ns (0.930ns logic, 1.562ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  17.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.478ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.716 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y33.SR      net (fanout=6)        1.562   M_reset_cond_out
    SLICE_X10Y33.CLK     Tsrck                 0.381   display/M_counter_q[3]
                                                       display/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.478ns (0.916ns logic, 1.562ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  17.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_0 (FF)
  Destination:          display/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.978ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.186 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_0 to display/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   display/M_counter_q[3]
                                                       display/M_counter_q_0
    SLICE_X10Y33.A5      net (fanout=3)        0.411   display/M_counter_q[0]
    SLICE_X10Y33.COUT    Topcya                0.472   display/M_counter_q[3]
                                                       display/Mcount_M_counter_q_lut<0>_INV_0
                                                       display/Mcount_M_counter_q_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[3]
    SLICE_X10Y34.COUT    Tbyp                  0.091   display/M_counter_q[7]
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X10Y35.COUT    Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X10Y36.COUT    Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X10Y37.COUT    Tbyp                  0.091   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[19]
    SLICE_X10Y38.CLK     Tcinck                0.240   display/M_counter_q[20]
                                                       display/Mcount_M_counter_q_xor<20>
                                                       display/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (1.552ns logic, 0.426ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack:                  17.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_0 (FF)
  Destination:          display/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.963ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.189 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_0 to display/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   display/M_counter_q[3]
                                                       display/M_counter_q_0
    SLICE_X10Y33.A5      net (fanout=3)        0.411   display/M_counter_q[0]
    SLICE_X10Y33.COUT    Topcya                0.472   display/M_counter_q[3]
                                                       display/Mcount_M_counter_q_lut<0>_INV_0
                                                       display/Mcount_M_counter_q_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[3]
    SLICE_X10Y34.COUT    Tbyp                  0.091   display/M_counter_q[7]
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X10Y35.COUT    Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X10Y36.COUT    Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X10Y37.CLK     Tcinck                0.319   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
                                                       display/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (1.540ns logic, 0.423ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack:                  17.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_0 (FF)
  Destination:          display/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.963ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.189 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_0 to display/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   display/M_counter_q[3]
                                                       display/M_counter_q_0
    SLICE_X10Y33.A5      net (fanout=3)        0.411   display/M_counter_q[0]
    SLICE_X10Y33.COUT    Topcya                0.472   display/M_counter_q[3]
                                                       display/Mcount_M_counter_q_lut<0>_INV_0
                                                       display/Mcount_M_counter_q_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[3]
    SLICE_X10Y34.COUT    Tbyp                  0.091   display/M_counter_q[7]
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X10Y35.COUT    Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X10Y36.COUT    Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X10Y37.CLK     Tcinck                0.319   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
                                                       display/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (1.540ns logic, 0.423ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack:                  17.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_0 (FF)
  Destination:          display/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.951ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.189 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_0 to display/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   display/M_counter_q[3]
                                                       display/M_counter_q_0
    SLICE_X10Y33.A5      net (fanout=3)        0.411   display/M_counter_q[0]
    SLICE_X10Y33.COUT    Topcya                0.472   display/M_counter_q[3]
                                                       display/Mcount_M_counter_q_lut<0>_INV_0
                                                       display/Mcount_M_counter_q_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[3]
    SLICE_X10Y34.COUT    Tbyp                  0.091   display/M_counter_q[7]
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X10Y35.COUT    Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X10Y36.COUT    Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X10Y37.CLK     Tcinck                0.307   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
                                                       display/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (1.528ns logic, 0.423ns route)
                                                       (78.3% logic, 21.7% route)

--------------------------------------------------------------------------------
Slack:                  18.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_4 (FF)
  Destination:          display/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.884ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_4 to display/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   display/M_counter_q[7]
                                                       display/M_counter_q_4
    SLICE_X10Y34.A5      net (fanout=3)        0.411   display/M_counter_q[4]
    SLICE_X10Y34.COUT    Topcya                0.472   display/M_counter_q[7]
                                                       display/M_counter_q[4]_rt
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X10Y35.COUT    Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X10Y36.COUT    Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X10Y37.COUT    Tbyp                  0.091   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[19]
    SLICE_X10Y38.CLK     Tcinck                0.240   display/M_counter_q[20]
                                                       display/Mcount_M_counter_q_xor<20>
                                                       display/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (1.461ns logic, 0.423ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack:                  18.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_0 (FF)
  Destination:          display/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.884ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.189 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_0 to display/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   display/M_counter_q[3]
                                                       display/M_counter_q_0
    SLICE_X10Y33.A5      net (fanout=3)        0.411   display/M_counter_q[0]
    SLICE_X10Y33.COUT    Topcya                0.472   display/M_counter_q[3]
                                                       display/Mcount_M_counter_q_lut<0>_INV_0
                                                       display/Mcount_M_counter_q_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[3]
    SLICE_X10Y34.COUT    Tbyp                  0.091   display/M_counter_q[7]
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X10Y35.COUT    Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X10Y36.COUT    Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X10Y37.CLK     Tcinck                0.240   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
                                                       display/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (1.461ns logic, 0.423ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack:                  18.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_4 (FF)
  Destination:          display/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.869ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.189 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_4 to display/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   display/M_counter_q[7]
                                                       display/M_counter_q_4
    SLICE_X10Y34.A5      net (fanout=3)        0.411   display/M_counter_q[4]
    SLICE_X10Y34.COUT    Topcya                0.472   display/M_counter_q[7]
                                                       display/M_counter_q[4]_rt
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X10Y35.COUT    Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X10Y36.COUT    Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X10Y37.CLK     Tcinck                0.319   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
                                                       display/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (1.449ns logic, 0.420ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack:                  18.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_4 (FF)
  Destination:          display/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.869ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.189 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_4 to display/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   display/M_counter_q[7]
                                                       display/M_counter_q_4
    SLICE_X10Y34.A5      net (fanout=3)        0.411   display/M_counter_q[4]
    SLICE_X10Y34.COUT    Topcya                0.472   display/M_counter_q[7]
                                                       display/M_counter_q[4]_rt
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X10Y35.COUT    Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X10Y36.COUT    Tbyp                  0.091   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[15]
    SLICE_X10Y37.CLK     Tcinck                0.319   display/M_counter_q[19]
                                                       display/Mcount_M_counter_q_cy<19>
                                                       display/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (1.449ns logic, 0.420ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack:                  18.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_counter_q_0 (FF)
  Destination:          display/M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.869ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_counter_q_0 to display/M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   display/M_counter_q[3]
                                                       display/M_counter_q_0
    SLICE_X10Y33.A5      net (fanout=3)        0.411   display/M_counter_q[0]
    SLICE_X10Y33.COUT    Topcya                0.472   display/M_counter_q[3]
                                                       display/Mcount_M_counter_q_lut<0>_INV_0
                                                       display/Mcount_M_counter_q_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[3]
    SLICE_X10Y34.COUT    Tbyp                  0.091   display/M_counter_q[7]
                                                       display/Mcount_M_counter_q_cy<7>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[7]
    SLICE_X10Y35.COUT    Tbyp                  0.091   display/M_counter_q[11]
                                                       display/Mcount_M_counter_q_cy<11>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   display/Mcount_M_counter_q_cy[11]
    SLICE_X10Y36.CLK     Tcinck                0.319   display/M_counter_q[15]
                                                       display/Mcount_M_counter_q_cy<15>
                                                       display/M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (1.449ns logic, 0.420ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X10Y14.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[3]/CLK
  Logical resource: display/M_counter_q_0/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[3]/CLK
  Logical resource: display/M_counter_q_1/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[3]/CLK
  Logical resource: display/M_counter_q_2/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[3]/CLK
  Logical resource: display/M_counter_q_3/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[7]/CLK
  Logical resource: display/M_counter_q_4/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[7]/CLK
  Logical resource: display/M_counter_q_5/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[7]/CLK
  Logical resource: display/M_counter_q_6/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[7]/CLK
  Logical resource: display/M_counter_q_7/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[11]/CLK
  Logical resource: display/M_counter_q_8/CK
  Location pin: SLICE_X10Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[11]/CLK
  Logical resource: display/M_counter_q_9/CK
  Location pin: SLICE_X10Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[11]/CLK
  Logical resource: display/M_counter_q_10/CK
  Location pin: SLICE_X10Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[11]/CLK
  Logical resource: display/M_counter_q_11/CK
  Location pin: SLICE_X10Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[15]/CLK
  Logical resource: display/M_counter_q_12/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[15]/CLK
  Logical resource: display/M_counter_q_13/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[15]/CLK
  Logical resource: display/M_counter_q_14/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[15]/CLK
  Logical resource: display/M_counter_q_15/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[19]/CLK
  Logical resource: display/M_counter_q_16/CK
  Location pin: SLICE_X10Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[19]/CLK
  Logical resource: display/M_counter_q_17/CK
  Location pin: SLICE_X10Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[19]/CLK
  Logical resource: display/M_counter_q_18/CK
  Location pin: SLICE_X10Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[19]/CLK
  Logical resource: display/M_counter_q_19/CK
  Location pin: SLICE_X10Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: display/M_counter_q[20]/CLK
  Logical resource: display/M_counter_q_20/CK
  Location pin: SLICE_X10Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X10Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X10Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X10Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X10Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.230|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 255 paths, 0 nets, and 43 connections

Design statistics:
   Minimum period:   3.230ns{1}   (Maximum frequency: 309.598MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 25 17:29:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



