

================================================================
== Vivado HLS Report for 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s'
================================================================
* Date:           Fri Jan 13 14:29:35 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.329 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    152|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|      41|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|      41|    152|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tanh_table1_U  |tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_tanh_tabcud  |        1|  0|   0|    0|  1024|   11|     1|        11264|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                              |        1|  0|   0|    0|  1024|   11|     1|        11264|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |add_ln442_1_fu_152_p2        |     +    |      0|  0|  17|          10|          13|
    |index_fu_147_p2              |     +    |      0|  0|  19|          10|          14|
    |ret_V_fu_121_p2              |     +    |      0|  0|  19|           1|          14|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln445_fu_187_p2         |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln851_fu_115_p2         |   icmp   |      0|  0|  13|          10|           1|
    |p_Result_s_fu_97_p2          |   icmp   |      0|  0|  18|          26|           4|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |select_ln444_fu_165_p3       |  select  |      0|  0|  13|           1|           1|
    |select_ln445_fu_193_p3       |  select  |      0|  0|  10|           1|           2|
    |select_ln850_fu_135_p3       |  select  |      0|  0|  14|           1|          14|
    |select_ln851_fu_127_p3       |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 152|          67|          82|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |select_ln445_reg_215     |  10|   0|   10|          0|
    |select_ln850_reg_205     |  14|   0|   14|          0|
    |trunc_ln442_reg_210      |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> | return value |
|ap_start     |  in |    1| ap_ctrl_hs | tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> | return value |
|ap_done      | out |    1| ap_ctrl_hs | tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> | return value |
|ap_idle      | out |    1| ap_ctrl_hs | tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> | return value |
|ap_ready     | out |    1| ap_ctrl_hs | tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> | return value |
|ap_return    | out |   11| ap_ctrl_hs | tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2> | return value |
|data_V_read  |  in |   16|   ap_none  |                    data_V_read                   |    scalar    |
+-------------+-----+-----+------------+--------------------------------------------------+--------------+

