
*** Running vivado
    with args -log Lab8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab8.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Lab8.tcl -notrace
Command: synth_design -top Lab8 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 769.496 ; gain = 234.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab8' [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:1]
INFO: [Synth 8-6157] synthesizing module 'tracker_sensor' [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:215]
INFO: [Synth 8-6155] done synthesizing module 'tracker_sensor' (1#1) [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:215]
INFO: [Synth 8-6157] synthesizing module 'motor' [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:251]
INFO: [Synth 8-6157] synthesizing module 'motor_pwm' [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:347]
INFO: [Synth 8-6157] synthesizing module 'PWM_gen' [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:365]
INFO: [Synth 8-6155] done synthesizing module 'PWM_gen' (2#1) [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:365]
INFO: [Synth 8-6155] done synthesizing module 'motor_pwm' (3#1) [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:347]
INFO: [Synth 8-6155] done synthesizing module 'motor' (4#1) [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:251]
INFO: [Synth 8-6157] synthesizing module 'sonic_top' [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:63]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:192]
INFO: [Synth 8-6155] done synthesizing module 'div' (5#1) [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:192]
INFO: [Synth 8-6157] synthesizing module 'TrigSignal' [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:153]
INFO: [Synth 8-6155] done synthesizing module 'TrigSignal' (6#1) [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:153]
INFO: [Synth 8-6157] synthesizing module 'PosCounter' [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:81]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'PosCounter' (7#1) [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:81]
INFO: [Synth 8-6155] done synthesizing module 'sonic_top' (8#1) [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:63]
WARNING: [Synth 8-5788] Register stop_reg in module Lab8 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:28]
WARNING: [Synth 8-3848] Net left_signal in module/entity Lab8 does not have driver. [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:37]
INFO: [Synth 8-6155] done synthesizing module 'Lab8' (9#1) [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:1]
WARNING: [Synth 8-3331] design motor has unconnected port mode[2]
WARNING: [Synth 8-3331] design motor has unconnected port mode[1]
WARNING: [Synth 8-3331] design motor has unconnected port mode[0]
WARNING: [Synth 8-3331] design Lab8 has unconnected port left_track
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 842.844 ; gain = 307.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 842.844 ; gain = 307.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 842.844 ; gain = 307.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 842.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/verilog801/verilog8.srcs/constrs_1/imports/lab8/lab8_constrains.xdc]
Finished Parsing XDC File [C:/Users/user/verilog801/verilog8.srcs/constrs_1/imports/lab8/lab8_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/verilog801/verilog8.srcs/constrs_1/imports/lab8/lab8_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 932.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 932.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 932.109 ; gain = 397.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 932.109 ; gain = 397.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 932.109 ; gain = 397.035
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:377]
INFO: [Synth 8-4471] merging register 'right_motor_reg[9:0]' into 'left_motor_reg[9:0]' [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:266]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 932.109 ; gain = 397.035
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'A/m0' (motor_pwm) to 'A/m1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tracker_sensor 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module PWM_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module motor 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module TrigSignal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module PosCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP m0/pwm_0/count_duty0, operation Mode is: A*B.
DSP Report: operator m0/pwm_0/count_duty0 is absorbed into DSP m0/pwm_0/count_duty0.
DSP Report: operator m0/pwm_0/count_duty0 is absorbed into DSP m0/pwm_0/count_duty0.
DSP Report: Generating DSP u2/distance_count0, operation Mode is: A2*(B:0x64).
DSP Report: register u2/distance_register_reg is absorbed into DSP u2/distance_count0.
DSP Report: operator u2/distance_count0 is absorbed into DSP u2/distance_count0.
WARNING: [Synth 8-3331] design motor has unconnected port mode[2]
WARNING: [Synth 8-3331] design motor has unconnected port mode[1]
WARNING: [Synth 8-3331] design motor has unconnected port mode[0]
WARNING: [Synth 8-3331] design Lab8 has unconnected port left_track
INFO: [Synth 8-3886] merging instance 'A/left_motor_reg[0]' (FDC) to 'A/left_motor_reg[5]'
INFO: [Synth 8-3886] merging instance 'A/left_motor_reg[1]' (FDC) to 'A/left_motor_reg[4]'
INFO: [Synth 8-3886] merging instance 'A/left_motor_reg[2]' (FDC) to 'A/left_motor_reg[5]'
INFO: [Synth 8-3886] merging instance 'A/left_motor_reg[3]' (FDP) to 'A/left_motor_reg[7]'
INFO: [Synth 8-3886] merging instance 'A/left_motor_reg[4]' (FDC) to 'A/left_motor_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A/left_motor_reg[5] )
INFO: [Synth 8-3886] merging instance 'A/left_motor_reg[8]' (FDC) to 'A/left_motor_reg[9]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 932.109 ; gain = 397.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PWM_gen     | A*B         | 14     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PosCounter  | A2*(B:0x64) | 20     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:265]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 966.230 ; gain = 431.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 987.375 ; gain = 452.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/verilog801/verilog8.srcs/sources_1/imports/lab8/lab8.v:265]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 989.207 ; gain = 454.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 993.984 ; gain = 458.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 993.984 ; gain = 458.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 993.984 ; gain = 458.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 993.984 ; gain = 458.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 993.984 ; gain = 458.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 993.984 ; gain = 458.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    61|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |LUT1      |    10|
|6     |LUT2      |   147|
|7     |LUT3      |    73|
|8     |LUT4      |    80|
|9     |LUT5      |    26|
|10    |LUT6      |    47|
|11    |FDCE      |    59|
|12    |FDPE      |     2|
|13    |FDRE      |    33|
|14    |IBUF      |     3|
|15    |OBUF      |     7|
+------+----------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |   551|
|2     |  A         |motor      |   132|
|3     |    m0      |motor_pwm  |   128|
|4     |      pwm_0 |PWM_gen    |   128|
|5     |  B         |sonic_top  |   407|
|6     |    clk1    |div        |    21|
|7     |    u1      |TrigSignal |    66|
|8     |    u2      |PosCounter |   320|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 993.984 ; gain = 458.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 993.984 ; gain = 369.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 993.984 ; gain = 458.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1005.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1005.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1005.711 ; gain = 707.332
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1005.711 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/verilog801/verilog8.runs/synth_1/Lab8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab8_utilization_synth.rpt -pb Lab8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 20:42:49 2023...
