
*** Running vivado
    with args -log spi_to_dma_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_to_dma_wrapper.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Aug 22 14:03:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source spi_to_dma_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/ip/spi_fifo_axis_zedboard'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/IP/LVDS_to_AXIS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.cache/ip 
INFO: [Project 1-5578] Found utility IPs instantiated in block design C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.srcs/sources_1/bd/spi_to_dma/spi_to_dma.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 524.035 ; gain = 128.066
Command: read_checkpoint -auto_incremental -incremental C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.srcs/utils_1/imports/synth_1/spi_to_dma_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.srcs/utils_1/imports/synth_1/spi_to_dma_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top spi_to_dma_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20496
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1220.805 ; gain = 466.586
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_7/synth/bd_2a6b_aroutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_7/synth/bd_2a6b_aroutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_7/synth/bd_2a6b_aroutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_7/synth/bd_2a6b_aroutsw_0.sv:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_7/synth/bd_2a6b_aroutsw_0.sv:98]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:89]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:90]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:91]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:92]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_9/synth/bd_2a6b_awoutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_9/synth/bd_2a6b_awoutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_9/synth/bd_2a6b_awoutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_9/synth/bd_2a6b_awoutsw_0.sv:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_9/synth/bd_2a6b_awoutsw_0.sv:98]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_10/synth/bd_2a6b_woutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_10/synth/bd_2a6b_woutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_10/synth/bd_2a6b_woutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_10/synth/bd_2a6b_woutsw_0.sv:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_10/synth/bd_2a6b_woutsw_0.sv:98]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:89]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:90]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:91]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:92]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:14826]
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173' bound to instance 'RX_FIFO_II' of component 'xpm_fifo_async' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:20911]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized11' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized11' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized12' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized12' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized13' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized13' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized14' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized14' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:642]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:246]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:1923]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized3' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:246]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:13367]
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:13367]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:3575]
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:3575]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:8689]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:8689]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:13716]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:13716]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:2604]
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:2604]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:838]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:838]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19067]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34840]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36578]
INFO: [Synth 8-256] done synthesizing module 'spi_to_dma_axi_quad_spi_0_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/synth/spi_to_dma_axi_quad_spi_0_0.vhd:97]
WARNING: [Synth 8-7071] port 'io0_t' of module 'spi_to_dma_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:588]
WARNING: [Synth 8-7071] port 'io1_o' of module 'spi_to_dma_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:588]
WARNING: [Synth 8-7071] port 'io1_t' of module 'spi_to_dma_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:588]
WARNING: [Synth 8-7071] port 'sck_t' of module 'spi_to_dma_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:588]
WARNING: [Synth 8-7071] port 'ss_t' of module 'spi_to_dma_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:588]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'spi_to_dma_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:588]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_0' of module 'spi_to_dma_axi_quad_spi_0_0' has 33 connections declared, but only 27 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:588]
INFO: [Synth 8-6157] synthesizing module 'spi_to_dma_axi_smc_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/synth/spi_to_dma_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_517DJA' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1831]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_one_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_0/synth/bd_2a6b_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_one_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_0/synth/bd_2a6b_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_2a6b_psr_aclk_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/synth/bd_2a6b_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/synth/bd_2a6b_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_2a6b_psr_aclk_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/synth/bd_2a6b_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_2a6b_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1893]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_2a6b_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1893]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_2a6b_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1893]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_2a6b_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1893]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_2a6b_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1893]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_517DJA' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1831]
WARNING: [Synth 8-7071] port 'M01_ACLK' of module 'clk_map_imp_517DJA' is unconnected for instance 'clk_map' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
WARNING: [Synth 8-7071] port 'M01_ARESETN' of module 'clk_map_imp_517DJA' is unconnected for instance 'clk_map' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
WARNING: [Synth 8-7071] port 'M02_ACLK' of module 'clk_map_imp_517DJA' is unconnected for instance 'clk_map' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
WARNING: [Synth 8-7071] port 'M02_ARESETN' of module 'clk_map_imp_517DJA' is unconnected for instance 'clk_map' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
WARNING: [Synth 8-7071] port 'M05_ACLK' of module 'clk_map_imp_517DJA' is unconnected for instance 'clk_map' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
WARNING: [Synth 8-7071] port 'M05_ARESETN' of module 'clk_map_imp_517DJA' is unconnected for instance 'clk_map' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
WARNING: [Synth 8-7023] instance 'clk_map' of module 'clk_map_imp_517DJA' has 19 connections declared, but only 13 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1T2SKV1' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2144]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00e_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_32/synth/bd_2a6b_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00e_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_32/synth/bd_2a6b_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1T2SKV1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2144]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1FTBV75' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2386]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00arn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_27/synth/bd_2a6b_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00arn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_27/synth/bd_2a6b_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00awn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_29/synth/bd_2a6b_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00awn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_29/synth/bd_2a6b_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00bn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_31/synth/bd_2a6b_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00bn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_31/synth/bd_2a6b_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00rn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_28/synth/bd_2a6b_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00rn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_28/synth/bd_2a6b_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00wn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_30/synth/bd_2a6b_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00wn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_30/synth/bd_2a6b_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1FTBV75' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2386]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00s2a_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_26/synth/bd_2a6b_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00s2a_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_26/synth/bd_2a6b_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm03_exit_pipeline_imp_1MT4GYL' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2628]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03e_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_39/synth/bd_2a6b_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03e_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_39/synth/bd_2a6b_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_exit_pipeline_imp_1MT4GYL' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2628]
INFO: [Synth 8-6157] synthesizing module 'm03_nodes_imp_1J6HJE2' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2870]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03arn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_34/synth/bd_2a6b_m03arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03arn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_34/synth/bd_2a6b_m03arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03awn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_36/synth/bd_2a6b_m03awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03awn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_36/synth/bd_2a6b_m03awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03bn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_38/synth/bd_2a6b_m03bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03bn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_38/synth/bd_2a6b_m03bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03rn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_35/synth/bd_2a6b_m03rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03rn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_35/synth/bd_2a6b_m03rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03wn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_37/synth/bd_2a6b_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03wn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_37/synth/bd_2a6b_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_nodes_imp_1J6HJE2' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2870]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03s2a_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_33/synth/bd_2a6b_m03s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03s2a_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_33/synth/bd_2a6b_m03s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm04_exit_pipeline_imp_1EJM1ST' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:3112]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m04e_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_46/synth/bd_2a6b_m04e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm04_exit_pipeline_imp_1EJM1ST' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:3112]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m04arn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_41/synth/bd_2a6b_m04arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m04awn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_43/synth/bd_2a6b_m04awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m04bn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_45/synth/bd_2a6b_m04bn_0.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'M01_SC_AR_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AR_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AR_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AR_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AW_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AW_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AW_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AW_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_W_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_W_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_W_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_W_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AR_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AR_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AR_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AR_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AW_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AW_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AW_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AW_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_W_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_W_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_W_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_W_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AR_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AR_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AR_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AR_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AW_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AW_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AW_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AW_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_W_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_W_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_W_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_W_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'S01_SC_B_recv' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'S01_SC_R_recv' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'S02_SC_B_recv' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'S02_SC_R_recv' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'S05_SC_B_recv' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'S05_SC_R_recv' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_6MYBV4' has 179 connections declared, but only 137 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_awid' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_awaddr' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_awlen' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_awsize' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_awburst' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_awlock' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_awcache' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_awregion' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_awqos' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_awuser' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_awvalid' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_wid' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_wdata' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_wlast' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_wuser' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_wvalid' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_bready' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_arid' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_araddr' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_arlen' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_arsize' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_arburst' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_arlock' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_arcache' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_arregion' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_arqos' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_aruser' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_arvalid' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M01_AXI_rready' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M02_AXI_awid' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M02_AXI_awaddr' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
WARNING: [Synth 8-7071] port 'M02_AXI_awlen' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'spi_to_dma_axi_smc_0' has 232 connections declared, but only 129 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:616]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_16_ila' has 1033 connections declared, but only 1029 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/synth/spi_to_dma_ila_LVDS_DMA_0.v:3297]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:803]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_16_ila' has 1033 connections declared, but only 1027 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_1/synth/spi_to_dma_ila_0_1.v:3213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:808]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_16_ila' has 1033 connections declared, but only 1031 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/synth/spi_to_dma_ila_0_0.v:3229]
WARNING: [Synth 8-7023] instance 'ila_LVDS_DMA' of module 'spi_to_dma_ila_0_0' has 14 connections declared, but only 12 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:808]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_16_ila' has 1033 connections declared, but only 1029 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_3/synth/spi_to_dma_ila_0_3.v:3227]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_16_ila' has 1033 connections declared, but only 1031 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_2/synth/spi_to_dma_ila_0_2.v:3215]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/synth/spi_to_dma_processing_system7_0_0.v:488]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'spi_to_dma_processing_system7_0_0' has 117 connections declared, but only 104 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:848]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:956]
WARNING: [Synth 8-7023] instance 'result_channel' of module 'spi_to_dma_result_channel_0' has 2 connections declared, but only 1 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:956]
INFO: [Synth 8-638] synthesizing module 'spi_to_dma_rst_ps7_0_50M_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/synth/spi_to_dma_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/synth/spi_to_dma_rst_ps7_0_50M_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'spi_to_dma_rst_ps7_0_50M_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/synth/spi_to_dma_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'spi_to_dma_rst_ps7_0_50M_0' has 10 connections declared, but only 8 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:958]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-7137] Register count_reg in module lvds_receiver has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_receiver.sv:110]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2151]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2153]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2306]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2138]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2267]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:3049]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:5635]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:5636]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:20670]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1990]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1990]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:26242]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:26446]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:26902]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:27447]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:27946]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:28039]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:28040]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:47317]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1496]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1496]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10356]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10363]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:16881]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:16886]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:21996]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22022]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tuser in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22067]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tid in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22068]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tdest in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22069]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22705]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22685]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22614]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[24].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[25].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[26].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[27].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[30].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[31].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:884]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:771]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:771]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:9627]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:9628]
WARNING: [Synth 8-6014] Unused sequential element SPIXfer_done_int_pulse_d3_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:9685]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:10863]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:10864]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:10893]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19698]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19699]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19044]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19045]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19046]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19047]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19048]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34731]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34739]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34743]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34744]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34745]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34759]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34763]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34764]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34765]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34766]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34767]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36521]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36522]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36525]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36526]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36531]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36532]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36535]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36536]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36551]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36552]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_517DJA does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1867]
WARNING: [Synth 8-3848] Net M01_AXI_araddr in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:263]
WARNING: [Synth 8-3848] Net M01_AXI_arburst in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:264]
WARNING: [Synth 8-3848] Net M01_AXI_arcache in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:265]
WARNING: [Synth 8-3848] Net M01_AXI_arid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:266]
WARNING: [Synth 8-3848] Net M01_AXI_arlen in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:267]
WARNING: [Synth 8-3848] Net M01_AXI_arlock in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:268]
WARNING: [Synth 8-3848] Net M01_AXI_arprot in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:269]
WARNING: [Synth 8-3848] Net M01_AXI_arqos in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:270]
WARNING: [Synth 8-3848] Net M01_AXI_arregion in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:272]
WARNING: [Synth 8-3848] Net M01_AXI_arsize in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:273]
WARNING: [Synth 8-3848] Net M01_AXI_aruser in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:274]
WARNING: [Synth 8-3848] Net M01_AXI_arvalid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:275]
WARNING: [Synth 8-3848] Net M01_AXI_awaddr in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:276]
WARNING: [Synth 8-3848] Net M01_AXI_awburst in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:277]
WARNING: [Synth 8-3848] Net M01_AXI_awcache in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:278]
WARNING: [Synth 8-3848] Net M01_AXI_awid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:279]
WARNING: [Synth 8-3848] Net M01_AXI_awlen in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:280]
WARNING: [Synth 8-3848] Net M01_AXI_awlock in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:281]
WARNING: [Synth 8-3848] Net M01_AXI_awprot in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:282]
WARNING: [Synth 8-3848] Net M01_AXI_awqos in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:283]
WARNING: [Synth 8-3848] Net M01_AXI_awregion in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:285]
WARNING: [Synth 8-3848] Net M01_AXI_awsize in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:286]
WARNING: [Synth 8-3848] Net M01_AXI_awuser in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:287]
WARNING: [Synth 8-3848] Net M01_AXI_awvalid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:288]
WARNING: [Synth 8-3848] Net M01_AXI_bready in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:290]
WARNING: [Synth 8-3848] Net M01_AXI_rready in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:297]
WARNING: [Synth 8-3848] Net M01_AXI_wdata in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:301]
WARNING: [Synth 8-3848] Net M01_AXI_wid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:302]
WARNING: [Synth 8-3848] Net M01_AXI_wlast in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:303]
WARNING: [Synth 8-3848] Net M01_AXI_wstrb in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:305]
WARNING: [Synth 8-3848] Net M01_AXI_wuser in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:306]
WARNING: [Synth 8-3848] Net M01_AXI_wvalid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:307]
WARNING: [Synth 8-3848] Net M02_AXI_araddr in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:308]
WARNING: [Synth 8-3848] Net M02_AXI_arburst in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:309]
WARNING: [Synth 8-3848] Net M02_AXI_arcache in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:310]
WARNING: [Synth 8-3848] Net M02_AXI_arid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:311]
WARNING: [Synth 8-3848] Net M02_AXI_arlen in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:312]
WARNING: [Synth 8-3848] Net M02_AXI_arlock in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:313]
WARNING: [Synth 8-3848] Net M02_AXI_arprot in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:314]
WARNING: [Synth 8-3848] Net M02_AXI_arqos in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:315]
WARNING: [Synth 8-3848] Net M02_AXI_arregion in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:317]
WARNING: [Synth 8-3848] Net M02_AXI_arsize in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:318]
WARNING: [Synth 8-3848] Net M02_AXI_aruser in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:319]
WARNING: [Synth 8-3848] Net M02_AXI_arvalid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:320]
WARNING: [Synth 8-3848] Net M02_AXI_awaddr in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:321]
WARNING: [Synth 8-3848] Net M02_AXI_awburst in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:322]
WARNING: [Synth 8-3848] Net M02_AXI_awcache in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:323]
WARNING: [Synth 8-3848] Net M02_AXI_awid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:324]
WARNING: [Synth 8-3848] Net M02_AXI_awlen in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:325]
WARNING: [Synth 8-3848] Net M02_AXI_awlock in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:326]
WARNING: [Synth 8-3848] Net M02_AXI_awprot in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:327]
WARNING: [Synth 8-3848] Net M02_AXI_awqos in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:328]
WARNING: [Synth 8-3848] Net M02_AXI_awregion in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:330]
WARNING: [Synth 8-3848] Net M02_AXI_awsize in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:331]
WARNING: [Synth 8-3848] Net M02_AXI_awuser in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:332]
WARNING: [Synth 8-3848] Net M02_AXI_awvalid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:333]
WARNING: [Synth 8-3848] Net M02_AXI_bready in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:335]
WARNING: [Synth 8-3848] Net M02_AXI_rready in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:342]
WARNING: [Synth 8-3848] Net M02_AXI_wdata in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:346]
WARNING: [Synth 8-3848] Net M02_AXI_wid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:347]
WARNING: [Synth 8-3848] Net M02_AXI_wlast in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:348]
WARNING: [Synth 8-3848] Net M02_AXI_wstrb in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:350]
WARNING: [Synth 8-3848] Net M02_AXI_wuser in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:351]
WARNING: [Synth 8-3848] Net M02_AXI_wvalid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:352]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_mem_intercon'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:547]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_DMA_PS'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:755]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:483]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'LVDS_to_AXIS_0'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:457]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_LVDS'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:803]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_LVDS_DMA'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:808]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_before_fifo'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:821]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_fifo'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:834]
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:07 ; elapsed = 00:02:18 . Memory (MB): peak = 2387.500 ; gain = 1633.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:02:19 . Memory (MB): peak = 2387.500 ; gain = 1633.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:08 ; elapsed = 00:02:19 . Memory (MB): peak = 2387.500 ; gain = 1633.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3902 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/spi_to_dma_processing_system7_0_0.xdc] for cell 'spi_to_dma_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/spi_to_dma_processing_system7_0_0.xdc] for cell 'spi_to_dma_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/spi_to_dma_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0_board.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0_board.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/smartconnect.xdc] for cell 'spi_to_dma_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/smartconnect.xdc] for cell 'spi_to_dma_i/axi_smc/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0_board.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0_board.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_board.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_board.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0_board.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0_board.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_LVDS_DMA/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_LVDS_DMA/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_DMA_PS/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_DMA_PS/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_LVDS/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_LVDS/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_1/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_clk_wiz_0_0/spi_to_dma_clk_wiz_0_0_board.xdc] for cell 'spi_to_dma_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_clk_wiz_0_0/spi_to_dma_clk_wiz_0_0_board.xdc] for cell 'spi_to_dma_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_clk_wiz_0_0/spi_to_dma_clk_wiz_0_0.xdc] for cell 'spi_to_dma_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_clk_wiz_0_0/spi_to_dma_clk_wiz_0_0.xdc] for cell 'spi_to_dma_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_clk_wiz_0_0/spi_to_dma_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_fifo/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_2/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_fifo/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_2/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_3/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_before_fifo/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_3/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_before_fifo/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_3/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_interrupt_n'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.srcs/constrs_1/new/constraints.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'attiny_sclk'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.srcs/constrs_1/new/constraints.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'attiny_sda_mosi'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.srcs/constrs_1/new/constraints.xdc:109]
Finished Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 76 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2537.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3046 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 2440 instances
  CFGLUT5 => SRLC32E: 197 instances
  FD => FDRE: 11 instances
  FDR => FDRE: 379 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2537.434 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:04 ; elapsed = 00:03:16 . Memory (MB): peak = 2537.434 ; gain = 1783.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:04 ; elapsed = 00:03:16 . Memory (MB): peak = 2537.434 ; gain = 1783.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for spi_to_dma_i/axi_quad_spi_0/U0. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc, line 49).
Applied set_property keep_hierarchy = soft for spi_to_dma_i/clk_wiz_0/inst. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_clk_wiz_0_0/spi_to_dma_clk_wiz_0_0.xdc, line 53).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/processing_system7_0/inst. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc, line 226).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_dma_0/U0. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc, line 229).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc, line 321).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/rst_ps7_0_50M/U0. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc, line 324).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc, line 330).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_gpio/U0. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc, line 341).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_LVDS_DMA/inst. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc, line 349).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_DMA_PS/inst. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc, line 357).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_LVDS/inst. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc, line 367).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/clk_wiz_0/inst. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc, line 375).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_fifo/inst. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc, line 383).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_before_fifo/inst. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/dont_touch.xdc, line 391).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/LVDS_En. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/dma_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/result_channel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/disable_p_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/level_shifter_oe_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/refres_p_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/msglen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_LVDS_DMA. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_DMA_PS. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/LVDS_to_AXIS_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_LVDS. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_before_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:06 ; elapsed = 00:03:18 . Memory (MB): peak = 2537.434 ; gain = 1783.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:03:11 ; elapsed = 00:03:24 . Memory (MB): peak = 2537.434 ; gain = 1783.215
---------------------------------------------------------------------------------
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/LVDS2DMAc/LVDS2DMAc.runs/synth_1/hs_err_pid10952.log' for details
