# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 13:20:45  August 19, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		AlarmClock_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY AlarmClock_inst
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:20:45  AUGUST 19, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name BOARD "DE1-SoC Board"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (SystemVerilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_AF14 -to clk
set_location_assignment PIN_AE12 -to reset
set_location_assignment PIN_AE26 -to leds[0]
set_location_assignment PIN_AE27 -to leds[1]
set_location_assignment PIN_AE28 -to leds[2]
set_location_assignment PIN_AG27 -to leds[3]
set_location_assignment PIN_AF28 -to leds[4]
set_location_assignment PIN_AG28 -to leds[5]
set_location_assignment PIN_AH28 -to leds[6]
set_location_assignment PIN_AJ29 -to leds[7]
set_location_assignment PIN_AH29 -to leds[8]
set_location_assignment PIN_AH30 -to leds[9]
set_location_assignment PIN_AG30 -to leds[10]
set_location_assignment PIN_AF29 -to leds[11]
set_location_assignment PIN_AF30 -to leds[12]
set_location_assignment PIN_AD27 -to leds[13]
set_location_assignment PIN_AB23 -to leds[14]
set_location_assignment PIN_AE29 -to leds[15]
set_location_assignment PIN_AD29 -to leds[16]
set_location_assignment PIN_AC28 -to leds[17]
set_location_assignment PIN_AD30 -to leds[18]
set_location_assignment PIN_AC29 -to leds[19]
set_location_assignment PIN_AC30 -to leds[20]
set_location_assignment PIN_AD26 -to leds[21]
set_location_assignment PIN_AC27 -to leds[22]
set_location_assignment PIN_AD25 -to leds[23]
set_location_assignment PIN_AC25 -to leds[24]
set_location_assignment PIN_AB28 -to leds[25]
set_location_assignment PIN_AB25 -to leds[26]
set_location_assignment PIN_AB22 -to leds[27]
set_location_assignment PIN_AC18 -to leds[28]
set_location_assignment PIN_V16 -to leds[29]
set_location_assignment PIN_W25 -to leds[30]
set_location_assignment PIN_AA25 -to leds[31]
set_location_assignment PIN_AB12 -to switches[0]
set_location_assignment PIN_AC12 -to switches[1]
set_location_assignment PIN_AF9 -to switches[2]
set_location_assignment PIN_AF10 -to switches[3]
set_location_assignment PIN_AA14 -to buttons[0]
set_location_assignment PIN_AA15 -to buttons[1]
set_location_assignment PIN_W15 -to buttons[2]
set_location_assignment PIN_Y16 -to buttons[3]
set_global_assignment -name QIP_FILE AlarmClock/synthesis/AlarmClock.qip
set_global_assignment -name VERILOG_FILE AlarmClock/AlarmClock_inst.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top