
---------- Begin Simulation Statistics ----------
final_tick                               585128007000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80099                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701388                       # Number of bytes of host memory used
host_op_rate                                    80365                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7647.42                       # Real time elapsed on the host
host_tick_rate                               76513097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612549034                       # Number of instructions simulated
sim_ops                                     614586629                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.585128                       # Number of seconds simulated
sim_ticks                                585128007000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.377021                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               80243368                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91835779                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8206000                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125216573                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10528051                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10741953                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          213902                       # Number of indirect misses.
system.cpu0.branchPred.lookups              160051002                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064015                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5523034                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143203670                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15441526                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058501                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51031979                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580284740                       # Number of instructions committed
system.cpu0.commit.committedOps             581304230                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1073250482                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.541630                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.291165                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    789042140     73.52%     73.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    166987341     15.56%     89.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44808760      4.18%     93.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     40379572      3.76%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9496249      0.88%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2830339      0.26%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1960131      0.18%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2304424      0.21%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15441526      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1073250482                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887250                       # Number of function calls committed.
system.cpu0.commit.int_insts                561282970                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950889                       # Number of loads committed
system.cpu0.commit.membars                    2037591                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037597      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322225920     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180969088     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70917980     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581304230                       # Class of committed instruction
system.cpu0.commit.refs                     251887096                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580284740                       # Number of Instructions Simulated
system.cpu0.committedOps                    581304230                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.997489                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.997489                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            168199151                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2696187                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78996273                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             648252099                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               468232221                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                437484844                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5530382                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7761021                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3397843                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  160051002                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                116045858                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    617340931                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1909492                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     666979969                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          413                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16426826                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138081                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         457289534                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90771419                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.575423                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1082844441                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.618506                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.923313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               620046547     57.26%     57.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               339667055     31.37%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                64429243      5.95%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44567994      4.12%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8049395      0.74%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3234533      0.30%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  804953      0.07%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2041033      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3688      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1082844441                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       76268195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5591238                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               148589134                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.524915                       # Inst execution rate
system.cpu0.iew.exec_refs                   265524790                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74661109                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              137013325                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197907819                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2026448                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2859418                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77464353                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          632319360                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            190863681                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5017582                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            608435851                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1286049                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3352924                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5530382                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5808582                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80533                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8573390                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30548                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7931                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2391793                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     17956930                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5528146                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7931                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       863053                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4728185                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                257168897                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603311356                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.875249                       # average fanout of values written-back
system.cpu0.iew.wb_producers                225086872                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.520494                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603365421                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743572451                       # number of integer regfile reads
system.cpu0.int_regfile_writes              384639725                       # number of integer regfile writes
system.cpu0.ipc                              0.500628                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.500628                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038515      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            338452079     55.17%     55.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140584      0.67%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018090      0.17%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           193964251     31.62%     87.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73839863     12.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             613453434                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1444677                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002355                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 238240     16.49%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1065075     73.72%     90.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               141360      9.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             612859542                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2311290470                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603311306                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        683341502                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 626244453                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                613453434                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6074907                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       51015126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            94591                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3016406                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29651186                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1082844441                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.566520                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.804899                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          635822720     58.72%     58.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          317714796     29.34%     88.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101837770      9.40%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20630929      1.91%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5294718      0.49%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             682072      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             540101      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             230207      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              91128      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1082844441                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.529244                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16713361                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3013514                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197907819                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77464353                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    882                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1159112636                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11147077                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              148866689                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370567061                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5679789                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               475172320                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7054257                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11335                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            781158330                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             640034038                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          410933112                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433154237                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6979205                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5530382                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20035634                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                40366046                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       781158286                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         85179                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2830                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12539057                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2785                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1690134219                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1274280251                       # The number of ROB writes
system.cpu0.timesIdled                       15100809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  849                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.789871                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4541799                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6155044                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           827728                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7792682                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            255659                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         408193                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          152534                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8777172                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3245                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           490222                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095712                       # Number of branches committed
system.cpu1.commit.bw_lim_events               823118                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054443                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4891517                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264294                       # Number of instructions committed
system.cpu1.commit.committedOps              33282399                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    192025005                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173323                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.826996                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    178222879     92.81%     92.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6929158      3.61%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2368909      1.23%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1991298      1.04%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       498838      0.26%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       164558      0.09%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       945286      0.49%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        80961      0.04%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       823118      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    192025005                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320854                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049173                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248868                       # Number of loads committed
system.cpu1.commit.membars                    2035975                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035975      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083383     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266793     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896110      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282399                       # Class of committed instruction
system.cpu1.commit.refs                      12162915                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264294                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282399                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.985835                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.985835                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            171775525                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               341065                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4393202                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39943171                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5887403                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12410047                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                490412                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               625211                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2341199                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8777172                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5163536                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    186462016                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                50862                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40780994                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1655836                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045447                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5614627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4797458                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.211160                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192904586                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216685                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.663486                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               168278331     87.23%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14077940      7.30%     94.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5749533      2.98%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3432585      1.78%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  910022      0.47%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  452853      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3033      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     150      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     139      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192904586                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         224157                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              522882                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7695412                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188363                       # Inst execution rate
system.cpu1.iew.exec_refs                    12998549                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945263                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              149048259                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10316717                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018536                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           245755                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2979893                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38166237                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10053286                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           658212                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36378352                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1004790                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1725438                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                490412                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3829101                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17928                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          158250                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4557                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          431                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1067849                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        65846                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           128                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92220                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        430662                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21320405                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36107205                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.866060                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18464743                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186959                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36116887                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44722837                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24654422                       # number of integer regfile writes
system.cpu1.ipc                              0.167061                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167061                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036079      5.50%      5.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21912151     59.16%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11153261     30.11%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934933      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37036564                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1108508                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029930                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 213394     19.25%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                803125     72.45%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                91987      8.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36108979                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         268159965                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36107193                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43050157                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35111644                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37036564                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054593                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4883837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            73769                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           150                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2023497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192904586                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.191994                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.653573                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          170401867     88.33%     88.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14634294      7.59%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4356990      2.26%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1496754      0.78%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1425532      0.74%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             198318      0.10%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             266941      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              88456      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              35434      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192904586                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191771                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6167148                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          530742                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10316717                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2979893                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       193128743                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   977120533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159663515                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413721                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6607353                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7131775                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1317405                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6909                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48000681                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38936482                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26848867                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13042686                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4441000                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                490412                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12553146                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4435146                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48000669                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23052                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               585                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13065048                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           580                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   229375504                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77229820                       # The number of ROB writes
system.cpu1.timesIdled                           2518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1928383                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10772                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2016384                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5669808                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3655669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7279955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        75168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        32010                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33042280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2310902                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66058771                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2342912                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2270490                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1594184                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2029985                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              342                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1384504                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1384500                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2270490                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           195                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10934945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10934945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    335947136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               335947136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              512                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3655786                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3655786    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3655786                       # Request fanout histogram
system.membus.respLayer1.occupancy        19181997278                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14643455707                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   585128007000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   585128007000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    696692812.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1114689793.229422                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       516000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3171694500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   579554464500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5573542500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98310729                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98310729                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98310729                       # number of overall hits
system.cpu0.icache.overall_hits::total       98310729                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17735129                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17735129                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17735129                       # number of overall misses
system.cpu0.icache.overall_misses::total     17735129                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 234223269998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 234223269998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 234223269998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 234223269998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    116045858                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    116045858                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    116045858                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    116045858                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.152829                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.152829                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.152829                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.152829                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13206.741828                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13206.741828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13206.741828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13206.741828                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2043                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.829268                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16722604                       # number of writebacks
system.cpu0.icache.writebacks::total         16722604                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1012491                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1012491                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1012491                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1012491                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16722638                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16722638                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16722638                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16722638                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 208020004999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 208020004999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 208020004999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 208020004999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.144104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.144104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.144104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.144104                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12439.425227                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12439.425227                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12439.425227                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12439.425227                       # average overall mshr miss latency
system.cpu0.icache.replacements              16722604                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98310729                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98310729                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17735129                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17735129                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 234223269998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 234223269998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    116045858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    116045858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.152829                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.152829                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13206.741828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13206.741828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1012491                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1012491                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16722638                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16722638                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 208020004999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 208020004999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.144104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.144104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12439.425227                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12439.425227                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999902                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          115033142                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16722604                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.878901                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999902                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        248814352                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       248814352                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227667273                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227667273                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227667273                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227667273                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22792483                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22792483                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22792483                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22792483                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 583657382027                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 583657382027                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 583657382027                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 583657382027                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    250459756                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250459756                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    250459756                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250459756                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.091003                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.091003                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.091003                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.091003                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25607.450580                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25607.450580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25607.450580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25607.450580                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4379450                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       176142                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            93418                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2508                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.880152                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.232057                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15220018                       # number of writebacks
system.cpu0.dcache.writebacks::total         15220018                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7966082                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7966082                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7966082                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7966082                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14826401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14826401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14826401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14826401                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 267445414189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 267445414189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 267445414189                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 267445414189                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059197                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059197                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059197                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059197                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18038.458166                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18038.458166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18038.458166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18038.458166                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15220018                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160918067                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160918067                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18625537                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18625537                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 402359613500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 402359613500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    179543604                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    179543604                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103738                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103738                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21602.577875                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21602.577875                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5488283                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5488283                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13137254                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13137254                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 206868681500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 206868681500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15746.721613                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15746.721613                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66749206                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66749206                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4166946                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4166946                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 181297768527                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 181297768527                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70916152                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70916152                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058759                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058759                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43508.547633                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43508.547633                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2477799                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2477799                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1689147                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1689147                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  60576732689                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  60576732689                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023819                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023819                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35862.321449                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35862.321449                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1169                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1169                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          761                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          761                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7405500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7405500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.394301                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.394301                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9731.274639                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9731.274639                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          742                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          742                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1155500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1155500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009845                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009845                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60815.789474                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60815.789474                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       751000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       751000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1847                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1847                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074716                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074716                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5442.028986                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5442.028986                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       613000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       613000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074716                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074716                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4442.028986                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4442.028986                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611397                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611397                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406810                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406810                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32465711500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32465711500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399536                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399536                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 79805.588604                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 79805.588604                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406810                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406810                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32058901500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32058901500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399536                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399536                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 78805.588604                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 78805.588604                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.966078                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243513733                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15232971                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.985964                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.966078                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998940                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998940                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518196483                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518196483                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16652898                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13939866                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 975                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              203190                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30796929                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16652898                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13939866                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                975                       # number of overall hits
system.l2.overall_hits::.cpu1.data             203190                       # number of overall hits
system.l2.overall_hits::total                30796929                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             69739                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1279117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2065                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            867144                       # number of demand (read+write) misses
system.l2.demand_misses::total                2218065                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            69739                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1279117                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2065                       # number of overall misses
system.l2.overall_misses::.cpu1.data           867144                       # number of overall misses
system.l2.overall_misses::total               2218065                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6220082000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 120940497998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    184973500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85800051000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     213145604498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6220082000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 120940497998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    184973500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85800051000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    213145604498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16722637                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15218983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3040                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1070334                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33014994                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16722637                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15218983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3040                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1070334                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33014994                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004170                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.084047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.679276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.810162                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067184                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004170                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.084047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.679276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.810162                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067184                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89190.868811                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94549.988780                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89575.544794                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98945.562675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96095.292292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89190.868811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94549.988780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89575.544794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98945.562675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96095.292292                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1155                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        31                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.258065                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1235984                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1594184                       # number of writebacks
system.l2.writebacks::total                   1594184                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          55947                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21774                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               77759                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         55947                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21774                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              77759                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        69732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1223170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       845370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2140306                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        69732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1223170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       845370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1529436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3669742                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5522269000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 104811101999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    162887500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75442070501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 185938329000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5522269000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 104811101999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    162887500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75442070501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 121709924795                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 307648253795                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.080371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.669079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.789819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064828                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.080371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.669079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.789819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.111154                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79192.752251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85688.090780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80082.350049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89241.480655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86874.647364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79192.752251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85688.090780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80082.350049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89241.480655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79578.305202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83833.755560                       # average overall mshr miss latency
system.l2.replacements                        5947528                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3743161                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3743161                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3743161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3743161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29198842                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29198842                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29198842                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29198842                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1529436                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1529436                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 121709924795                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 121709924795                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79578.305202                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79578.305202                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 68                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       120500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.934783                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.806452                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.883117                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2802.325581                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3660                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3117.647059                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       859500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       500500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1360000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.934783                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.806452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.883117                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19988.372093                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20020                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       138000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       243000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       381000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20052.631579                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1303271                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            86212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1389483                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         780841                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         659203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1440044                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  75060045998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64992545500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  140052591498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2084112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2829527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.374664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.884344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.508935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96127.183380                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98592.611836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97255.772392                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39604                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17282                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            56886                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       741237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       641921                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1383158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  64586189499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56888103501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121474293000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.355661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.861159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.488830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87132.981083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88621.658274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87823.873339                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16652898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           975                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16653873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        69739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            71804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6220082000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    184973500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6405055500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16722637                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16725677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.679276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004293                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89190.868811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89575.544794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89201.931647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        69732                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2034                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        71766                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5522269000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    162887500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5685156500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004170                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.669079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004291                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79192.752251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80082.350049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79217.965332                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12636595                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       116978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12753573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       498276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       207941                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          706217                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  45880452000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20807505500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  66687957500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13134871                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       324919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13459790                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.639978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.052469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92078.390290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100064.467806                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94429.838846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        16343                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4492                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20835                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       481933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       203449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       685382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  40224912500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18553967000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  58778879500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036691                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.626153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83465.777401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91197.140315                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85760.757505                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           40                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                41                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          216                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             232                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2129500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       683000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2812500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          256                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           273                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.843750                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.941176                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.849817                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9858.796296                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 42687.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12122.844828                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           35                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          181                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          193                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3576997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       231500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3808497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.707031                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.705882                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.706960                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19762.414365                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19291.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19733.145078                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999837                       # Cycle average of tags in use
system.l2.tags.total_refs                    67393773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5947606                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.331244                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.909620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.177707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.712686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.412912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.781245                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.498588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.049652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.151761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.277832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 533606598                       # Number of tag accesses
system.l2.tags.data_accesses                533606598                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4462784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      78340544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        130176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54133312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     96852544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          233919360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4462784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       130176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4592960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102027776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102027776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          69731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1224071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         845833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1513321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3654990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1594184                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1594184                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7627022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        133886163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           222474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92515332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    165523685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             399774677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7627022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       222474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7849496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174368300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174368300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174368300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7627022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       133886163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          222474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92515332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    165523685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            574142977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1570427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     69731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1190181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    829993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1509053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003735408750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96041                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96041                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7940660                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1477773                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3654990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1594184                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3654990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1594184                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  53998                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23757                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            163976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            160984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            160396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            176398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            359638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            342422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            275917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            242977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            296132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            292901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           223995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           206387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           183937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           169424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           167997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            115480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            136931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            122454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            169415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            146781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74067                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 103985788628                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18004960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            171504388628                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28876.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47626.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2448930                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  994368                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3654990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1594184                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1324228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  794173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  421680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  333279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  273724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  133240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   90753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   52593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   33807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  24342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  18951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 100908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1728082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.522726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.138008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.632641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       996375     57.66%     57.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       331533     19.19%     76.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       148740      8.61%     85.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        85604      4.95%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36051      2.09%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22041      1.28%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13824      0.80%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10985      0.64%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        82929      4.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1728082                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.494164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    248.603902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96036     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96041                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.351381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.328246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.911076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81707     85.08%     85.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1619      1.69%     86.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8084      8.42%     95.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3113      3.24%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1112      1.16%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              300      0.31%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               76      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96041                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              230463488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3455872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100505792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               233919360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102027776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       393.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    399.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  585127912000                       # Total gap between requests
system.mem_ctrls.avgGap                     111470.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4462784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     76171584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       130176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     53119552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     96579392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100505792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7627021.688606335782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 130179350.652753829956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 222474.396102526662                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90782788.320710137486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 165056860.797298997641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171767187.346409142017                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        69731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1224071                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2034                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       845833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1513321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1594184                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2636118301                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  54383333539                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     77883775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40471965925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  73935087088                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13911679641395                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37804.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44428.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38290.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47848.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48856.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8726520.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6339898740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3369709530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12268547760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4475502720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46188966720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106825152360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     134731131840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       314198909670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.974655                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 349099621461                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19538480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 216489905539                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5998713840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3188361660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13442535120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3722000940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46188966720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     184062086940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      69689502720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       326292167940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.642369                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 178975610086                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19538480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 386613916914                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6027375518.518518                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28398873280.643044                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222327833500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96910590000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 488217417000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5159312                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5159312                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5159312                       # number of overall hits
system.cpu1.icache.overall_hits::total        5159312                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4224                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4224                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4224                       # number of overall misses
system.cpu1.icache.overall_misses::total         4224                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    265662500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    265662500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    265662500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    265662500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5163536                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5163536                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5163536                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5163536                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000818                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000818                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000818                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000818                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62893.584280                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62893.584280                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62893.584280                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62893.584280                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          341                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   170.500000                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3008                       # number of writebacks
system.cpu1.icache.writebacks::total             3008                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1184                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1184                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1184                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1184                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3040                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3040                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3040                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3040                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    200515000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    200515000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    200515000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    200515000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000589                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000589                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000589                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000589                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65958.881579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65958.881579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65958.881579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65958.881579                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3008                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5159312                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5159312                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4224                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4224                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    265662500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    265662500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5163536                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5163536                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000818                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000818                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62893.584280                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62893.584280                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1184                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1184                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3040                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3040                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    200515000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    200515000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000589                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000589                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65958.881579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65958.881579                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.932967                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5092480                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3008                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1692.978723                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346360500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.932967                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.997905                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997905                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10330112                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10330112                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9373652                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9373652                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9373652                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9373652                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2346320                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2346320                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2346320                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2346320                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 200618074479                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 200618074479                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 200618074479                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 200618074479                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11719972                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11719972                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11719972                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11719972                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200198                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200198                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200198                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200198                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85503.287906                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85503.287906                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85503.287906                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85503.287906                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1092457                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       125527                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19155                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1597                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.032472                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.601753                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1070041                       # number of writebacks
system.cpu1.dcache.writebacks::total          1070041                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1689130                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1689130                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1689130                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1689130                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       657190                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       657190                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       657190                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       657190                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54952418640                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54952418640                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54952418640                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54952418640                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056074                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056074                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056074                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056074                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83617.247128                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83617.247128                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83617.247128                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83617.247128                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1070041                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8390888                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8390888                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1433401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1433401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 104610676000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104610676000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9824289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9824289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.145904                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.145904                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72980.747188                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72980.747188                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1107790                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1107790                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       325611                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       325611                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22836372500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22836372500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033143                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033143                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70133.909788                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70133.909788                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       982764                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        982764                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       912919                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       912919                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96007398479                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96007398479                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895683                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895683                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.481578                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.481578                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 105165.297775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105165.297775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       581340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       581340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331579                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331579                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32116046140                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32116046140                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174913                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174913                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96857.901556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96857.901556                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6307000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6307000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331155                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331155                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41493.421053                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41493.421053                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3365500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3365500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100218                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100218                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73163.043478                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73163.043478                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       815000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       815000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          435                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          435                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.275862                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.275862                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6791.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6791.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       698000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       698000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.275862                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.275862                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5816.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5816.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       100500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       100500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        97500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        97500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591224                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591224                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426701                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426701                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35706997000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35706997000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419187                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419187                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83681.540470                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83681.540470                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426701                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426701                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35280296000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35280296000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82681.540470                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82681.540470                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.248129                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11047559                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083792                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.193431                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346372000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.248129                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.914004                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.914004                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26561401                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26561401                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 585128007000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30186666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5337345                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29272499                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4353344                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2596263                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             349                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           255                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            604                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2855556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2855556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16725677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13460990                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          273                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          273                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50167877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45672671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3224490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99074126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2140495360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1948095616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       387072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136983808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4225961856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8571532                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103770688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41586899                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059553                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.239888                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39142275     94.12%     94.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2412613      5.80%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32010      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41586899                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66045053484                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22851844667                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25090807266                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1626246171                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4577964                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               703843849500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 317804                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713884                       # Number of bytes of host memory used
host_op_rate                                   319649                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2423.62                       # Real time elapsed on the host
host_tick_rate                               48982761                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770238204                       # Number of instructions simulated
sim_ops                                     774710370                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118716                       # Number of seconds simulated
sim_ticks                                118715842500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.430612                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15605626                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17647312                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1115966                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22194301                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1568672                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1595879                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           27207                       # Number of indirect misses.
system.cpu0.branchPred.lookups               30337386                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8024                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8937                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1050345                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21427943                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3972546                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2696333                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       26244007                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            85519162                       # Number of instructions committed
system.cpu0.commit.committedOps              86858438                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    227275359                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.382173                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.274631                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    194172476     85.43%     85.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15016081      6.61%     92.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7444974      3.28%     95.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3857348      1.70%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1493983      0.66%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       513913      0.23%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       573766      0.25%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       230272      0.10%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3972546      1.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    227275359                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2391948                       # Number of function calls committed.
system.cpu0.commit.int_insts                 81588797                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19587030                       # Number of loads committed
system.cpu0.commit.membars                    2010879                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2011538      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62951826     72.48%     74.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.07%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19595575     22.56%     97.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2204451      2.54%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         86858438                       # Class of committed instruction
system.cpu0.commit.refs                      21800484                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   85519162                       # Number of Instructions Simulated
system.cpu0.committedOps                     86858438                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.772410                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.772410                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            158306365                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                66425                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14529088                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             117099279                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18700560                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 51108050                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1051151                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               107843                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2031784                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   30337386                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 19240920                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    204685695                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               247668                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     123429799                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 335                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1610                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2234070                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127955                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          25393232                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17174298                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.520594                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         231197910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.540824                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.917236                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               150902856     65.27%     65.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                47765079     20.66%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26058792     11.27%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4157149      1.80%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  504206      0.22%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  993432      0.43%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23594      0.01%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  784753      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8049      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           231197910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1809                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1184                       # number of floating regfile writes
system.cpu0.idleCycles                        5896299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1125727                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25526618                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.446174                       # Inst execution rate
system.cpu0.iew.exec_refs                    27003053                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2507321                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               10249832                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25899032                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            797151                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           386354                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2797229                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          112978710                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24495732                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           990663                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            105785157                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                121185                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17519494                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1051151                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17721764                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       157920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           65132                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          316                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          608                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4074                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6312002                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       583775                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           608                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       603149                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        522578                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 79581529                       # num instructions consuming a value
system.cpu0.iew.wb_count                    104265060                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.751905                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 59837728                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.439762                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     104497223                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               136802362                       # number of integer regfile reads
system.cpu0.int_regfile_writes               76744189                       # number of integer regfile writes
system.cpu0.ipc                              0.360697                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.360697                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2012165      1.88%      1.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             77308236     72.40%     74.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29630      0.03%     74.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67186      0.06%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 65      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                732      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                56      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               276      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24845987     23.27%     97.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2510426      2.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            719      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             106775819                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2476                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4666                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1909                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2861                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     373733                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003500                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 277909     74.36%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.01%     74.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    103      0.03%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     74.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 84506     22.61%     97.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10880      2.91%     99.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              271      0.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             105134911                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         445172600                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    104263151                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        139096666                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 109990217                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                106775819                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2988493                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       26120275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            53984                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        292160                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11229882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    231197910                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.461837                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.979776                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          170220771     73.63%     73.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34406180     14.88%     88.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17420602      7.53%     96.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3585981      1.55%     97.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3018202      1.31%     98.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1086366      0.47%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1101239      0.48%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             210132      0.09%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             148437      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      231197910                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.450352                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1143214                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          215221                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25899032                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2797229                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2607                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       237094209                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      337554                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30807418                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             63090828                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                549195                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19929587                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12191896                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                83519                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            150448560                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             115216678                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           84747297                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51536372                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1195251                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1051151                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15090677                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                21656474                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2018                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       150446542                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     112782705                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            789408                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5522916                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        789384                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   336400851                       # The number of ROB reads
system.cpu0.rob.rob_writes                  230209175                       # The number of ROB writes
system.cpu0.timesIdled                         225197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  361                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.009128                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15602231                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16774946                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1168544                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21618188                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            971124                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         974491                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3367                       # Number of indirect misses.
system.cpu1.branchPred.lookups               28324520                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1819                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1059                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1071349                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18393982                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3123247                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2192504                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24709547                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            72170008                       # Number of instructions committed
system.cpu1.commit.committedOps              73265303                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    173681424                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.421837                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.299459                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    144146389     82.99%     82.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14142215      8.14%     91.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6551992      3.77%     94.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3564788      2.05%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1166158      0.67%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       439354      0.25%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       353605      0.20%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       193676      0.11%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3123247      1.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    173681424                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1440522                       # Number of function calls committed.
system.cpu1.commit.int_insts                 68502750                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16043971                       # Number of loads committed
system.cpu1.commit.membars                    1643110                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1643110      2.24%      2.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54203145     73.98%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16045030     21.90%     98.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1373842      1.88%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73265303                       # Class of committed instruction
system.cpu1.commit.refs                      17418872                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   72170008                       # Number of Instructions Simulated
system.cpu1.committedOps                     73265303                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.465709                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.465709                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            112964086                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                97469                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13931848                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             102897634                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13427727                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 48406334                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1071638                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13603                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1539362                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   28324520                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16368209                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    159228190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               176047                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     110357968                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                2337666                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.159171                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17012124                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16573355                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.620162                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         177409147                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.639549                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.017420                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               107178311     60.41%     60.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40499757     22.83%     83.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23478451     13.23%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3515830      1.98%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  394300      0.22%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  890500      0.50%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  736397      0.42%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  715172      0.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     429      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           177409147                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         541072                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1139347                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22150139                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.508671                       # Inst execution rate
system.cpu1.iew.exec_refs                    21798964                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1459631                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                9403835                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21883798                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            704303                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           695499                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1738682                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97897330                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20339333                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           878157                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             90518099                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                192563                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8186141                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1071638                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8461031                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        25465                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             616                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5839827                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       363781                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            26                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       555479                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        583868                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 68524597                       # num instructions consuming a value
system.cpu1.iew.wb_count                     89565848                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.747888                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 51248754                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.503320                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      89760820                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               118001466                       # number of integer regfile reads
system.cpu1.int_regfile_writes               66060017                       # number of integer regfile writes
system.cpu1.ipc                              0.405563                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.405563                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1643385      1.80%      1.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             67644790     74.01%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  96      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20645613     22.59%     98.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1462276      1.60%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              91396256                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     433023                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004738                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 408931     94.44%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     94.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 24074      5.56%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   18      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              90185894                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         360714843                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     89565848                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        122529377                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  95256818                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 91396256                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2640512                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24632027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            80161                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        448008                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10775729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    177409147                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.515172                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.025531                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          125790004     70.90%     70.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28091529     15.83%     86.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15878119      8.95%     95.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3190400      1.80%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2132802      1.20%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             940120      0.53%     99.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1083325      0.61%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             177253      0.10%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             125595      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      177409147                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.513606                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1013987                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          171046                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21883798                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1738682                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    275                       # number of misc regfile reads
system.cpu1.numCycles                       177950219                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    59340879                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               22855900                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53122972                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                557883                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14438335                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5437452                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                34692                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            131868524                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             100155979                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           73513802                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 48581586                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1131545                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1071638                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8060820                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20390830                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       131868524                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      82400868                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            789844                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4090064                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        789878                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   268532299                       # The number of ROB reads
system.cpu1.rob.rob_writes                  199767807                       # The number of ROB writes
system.cpu1.timesIdled                           4898                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2256820                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                18944                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2390164                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6203908                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4147135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8241918                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       108179                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        51036                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3152304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2188645                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6304572                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2239681                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4096327                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       354387                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3740721                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              986                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            865                       # Transaction distribution
system.membus.trans_dist::ReadExReq             48567                       # Transaction distribution
system.membus.trans_dist::ReadExResp            48567                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4096327                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            63                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12386812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12386812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    287954112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               287954112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1405                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4146808                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4146808    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4146808                       # Request fanout histogram
system.membus.respLayer1.occupancy        21604365934                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         10493191243                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   118715842500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   118715842500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean         8037500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15652152.709771                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       308000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     49976500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   118547055000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    168787500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18935256                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18935256                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18935256                       # number of overall hits
system.cpu0.icache.overall_hits::total       18935256                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       305663                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        305663                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       305663                       # number of overall misses
system.cpu0.icache.overall_misses::total       305663                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7270284500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7270284500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7270284500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7270284500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     19240919                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     19240919                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     19240919                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     19240919                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015886                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015886                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015886                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015886                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23785.294589                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23785.294589                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23785.294589                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23785.294589                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2008                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.270270                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       281739                       # number of writebacks
system.cpu0.icache.writebacks::total           281739                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        23925                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        23925                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        23925                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        23925                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       281738                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       281738                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       281738                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       281738                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6444981500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6444981500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6444981500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6444981500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014643                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014643                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014643                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014643                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22875.797727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22875.797727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22875.797727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22875.797727                       # average overall mshr miss latency
system.cpu0.icache.replacements                281739                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18935256                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18935256                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       305663                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       305663                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7270284500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7270284500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     19240919                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     19240919                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015886                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015886                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23785.294589                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23785.294589                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        23925                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        23925                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       281738                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       281738                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6444981500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6444981500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014643                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014643                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22875.797727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22875.797727                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           19217218                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           281771                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            68.201547                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38763577                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38763577                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     20435027                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20435027                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     20435027                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20435027                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4322809                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4322809                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4322809                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4322809                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 286703375506                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 286703375506                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 286703375506                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 286703375506                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24757836                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24757836                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24757836                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24757836                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.174604                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.174604                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.174604                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.174604                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66323.396547                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66323.396547                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66323.396547                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66323.396547                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10847781                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        12268                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           183361                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            146                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.160787                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.027397                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1792491                       # number of writebacks
system.cpu0.dcache.writebacks::total          1792491                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2536645                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2536645                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2536645                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2536645                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1786164                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1786164                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1786164                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1786164                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 135906467504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 135906467504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 135906467504                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 135906467504                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072145                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072145                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072145                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072145                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 76088.459685                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76088.459685                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 76088.459685                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76088.459685                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1792490                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19393422                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19393422                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3835394                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3835394                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 254778089500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 254778089500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     23228816                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     23228816                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.165114                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.165114                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66428.139977                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66428.139977                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2111398                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2111398                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1723996                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1723996                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 132343300500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 132343300500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074218                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074218                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 76765.433620                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76765.433620                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1041605                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1041605                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       487415                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       487415                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31925286006                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31925286006                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1529020                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1529020                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.318776                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.318776                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65499.186537                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65499.186537                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       425247                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       425247                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62168                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62168                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3563167004                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3563167004                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040659                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040659                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 57315.130035                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57315.130035                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       682373                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       682373                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7797                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7797                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    187983000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    187983000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       690170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       690170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.011297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.011297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24109.657561                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24109.657561                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          884                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          884                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6913                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6913                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    167238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    167238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010016                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010016                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24191.884855                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24191.884855                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       674976                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       674976                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          521                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          521                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6411500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6411500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       675497                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       675497                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000771                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000771                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12306.142035                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12306.142035                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          516                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          516                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5895500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5895500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000764                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000764                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11425.387597                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11425.387597                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7995                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7995                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          942                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          942                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     34018500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     34018500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8937                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8937                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.105404                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.105404                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36113.057325                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36113.057325                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          942                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          942                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     33076500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     33076500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.105404                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.105404                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35113.057325                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35113.057325                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994543                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23596824                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1793403                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.157569                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994543                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999829                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999829                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         54058251                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        54058251                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              245177                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              431073                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 558                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206079                       # number of demand (read+write) hits
system.l2.demand_hits::total                   882887                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             245177                       # number of overall hits
system.l2.overall_hits::.cpu0.data             431073                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                558                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206079                       # number of overall hits
system.l2.overall_hits::total                  882887                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36562                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1360627                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4489                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            865082                       # number of demand (read+write) misses
system.l2.demand_misses::total                2266760                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36562                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1360627                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4489                       # number of overall misses
system.l2.overall_misses::.cpu1.data           865082                       # number of overall misses
system.l2.overall_misses::total               2266760                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2993096500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 127833055996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    386469500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  81702646987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     212915268983                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2993096500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 127833055996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    386469500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  81702646987                       # number of overall miss cycles
system.l2.overall_miss_latency::total    212915268983                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          281739                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1791700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5047                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1071161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3149647                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         281739                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1791700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5047                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1071161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3149647                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.129773                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.759406                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.889439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.807612                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719687                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.129773                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.759406                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.889439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.807612                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719687                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81863.587878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93951.579673                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86092.559590                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94444.973987                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93929.339226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81863.587878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93951.579673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86092.559590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94444.973987                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93929.339226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5152                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       151                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.119205                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1626924                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              354386                       # number of writebacks
system.l2.writebacks::total                    354386                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          29037                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8713                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               37778                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         29037                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8713                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              37778                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1331590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       856369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2228982                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1331590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       856369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1930198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4159180                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2627144500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 112942747997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    340975000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  72681492489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 188592359986                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2627144500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 112942747997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    340975000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  72681492489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 141325977655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 329918337641                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.129751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.743199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.885080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.799477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.707693                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.129751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.743199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.885080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.799477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.320523                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71866.301018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84817.960481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76331.990150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84871.699570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84609.189301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71866.301018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84817.960481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76331.990150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84871.699570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73218.383635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79322.928472                       # average overall mshr miss latency
system.l2.replacements                        6314052                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       420055                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           420055                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       420056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       420056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2626944                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2626944                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2626946                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2626946                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1930198                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1930198                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 141325977655                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 141325977655                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73218.383635                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73218.383635                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   47                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           135                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            90                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                225                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       313500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       301500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       615000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          160                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              272                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.843750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.803571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.827206                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2322.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3350                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2733.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           223                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2755000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1795000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4550000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.831250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.803571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.819853                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20714.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19944.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20403.587444                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          145                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           74                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              219                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       557000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       587500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          157                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           79                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            236                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.923567                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.936709                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.927966                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3841.379310                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   412.162162                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2682.648402                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          143                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           74                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          217                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2995000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1473500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4468500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.910828                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.936709                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.919492                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20944.055944                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19912.162162                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20592.165899                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            26258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            12338                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38596                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          36007                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          26784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               62791                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3180999000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2483706000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5664705000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.578286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.684628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.619320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88343.905352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92730.958781                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90215.237853                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7533                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6699                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            14232                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        28474                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          48559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2502034000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1935928000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4437962000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.457303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.513394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.478947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87870.829529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96386.756286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91393.191787                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        245177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             245735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36562                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4489                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2993096500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    386469500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3379566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       281739                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5047                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         286786                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.129773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.889439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.143142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81863.587878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86092.559590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82326.033471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41023                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2627144500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    340975000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2968119500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.129751                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.885080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.143044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71866.301018                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76331.990150                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72352.570509                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       404815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       193741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            598556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1324620                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       838298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2162918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 124652056996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  79218940987                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 203870997983                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1729435                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1032039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2761474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.765926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.812274                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.783248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94104.012468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94499.737548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94257.386541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21504                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2014                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23518                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1303116                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       836284                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2139400                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 110440713997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  70745564489                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 181186278486                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.753492                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.810322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.774731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84751.253148                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84595.142905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84690.230198                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           93                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                93                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           63                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              63                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.403846                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.403846                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1215500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1215500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.403846                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.403846                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19293.650794                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19293.650794                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999895                       # Cycle average of tags in use
system.l2.tags.total_refs                     8075180                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6314209                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.278890                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.368899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.537135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.904659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.889704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.268641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.318264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.107885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.060777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.504198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55892721                       # Number of tag accesses
system.l2.tags.data_accesses                 55892721                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2339584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      85256640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        285888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54808768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    122582336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          265273216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2339584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       285888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2625472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22680768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22680768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1332135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         856387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1915349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4144894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       354387                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             354387                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19707429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        718157225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2408171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        461680319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1032569314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2234522456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19707429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2408171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22115599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191050895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191050895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191050895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19707429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       718157225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2408171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       461680319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1032569314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2425573352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    346473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1315617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    852252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1909226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000598709250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20871                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20871                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7542582                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             326656                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4144894                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     354389                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4144894                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   354389                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26776                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7916                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            212071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            219953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            204538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            209414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            396431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            384655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            348813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            286019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            299877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           232694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           245850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           215153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           208797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           216955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           214575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17757                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 100341124238                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20590590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            177555836738                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24365.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43115.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3231625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  315311                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4144894                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               354389                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1064707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  769905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  592897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  501757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  425237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  256769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  164925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  114787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   81576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   55657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  35085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  23237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  14034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       917649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.375038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.959660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.943022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       410190     44.70%     44.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       144430     15.74%     60.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        94619     10.31%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        57973      6.32%     77.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31040      3.38%     80.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23677      2.58%     83.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18504      2.02%     85.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14953      1.63%     86.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       122263     13.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       917649                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     197.309089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    102.428964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    258.535220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9732     46.63%     46.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         6473     31.01%     77.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         3013     14.44%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          318      1.52%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          130      0.62%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          209      1.00%     95.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          257      1.23%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          221      1.06%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          121      0.58%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           91      0.44%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           91      0.44%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           64      0.31%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           44      0.21%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           48      0.23%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           32      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           17      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20871                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.600307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.566065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.116195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15243     73.03%     73.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              703      3.37%     76.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3636     17.42%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              921      4.41%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              245      1.17%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               61      0.29%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               23      0.11%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.05%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20871                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              263559552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1713664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22173760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               265273216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22680896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2220.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2234.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  118715800500                       # Total gap between requests
system.mem_ctrls.avgGap                      26385.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2339584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     84199488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       285888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54544128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    122190464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22173760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19707428.686276644468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 709252330.833603739738                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2408170.585994030349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 459451130.121912717819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1029268389.347445368767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186780125.828614652157                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1332135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       856387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1915349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       354389                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1117215026                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  57988207130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    155054022                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  37300178245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  80995182315                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2887212907214                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30561.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43530.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34711.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43555.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     42287.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8147016.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2946292440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1565999160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13708228800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          818047080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9371416080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52780569870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1140087840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82330641270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        693.510146                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2504600713                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3964220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 112247021787                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3605707140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1916478795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15695133720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          990500220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9371416080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      52968613440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        981735360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        85529584755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        720.456368                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2098346094                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3964220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 112653276406                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                438                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          220                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    135185647.727273                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   231477312.450222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          220    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       123500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    737364500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            220                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    88975000000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  29740842500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16362921                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16362921                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16362921                       # number of overall hits
system.cpu1.icache.overall_hits::total       16362921                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5288                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5288                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5288                       # number of overall misses
system.cpu1.icache.overall_misses::total         5288                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    419548500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    419548500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    419548500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    419548500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16368209                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16368209                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16368209                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16368209                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000323                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000323                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000323                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000323                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79339.731467                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79339.731467                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79339.731467                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79339.731467                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          115                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5047                       # number of writebacks
system.cpu1.icache.writebacks::total             5047                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          241                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          241                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          241                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          241                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5047                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5047                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5047                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5047                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    400570500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    400570500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    400570500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    400570500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000308                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000308                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000308                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000308                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79368.040420                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79368.040420                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79368.040420                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79368.040420                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5047                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16362921                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16362921                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5288                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5288                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    419548500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    419548500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16368209                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16368209                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000323                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000323                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79339.731467                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79339.731467                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          241                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          241                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5047                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5047                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    400570500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    400570500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000308                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000308                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79368.040420                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79368.040420                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16437840                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5079                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3236.432369                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         32741465                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        32741465                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16918405                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16918405                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16918405                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16918405                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3607144                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3607144                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3607144                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3607144                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 249502223496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 249502223496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 249502223496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 249502223496                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20525549                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20525549                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20525549                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20525549                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175739                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175739                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175739                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175739                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69168.911332                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69168.911332                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69168.911332                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69168.911332                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2253216                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        16328                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            29374                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            247                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.707837                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.105263                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1070840                       # number of writebacks
system.cpu1.dcache.writebacks::total          1070840                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2541153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2541153                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2541153                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2541153                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1065991                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1065991                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1065991                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1065991                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  86065648497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  86065648497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  86065648497                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  86065648497                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051935                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051935                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051935                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051935                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80737.687745                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80737.687745                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80737.687745                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80737.687745                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1070839                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16504794                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16504794                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3194973                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3194973                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 220651952000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 220651952000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19699767                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19699767                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162183                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162183                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69062.227443                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69062.227443                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2167965                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2167965                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1027008                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1027008                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  83410293000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  83410293000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.052133                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.052133                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81216.789937                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81216.789937                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       413611                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        413611                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       412171                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       412171                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28850271496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28850271496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       825782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       825782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.499128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.499128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69995.879128                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69995.879128                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       373188                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       373188                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        38983                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        38983                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2655355497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2655355497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047207                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047207                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 68115.729857                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68115.729857                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       541811                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       541811                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6362                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6362                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    170573500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    170573500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       548173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       548173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011606                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011606                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26811.301478                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26811.301478                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6212                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6212                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    152949500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    152949500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011332                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011332                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24621.619446                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24621.619446                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       547683                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       547683                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          366                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          366                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3620000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3620000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       548049                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       548049                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000668                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000668                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9890.710383                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9890.710383                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          366                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          366                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3254000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3254000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000668                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000668                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8890.710383                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8890.710383                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          523                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            523                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          536                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          536                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     22666000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     22666000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1059                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1059                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.506138                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.506138                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42287.313433                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42287.313433                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          536                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          536                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     22130000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     22130000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.506138                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.506138                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41287.313433                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41287.313433                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.649216                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19083804                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1072385                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.795665                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.649216                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989038                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989038                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44318018                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44318018                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118715842500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3050634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       774442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2730061                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5959666                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3300409                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1031                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           882                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1913                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101727                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        286786                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2763848                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          156                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       845217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5379199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3215301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9454858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     36062592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    229388224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       646016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    137088064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              403184896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9618580                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22854400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12768908                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188006                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.400816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10419307     81.60%     81.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2298565     18.00%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  51036      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12768908                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6302416972                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2691577309                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         422699817                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1609770782                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7584472                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
