/*************************************************************************************************************************
Authors: 
Samuel Pakalapati - samuelpakalapati@gmail.com
Biswabandan Panda - biswap@cse.iitk.ac.in
Nilay Shah - nilays@iitk.ac.in
Neelu Shivprakash kalani - neeluk@cse.iitk.ac.in 
**************************************************************************************************************************/
/*************************************************************************************************************************
Source code for "Bouquet of Instruction Pointers: Instruction Pointer Classifier-based Spatial Hardware Prefetching" 
appeared (to appear) in ISCA 2020: https://www.iscaconf.org/isca2020/program/. The paper is available at 
https://www.cse.iitk.ac.in/users/biswap/IPCP_ISCA20.pdf. The source code can be used with the ChampSim simulator 
https://github.com/ChampSim . Note that the authors have used a modified ChampSim that supports detailed virtual 
memory sub-system. Performance numbers may increase/decrease marginally
based on the virtual memory-subsystem support. Also for PIPT L1-D caches, this code may demand 1 to 1.5KB additional 
storage for various hardware tables.     
**************************************************************************************************************************/

//#define CRITICAL_IP_PREF_L2

#include "cache.h"

#define NUM_IP_TABLE_L2_ENTRIES 64
#define NUM_IP_INDEX_BITS_L2 6
#define NUM_IP_TAG_BITS_L2 9

#define S_TYPE 1                                            // stream
#define CS_TYPE 2                                           // constant stride
#define CPLX_TYPE 3                                         // complex stride
#define NL_TYPE 4                                           // next line

class IP_TABLE {
  public:
    uint64_t ip_tag;						// ip tag
    uint16_t ip_valid;						// ip valid bit
    uint32_t pref_type;                  	// prefetch class type
    int stride;							    // stride or stream

    IP_TABLE () {
        ip_tag = 0;
        ip_valid = 0;
        pref_type = 0;
        stride = 0;
    };
};

/*      IP TABLE STORAGE OVERHEAD: 288 Bytes

        Single Entry:

        FIELD                                   STORAGE (bits)

        IP tag                                  9
        IP valid                                1
        stride		                            7       (6 bits stride + 1 sign bit)
        prefetch type				            2

        Total                                   19

        Full Table Storage Overhead:

        64 entries * 19 bits = 1216 bits = 152 Bytes
*/

uint64_t num_misses_l2[NUM_CPUS] = {0};
uint32_t spec_nl_l2[NUM_CPUS] = {0};
IP_TABLE trackers[NUM_CPUS][NUM_IP_TABLE_L2_ENTRIES];

/*ipcp_decode_stride: This function decodes 7 bit stride from the metadata from IPCP at L1. 6 bits for magnitude and 1 bit for sign. */
int ipcp_decode_stride(uint32_t metadata){
    int stride=0;
    if(metadata & 0b1000000)
        stride = -1*(metadata & 0b111111);
    else
        stride = metadata & 0b111111;

    return stride;
}

/* encode_metadata_l2: This function encodes the stride, prefetch class type and speculative nl fields in the metadata. */
uint32_t encode_metadata_l2(int stride, uint16_t type, int spec_nl_l2){
    uint32_t metadata = 0;
    // first encode stride in the last 8 bits of the metadata
    if(stride > 0)
        metadata = stride;
    else
        metadata = ((-1*stride) | 0b1000000);

    // encode the type of IP in the next 4 bits
    metadata = metadata | (type << 8);

    // encode the speculative NL bit in the next 1 bit
    metadata = metadata | (spec_nl_l2 << 12);

    return metadata;
}


void CACHE::l2c_prefetcher_initialize() 
{
    cout << "L2C [IPCP] Prefetcher" << endl;
	cout << "IP Table L2 entries: " << NUM_IP_TABLE_L2_ENTRIES << endl;
}


void CACHE::prefetcher_cycle_operate()
{
}

uint64_t CACHE::l2c_prefetcher_operate(uint64_t addr, uint64_t ip, uint8_t cache_hit, bool hit_pref, uint8_t type, uint64_t metadata_in)
{
    uint64_t line_addr = addr >> LOG2_BLOCK_SIZE;
    uint16_t ip_tag = (ip >> NUM_IP_INDEX_BITS_L2) & ((1 << NUM_IP_TAG_BITS_L2)-1);

    int prefetch_degree = 0;
    int64_t stride = ipcp_decode_stride(metadata_in);
    uint32_t pref_type = (metadata_in & 0xF00) >> 8;
    int num_prefs = 0;

    if(NUM_CPUS == 1){
        prefetch_degree = 32;  
    } else {                                    // tightening the degree for multi-core
        prefetch_degree = 16;
    }

    if(cache_hit == 0 && type != PREFETCH)
        num_misses_l2[cpu]++;

    // calculate the index bit
    int index = ip & ((1 << NUM_IP_INDEX_BITS_L2)-1);
    if(trackers[cpu][index].ip_tag != ip_tag){              // new/conflict IP
        if(trackers[cpu][index].ip_valid == 0){             // if valid bit is zero, update with latest IP info
            trackers[cpu][index].ip_tag = ip_tag;
            trackers[cpu][index].pref_type = pref_type;
            trackers[cpu][index].stride = stride;
        } else {
            trackers[cpu][index].ip_valid = 0;                  // otherwise, reset valid bit and leave the previous IP as it is
        }

        // issue a next line prefetch upon encountering new IP
        uint64_t pf_address = ((addr>>LOG2_BLOCK_SIZE)+1) << LOG2_BLOCK_SIZE;
       	if ((pf_address >> LOG2_PAGE_SIZE) == (addr >> LOG2_PAGE_SIZE)) 
        {
        	prefetch_line(pf_address, fill_level, 0);
        }
        return metadata_in;
    }
    else {                                                  // if same IP encountered, set valid bit
        trackers[cpu][index].ip_valid = 1;
    }

    // update the IP table upon receiving metadata from prefetch
    if(type == PREFETCH){
        trackers[cpu][index].pref_type = pref_type;
        trackers[cpu][index].stride = stride;
        spec_nl_l2[cpu] = (metadata_in & 0x1000) >> 12;
    }

	if((trackers[cpu][index].pref_type == 1 || trackers[cpu][index].pref_type == 2) && trackers[cpu][index].stride != 0){      // S or CS class   
        if(trackers[cpu][index].pref_type == 1){
            prefetch_degree = prefetch_degree*2;
        } 

        for (int i=0; i<prefetch_degree; i++) {
            uint64_t pf_address = (line_addr + (trackers[cpu][index].stride*(i+1))) << LOG2_BLOCK_SIZE;
            
            // Check if prefetch address is in same 4 KB page
            if ((pf_address >> LOG2_PAGE_SIZE) != (addr >> LOG2_PAGE_SIZE))
                break;
            num_prefs++;
        	prefetch_line(pf_address, fill_level, 0);
        }
    }
    

    // if no prefetches are issued till now, speculatively issue a next_line prefetch
    if(num_prefs == 0 && spec_nl_l2[cpu] == 1){                                        // NL IP
        uint64_t pf_address = ((addr>>LOG2_BLOCK_SIZE)+1) << LOG2_BLOCK_SIZE; 
        if ((pf_address >> LOG2_PAGE_SIZE) != (addr >> LOG2_PAGE_SIZE))
        {
            return metadata_in;
        } 
        trackers[cpu][index].pref_type = 3;
        prefetch_line(pf_address, fill_level, 0);
    }

    return metadata_in;
}

uint64_t CACHE::l2c_prefetcher_cache_fill(uint64_t addr, uint32_t set, uint32_t way, uint8_t prefetch, uint64_t evicted_addr, uint64_t metadata_in, int64_t ret_val)
{
    return metadata_in;
}

void CACHE::l2c_prefetcher_final_stats()
{
}
