5 18 1fda1 101 0 ffffffff TOP
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (named_block1.vcd) 2 -o (named_block1.cdd) 2 -v (named_block1.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 named_block1.verilator.v 1 34 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foobar
2 2 9 9 9 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 barfoo
2 3 13 13 13 11001e 64 1 100c 0 0 1 1 verilatorclock
2 4 13 13 13 9001e 97 27 100a 3 0 1 18 0 1 0 0 0 0
2 5 13 13 13 210025 32 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 6 29 29 29 11001e 64 1 300c 0 0 1 1 verilatorclock
2 7 29 29 29 9001e 96 27 300a 6 0 1 18 0 1 0 0 0 0
2 8 29 29 29 210025 32 3d 7002 0 0 1 18 0 1 0 0 0 0 u$2
1 verilatorclock 1 1 12 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 3 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 3 3 1070007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
4 2 1 0 0 2
4 4 1 5 0 4
4 5 6 4 0 4
4 7 21 8 0 7
4 8 26 7 0 7
3 1 main.foobar "TOP.v.foobar" 0 named_block1.verilator.v 5 7 1 
2 9 6 6 6 50008 1 0 21004 0 0 1 16 0 0
2 10 6 6 6 10001 0 1 1410 0 0 1 1 a
2 11 6 6 6 10008 1 37 16 9 10
4 11 11 0 0 11
3 1 main.barfoo "TOP.v.barfoo" 0 named_block1.verilator.v 9 11 1 
2 12 10 10 10 50008 1 0 21008 0 0 1 16 1 0
2 13 10 10 10 10001 0 1 1410 0 0 1 1 b
2 14 10 10 10 10008 1 37 1a 12 13
4 14 11 0 0 14
3 1 main.u$0 "TOP.v.u$0" 0 named_block1.verilator.v 13 26 1 
2 15 14 14 14 f000f 32 0 1008 0 0 32 48 9 0
2 16 14 14 14 6000a 32 69 1000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 17 14 14 14 6000f 32 11 10103c 15 16 1 18 0 1 1 1 0 0
2 18 14 14 14 20011 32 39 10002e 17 0
2 19 14 14 14 130017 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 18 11 19 0 18
4 19 0 0 0 18
3 1 main.u$0.u$1 "TOP.v.u$0.u$1" 0 named_block1.verilator.v 14 25 1 
2 20 15 15 15 10005 1 3d 5002 0 0 1 18 0 1 0 0 0 0 fooey
2 21 20 20 20 10005 1 3d 5002 0 0 1 18 0 1 0 0 0 0 barry
4 20 11 21 0 20
4 21 0 0 0 20
3 1 main.u$0.u$1.fooey "TOP.v.u$0.u$1.fooey" 0 named_block1.verilator.v 15 19 1 
2 22 17 17 17 b000b 1 1 1008 0 0 1 1 b
2 23 17 17 17 70007 1 1 1004 0 0 1 1 a
2 24 17 17 17 7000b 1 8 1084 22 23 1 18 0 1 1 0 0 0
2 25 17 17 17 20002 0 1 1410 0 0 1 1 c
2 26 17 17 17 2000b 1 38 6 24 25
2 27 18 18 18 b000b 1 1 1008 0 0 1 1 b
2 28 18 18 18 70007 1 1 1004 0 0 1 1 a
2 29 18 18 18 7000b 1 9 1088 27 28 1 18 0 1 0 1 0 0
2 30 18 18 18 20002 0 1 1410 0 0 1 1 d
2 31 18 18 18 2000b 1 38 a 29 30
1 c 4 16 70006 1 0 0 0 1 17 0 1 0 0 0 0
1 d 5 16 70009 1 0 0 0 1 17 0 1 0 1 0 0
4 26 11 31 31 26
4 31 0 0 0 26
3 1 main.u$0.u$1.barry "TOP.v.u$0.u$1.barry" 0 named_block1.verilator.v 20 24 1 
2 32 22 22 22 b000b 1 1 1008 0 0 1 1 b
2 33 22 22 22 70007 1 1 1004 0 0 1 1 a
2 34 22 22 22 7000b 1 2 1088 32 33 1 18 0 1 0 1 0 0
2 35 22 22 22 20002 0 1 1410 0 0 1 1 e
2 36 22 22 22 2000b 1 38 a 34 35
2 37 23 23 23 c000c 1 1 1008 0 0 1 1 b
2 38 23 23 23 70007 1 1 1004 0 0 1 1 a
2 39 23 23 23 7000c 1 c 1084 37 38 1 18 0 1 0 1 0 0
2 40 23 23 23 20002 0 1 1410 0 0 1 1 f
2 41 23 23 23 2000c 1 38 6 39 40
1 e 6 21 7000d 1 0 0 0 1 17 0 1 0 1 0 0
1 f 7 21 70010 1 0 0 0 1 17 0 1 0 0 0 0
4 36 11 41 41 36
4 41 0 0 0 36
3 1 main.u$2 "TOP.v.u$2" 0 named_block1.verilator.v 29 31 1 
2 42 30 30 30 f0010 32 0 3008 0 0 32 48 63 0
2 43 30 30 30 6000a 32 69 3000 0 0 64 18 0 ffffffffffffffff 0 0 0 0
2 44 30 30 30 60010 32 11 10303c 42 43 1 18 0 1 1 1 0 0
2 45 30 30 30 20012 32 39 10202e 44 0
2 46 0 0 0 0 1 5a 3002 0 0 1 18 0 1 0 0 0 0
4 46 20 0 0 45
4 45 31 46 0 45
