#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 10 21:01:32 2022
# Process ID: 14352
# Current directory: C:/SSTU Dosyalar/project_experiment_7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18688 C:\SSTU Dosyalar\project_experiment_7\project_experiment_7.xpr
# Log file: C:/SSTU Dosyalar/project_experiment_7/vivado.log
# Journal file: C:/SSTU Dosyalar/project_experiment_7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.xpr}
update_compile_order -fileset sources_1
launch_simulation
source MULTS_tb.tcl
close_sim
launch_simulation
launch_simulation
source MULTS_tb.tcl
close_sim
launch_simulation
source MULTS_tb.tcl
close_sim
launch_simulation
source MULTS_tb.tcl
close_sim
launch_simulation
source MULTS_tb.tcl
close_sim
launch_simulation
source MULTS_tb.tcl
close_sim
launch_simulation
source MULTS_tb.tcl
close_sim
launch_simulation
source MULTS_tb.tcl
synth_design -rtl -name rtl_1
add_files -fileset constrs_1 -norecurse C:/Users/akcil/Downloads/Nexys-A7-50T-Master.xdc
import_files -fileset constrs_1 C:/Users/akcil/Downloads/Nexys-A7-50T-Master.xdc
refresh_design
export_ip_user_files -of_objects  [get_files {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc}}
file delete -force {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc}
add_files -fileset constrs_1 -norecurse C:/Users/akcil/Downloads/Nexys-A7-50T-Master.xdc
import_files -fileset constrs_1 C:/Users/akcil/Downloads/Nexys-A7-50T-Master.xdc
export_ip_user_files -of_objects  [get_files {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc}}
file delete -force {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/constrs_1/imports/Downloads/Nexys-A7-50T-Master.xdc}
add_files -fileset constrs_1 -norecurse C:/Users/akcil/Downloads/Nexys-A7-50T-Master_first.xdc
import_files -fileset constrs_1 C:/Users/akcil/Downloads/Nexys-A7-50T-Master_first.xdc
refresh_design
refresh_design
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
open_hw
file copy -force {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.runs/impl_1/MULTS.bit} {C:/SSTU Dosyalar/project_experiment_7/MULTS.bit}
close_hw
close [ open {C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v} w ]
add_files {{C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v}}
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
launch_simulation -mode post-implementation -type timing
source MULTS_tb.tcl
current_sim simulation_8
close_sim
launch_simulation
close_sim
launch_simulation
source MULTS_tb.tcl
close_sim
launch_simulation
source MULTS_tb.tcl
launch_simulation -mode post-synthesis -type timing
source MULTS_tb.tcl
current_sim simulation_11
close_sim
launch_simulation
launch_simulation
close_sim
launch_simulation
source MULTS_tb.tcl
launch_simulation -mode post-synthesis -type timing
source MULTS_tb.tcl
close_sim
close_sim
launch_simulation
source MULTS_tb.tcl
close_sim
launch_simulation
source MULTS_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
launch_simulation -mode post-synthesis -type timing
source MULTS_tb.tcl
close_sim
close_sim
launch_simulation
source MULTS_tb.tcl
current_design rtl_1
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
source MULTS_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source MULTS_tb.tcl
close_sim
launch_simulation
source MULTS_tb.tcl
current_design rtl_1
refresh_design
refresh_design
refresh_design
close_sim
launch_simulation
source MULTS_tb.tcl
close_sim
launch_simulation
source MULTS_tb.tcl
close_sim
launch_simulation
launch_simulation
source MULTS_tb.tcl
close_sim
