\hypertarget{group___library__configuration__section}{}\doxysection{Library\+\_\+configuration\+\_\+section}
\label{group___library__configuration__section}\index{Library\_configuration\_section@{Library\_configuration\_section}}
Collaboration diagram for Library\+\_\+configuration\+\_\+section\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=285pt]{group___library__configuration__section}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gab52bb1ba72165913f41a6271d60b844c}{STM32\+F1}}
\begin{DoxyCompactList}\small\item\em STM32 Family. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gab50febca128907bd4baf44562e1202d0}{\+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN}}~(0x04)
\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga4e51532a561075fb07e03adf49646321}{\+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB1}}~(0x03)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gaadb6cccec78cfbae315f60e7a72d7ad6}{\+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB2}}~(0x03)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga3a6ddbe6f81547b6c4379e0a43769c2a}{\+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+RC}}~(0x00)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga9bdb63d2332892bb8339e343cf504e9e}{\+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___library__configuration__section_ga9bdb63d2332892bb8339e343cf504e9e}\label{group___library__configuration__section_ga9bdb63d2332892bb8339e343cf504e9e}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F1\_CMSIS\_VERSION@{\_\_STM32F1\_CMSIS\_VERSION}}
\index{\_\_STM32F1\_CMSIS\_VERSION@{\_\_STM32F1\_CMSIS\_VERSION}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32F1\_CMSIS\_VERSION}{\_\_STM32F1\_CMSIS\_VERSION}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                       ((\mbox{\hyperlink{group___library__configuration__section_gab50febca128907bd4baf44562e1202d0}{\_\_STM32F1\_CMSIS\_VERSION\_MAIN}} << 24)\(\backslash\)}
\DoxyCodeLine{                                       |(\mbox{\hyperlink{group___library__configuration__section_ga4e51532a561075fb07e03adf49646321}{\_\_STM32F1\_CMSIS\_VERSION\_SUB1}} << 16)\(\backslash\)}
\DoxyCodeLine{                                       |(\mbox{\hyperlink{group___library__configuration__section_gaadb6cccec78cfbae315f60e7a72d7ad6}{\_\_STM32F1\_CMSIS\_VERSION\_SUB2}} << 8 )\(\backslash\)}
\DoxyCodeLine{                                       |(\mbox{\hyperlink{group___library__configuration__section_ga3a6ddbe6f81547b6c4379e0a43769c2a}{\_\_STM32F1\_CMSIS\_VERSION\_RC}}))}

\end{DoxyCode}


Definition at line 99 of file stm32f1xx.\+h.

\mbox{\Hypertarget{group___library__configuration__section_gab50febca128907bd4baf44562e1202d0}\label{group___library__configuration__section_gab50febca128907bd4baf44562e1202d0}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F1\_CMSIS\_VERSION\_MAIN@{\_\_STM32F1\_CMSIS\_VERSION\_MAIN}}
\index{\_\_STM32F1\_CMSIS\_VERSION\_MAIN@{\_\_STM32F1\_CMSIS\_VERSION\_MAIN}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32F1\_CMSIS\_VERSION\_MAIN}{\_\_STM32F1\_CMSIS\_VERSION\_MAIN}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN~(0x04)}



Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. 

$<$ STM32\+F100\+C4, STM32\+F100\+R4, STM32\+F100\+C6, STM32\+F100\+R6, STM32\+F100\+C8, STM32\+F100\+R8, STM32\+F100\+V8, STM32\+F100\+CB, STM32\+F100\+RB and STM32\+F100\+VB

$<$ STM32\+F100\+RC, STM32\+F100\+VC, STM32\+F100\+ZC, STM32\+F100\+RD, STM32\+F100\+VD, STM32\+F100\+ZD, STM32\+F100\+RE, STM32\+F100\+VE and STM32\+F100\+ZE

$<$ STM32\+F101\+C4, STM32\+F101\+R4, STM32\+F101\+T4, STM32\+F101\+C6, STM32\+F101\+R6 and STM32\+F101\+T6 Devices

$<$ STM32\+F101\+C8, STM32\+F101\+R8, STM32\+F101\+T8, STM32\+F101\+V8, STM32\+F101\+CB, STM32\+F101\+RB, STM32\+F101\+TB and STM32\+F101\+VB

$<$ STM32\+F101\+RC, STM32\+F101\+VC, STM32\+F101\+ZC, STM32\+F101\+RD, STM32\+F101\+VD, STM32\+F101\+ZD, STM32\+F101\+RE, STM32\+F101\+VE and STM32\+F101\+ZE

$<$ STM32\+F101\+RF, STM32\+F101\+VF, STM32\+F101\+ZF, STM32\+F101\+RG, STM32\+F101\+VG and STM32\+F101\+ZG

$<$ STM32\+F102\+C4, STM32\+F102\+R4, STM32\+F102\+C6 and STM32\+F102\+R6

$<$ STM32\+F102\+C8, STM32\+F102\+R8, STM32\+F102\+CB and STM32\+F102\+RB

$<$ STM32\+F103\+C4, STM32\+F103\+R4, STM32\+F103\+T4, STM32\+F103\+C6, STM32\+F103\+R6 and STM32\+F103\+T6

$<$ STM32\+F103\+C8, STM32\+F103\+R8, STM32\+F103\+T8, STM32\+F103\+V8, STM32\+F103\+CB, STM32\+F103\+RB, STM32\+F103\+TB and STM32\+F103\+VB

$<$ STM32\+F103\+RC, STM32\+F103\+VC, STM32\+F103\+ZC, STM32\+F103\+RD, STM32\+F103\+VD, STM32\+F103\+ZD, STM32\+F103\+RE, STM32\+F103\+VE and STM32\+F103\+ZE

$<$ STM32\+F103\+RF, STM32\+F103\+VF, STM32\+F103\+ZF, STM32\+F103\+RG, STM32\+F103\+VG and STM32\+F103\+ZG

$<$ STM32\+F105\+R8, STM32\+F105\+V8, STM32\+F105\+RB, STM32\+F105\+VB, STM32\+F105\+RC and STM32\+F105\+VC

$<$ STM32\+F107\+RB, STM32\+F107\+VB, STM32\+F107\+RC and STM32\+F107\+VC

CMSIS Device version number V4.\+3.\+3 \mbox{[}31\+:24\mbox{]} main version 

Definition at line 95 of file stm32f1xx.\+h.

\mbox{\Hypertarget{group___library__configuration__section_ga3a6ddbe6f81547b6c4379e0a43769c2a}\label{group___library__configuration__section_ga3a6ddbe6f81547b6c4379e0a43769c2a}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F1\_CMSIS\_VERSION\_RC@{\_\_STM32F1\_CMSIS\_VERSION\_RC}}
\index{\_\_STM32F1\_CMSIS\_VERSION\_RC@{\_\_STM32F1\_CMSIS\_VERSION\_RC}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32F1\_CMSIS\_VERSION\_RC}{\_\_STM32F1\_CMSIS\_VERSION\_RC}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+RC~(0x00)}

\mbox{[}7\+:0\mbox{]} release candidate 

Definition at line 98 of file stm32f1xx.\+h.

\mbox{\Hypertarget{group___library__configuration__section_ga4e51532a561075fb07e03adf49646321}\label{group___library__configuration__section_ga4e51532a561075fb07e03adf49646321}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F1\_CMSIS\_VERSION\_SUB1@{\_\_STM32F1\_CMSIS\_VERSION\_SUB1}}
\index{\_\_STM32F1\_CMSIS\_VERSION\_SUB1@{\_\_STM32F1\_CMSIS\_VERSION\_SUB1}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32F1\_CMSIS\_VERSION\_SUB1}{\_\_STM32F1\_CMSIS\_VERSION\_SUB1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB1~(0x03)}

\mbox{[}23\+:16\mbox{]} sub1 version 

Definition at line 96 of file stm32f1xx.\+h.

\mbox{\Hypertarget{group___library__configuration__section_gaadb6cccec78cfbae315f60e7a72d7ad6}\label{group___library__configuration__section_gaadb6cccec78cfbae315f60e7a72d7ad6}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!\_\_STM32F1\_CMSIS\_VERSION\_SUB2@{\_\_STM32F1\_CMSIS\_VERSION\_SUB2}}
\index{\_\_STM32F1\_CMSIS\_VERSION\_SUB2@{\_\_STM32F1\_CMSIS\_VERSION\_SUB2}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{\_\_STM32F1\_CMSIS\_VERSION\_SUB2}{\_\_STM32F1\_CMSIS\_VERSION\_SUB2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB2~(0x03)}

\mbox{[}15\+:8\mbox{]} sub2 version 

Definition at line 97 of file stm32f1xx.\+h.

\mbox{\Hypertarget{group___library__configuration__section_gab52bb1ba72165913f41a6271d60b844c}\label{group___library__configuration__section_gab52bb1ba72165913f41a6271d60b844c}} 
\index{Library\_configuration\_section@{Library\_configuration\_section}!STM32F1@{STM32F1}}
\index{STM32F1@{STM32F1}!Library\_configuration\_section@{Library\_configuration\_section}}
\doxysubsubsection{\texorpdfstring{STM32F1}{STM32F1}}
{\footnotesize\ttfamily \#define STM32\+F1}



STM32 Family. 



Definition at line 53 of file stm32f1xx.\+h.

