BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
BLOCK JTAGPATHS ;
IOBUF PORT "io_phy_mdio" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_tempadc_sel[0]" IO_TYPE=LVCMOS25 PULLMODE=NONE ;
IOBUF PORT "o_laser_str[0]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "i_clk_50m" IO_TYPE=LVCMOS25 ;
IOBUF PORT "u_flash_control/u1/CCLK" IO_TYPE=LVCMOS25 ;
IOBUF PORT "em_ddr_odt" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_dqs[1]" DIFFRESISTOR=100 IO_TYPE=SSTL15D_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_dqs[0]" DIFFRESISTOR=100 IO_TYPE=SSTL15D_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_dm[0]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_dm[1]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_data[10]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[4]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[11]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[3]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[7]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[5]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[13]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[15]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[14]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[9]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[1]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[8]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[12]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[0]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[2]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_data[6]" IO_TYPE=SSTL15_I SLEWRATE=FAST ;
IOBUF PORT "em_ddr_clk" IO_TYPE=SSTL15D_I ;
IOBUF PORT "em_ddr_cas_n" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_ras_n" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_we_n" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_ba[0]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_ba[1]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_ba[2]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[0]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[1]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[2]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[3]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[4]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[5]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[6]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[7]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[8]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[9]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[10]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[11]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[12]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_addr[13]" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_cs_n" IO_TYPE=SSTL15_I ;
IOBUF PORT "em_ddr_cke" IO_TYPE=SSTL15_I ;
IOBUF PORT "i_ddrclk_100m" IO_TYPE=LVDS ;
IOBUF PORT "i_flash_miso" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_flash_mosi" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_flash_cs" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_hv_en" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_da_pwm" IO_TYPE=LVCMOS25 ;
IOBUF PORT "i_adc_sda" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_adc_cs2" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_adc_cs1" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_adc_sclk" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_tempadc_sel[1]" IO_TYPE=LVCMOS25 PULLMODE=NONE ;
IOBUF PORT "o_motor_pwm2" IO_TYPE=LVCMOS25 ;
IOBUF PORT "i_motor_fg2" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_motor_pwm1" IO_TYPE=LVCMOS25 ;
IOBUF PORT "i_motor_fg1" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_ethphy_txd[1]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_ethphy_txd[0]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_ethphy_txen" IO_TYPE=LVCMOS25 ;
IOBUF PORT "i_ethphy_rxd[1]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "i_ethphy_rxd[0]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "i_ethphy_rxdv" IO_TYPE=LVCMOS25 ;
IOBUF PORT "i_ethphy_refclk" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_phy_reset_n" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_phy_mdc" IO_TYPE=LVCMOS25 ;
IOBUF PORT "em_ddr_reset_n" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_laser_str[7]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_laser_str[6]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_laser_str[5]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_laser_str[4]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_laser_str[3]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_laser_str[2]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "o_laser_str[1]" IO_TYPE=LVCMOS25 ;
IOBUF PORT "i_code_sigin2" IO_TYPE=LVCMOS25 ;
IOBUF PORT "i_code_sigin1" IO_TYPE=LVCMOS25 ;
IOBUF PORT "i_rst_n" IO_TYPE=LVCMOS25 ;
UGROUP "u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/ddr3_core" 
	BLKNAME u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core;
UGROUP "u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/wr_path" 
	BLKNAME u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path;
BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;
FREQUENCY PORT "i_clk_50m" 50.000000 MHz ;
FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz ;
FREQUENCY NET "u_pll/CLKOS2" 200.000000 MHz ;
FREQUENCY NET "u_pll/CLKOS3" 5.000000 MHz ;
FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;
FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;
FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz ;
FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz ;
FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;
FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz ;
FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/ddr3_read_data_out[*]" 4.500000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/datavalid_o[*]" 4.400000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/burstdet[*]" 4.500000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_rdclksel[*]" 4.500000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_dqs_read[*]" 4.500000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/dqsbufd_pause" 4.500000 ns ;
MAXDELAY NET "*/U1_ddr3_sdram_phy/wl_dyndelay[*]" 4.500000 ns ;
USE DIN TRUE CELL "u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio" ;
USE DIN TRUE CELL "u_HV_control_u_adc_sample_u1_spi_o_adc_dataio[9]" ;
USE DIN TRUE CELL "u_rotate_control_u0_opto_switch_filter_r_opto_switch1io" ;
USE DIN TRUE CELL "u_motor_control_u1_signal_dejitter_r_signal_sampleio[0]" ;
USE DIN TRUE CELL "u_motor_control_u0_signal_dejitter_r_signal_sampleio[0]" ;
USE DIN TRUE CELL "u_eth_top_u_rmii_top_u_rmii_rx_r_rmii_rxdio[0]" ;
USE DIN TRUE CELL "u_eth_top_u_rmii_top_u_rmii_rx_r_rmii_rxdio[1]" ;
USE DIN TRUE CELL "u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio" ;
USE DIN TRUE CELL "u_HV_control_u_adc_sample_u1_spi_o_adc_dataio[9]" ;
USE DIN TRUE CELL "u_rotate_control_u0_opto_switch_filter_r_opto_switch1io" ;
USE DIN TRUE CELL "u_motor_control_u1_signal_dejitter_r_signal_sampleio[0]" ;
USE DIN TRUE CELL "u_motor_control_u0_signal_dejitter_r_signal_sampleio[0]" ;
USE DIN TRUE CELL "u_eth_top_u_rmii_top_u_rmii_rx_r_rmii_rxdio[0]" ;
USE DIN TRUE CELL "u_eth_top_u_rmii_top_u_rmii_rx_r_rmii_rxdio[1]" ;
USE DOUT TRUE CELL "u_eth_top_u_rmii_top_u_rmii_tx_o_ethphy_txdio[1]" ;
USE DOUT TRUE CELL "u_flash_control_u_spi_flash_top_u_spi_cmd_u_flashspi_master_o_spi_mosiio" ;
USE DOUT TRUE CELL "u_HV_control_u_hvpwm_ctrl_r_da_pwm_iio" ;
USE DOUT TRUE CELL "u_phy_mdio_ctrl_u_phy_mdio_drive_phy_mdoio" ;
USE DOUT TRUE CELL "u_phy_mdio_ctrl_u_phy_mdio_drive_phy_mdio_direc_iio" ;
USE DOUT TRUE CELL "u_motor_control_u2_motor_drive_r_motor_pwmio" ;
USE DOUT TRUE CELL "u_motor_control_u1_motor_drive_r_motor_pwmio" ;
USE DOUT TRUE CELL "u_flash_control_u_spi_flash_top_u_spi_cmd_r_cs_ctrlio" ;
USE DOUT TRUE CELL "u_eth_top_u_rmii_top_u_rmii_tx_o_ethphy_txenio" ;
USE DOUT TRUE CELL "u_eth_top_u_rmii_top_u_rmii_tx_o_ethphy_txdio[0]" ;
USE DOUT TRUE CELL "u_eth_top_u_rmii_top_u_rmii_tx_o_ethphy_txdio[1]" ;
USE DOUT TRUE CELL "u_flash_control_u_spi_flash_top_u_spi_cmd_u_flashspi_master_o_spi_mosiio" ;
USE DOUT TRUE CELL "u_HV_control_u_hvpwm_ctrl_r_da_pwm_iio" ;
USE DOUT TRUE CELL "u_phy_mdio_ctrl_u_phy_mdio_drive_phy_mdoio" ;
USE DOUT TRUE CELL "u_phy_mdio_ctrl_u_phy_mdio_drive_phy_mdio_direc_iio" ;
USE DOUT TRUE CELL "u_motor_control_u2_motor_drive_r_motor_pwmio" ;
USE DOUT TRUE CELL "u_motor_control_u1_motor_drive_r_motor_pwmio" ;
USE DOUT TRUE CELL "u_flash_control_u_spi_flash_top_u_spi_cmd_r_cs_ctrlio" ;
USE DOUT TRUE CELL "u_eth_top_u_rmii_top_u_rmii_tx_o_ethphy_txenio" ;
USE DOUT TRUE CELL "u_eth_top_u_rmii_top_u_rmii_tx_o_ethphy_txdio[0]" ;
