/*
Developer   - Sriram Venkata Krishna
Date        - 13-08-2025
Platform    - HDL Bits
*/

//024. Module Shift 8

module top_module 
    ( 
        input clk, 
        input [7:0] d, 
        input [1:0] sel, 
        output [7:0] q 
    );
    
    wire [7:0] out_1, out_2, out_3;
    
    my_dff8 instance_1 (.clk(clk), .d(d[7:0]), .q(out_1[7:0]));
    my_dff8 instance_2 (.clk(clk), .d(out_1[7:0]), .q(out_2[7:0]));
    my_dff8 instance_3 (.clk(clk), .d(out_2[7:0]), .q(out_3[7:0]));
    
    always @(*) begin
        case(sel[1:0])     
            2'b00 : q = d[7:0];
            2'b01 : q = out_1[7:0];
            2'b10 : q = out_2[7:0];
            2'b11 : q = out_3[7:0];      
        endcase
    end

endmodule
