// Seed: 3592325866
module module_0 ();
  parameter id_1 = 1;
  localparam id_2 = id_1 - 1;
  wire id_3;
  ;
  id_4 :
  assert property (@(posedge id_1) -1'b0)
  else;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd62
) (
    output supply0 id_0,
    output tri id_1,
    input tri1 id_2#(
        .id_8  (""),
        .id_9  (1),
        ._id_10(1),
        .id_11 (""),
        .id_12 (1 + 1)
    ),
    input tri0 id_3,
    output tri1 id_4,
    output wand id_5,
    input uwire id_6
);
  tri1 id_13;
  localparam id_14 = 1;
  wire id_15;
  logic [-1 'd0 : id_10  -  -1] id_16;
  ;
  assign id_4  = id_9;
  assign id_13 = -1;
  module_0 modCall_1 ();
endmodule
