
slavenew.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002832  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000118  00800060  00002832  000028c6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000015  00800178  00800178  000029de  2**0
                  ALLOC
  3 .stab         000052bc  00000000  00000000  000029e0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000026ef  00000000  00000000  00007c9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000a38b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f6  00000000  00000000  0000a52b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002393  00000000  00000000  0000a721  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001374  00000000  00000000  0000cab4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001238  00000000  00000000  0000de28  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000f060  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002ff  00000000  00000000  0000f220  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000009de  00000000  00000000  0000f51f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000fefd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 54 0a 	jmp	0x14a8	; 0x14a8 <__vector_1>
       8:	0c 94 7b 0a 	jmp	0x14f6	; 0x14f6 <__vector_2>
       c:	0c 94 85 0a 	jmp	0x150a	; 0x150a <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 d1 08 	jmp	0x11a2	; 0x11a2 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e3       	ldi	r30, 0x32	; 50
      68:	f8 e2       	ldi	r31, 0x28	; 40
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 38       	cpi	r26, 0x8D	; 141
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 37 13 	call	0x266e	; 0x266e <main>
      8a:	0c 94 17 14 	jmp	0x282e	; 0x282e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 83 04 	call	0x906	; 0x906 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 83 04 	call	0x906	; 0x906 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 e0 13 	jmp	0x27c0	; 0x27c0 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 ec 13 	jmp	0x27d8	; 0x27d8 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 08 14 	jmp	0x2810	; 0x2810 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 ec 13 	jmp	0x27d8	; 0x27d8 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 08 14 	jmp	0x2810	; 0x2810 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 e0 13 	jmp	0x27c0	; 0x27c0 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x10>

0000078a <__eqsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 ec 13 	jmp	0x27d8	; 0x27d8 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__eqsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__eqsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__eqsf2+0x58>
     7e0:	81 e0       	ldi	r24, 0x01	; 1
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 08 14 	jmp	0x2810	; 0x2810 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 ec 13 	jmp	0x27d8	; 0x27d8 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 08 14 	jmp	0x2810	; 0x2810 <__epilogue_restores__+0x18>

0000084a <__floatsisf>:
     84a:	a8 e0       	ldi	r26, 0x08	; 8
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 e9 13 	jmp	0x27d2	; 0x27d2 <__prologue_saves__+0x12>
     856:	9b 01       	movw	r18, r22
     858:	ac 01       	movw	r20, r24
     85a:	83 e0       	ldi	r24, 0x03	; 3
     85c:	89 83       	std	Y+1, r24	; 0x01
     85e:	da 01       	movw	r26, r20
     860:	c9 01       	movw	r24, r18
     862:	88 27       	eor	r24, r24
     864:	b7 fd       	sbrc	r27, 7
     866:	83 95       	inc	r24
     868:	99 27       	eor	r25, r25
     86a:	aa 27       	eor	r26, r26
     86c:	bb 27       	eor	r27, r27
     86e:	b8 2e       	mov	r11, r24
     870:	21 15       	cp	r18, r1
     872:	31 05       	cpc	r19, r1
     874:	41 05       	cpc	r20, r1
     876:	51 05       	cpc	r21, r1
     878:	19 f4       	brne	.+6      	; 0x880 <__stack+0x21>
     87a:	82 e0       	ldi	r24, 0x02	; 2
     87c:	89 83       	std	Y+1, r24	; 0x01
     87e:	3a c0       	rjmp	.+116    	; 0x8f4 <__stack+0x95>
     880:	88 23       	and	r24, r24
     882:	a9 f0       	breq	.+42     	; 0x8ae <__stack+0x4f>
     884:	20 30       	cpi	r18, 0x00	; 0
     886:	80 e0       	ldi	r24, 0x00	; 0
     888:	38 07       	cpc	r19, r24
     88a:	80 e0       	ldi	r24, 0x00	; 0
     88c:	48 07       	cpc	r20, r24
     88e:	80 e8       	ldi	r24, 0x80	; 128
     890:	58 07       	cpc	r21, r24
     892:	29 f4       	brne	.+10     	; 0x89e <__stack+0x3f>
     894:	60 e0       	ldi	r22, 0x00	; 0
     896:	70 e0       	ldi	r23, 0x00	; 0
     898:	80 e0       	ldi	r24, 0x00	; 0
     89a:	9f ec       	ldi	r25, 0xCF	; 207
     89c:	30 c0       	rjmp	.+96     	; 0x8fe <__stack+0x9f>
     89e:	ee 24       	eor	r14, r14
     8a0:	ff 24       	eor	r15, r15
     8a2:	87 01       	movw	r16, r14
     8a4:	e2 1a       	sub	r14, r18
     8a6:	f3 0a       	sbc	r15, r19
     8a8:	04 0b       	sbc	r16, r20
     8aa:	15 0b       	sbc	r17, r21
     8ac:	02 c0       	rjmp	.+4      	; 0x8b2 <__stack+0x53>
     8ae:	79 01       	movw	r14, r18
     8b0:	8a 01       	movw	r16, r20
     8b2:	8e e1       	ldi	r24, 0x1E	; 30
     8b4:	c8 2e       	mov	r12, r24
     8b6:	d1 2c       	mov	r13, r1
     8b8:	dc 82       	std	Y+4, r13	; 0x04
     8ba:	cb 82       	std	Y+3, r12	; 0x03
     8bc:	ed 82       	std	Y+5, r14	; 0x05
     8be:	fe 82       	std	Y+6, r15	; 0x06
     8c0:	0f 83       	std	Y+7, r16	; 0x07
     8c2:	18 87       	std	Y+8, r17	; 0x08
     8c4:	c8 01       	movw	r24, r16
     8c6:	b7 01       	movw	r22, r14
     8c8:	0e 94 50 05 	call	0xaa0	; 0xaa0 <__clzsi2>
     8cc:	01 97       	sbiw	r24, 0x01	; 1
     8ce:	18 16       	cp	r1, r24
     8d0:	19 06       	cpc	r1, r25
     8d2:	84 f4       	brge	.+32     	; 0x8f4 <__stack+0x95>
     8d4:	08 2e       	mov	r0, r24
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	ee 0c       	add	r14, r14
     8da:	ff 1c       	adc	r15, r15
     8dc:	00 1f       	adc	r16, r16
     8de:	11 1f       	adc	r17, r17
     8e0:	0a 94       	dec	r0
     8e2:	d2 f7       	brpl	.-12     	; 0x8d8 <__stack+0x79>
     8e4:	ed 82       	std	Y+5, r14	; 0x05
     8e6:	fe 82       	std	Y+6, r15	; 0x06
     8e8:	0f 83       	std	Y+7, r16	; 0x07
     8ea:	18 87       	std	Y+8, r17	; 0x08
     8ec:	c8 1a       	sub	r12, r24
     8ee:	d9 0a       	sbc	r13, r25
     8f0:	dc 82       	std	Y+4, r13	; 0x04
     8f2:	cb 82       	std	Y+3, r12	; 0x03
     8f4:	ba 82       	std	Y+2, r11	; 0x02
     8f6:	ce 01       	movw	r24, r28
     8f8:	01 96       	adiw	r24, 0x01	; 1
     8fa:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     8fe:	28 96       	adiw	r28, 0x08	; 8
     900:	e9 e0       	ldi	r30, 0x09	; 9
     902:	0c 94 05 14 	jmp	0x280a	; 0x280a <__epilogue_restores__+0x12>

00000906 <__fixsfsi>:
     906:	ac e0       	ldi	r26, 0x0C	; 12
     908:	b0 e0       	ldi	r27, 0x00	; 0
     90a:	e9 e8       	ldi	r30, 0x89	; 137
     90c:	f4 e0       	ldi	r31, 0x04	; 4
     90e:	0c 94 f0 13 	jmp	0x27e0	; 0x27e0 <__prologue_saves__+0x20>
     912:	69 83       	std	Y+1, r22	; 0x01
     914:	7a 83       	std	Y+2, r23	; 0x02
     916:	8b 83       	std	Y+3, r24	; 0x03
     918:	9c 83       	std	Y+4, r25	; 0x04
     91a:	ce 01       	movw	r24, r28
     91c:	01 96       	adiw	r24, 0x01	; 1
     91e:	be 01       	movw	r22, r28
     920:	6b 5f       	subi	r22, 0xFB	; 251
     922:	7f 4f       	sbci	r23, 0xFF	; 255
     924:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     928:	8d 81       	ldd	r24, Y+5	; 0x05
     92a:	82 30       	cpi	r24, 0x02	; 2
     92c:	61 f1       	breq	.+88     	; 0x986 <__fixsfsi+0x80>
     92e:	82 30       	cpi	r24, 0x02	; 2
     930:	50 f1       	brcs	.+84     	; 0x986 <__fixsfsi+0x80>
     932:	84 30       	cpi	r24, 0x04	; 4
     934:	21 f4       	brne	.+8      	; 0x93e <__fixsfsi+0x38>
     936:	8e 81       	ldd	r24, Y+6	; 0x06
     938:	88 23       	and	r24, r24
     93a:	51 f1       	breq	.+84     	; 0x990 <__fixsfsi+0x8a>
     93c:	2e c0       	rjmp	.+92     	; 0x99a <__fixsfsi+0x94>
     93e:	2f 81       	ldd	r18, Y+7	; 0x07
     940:	38 85       	ldd	r19, Y+8	; 0x08
     942:	37 fd       	sbrc	r19, 7
     944:	20 c0       	rjmp	.+64     	; 0x986 <__fixsfsi+0x80>
     946:	6e 81       	ldd	r22, Y+6	; 0x06
     948:	2f 31       	cpi	r18, 0x1F	; 31
     94a:	31 05       	cpc	r19, r1
     94c:	1c f0       	brlt	.+6      	; 0x954 <__fixsfsi+0x4e>
     94e:	66 23       	and	r22, r22
     950:	f9 f0       	breq	.+62     	; 0x990 <__fixsfsi+0x8a>
     952:	23 c0       	rjmp	.+70     	; 0x99a <__fixsfsi+0x94>
     954:	8e e1       	ldi	r24, 0x1E	; 30
     956:	90 e0       	ldi	r25, 0x00	; 0
     958:	82 1b       	sub	r24, r18
     95a:	93 0b       	sbc	r25, r19
     95c:	29 85       	ldd	r18, Y+9	; 0x09
     95e:	3a 85       	ldd	r19, Y+10	; 0x0a
     960:	4b 85       	ldd	r20, Y+11	; 0x0b
     962:	5c 85       	ldd	r21, Y+12	; 0x0c
     964:	04 c0       	rjmp	.+8      	; 0x96e <__fixsfsi+0x68>
     966:	56 95       	lsr	r21
     968:	47 95       	ror	r20
     96a:	37 95       	ror	r19
     96c:	27 95       	ror	r18
     96e:	8a 95       	dec	r24
     970:	d2 f7       	brpl	.-12     	; 0x966 <__fixsfsi+0x60>
     972:	66 23       	and	r22, r22
     974:	b1 f0       	breq	.+44     	; 0x9a2 <__fixsfsi+0x9c>
     976:	50 95       	com	r21
     978:	40 95       	com	r20
     97a:	30 95       	com	r19
     97c:	21 95       	neg	r18
     97e:	3f 4f       	sbci	r19, 0xFF	; 255
     980:	4f 4f       	sbci	r20, 0xFF	; 255
     982:	5f 4f       	sbci	r21, 0xFF	; 255
     984:	0e c0       	rjmp	.+28     	; 0x9a2 <__fixsfsi+0x9c>
     986:	20 e0       	ldi	r18, 0x00	; 0
     988:	30 e0       	ldi	r19, 0x00	; 0
     98a:	40 e0       	ldi	r20, 0x00	; 0
     98c:	50 e0       	ldi	r21, 0x00	; 0
     98e:	09 c0       	rjmp	.+18     	; 0x9a2 <__fixsfsi+0x9c>
     990:	2f ef       	ldi	r18, 0xFF	; 255
     992:	3f ef       	ldi	r19, 0xFF	; 255
     994:	4f ef       	ldi	r20, 0xFF	; 255
     996:	5f e7       	ldi	r21, 0x7F	; 127
     998:	04 c0       	rjmp	.+8      	; 0x9a2 <__fixsfsi+0x9c>
     99a:	20 e0       	ldi	r18, 0x00	; 0
     99c:	30 e0       	ldi	r19, 0x00	; 0
     99e:	40 e0       	ldi	r20, 0x00	; 0
     9a0:	50 e8       	ldi	r21, 0x80	; 128
     9a2:	b9 01       	movw	r22, r18
     9a4:	ca 01       	movw	r24, r20
     9a6:	2c 96       	adiw	r28, 0x0c	; 12
     9a8:	e2 e0       	ldi	r30, 0x02	; 2
     9aa:	0c 94 0c 14 	jmp	0x2818	; 0x2818 <__epilogue_restores__+0x20>

000009ae <__floatunsisf>:
     9ae:	a8 e0       	ldi	r26, 0x08	; 8
     9b0:	b0 e0       	ldi	r27, 0x00	; 0
     9b2:	ed ed       	ldi	r30, 0xDD	; 221
     9b4:	f4 e0       	ldi	r31, 0x04	; 4
     9b6:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x10>
     9ba:	7b 01       	movw	r14, r22
     9bc:	8c 01       	movw	r16, r24
     9be:	61 15       	cp	r22, r1
     9c0:	71 05       	cpc	r23, r1
     9c2:	81 05       	cpc	r24, r1
     9c4:	91 05       	cpc	r25, r1
     9c6:	19 f4       	brne	.+6      	; 0x9ce <__floatunsisf+0x20>
     9c8:	82 e0       	ldi	r24, 0x02	; 2
     9ca:	89 83       	std	Y+1, r24	; 0x01
     9cc:	60 c0       	rjmp	.+192    	; 0xa8e <__floatunsisf+0xe0>
     9ce:	83 e0       	ldi	r24, 0x03	; 3
     9d0:	89 83       	std	Y+1, r24	; 0x01
     9d2:	8e e1       	ldi	r24, 0x1E	; 30
     9d4:	c8 2e       	mov	r12, r24
     9d6:	d1 2c       	mov	r13, r1
     9d8:	dc 82       	std	Y+4, r13	; 0x04
     9da:	cb 82       	std	Y+3, r12	; 0x03
     9dc:	ed 82       	std	Y+5, r14	; 0x05
     9de:	fe 82       	std	Y+6, r15	; 0x06
     9e0:	0f 83       	std	Y+7, r16	; 0x07
     9e2:	18 87       	std	Y+8, r17	; 0x08
     9e4:	c8 01       	movw	r24, r16
     9e6:	b7 01       	movw	r22, r14
     9e8:	0e 94 50 05 	call	0xaa0	; 0xaa0 <__clzsi2>
     9ec:	fc 01       	movw	r30, r24
     9ee:	31 97       	sbiw	r30, 0x01	; 1
     9f0:	f7 ff       	sbrs	r31, 7
     9f2:	3b c0       	rjmp	.+118    	; 0xa6a <__floatunsisf+0xbc>
     9f4:	22 27       	eor	r18, r18
     9f6:	33 27       	eor	r19, r19
     9f8:	2e 1b       	sub	r18, r30
     9fa:	3f 0b       	sbc	r19, r31
     9fc:	57 01       	movw	r10, r14
     9fe:	68 01       	movw	r12, r16
     a00:	02 2e       	mov	r0, r18
     a02:	04 c0       	rjmp	.+8      	; 0xa0c <__floatunsisf+0x5e>
     a04:	d6 94       	lsr	r13
     a06:	c7 94       	ror	r12
     a08:	b7 94       	ror	r11
     a0a:	a7 94       	ror	r10
     a0c:	0a 94       	dec	r0
     a0e:	d2 f7       	brpl	.-12     	; 0xa04 <__floatunsisf+0x56>
     a10:	40 e0       	ldi	r20, 0x00	; 0
     a12:	50 e0       	ldi	r21, 0x00	; 0
     a14:	60 e0       	ldi	r22, 0x00	; 0
     a16:	70 e0       	ldi	r23, 0x00	; 0
     a18:	81 e0       	ldi	r24, 0x01	; 1
     a1a:	90 e0       	ldi	r25, 0x00	; 0
     a1c:	a0 e0       	ldi	r26, 0x00	; 0
     a1e:	b0 e0       	ldi	r27, 0x00	; 0
     a20:	04 c0       	rjmp	.+8      	; 0xa2a <__floatunsisf+0x7c>
     a22:	88 0f       	add	r24, r24
     a24:	99 1f       	adc	r25, r25
     a26:	aa 1f       	adc	r26, r26
     a28:	bb 1f       	adc	r27, r27
     a2a:	2a 95       	dec	r18
     a2c:	d2 f7       	brpl	.-12     	; 0xa22 <__floatunsisf+0x74>
     a2e:	01 97       	sbiw	r24, 0x01	; 1
     a30:	a1 09       	sbc	r26, r1
     a32:	b1 09       	sbc	r27, r1
     a34:	8e 21       	and	r24, r14
     a36:	9f 21       	and	r25, r15
     a38:	a0 23       	and	r26, r16
     a3a:	b1 23       	and	r27, r17
     a3c:	00 97       	sbiw	r24, 0x00	; 0
     a3e:	a1 05       	cpc	r26, r1
     a40:	b1 05       	cpc	r27, r1
     a42:	21 f0       	breq	.+8      	; 0xa4c <__floatunsisf+0x9e>
     a44:	41 e0       	ldi	r20, 0x01	; 1
     a46:	50 e0       	ldi	r21, 0x00	; 0
     a48:	60 e0       	ldi	r22, 0x00	; 0
     a4a:	70 e0       	ldi	r23, 0x00	; 0
     a4c:	4a 29       	or	r20, r10
     a4e:	5b 29       	or	r21, r11
     a50:	6c 29       	or	r22, r12
     a52:	7d 29       	or	r23, r13
     a54:	4d 83       	std	Y+5, r20	; 0x05
     a56:	5e 83       	std	Y+6, r21	; 0x06
     a58:	6f 83       	std	Y+7, r22	; 0x07
     a5a:	78 87       	std	Y+8, r23	; 0x08
     a5c:	8e e1       	ldi	r24, 0x1E	; 30
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	8e 1b       	sub	r24, r30
     a62:	9f 0b       	sbc	r25, r31
     a64:	9c 83       	std	Y+4, r25	; 0x04
     a66:	8b 83       	std	Y+3, r24	; 0x03
     a68:	12 c0       	rjmp	.+36     	; 0xa8e <__floatunsisf+0xe0>
     a6a:	30 97       	sbiw	r30, 0x00	; 0
     a6c:	81 f0       	breq	.+32     	; 0xa8e <__floatunsisf+0xe0>
     a6e:	0e 2e       	mov	r0, r30
     a70:	04 c0       	rjmp	.+8      	; 0xa7a <__floatunsisf+0xcc>
     a72:	ee 0c       	add	r14, r14
     a74:	ff 1c       	adc	r15, r15
     a76:	00 1f       	adc	r16, r16
     a78:	11 1f       	adc	r17, r17
     a7a:	0a 94       	dec	r0
     a7c:	d2 f7       	brpl	.-12     	; 0xa72 <__floatunsisf+0xc4>
     a7e:	ed 82       	std	Y+5, r14	; 0x05
     a80:	fe 82       	std	Y+6, r15	; 0x06
     a82:	0f 83       	std	Y+7, r16	; 0x07
     a84:	18 87       	std	Y+8, r17	; 0x08
     a86:	ce 1a       	sub	r12, r30
     a88:	df 0a       	sbc	r13, r31
     a8a:	dc 82       	std	Y+4, r13	; 0x04
     a8c:	cb 82       	std	Y+3, r12	; 0x03
     a8e:	1a 82       	std	Y+2, r1	; 0x02
     a90:	ce 01       	movw	r24, r28
     a92:	01 96       	adiw	r24, 0x01	; 1
     a94:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     a98:	28 96       	adiw	r28, 0x08	; 8
     a9a:	ea e0       	ldi	r30, 0x0A	; 10
     a9c:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x10>

00000aa0 <__clzsi2>:
     aa0:	ef 92       	push	r14
     aa2:	ff 92       	push	r15
     aa4:	0f 93       	push	r16
     aa6:	1f 93       	push	r17
     aa8:	7b 01       	movw	r14, r22
     aaa:	8c 01       	movw	r16, r24
     aac:	80 e0       	ldi	r24, 0x00	; 0
     aae:	e8 16       	cp	r14, r24
     ab0:	80 e0       	ldi	r24, 0x00	; 0
     ab2:	f8 06       	cpc	r15, r24
     ab4:	81 e0       	ldi	r24, 0x01	; 1
     ab6:	08 07       	cpc	r16, r24
     ab8:	80 e0       	ldi	r24, 0x00	; 0
     aba:	18 07       	cpc	r17, r24
     abc:	88 f4       	brcc	.+34     	; 0xae0 <__clzsi2+0x40>
     abe:	8f ef       	ldi	r24, 0xFF	; 255
     ac0:	e8 16       	cp	r14, r24
     ac2:	f1 04       	cpc	r15, r1
     ac4:	01 05       	cpc	r16, r1
     ac6:	11 05       	cpc	r17, r1
     ac8:	31 f0       	breq	.+12     	; 0xad6 <__clzsi2+0x36>
     aca:	28 f0       	brcs	.+10     	; 0xad6 <__clzsi2+0x36>
     acc:	88 e0       	ldi	r24, 0x08	; 8
     ace:	90 e0       	ldi	r25, 0x00	; 0
     ad0:	a0 e0       	ldi	r26, 0x00	; 0
     ad2:	b0 e0       	ldi	r27, 0x00	; 0
     ad4:	17 c0       	rjmp	.+46     	; 0xb04 <__clzsi2+0x64>
     ad6:	80 e0       	ldi	r24, 0x00	; 0
     ad8:	90 e0       	ldi	r25, 0x00	; 0
     ada:	a0 e0       	ldi	r26, 0x00	; 0
     adc:	b0 e0       	ldi	r27, 0x00	; 0
     ade:	12 c0       	rjmp	.+36     	; 0xb04 <__clzsi2+0x64>
     ae0:	80 e0       	ldi	r24, 0x00	; 0
     ae2:	e8 16       	cp	r14, r24
     ae4:	80 e0       	ldi	r24, 0x00	; 0
     ae6:	f8 06       	cpc	r15, r24
     ae8:	80 e0       	ldi	r24, 0x00	; 0
     aea:	08 07       	cpc	r16, r24
     aec:	81 e0       	ldi	r24, 0x01	; 1
     aee:	18 07       	cpc	r17, r24
     af0:	28 f0       	brcs	.+10     	; 0xafc <__clzsi2+0x5c>
     af2:	88 e1       	ldi	r24, 0x18	; 24
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	a0 e0       	ldi	r26, 0x00	; 0
     af8:	b0 e0       	ldi	r27, 0x00	; 0
     afa:	04 c0       	rjmp	.+8      	; 0xb04 <__clzsi2+0x64>
     afc:	80 e1       	ldi	r24, 0x10	; 16
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	a0 e0       	ldi	r26, 0x00	; 0
     b02:	b0 e0       	ldi	r27, 0x00	; 0
     b04:	20 e2       	ldi	r18, 0x20	; 32
     b06:	30 e0       	ldi	r19, 0x00	; 0
     b08:	40 e0       	ldi	r20, 0x00	; 0
     b0a:	50 e0       	ldi	r21, 0x00	; 0
     b0c:	28 1b       	sub	r18, r24
     b0e:	39 0b       	sbc	r19, r25
     b10:	4a 0b       	sbc	r20, r26
     b12:	5b 0b       	sbc	r21, r27
     b14:	04 c0       	rjmp	.+8      	; 0xb1e <__clzsi2+0x7e>
     b16:	16 95       	lsr	r17
     b18:	07 95       	ror	r16
     b1a:	f7 94       	ror	r15
     b1c:	e7 94       	ror	r14
     b1e:	8a 95       	dec	r24
     b20:	d2 f7       	brpl	.-12     	; 0xb16 <__clzsi2+0x76>
     b22:	f7 01       	movw	r30, r14
     b24:	e8 59       	subi	r30, 0x98	; 152
     b26:	ff 4f       	sbci	r31, 0xFF	; 255
     b28:	80 81       	ld	r24, Z
     b2a:	28 1b       	sub	r18, r24
     b2c:	31 09       	sbc	r19, r1
     b2e:	41 09       	sbc	r20, r1
     b30:	51 09       	sbc	r21, r1
     b32:	c9 01       	movw	r24, r18
     b34:	1f 91       	pop	r17
     b36:	0f 91       	pop	r16
     b38:	ff 90       	pop	r15
     b3a:	ef 90       	pop	r14
     b3c:	08 95       	ret

00000b3e <__pack_f>:
     b3e:	df 92       	push	r13
     b40:	ef 92       	push	r14
     b42:	ff 92       	push	r15
     b44:	0f 93       	push	r16
     b46:	1f 93       	push	r17
     b48:	fc 01       	movw	r30, r24
     b4a:	e4 80       	ldd	r14, Z+4	; 0x04
     b4c:	f5 80       	ldd	r15, Z+5	; 0x05
     b4e:	06 81       	ldd	r16, Z+6	; 0x06
     b50:	17 81       	ldd	r17, Z+7	; 0x07
     b52:	d1 80       	ldd	r13, Z+1	; 0x01
     b54:	80 81       	ld	r24, Z
     b56:	82 30       	cpi	r24, 0x02	; 2
     b58:	48 f4       	brcc	.+18     	; 0xb6c <__pack_f+0x2e>
     b5a:	80 e0       	ldi	r24, 0x00	; 0
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	a0 e1       	ldi	r26, 0x10	; 16
     b60:	b0 e0       	ldi	r27, 0x00	; 0
     b62:	e8 2a       	or	r14, r24
     b64:	f9 2a       	or	r15, r25
     b66:	0a 2b       	or	r16, r26
     b68:	1b 2b       	or	r17, r27
     b6a:	a5 c0       	rjmp	.+330    	; 0xcb6 <__pack_f+0x178>
     b6c:	84 30       	cpi	r24, 0x04	; 4
     b6e:	09 f4       	brne	.+2      	; 0xb72 <__pack_f+0x34>
     b70:	9f c0       	rjmp	.+318    	; 0xcb0 <__pack_f+0x172>
     b72:	82 30       	cpi	r24, 0x02	; 2
     b74:	21 f4       	brne	.+8      	; 0xb7e <__pack_f+0x40>
     b76:	ee 24       	eor	r14, r14
     b78:	ff 24       	eor	r15, r15
     b7a:	87 01       	movw	r16, r14
     b7c:	05 c0       	rjmp	.+10     	; 0xb88 <__pack_f+0x4a>
     b7e:	e1 14       	cp	r14, r1
     b80:	f1 04       	cpc	r15, r1
     b82:	01 05       	cpc	r16, r1
     b84:	11 05       	cpc	r17, r1
     b86:	19 f4       	brne	.+6      	; 0xb8e <__pack_f+0x50>
     b88:	e0 e0       	ldi	r30, 0x00	; 0
     b8a:	f0 e0       	ldi	r31, 0x00	; 0
     b8c:	96 c0       	rjmp	.+300    	; 0xcba <__pack_f+0x17c>
     b8e:	62 81       	ldd	r22, Z+2	; 0x02
     b90:	73 81       	ldd	r23, Z+3	; 0x03
     b92:	9f ef       	ldi	r25, 0xFF	; 255
     b94:	62 38       	cpi	r22, 0x82	; 130
     b96:	79 07       	cpc	r23, r25
     b98:	0c f0       	brlt	.+2      	; 0xb9c <__pack_f+0x5e>
     b9a:	5b c0       	rjmp	.+182    	; 0xc52 <__pack_f+0x114>
     b9c:	22 e8       	ldi	r18, 0x82	; 130
     b9e:	3f ef       	ldi	r19, 0xFF	; 255
     ba0:	26 1b       	sub	r18, r22
     ba2:	37 0b       	sbc	r19, r23
     ba4:	2a 31       	cpi	r18, 0x1A	; 26
     ba6:	31 05       	cpc	r19, r1
     ba8:	2c f0       	brlt	.+10     	; 0xbb4 <__pack_f+0x76>
     baa:	20 e0       	ldi	r18, 0x00	; 0
     bac:	30 e0       	ldi	r19, 0x00	; 0
     bae:	40 e0       	ldi	r20, 0x00	; 0
     bb0:	50 e0       	ldi	r21, 0x00	; 0
     bb2:	2a c0       	rjmp	.+84     	; 0xc08 <__pack_f+0xca>
     bb4:	b8 01       	movw	r22, r16
     bb6:	a7 01       	movw	r20, r14
     bb8:	02 2e       	mov	r0, r18
     bba:	04 c0       	rjmp	.+8      	; 0xbc4 <__pack_f+0x86>
     bbc:	76 95       	lsr	r23
     bbe:	67 95       	ror	r22
     bc0:	57 95       	ror	r21
     bc2:	47 95       	ror	r20
     bc4:	0a 94       	dec	r0
     bc6:	d2 f7       	brpl	.-12     	; 0xbbc <__pack_f+0x7e>
     bc8:	81 e0       	ldi	r24, 0x01	; 1
     bca:	90 e0       	ldi	r25, 0x00	; 0
     bcc:	a0 e0       	ldi	r26, 0x00	; 0
     bce:	b0 e0       	ldi	r27, 0x00	; 0
     bd0:	04 c0       	rjmp	.+8      	; 0xbda <__pack_f+0x9c>
     bd2:	88 0f       	add	r24, r24
     bd4:	99 1f       	adc	r25, r25
     bd6:	aa 1f       	adc	r26, r26
     bd8:	bb 1f       	adc	r27, r27
     bda:	2a 95       	dec	r18
     bdc:	d2 f7       	brpl	.-12     	; 0xbd2 <__pack_f+0x94>
     bde:	01 97       	sbiw	r24, 0x01	; 1
     be0:	a1 09       	sbc	r26, r1
     be2:	b1 09       	sbc	r27, r1
     be4:	8e 21       	and	r24, r14
     be6:	9f 21       	and	r25, r15
     be8:	a0 23       	and	r26, r16
     bea:	b1 23       	and	r27, r17
     bec:	00 97       	sbiw	r24, 0x00	; 0
     bee:	a1 05       	cpc	r26, r1
     bf0:	b1 05       	cpc	r27, r1
     bf2:	21 f0       	breq	.+8      	; 0xbfc <__pack_f+0xbe>
     bf4:	81 e0       	ldi	r24, 0x01	; 1
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	a0 e0       	ldi	r26, 0x00	; 0
     bfa:	b0 e0       	ldi	r27, 0x00	; 0
     bfc:	9a 01       	movw	r18, r20
     bfe:	ab 01       	movw	r20, r22
     c00:	28 2b       	or	r18, r24
     c02:	39 2b       	or	r19, r25
     c04:	4a 2b       	or	r20, r26
     c06:	5b 2b       	or	r21, r27
     c08:	da 01       	movw	r26, r20
     c0a:	c9 01       	movw	r24, r18
     c0c:	8f 77       	andi	r24, 0x7F	; 127
     c0e:	90 70       	andi	r25, 0x00	; 0
     c10:	a0 70       	andi	r26, 0x00	; 0
     c12:	b0 70       	andi	r27, 0x00	; 0
     c14:	80 34       	cpi	r24, 0x40	; 64
     c16:	91 05       	cpc	r25, r1
     c18:	a1 05       	cpc	r26, r1
     c1a:	b1 05       	cpc	r27, r1
     c1c:	39 f4       	brne	.+14     	; 0xc2c <__pack_f+0xee>
     c1e:	27 ff       	sbrs	r18, 7
     c20:	09 c0       	rjmp	.+18     	; 0xc34 <__pack_f+0xf6>
     c22:	20 5c       	subi	r18, 0xC0	; 192
     c24:	3f 4f       	sbci	r19, 0xFF	; 255
     c26:	4f 4f       	sbci	r20, 0xFF	; 255
     c28:	5f 4f       	sbci	r21, 0xFF	; 255
     c2a:	04 c0       	rjmp	.+8      	; 0xc34 <__pack_f+0xf6>
     c2c:	21 5c       	subi	r18, 0xC1	; 193
     c2e:	3f 4f       	sbci	r19, 0xFF	; 255
     c30:	4f 4f       	sbci	r20, 0xFF	; 255
     c32:	5f 4f       	sbci	r21, 0xFF	; 255
     c34:	e0 e0       	ldi	r30, 0x00	; 0
     c36:	f0 e0       	ldi	r31, 0x00	; 0
     c38:	20 30       	cpi	r18, 0x00	; 0
     c3a:	a0 e0       	ldi	r26, 0x00	; 0
     c3c:	3a 07       	cpc	r19, r26
     c3e:	a0 e0       	ldi	r26, 0x00	; 0
     c40:	4a 07       	cpc	r20, r26
     c42:	a0 e4       	ldi	r26, 0x40	; 64
     c44:	5a 07       	cpc	r21, r26
     c46:	10 f0       	brcs	.+4      	; 0xc4c <__pack_f+0x10e>
     c48:	e1 e0       	ldi	r30, 0x01	; 1
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	79 01       	movw	r14, r18
     c4e:	8a 01       	movw	r16, r20
     c50:	27 c0       	rjmp	.+78     	; 0xca0 <__pack_f+0x162>
     c52:	60 38       	cpi	r22, 0x80	; 128
     c54:	71 05       	cpc	r23, r1
     c56:	64 f5       	brge	.+88     	; 0xcb0 <__pack_f+0x172>
     c58:	fb 01       	movw	r30, r22
     c5a:	e1 58       	subi	r30, 0x81	; 129
     c5c:	ff 4f       	sbci	r31, 0xFF	; 255
     c5e:	d8 01       	movw	r26, r16
     c60:	c7 01       	movw	r24, r14
     c62:	8f 77       	andi	r24, 0x7F	; 127
     c64:	90 70       	andi	r25, 0x00	; 0
     c66:	a0 70       	andi	r26, 0x00	; 0
     c68:	b0 70       	andi	r27, 0x00	; 0
     c6a:	80 34       	cpi	r24, 0x40	; 64
     c6c:	91 05       	cpc	r25, r1
     c6e:	a1 05       	cpc	r26, r1
     c70:	b1 05       	cpc	r27, r1
     c72:	39 f4       	brne	.+14     	; 0xc82 <__pack_f+0x144>
     c74:	e7 fe       	sbrs	r14, 7
     c76:	0d c0       	rjmp	.+26     	; 0xc92 <__pack_f+0x154>
     c78:	80 e4       	ldi	r24, 0x40	; 64
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	a0 e0       	ldi	r26, 0x00	; 0
     c7e:	b0 e0       	ldi	r27, 0x00	; 0
     c80:	04 c0       	rjmp	.+8      	; 0xc8a <__pack_f+0x14c>
     c82:	8f e3       	ldi	r24, 0x3F	; 63
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	a0 e0       	ldi	r26, 0x00	; 0
     c88:	b0 e0       	ldi	r27, 0x00	; 0
     c8a:	e8 0e       	add	r14, r24
     c8c:	f9 1e       	adc	r15, r25
     c8e:	0a 1f       	adc	r16, r26
     c90:	1b 1f       	adc	r17, r27
     c92:	17 ff       	sbrs	r17, 7
     c94:	05 c0       	rjmp	.+10     	; 0xca0 <__pack_f+0x162>
     c96:	16 95       	lsr	r17
     c98:	07 95       	ror	r16
     c9a:	f7 94       	ror	r15
     c9c:	e7 94       	ror	r14
     c9e:	31 96       	adiw	r30, 0x01	; 1
     ca0:	87 e0       	ldi	r24, 0x07	; 7
     ca2:	16 95       	lsr	r17
     ca4:	07 95       	ror	r16
     ca6:	f7 94       	ror	r15
     ca8:	e7 94       	ror	r14
     caa:	8a 95       	dec	r24
     cac:	d1 f7       	brne	.-12     	; 0xca2 <__pack_f+0x164>
     cae:	05 c0       	rjmp	.+10     	; 0xcba <__pack_f+0x17c>
     cb0:	ee 24       	eor	r14, r14
     cb2:	ff 24       	eor	r15, r15
     cb4:	87 01       	movw	r16, r14
     cb6:	ef ef       	ldi	r30, 0xFF	; 255
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	6e 2f       	mov	r22, r30
     cbc:	67 95       	ror	r22
     cbe:	66 27       	eor	r22, r22
     cc0:	67 95       	ror	r22
     cc2:	90 2f       	mov	r25, r16
     cc4:	9f 77       	andi	r25, 0x7F	; 127
     cc6:	d7 94       	ror	r13
     cc8:	dd 24       	eor	r13, r13
     cca:	d7 94       	ror	r13
     ccc:	8e 2f       	mov	r24, r30
     cce:	86 95       	lsr	r24
     cd0:	49 2f       	mov	r20, r25
     cd2:	46 2b       	or	r20, r22
     cd4:	58 2f       	mov	r21, r24
     cd6:	5d 29       	or	r21, r13
     cd8:	b7 01       	movw	r22, r14
     cda:	ca 01       	movw	r24, r20
     cdc:	1f 91       	pop	r17
     cde:	0f 91       	pop	r16
     ce0:	ff 90       	pop	r15
     ce2:	ef 90       	pop	r14
     ce4:	df 90       	pop	r13
     ce6:	08 95       	ret

00000ce8 <__unpack_f>:
     ce8:	fc 01       	movw	r30, r24
     cea:	db 01       	movw	r26, r22
     cec:	40 81       	ld	r20, Z
     cee:	51 81       	ldd	r21, Z+1	; 0x01
     cf0:	22 81       	ldd	r18, Z+2	; 0x02
     cf2:	62 2f       	mov	r22, r18
     cf4:	6f 77       	andi	r22, 0x7F	; 127
     cf6:	70 e0       	ldi	r23, 0x00	; 0
     cf8:	22 1f       	adc	r18, r18
     cfa:	22 27       	eor	r18, r18
     cfc:	22 1f       	adc	r18, r18
     cfe:	93 81       	ldd	r25, Z+3	; 0x03
     d00:	89 2f       	mov	r24, r25
     d02:	88 0f       	add	r24, r24
     d04:	82 2b       	or	r24, r18
     d06:	28 2f       	mov	r18, r24
     d08:	30 e0       	ldi	r19, 0x00	; 0
     d0a:	99 1f       	adc	r25, r25
     d0c:	99 27       	eor	r25, r25
     d0e:	99 1f       	adc	r25, r25
     d10:	11 96       	adiw	r26, 0x01	; 1
     d12:	9c 93       	st	X, r25
     d14:	11 97       	sbiw	r26, 0x01	; 1
     d16:	21 15       	cp	r18, r1
     d18:	31 05       	cpc	r19, r1
     d1a:	a9 f5       	brne	.+106    	; 0xd86 <__unpack_f+0x9e>
     d1c:	41 15       	cp	r20, r1
     d1e:	51 05       	cpc	r21, r1
     d20:	61 05       	cpc	r22, r1
     d22:	71 05       	cpc	r23, r1
     d24:	11 f4       	brne	.+4      	; 0xd2a <__unpack_f+0x42>
     d26:	82 e0       	ldi	r24, 0x02	; 2
     d28:	37 c0       	rjmp	.+110    	; 0xd98 <__unpack_f+0xb0>
     d2a:	82 e8       	ldi	r24, 0x82	; 130
     d2c:	9f ef       	ldi	r25, 0xFF	; 255
     d2e:	13 96       	adiw	r26, 0x03	; 3
     d30:	9c 93       	st	X, r25
     d32:	8e 93       	st	-X, r24
     d34:	12 97       	sbiw	r26, 0x02	; 2
     d36:	9a 01       	movw	r18, r20
     d38:	ab 01       	movw	r20, r22
     d3a:	67 e0       	ldi	r22, 0x07	; 7
     d3c:	22 0f       	add	r18, r18
     d3e:	33 1f       	adc	r19, r19
     d40:	44 1f       	adc	r20, r20
     d42:	55 1f       	adc	r21, r21
     d44:	6a 95       	dec	r22
     d46:	d1 f7       	brne	.-12     	; 0xd3c <__unpack_f+0x54>
     d48:	83 e0       	ldi	r24, 0x03	; 3
     d4a:	8c 93       	st	X, r24
     d4c:	0d c0       	rjmp	.+26     	; 0xd68 <__unpack_f+0x80>
     d4e:	22 0f       	add	r18, r18
     d50:	33 1f       	adc	r19, r19
     d52:	44 1f       	adc	r20, r20
     d54:	55 1f       	adc	r21, r21
     d56:	12 96       	adiw	r26, 0x02	; 2
     d58:	8d 91       	ld	r24, X+
     d5a:	9c 91       	ld	r25, X
     d5c:	13 97       	sbiw	r26, 0x03	; 3
     d5e:	01 97       	sbiw	r24, 0x01	; 1
     d60:	13 96       	adiw	r26, 0x03	; 3
     d62:	9c 93       	st	X, r25
     d64:	8e 93       	st	-X, r24
     d66:	12 97       	sbiw	r26, 0x02	; 2
     d68:	20 30       	cpi	r18, 0x00	; 0
     d6a:	80 e0       	ldi	r24, 0x00	; 0
     d6c:	38 07       	cpc	r19, r24
     d6e:	80 e0       	ldi	r24, 0x00	; 0
     d70:	48 07       	cpc	r20, r24
     d72:	80 e4       	ldi	r24, 0x40	; 64
     d74:	58 07       	cpc	r21, r24
     d76:	58 f3       	brcs	.-42     	; 0xd4e <__unpack_f+0x66>
     d78:	14 96       	adiw	r26, 0x04	; 4
     d7a:	2d 93       	st	X+, r18
     d7c:	3d 93       	st	X+, r19
     d7e:	4d 93       	st	X+, r20
     d80:	5c 93       	st	X, r21
     d82:	17 97       	sbiw	r26, 0x07	; 7
     d84:	08 95       	ret
     d86:	2f 3f       	cpi	r18, 0xFF	; 255
     d88:	31 05       	cpc	r19, r1
     d8a:	79 f4       	brne	.+30     	; 0xdaa <__unpack_f+0xc2>
     d8c:	41 15       	cp	r20, r1
     d8e:	51 05       	cpc	r21, r1
     d90:	61 05       	cpc	r22, r1
     d92:	71 05       	cpc	r23, r1
     d94:	19 f4       	brne	.+6      	; 0xd9c <__unpack_f+0xb4>
     d96:	84 e0       	ldi	r24, 0x04	; 4
     d98:	8c 93       	st	X, r24
     d9a:	08 95       	ret
     d9c:	64 ff       	sbrs	r22, 4
     d9e:	03 c0       	rjmp	.+6      	; 0xda6 <__unpack_f+0xbe>
     da0:	81 e0       	ldi	r24, 0x01	; 1
     da2:	8c 93       	st	X, r24
     da4:	12 c0       	rjmp	.+36     	; 0xdca <__unpack_f+0xe2>
     da6:	1c 92       	st	X, r1
     da8:	10 c0       	rjmp	.+32     	; 0xdca <__unpack_f+0xe2>
     daa:	2f 57       	subi	r18, 0x7F	; 127
     dac:	30 40       	sbci	r19, 0x00	; 0
     dae:	13 96       	adiw	r26, 0x03	; 3
     db0:	3c 93       	st	X, r19
     db2:	2e 93       	st	-X, r18
     db4:	12 97       	sbiw	r26, 0x02	; 2
     db6:	83 e0       	ldi	r24, 0x03	; 3
     db8:	8c 93       	st	X, r24
     dba:	87 e0       	ldi	r24, 0x07	; 7
     dbc:	44 0f       	add	r20, r20
     dbe:	55 1f       	adc	r21, r21
     dc0:	66 1f       	adc	r22, r22
     dc2:	77 1f       	adc	r23, r23
     dc4:	8a 95       	dec	r24
     dc6:	d1 f7       	brne	.-12     	; 0xdbc <__unpack_f+0xd4>
     dc8:	70 64       	ori	r23, 0x40	; 64
     dca:	14 96       	adiw	r26, 0x04	; 4
     dcc:	4d 93       	st	X+, r20
     dce:	5d 93       	st	X+, r21
     dd0:	6d 93       	st	X+, r22
     dd2:	7c 93       	st	X, r23
     dd4:	17 97       	sbiw	r26, 0x07	; 7
     dd6:	08 95       	ret

00000dd8 <__fpcmp_parts_f>:
     dd8:	1f 93       	push	r17
     dda:	dc 01       	movw	r26, r24
     ddc:	fb 01       	movw	r30, r22
     dde:	9c 91       	ld	r25, X
     de0:	92 30       	cpi	r25, 0x02	; 2
     de2:	08 f4       	brcc	.+2      	; 0xde6 <__fpcmp_parts_f+0xe>
     de4:	47 c0       	rjmp	.+142    	; 0xe74 <__fpcmp_parts_f+0x9c>
     de6:	80 81       	ld	r24, Z
     de8:	82 30       	cpi	r24, 0x02	; 2
     dea:	08 f4       	brcc	.+2      	; 0xdee <__fpcmp_parts_f+0x16>
     dec:	43 c0       	rjmp	.+134    	; 0xe74 <__fpcmp_parts_f+0x9c>
     dee:	94 30       	cpi	r25, 0x04	; 4
     df0:	51 f4       	brne	.+20     	; 0xe06 <__fpcmp_parts_f+0x2e>
     df2:	11 96       	adiw	r26, 0x01	; 1
     df4:	1c 91       	ld	r17, X
     df6:	84 30       	cpi	r24, 0x04	; 4
     df8:	99 f5       	brne	.+102    	; 0xe60 <__fpcmp_parts_f+0x88>
     dfa:	81 81       	ldd	r24, Z+1	; 0x01
     dfc:	68 2f       	mov	r22, r24
     dfe:	70 e0       	ldi	r23, 0x00	; 0
     e00:	61 1b       	sub	r22, r17
     e02:	71 09       	sbc	r23, r1
     e04:	3f c0       	rjmp	.+126    	; 0xe84 <__fpcmp_parts_f+0xac>
     e06:	84 30       	cpi	r24, 0x04	; 4
     e08:	21 f0       	breq	.+8      	; 0xe12 <__fpcmp_parts_f+0x3a>
     e0a:	92 30       	cpi	r25, 0x02	; 2
     e0c:	31 f4       	brne	.+12     	; 0xe1a <__fpcmp_parts_f+0x42>
     e0e:	82 30       	cpi	r24, 0x02	; 2
     e10:	b9 f1       	breq	.+110    	; 0xe80 <__fpcmp_parts_f+0xa8>
     e12:	81 81       	ldd	r24, Z+1	; 0x01
     e14:	88 23       	and	r24, r24
     e16:	89 f1       	breq	.+98     	; 0xe7a <__fpcmp_parts_f+0xa2>
     e18:	2d c0       	rjmp	.+90     	; 0xe74 <__fpcmp_parts_f+0x9c>
     e1a:	11 96       	adiw	r26, 0x01	; 1
     e1c:	1c 91       	ld	r17, X
     e1e:	11 97       	sbiw	r26, 0x01	; 1
     e20:	82 30       	cpi	r24, 0x02	; 2
     e22:	f1 f0       	breq	.+60     	; 0xe60 <__fpcmp_parts_f+0x88>
     e24:	81 81       	ldd	r24, Z+1	; 0x01
     e26:	18 17       	cp	r17, r24
     e28:	d9 f4       	brne	.+54     	; 0xe60 <__fpcmp_parts_f+0x88>
     e2a:	12 96       	adiw	r26, 0x02	; 2
     e2c:	2d 91       	ld	r18, X+
     e2e:	3c 91       	ld	r19, X
     e30:	13 97       	sbiw	r26, 0x03	; 3
     e32:	82 81       	ldd	r24, Z+2	; 0x02
     e34:	93 81       	ldd	r25, Z+3	; 0x03
     e36:	82 17       	cp	r24, r18
     e38:	93 07       	cpc	r25, r19
     e3a:	94 f0       	brlt	.+36     	; 0xe60 <__fpcmp_parts_f+0x88>
     e3c:	28 17       	cp	r18, r24
     e3e:	39 07       	cpc	r19, r25
     e40:	bc f0       	brlt	.+46     	; 0xe70 <__fpcmp_parts_f+0x98>
     e42:	14 96       	adiw	r26, 0x04	; 4
     e44:	8d 91       	ld	r24, X+
     e46:	9d 91       	ld	r25, X+
     e48:	0d 90       	ld	r0, X+
     e4a:	bc 91       	ld	r27, X
     e4c:	a0 2d       	mov	r26, r0
     e4e:	24 81       	ldd	r18, Z+4	; 0x04
     e50:	35 81       	ldd	r19, Z+5	; 0x05
     e52:	46 81       	ldd	r20, Z+6	; 0x06
     e54:	57 81       	ldd	r21, Z+7	; 0x07
     e56:	28 17       	cp	r18, r24
     e58:	39 07       	cpc	r19, r25
     e5a:	4a 07       	cpc	r20, r26
     e5c:	5b 07       	cpc	r21, r27
     e5e:	18 f4       	brcc	.+6      	; 0xe66 <__fpcmp_parts_f+0x8e>
     e60:	11 23       	and	r17, r17
     e62:	41 f0       	breq	.+16     	; 0xe74 <__fpcmp_parts_f+0x9c>
     e64:	0a c0       	rjmp	.+20     	; 0xe7a <__fpcmp_parts_f+0xa2>
     e66:	82 17       	cp	r24, r18
     e68:	93 07       	cpc	r25, r19
     e6a:	a4 07       	cpc	r26, r20
     e6c:	b5 07       	cpc	r27, r21
     e6e:	40 f4       	brcc	.+16     	; 0xe80 <__fpcmp_parts_f+0xa8>
     e70:	11 23       	and	r17, r17
     e72:	19 f0       	breq	.+6      	; 0xe7a <__fpcmp_parts_f+0xa2>
     e74:	61 e0       	ldi	r22, 0x01	; 1
     e76:	70 e0       	ldi	r23, 0x00	; 0
     e78:	05 c0       	rjmp	.+10     	; 0xe84 <__fpcmp_parts_f+0xac>
     e7a:	6f ef       	ldi	r22, 0xFF	; 255
     e7c:	7f ef       	ldi	r23, 0xFF	; 255
     e7e:	02 c0       	rjmp	.+4      	; 0xe84 <__fpcmp_parts_f+0xac>
     e80:	60 e0       	ldi	r22, 0x00	; 0
     e82:	70 e0       	ldi	r23, 0x00	; 0
     e84:	cb 01       	movw	r24, r22
     e86:	1f 91       	pop	r17
     e88:	08 95       	ret

00000e8a <M_WDT_Void_WDTInit>:


void M_WDT_Void_WDTInit(void)
{
	/* TO ENABLE WDT */
	SET_BIT(WDTCR_REG,WDE_BIT);
     e8a:	e1 e4       	ldi	r30, 0x41	; 65
     e8c:	f0 e0       	ldi	r31, 0x00	; 0
     e8e:	80 81       	ld	r24, Z
     e90:	88 60       	ori	r24, 0x08	; 8
     e92:	80 83       	st	Z, r24
	/* TO SELECT 2.1 SECOND AS WINDOW TIME */
	SET_BIT(WDTCR_REG,WDP0_BIT);
     e94:	80 81       	ld	r24, Z
     e96:	81 60       	ori	r24, 0x01	; 1
     e98:	80 83       	st	Z, r24
	SET_BIT(WDTCR_REG,WDP1_BIT);
     e9a:	80 81       	ld	r24, Z
     e9c:	82 60       	ori	r24, 0x02	; 2
     e9e:	80 83       	st	Z, r24
	SET_BIT(WDTCR_REG,WDP2_BIT);
     ea0:	80 81       	ld	r24, Z
     ea2:	84 60       	ori	r24, 0x04	; 4
     ea4:	80 83       	st	Z, r24
}
     ea6:	08 95       	ret

00000ea8 <M_WDT_Void_WDTRefresh>:
void M_WDT_Void_WDTRefresh(void)
{
	asm("WDR");
     ea8:	a8 95       	wdr
}
     eaa:	08 95       	ret

00000eac <M_UART_Void_UARTSetBaudRate>:
	SET_BIT(UCSRB_REG,RXEN_BIT);
	/* TO ENABLE TX CIRCUIT */
	SET_BIT(UCSRB_REG,TXEN_BIT);
}
void M_UART_Void_UARTSetBaudRate(u32 Copy_U32_BaudRate)
{
     eac:	9b 01       	movw	r18, r22
     eae:	ac 01       	movw	r20, r24
	UBRRL_REG = ((F_OSC * (u32)1000000) / ((u32)16 * Copy_U32_BaudRate)) - 1;
     eb0:	22 0f       	add	r18, r18
     eb2:	33 1f       	adc	r19, r19
     eb4:	44 1f       	adc	r20, r20
     eb6:	55 1f       	adc	r21, r21
     eb8:	22 0f       	add	r18, r18
     eba:	33 1f       	adc	r19, r19
     ebc:	44 1f       	adc	r20, r20
     ebe:	55 1f       	adc	r21, r21
     ec0:	22 0f       	add	r18, r18
     ec2:	33 1f       	adc	r19, r19
     ec4:	44 1f       	adc	r20, r20
     ec6:	55 1f       	adc	r21, r21
     ec8:	22 0f       	add	r18, r18
     eca:	33 1f       	adc	r19, r19
     ecc:	44 1f       	adc	r20, r20
     ece:	55 1f       	adc	r21, r21
     ed0:	60 e0       	ldi	r22, 0x00	; 0
     ed2:	74 e2       	ldi	r23, 0x24	; 36
     ed4:	84 ef       	ldi	r24, 0xF4	; 244
     ed6:	90 e0       	ldi	r25, 0x00	; 0
     ed8:	0e 94 a3 13 	call	0x2746	; 0x2746 <__udivmodsi4>
     edc:	21 50       	subi	r18, 0x01	; 1
     ede:	29 b9       	out	0x09, r18	; 9
}
     ee0:	08 95       	ret

00000ee2 <M_UART_Void_UARTSend>:
void M_UART_Void_UARTSend(u8 Copy_U8_Data)
{
	u32 Local_U32_Counter = 0;
	UDR_REG = Copy_U8_Data;
     ee2:	8c b9       	out	0x0c, r24	; 12
     ee4:	20 e0       	ldi	r18, 0x00	; 0
     ee6:	30 e0       	ldi	r19, 0x00	; 0
     ee8:	40 e0       	ldi	r20, 0x00	; 0
     eea:	50 e0       	ldi	r21, 0x00	; 0
	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
		if(GET_BIT(UCSRA_REG,TXC_BIT) == UART_FINISHED_TRANSMITTING)
     eec:	eb e2       	ldi	r30, 0x2B	; 43
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	86 fd       	sbrc	r24, 6
     ef4:	0c c0       	rjmp	.+24     	; 0xf0e <M_UART_Void_UARTSend+0x2c>
{
	u32 Local_U32_Counter = 0;
	UDR_REG = Copy_U8_Data;
	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
     ef6:	2f 5f       	subi	r18, 0xFF	; 255
     ef8:	3f 4f       	sbci	r19, 0xFF	; 255
     efa:	4f 4f       	sbci	r20, 0xFF	; 255
     efc:	5f 4f       	sbci	r21, 0xFF	; 255
}
void M_UART_Void_UARTSend(u8 Copy_U8_Data)
{
	u32 Local_U32_Counter = 0;
	UDR_REG = Copy_U8_Data;
	while(Local_U32_Counter < POLLING_TIME)
     efe:	20 38       	cpi	r18, 0x80	; 128
     f00:	84 e8       	ldi	r24, 0x84	; 132
     f02:	38 07       	cpc	r19, r24
     f04:	8e e1       	ldi	r24, 0x1E	; 30
     f06:	48 07       	cpc	r20, r24
     f08:	80 e0       	ldi	r24, 0x00	; 0
     f0a:	58 07       	cpc	r21, r24
     f0c:	89 f7       	brne	.-30     	; 0xef0 <M_UART_Void_UARTSend+0xe>
     f0e:	08 95       	ret

00000f10 <M_UART_Void_UARTRec>:
			break;
		}
	}
}
u8   M_UART_Void_UARTRec(void)
{
     f10:	20 e0       	ldi	r18, 0x00	; 0
     f12:	30 e0       	ldi	r19, 0x00	; 0
     f14:	40 e0       	ldi	r20, 0x00	; 0
     f16:	50 e0       	ldi	r21, 0x00	; 0
	u32 Local_U32_Counter = 0;
	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
		if(GET_BIT(UCSRA_REG,RXC_BIT) == UART_FINISHED_RECEIVING)
     f18:	eb e2       	ldi	r30, 0x2B	; 43
     f1a:	f0 e0       	ldi	r31, 0x00	; 0
     f1c:	80 81       	ld	r24, Z
     f1e:	88 23       	and	r24, r24
     f20:	64 f0       	brlt	.+24     	; 0xf3a <M_UART_Void_UARTRec+0x2a>
u8   M_UART_Void_UARTRec(void)
{
	u32 Local_U32_Counter = 0;
	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
     f22:	2f 5f       	subi	r18, 0xFF	; 255
     f24:	3f 4f       	sbci	r19, 0xFF	; 255
     f26:	4f 4f       	sbci	r20, 0xFF	; 255
     f28:	5f 4f       	sbci	r21, 0xFF	; 255
	}
}
u8   M_UART_Void_UARTRec(void)
{
	u32 Local_U32_Counter = 0;
	while(Local_U32_Counter < POLLING_TIME)
     f2a:	20 38       	cpi	r18, 0x80	; 128
     f2c:	84 e8       	ldi	r24, 0x84	; 132
     f2e:	38 07       	cpc	r19, r24
     f30:	8e e1       	ldi	r24, 0x1E	; 30
     f32:	48 07       	cpc	r20, r24
     f34:	80 e0       	ldi	r24, 0x00	; 0
     f36:	58 07       	cpc	r21, r24
     f38:	89 f7       	brne	.-30     	; 0xf1c <M_UART_Void_UARTRec+0xc>
		if(GET_BIT(UCSRA_REG,RXC_BIT) == UART_FINISHED_RECEIVING)
		{
			break;
		}
	}
	return UDR_REG;
     f3a:	8c b1       	in	r24, 0x0c	; 12
}
     f3c:	08 95       	ret

00000f3e <M_UART_Void_UARTRecBlock>:
u8 M_UART_Void_UARTRecBlock()
{
	while (GET_BIT(UCSRA_REG,RXC_BIT) == 0)
     f3e:	eb e2       	ldi	r30, 0x2B	; 43
     f40:	f0 e0       	ldi	r31, 0x00	; 0
     f42:	80 81       	ld	r24, Z
     f44:	88 23       	and	r24, r24
     f46:	ec f7       	brge	.-6      	; 0xf42 <M_UART_Void_UARTRecBlock+0x4>
	{
      ;
	}
	return UDR_REG;
     f48:	8c b1       	in	r24, 0x0c	; 12
}
     f4a:	08 95       	ret

00000f4c <M_UART_Void_UARTInit>:

void M_UART_Void_UARTInit(void)
{
	u8 Local_U8_UCSRCValue = 0b10000000;

	M_DIO_Void_SetPinDirection(PD0_PIN,INPUT);
     f4c:	88 e2       	ldi	r24, 0x28	; 40
     f4e:	60 e0       	ldi	r22, 0x00	; 0
     f50:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(PD1_PIN,OUTPUT);
     f54:	89 e2       	ldi	r24, 0x29	; 41
     f56:	61 e0       	ldi	r22, 0x01	; 1
     f58:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>

	/* TO SELECT CHARACTER SIZE -> 8 BITS */
	CLR_BIT(UCSRB_REG,UCSZ2_BIT);
     f5c:	ea e2       	ldi	r30, 0x2A	; 42
     f5e:	f0 e0       	ldi	r31, 0x00	; 0
     f60:	80 81       	ld	r24, Z
     f62:	8b 7f       	andi	r24, 0xFB	; 251
     f64:	80 83       	st	Z, r24
#if   UART_STOP_BITS   ==   UART_1_STOP_BIT
	CLR_BIT(Local_U8_UCSRCValue,USBS_BIT);
#elif UART_STOP_BITS   ==   UART_2_STOP_BIT
	SET_BIT(Local_U8_UCSRCValue,USBS_BIT);
#endif
	UCSRC_REG = Local_U8_UCSRCValue;
     f66:	86 e8       	ldi	r24, 0x86	; 134
     f68:	80 bd       	out	0x20, r24	; 32

	/* TO ENABLE RX CICUIT */
	SET_BIT(UCSRB_REG,RXEN_BIT);
     f6a:	80 81       	ld	r24, Z
     f6c:	80 61       	ori	r24, 0x10	; 16
     f6e:	80 83       	st	Z, r24
	/* TO ENABLE TX CIRCUIT */
	SET_BIT(UCSRB_REG,TXEN_BIT);
     f70:	80 81       	ld	r24, Z
     f72:	88 60       	ori	r24, 0x08	; 8
     f74:	80 83       	st	Z, r24
}
     f76:	08 95       	ret

00000f78 <M_Timer_Void_TimerInit>:



void M_Timer_Void_TimerInit(u8 Copy_U8_TimerChannel)
{
	switch(Copy_U8_TimerChannel)
     f78:	88 23       	and	r24, r24
     f7a:	69 f4       	brne	.+26     	; 0xf96 <M_Timer_Void_TimerInit+0x1e>
	{
	case TIMER0_CHANNEL:
#if   TIMER0_MODE   ==   NORMAL_MODE
		CLR_BIT(TCCR0_REG,WGM00_BIT);
     f7c:	e3 e5       	ldi	r30, 0x53	; 83
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	80 81       	ld	r24, Z
     f82:	8f 7b       	andi	r24, 0xBF	; 191
     f84:	80 83       	st	Z, r24
		CLR_BIT(TCCR0_REG,WGM01_BIT);
     f86:	80 81       	ld	r24, Z
     f88:	87 7f       	andi	r24, 0xF7	; 247
     f8a:	80 83       	st	Z, r24
		/* TO ENABLE TIMER0 OVERFLOW INT */
		SET_BIT(TIMSK_REG,TOIE0_BIT);
     f8c:	e9 e5       	ldi	r30, 0x59	; 89
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	81 60       	ori	r24, 0x01	; 1
     f94:	80 83       	st	Z, r24
     f96:	08 95       	ret

00000f98 <M_Timer_Void_TimerSetTime>:
void M_Timer_Void_TimerSetTime(u8 Copy_U8_TimerChannel,u32 Copy_U32_DesiredTime)
{
	u32 Local_U32_TickTime   = TIMER_PRESCALER_DV / F_OSC;       /* result will be in micro second */
	u32 Local_U32_TotalTicks = (Copy_U32_DesiredTime * 1000) / Local_U32_TickTime;
	u8 Local_U8_DF  = 255;
	switch(Copy_U8_TimerChannel)
     f98:	88 23       	and	r24, r24
     f9a:	71 f5       	brne	.+92     	; 0xff8 <M_Timer_Void_TimerSetTime+0x60>
	}
}
void M_Timer_Void_TimerSetTime(u8 Copy_U8_TimerChannel,u32 Copy_U32_DesiredTime)
{
	u32 Local_U32_TickTime   = TIMER_PRESCALER_DV / F_OSC;       /* result will be in micro second */
	u32 Local_U32_TotalTicks = (Copy_U32_DesiredTime * 1000) / Local_U32_TickTime;
     f9c:	cb 01       	movw	r24, r22
     f9e:	ba 01       	movw	r22, r20
     fa0:	28 ee       	ldi	r18, 0xE8	; 232
     fa2:	33 e0       	ldi	r19, 0x03	; 3
     fa4:	40 e0       	ldi	r20, 0x00	; 0
     fa6:	50 e0       	ldi	r21, 0x00	; 0
     fa8:	0e 94 78 13 	call	0x26f0	; 0x26f0 <__mulsi3>
     fac:	68 94       	set
     fae:	15 f8       	bld	r1, 5
     fb0:	96 95       	lsr	r25
     fb2:	87 95       	ror	r24
     fb4:	77 95       	ror	r23
     fb6:	67 95       	ror	r22
     fb8:	16 94       	lsr	r1
     fba:	d1 f7       	brne	.-12     	; 0xfb0 <M_Timer_Void_TimerSetTime+0x18>
	u8 Local_U8_DF  = 255;
	switch(Copy_U8_TimerChannel)
	{
	case TIMER0_CHANNEL:
#if TIMER0_MODE   ==   NORMAL_MODE
		Timer_U32_NumOfOverFlows = Local_U32_TotalTicks / 256;
     fbc:	27 2f       	mov	r18, r23
     fbe:	38 2f       	mov	r19, r24
     fc0:	49 2f       	mov	r20, r25
     fc2:	55 27       	eor	r21, r21
     fc4:	20 93 78 01 	sts	0x0178, r18
     fc8:	30 93 79 01 	sts	0x0179, r19
     fcc:	40 93 7a 01 	sts	0x017A, r20
     fd0:	50 93 7b 01 	sts	0x017B, r21
		u8 Timer_U8_RemTicks     = Local_U32_TotalTicks % 256 ;
     fd4:	86 2f       	mov	r24, r22
		if(Timer_U8_RemTicks != 0)
     fd6:	66 23       	and	r22, r22
     fd8:	79 f0       	breq	.+30     	; 0xff8 <M_Timer_Void_TimerSetTime+0x60>
		{
			TCNT0_REG = 256 - Timer_U8_RemTicks;
     fda:	81 95       	neg	r24
     fdc:	82 bf       	out	0x32, r24	; 50
			Timer_U32_NumOfOverFlows++;
     fde:	da 01       	movw	r26, r20
     fe0:	c9 01       	movw	r24, r18
     fe2:	01 96       	adiw	r24, 0x01	; 1
     fe4:	a1 1d       	adc	r26, r1
     fe6:	b1 1d       	adc	r27, r1
     fe8:	80 93 78 01 	sts	0x0178, r24
     fec:	90 93 79 01 	sts	0x0179, r25
     ff0:	a0 93 7a 01 	sts	0x017A, r26
     ff4:	b0 93 7b 01 	sts	0x017B, r27
     ff8:	08 95       	ret

00000ffa <M_Timer_Void_TimerStart>:

}

void M_Timer_Void_TimerStart(u8 Copy_U8_TimerChannel)
{
	switch(Copy_U8_TimerChannel)
     ffa:	88 23       	and	r24, r24
     ffc:	19 f0       	breq	.+6      	; 0x1004 <M_Timer_Void_TimerStart+0xa>
     ffe:	81 30       	cpi	r24, 0x01	; 1
    1000:	c1 f4       	brne	.+48     	; 0x1032 <M_Timer_Void_TimerStart+0x38>
    1002:	0c c0       	rjmp	.+24     	; 0x101c <M_Timer_Void_TimerStart+0x22>
	{
	case TIMER0_CHANNEL:
#if   TIMER_PRESCALER_DV   ==   1024
		SET_BIT(TCCR0_REG,CS00_BIT);
    1004:	e3 e5       	ldi	r30, 0x53	; 83
    1006:	f0 e0       	ldi	r31, 0x00	; 0
    1008:	80 81       	ld	r24, Z
    100a:	81 60       	ori	r24, 0x01	; 1
    100c:	80 83       	st	Z, r24
		CLR_BIT(TCCR0_REG,CS01_BIT);
    100e:	80 81       	ld	r24, Z
    1010:	8d 7f       	andi	r24, 0xFD	; 253
    1012:	80 83       	st	Z, r24
		SET_BIT(TCCR0_REG,CS02_BIT);
    1014:	80 81       	ld	r24, Z
    1016:	84 60       	ori	r24, 0x04	; 4
    1018:	80 83       	st	Z, r24
    101a:	08 95       	ret
		SET_BIT(TCCR0_REG,CS02_BIT);
#endif
		break;
	case TIMER1_CHANNEL:
		/* TO SELECT TIMER1 PRESCALER DV -> 256 */
		CLR_BIT(TCCR1B_REG,CS10_BIT);
    101c:	ee e4       	ldi	r30, 0x4E	; 78
    101e:	f0 e0       	ldi	r31, 0x00	; 0
    1020:	80 81       	ld	r24, Z
    1022:	8e 7f       	andi	r24, 0xFE	; 254
    1024:	80 83       	st	Z, r24
		CLR_BIT(TCCR1B_REG,CS11_BIT);
    1026:	80 81       	ld	r24, Z
    1028:	8d 7f       	andi	r24, 0xFD	; 253
    102a:	80 83       	st	Z, r24
		SET_BIT(TCCR1B_REG,CS12_BIT);
    102c:	80 81       	ld	r24, Z
    102e:	84 60       	ori	r24, 0x04	; 4
    1030:	80 83       	st	Z, r24
    1032:	08 95       	ret

00001034 <M_Timer_Void_TimerStop>:
	default : break;
	}
}
void M_Timer_Void_TimerStop(u8 Copy_U8_TimerChannel)
{
	switch(Copy_U8_TimerChannel)
    1034:	88 23       	and	r24, r24
    1036:	19 f0       	breq	.+6      	; 0x103e <M_Timer_Void_TimerStop+0xa>
    1038:	81 30       	cpi	r24, 0x01	; 1
    103a:	c1 f4       	brne	.+48     	; 0x106c <M_Timer_Void_TimerStop+0x38>
    103c:	0c c0       	rjmp	.+24     	; 0x1056 <M_Timer_Void_TimerStop+0x22>
	{
	case TIMER0_CHANNEL:
		CLR_BIT(TCCR0_REG,CS00_BIT);
    103e:	e3 e5       	ldi	r30, 0x53	; 83
    1040:	f0 e0       	ldi	r31, 0x00	; 0
    1042:	80 81       	ld	r24, Z
    1044:	8e 7f       	andi	r24, 0xFE	; 254
    1046:	80 83       	st	Z, r24
		CLR_BIT(TCCR0_REG,CS01_BIT);
    1048:	80 81       	ld	r24, Z
    104a:	8d 7f       	andi	r24, 0xFD	; 253
    104c:	80 83       	st	Z, r24
		CLR_BIT(TCCR0_REG,CS02_BIT);
    104e:	80 81       	ld	r24, Z
    1050:	8b 7f       	andi	r24, 0xFB	; 251
    1052:	80 83       	st	Z, r24
    1054:	08 95       	ret
		break;
	case TIMER1_CHANNEL:
		CLR_BIT(TCCR1B_REG,CS10_BIT);
    1056:	ee e4       	ldi	r30, 0x4E	; 78
    1058:	f0 e0       	ldi	r31, 0x00	; 0
    105a:	80 81       	ld	r24, Z
    105c:	8e 7f       	andi	r24, 0xFE	; 254
    105e:	80 83       	st	Z, r24
		CLR_BIT(TCCR1B_REG,CS11_BIT);
    1060:	80 81       	ld	r24, Z
    1062:	8d 7f       	andi	r24, 0xFD	; 253
    1064:	80 83       	st	Z, r24
		CLR_BIT(TCCR1B_REG,CS12_BIT);
    1066:	80 81       	ld	r24, Z
    1068:	8b 7f       	andi	r24, 0xFB	; 251
    106a:	80 83       	st	Z, r24
    106c:	08 95       	ret

0000106e <M_Timer_Void_PWMSetDutyCycle>:
		break;
	default : break;
	}
}
void M_Timer_Void_PWMSetDutyCycle(u8 Copy_U8_TimerChannel,f32 Copy_F32_DutyCycle)
{
    106e:	cf 92       	push	r12
    1070:	df 92       	push	r13
    1072:	ef 92       	push	r14
    1074:	ff 92       	push	r15
    1076:	0f 93       	push	r16
    1078:	1f 93       	push	r17
    107a:	6a 01       	movw	r12, r20
    107c:	7b 01       	movw	r14, r22
	switch(Copy_U8_TimerChannel)
    107e:	88 23       	and	r24, r24
    1080:	21 f0       	breq	.+8      	; 0x108a <M_Timer_Void_PWMSetDutyCycle+0x1c>
    1082:	81 30       	cpi	r24, 0x01	; 1
    1084:	09 f0       	breq	.+2      	; 0x1088 <M_Timer_Void_PWMSetDutyCycle+0x1a>
    1086:	5d c0       	rjmp	.+186    	; 0x1142 <M_Timer_Void_PWMSetDutyCycle+0xd4>
    1088:	24 c0       	rjmp	.+72     	; 0x10d2 <M_Timer_Void_PWMSetDutyCycle+0x64>
	{
	case TIMER0_CHANNEL:
#if   PWM0_MODE   ==   FAST_PWM
#if   PWM0_MODE2   ==   NON_INVERTED
		if(Copy_F32_DutyCycle == 0)
    108a:	cb 01       	movw	r24, r22
    108c:	ba 01       	movw	r22, r20
    108e:	20 e0       	ldi	r18, 0x00	; 0
    1090:	30 e0       	ldi	r19, 0x00	; 0
    1092:	40 e0       	ldi	r20, 0x00	; 0
    1094:	50 e0       	ldi	r21, 0x00	; 0
    1096:	0e 94 c5 03 	call	0x78a	; 0x78a <__eqsf2>
    109a:	88 23       	and	r24, r24
    109c:	11 f4       	brne	.+4      	; 0x10a2 <M_Timer_Void_PWMSetDutyCycle+0x34>
		{
			OCR0_REG = 0;
    109e:	1c be       	out	0x3c, r1	; 60
    10a0:	50 c0       	rjmp	.+160    	; 0x1142 <M_Timer_Void_PWMSetDutyCycle+0xd4>
		}
		else
		{
			OCR0_REG = ((Copy_F32_DutyCycle * 256) / 100) - 1;
    10a2:	c7 01       	movw	r24, r14
    10a4:	b6 01       	movw	r22, r12
    10a6:	20 e0       	ldi	r18, 0x00	; 0
    10a8:	30 e0       	ldi	r19, 0x00	; 0
    10aa:	40 e8       	ldi	r20, 0x80	; 128
    10ac:	53 e4       	ldi	r21, 0x43	; 67
    10ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10b2:	20 e0       	ldi	r18, 0x00	; 0
    10b4:	30 e0       	ldi	r19, 0x00	; 0
    10b6:	48 ec       	ldi	r20, 0xC8	; 200
    10b8:	52 e4       	ldi	r21, 0x42	; 66
    10ba:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    10be:	20 e0       	ldi	r18, 0x00	; 0
    10c0:	30 e0       	ldi	r19, 0x00	; 0
    10c2:	40 e8       	ldi	r20, 0x80	; 128
    10c4:	5f e3       	ldi	r21, 0x3F	; 63
    10c6:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    10ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10ce:	6c bf       	out	0x3c, r22	; 60
    10d0:	38 c0       	rjmp	.+112    	; 0x1142 <M_Timer_Void_PWMSetDutyCycle+0xd4>

#endif
#endif
		break;
	case TIMER1_CHANNEL:
		OCR1A_REG = ((Copy_F32_DutyCycle * ICR1_REG) / 100) - 1;
    10d2:	06 e4       	ldi	r16, 0x46	; 70
    10d4:	10 e0       	ldi	r17, 0x00	; 0
    10d6:	f8 01       	movw	r30, r16
    10d8:	60 81       	ld	r22, Z
    10da:	71 81       	ldd	r23, Z+1	; 0x01
    10dc:	80 e0       	ldi	r24, 0x00	; 0
    10de:	90 e0       	ldi	r25, 0x00	; 0
    10e0:	0e 94 d7 04 	call	0x9ae	; 0x9ae <__floatunsisf>
    10e4:	a7 01       	movw	r20, r14
    10e6:	96 01       	movw	r18, r12
    10e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10ec:	20 e0       	ldi	r18, 0x00	; 0
    10ee:	30 e0       	ldi	r19, 0x00	; 0
    10f0:	48 ec       	ldi	r20, 0xC8	; 200
    10f2:	52 e4       	ldi	r21, 0x42	; 66
    10f4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    10f8:	20 e0       	ldi	r18, 0x00	; 0
    10fa:	30 e0       	ldi	r19, 0x00	; 0
    10fc:	40 e8       	ldi	r20, 0x80	; 128
    10fe:	5f e3       	ldi	r21, 0x3F	; 63
    1100:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    1104:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1108:	7b bd       	out	0x2b, r23	; 43
    110a:	6a bd       	out	0x2a, r22	; 42
		OCR1B_REG = ((Copy_F32_DutyCycle * ICR1_REG) / 100) - 1;
    110c:	f8 01       	movw	r30, r16
    110e:	60 81       	ld	r22, Z
    1110:	71 81       	ldd	r23, Z+1	; 0x01
    1112:	80 e0       	ldi	r24, 0x00	; 0
    1114:	90 e0       	ldi	r25, 0x00	; 0
    1116:	0e 94 d7 04 	call	0x9ae	; 0x9ae <__floatunsisf>
    111a:	a7 01       	movw	r20, r14
    111c:	96 01       	movw	r18, r12
    111e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1122:	20 e0       	ldi	r18, 0x00	; 0
    1124:	30 e0       	ldi	r19, 0x00	; 0
    1126:	48 ec       	ldi	r20, 0xC8	; 200
    1128:	52 e4       	ldi	r21, 0x42	; 66
    112a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    112e:	20 e0       	ldi	r18, 0x00	; 0
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	40 e8       	ldi	r20, 0x80	; 128
    1134:	5f e3       	ldi	r21, 0x3F	; 63
    1136:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    113a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    113e:	79 bd       	out	0x29, r23	; 41
    1140:	68 bd       	out	0x28, r22	; 40
		break;
	case TIMER2_CHANNEL:
		break;
	default:  break;
	}
}
    1142:	1f 91       	pop	r17
    1144:	0f 91       	pop	r16
    1146:	ff 90       	pop	r15
    1148:	ef 90       	pop	r14
    114a:	df 90       	pop	r13
    114c:	cf 90       	pop	r12
    114e:	08 95       	ret

00001150 <M_Timer_Void_PWMSetFreaquancy>:
void M_Timer_Void_PWMSetFreaquancy(u8 Copy_U8_Freq)
{
	ICR1_REG = ((F_OSC * 1000000 / 256) / Copy_U8_Freq);
    1150:	28 2f       	mov	r18, r24
    1152:	30 e0       	ldi	r19, 0x00	; 0
    1154:	40 e0       	ldi	r20, 0x00	; 0
    1156:	50 e0       	ldi	r21, 0x00	; 0
    1158:	64 e2       	ldi	r22, 0x24	; 36
    115a:	74 ef       	ldi	r23, 0xF4	; 244
    115c:	80 e0       	ldi	r24, 0x00	; 0
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	0e 94 c5 13 	call	0x278a	; 0x278a <__divmodsi4>
    1164:	37 bd       	out	0x27, r19	; 39
    1166:	26 bd       	out	0x26, r18	; 38
}
    1168:	08 95       	ret

0000116a <M_Timer_Void_PWMStart>:
void M_Timer_Void_PWMStart(u8 Copy_U8_TimerChannel)
{
	M_Timer_Void_TimerStart(Copy_U8_TimerChannel);
    116a:	0e 94 fd 07 	call	0xffa	; 0xffa <M_Timer_Void_TimerStart>
}
    116e:	08 95       	ret

00001170 <M_Timer_Void_PWMStop>:
void M_Timer_Void_PWMStop(u8 Copy_U8_TimerChannel)
{
	M_Timer_Void_TimerStop(Copy_U8_TimerChannel);
    1170:	0e 94 1a 08 	call	0x1034	; 0x1034 <M_Timer_Void_TimerStop>
}
    1174:	08 95       	ret

00001176 <M_Timer_Void_SetCallBack>:

void M_Timer_Void_SetCallBack(u8 Copy_U8_TimerChannel,void(*Copy_Ptr)(void))
{
	switch(Copy_U8_TimerChannel)
    1176:	81 30       	cpi	r24, 0x01	; 1
    1178:	51 f0       	breq	.+20     	; 0x118e <M_Timer_Void_SetCallBack+0x18>
    117a:	81 30       	cpi	r24, 0x01	; 1
    117c:	18 f0       	brcs	.+6      	; 0x1184 <M_Timer_Void_SetCallBack+0xe>
    117e:	82 30       	cpi	r24, 0x02	; 2
    1180:	79 f4       	brne	.+30     	; 0x11a0 <M_Timer_Void_SetCallBack+0x2a>
    1182:	0a c0       	rjmp	.+20     	; 0x1198 <M_Timer_Void_SetCallBack+0x22>
	{
	case TIMER0_CHANNEL:
		Timer0_CallBack = Copy_Ptr;
    1184:	70 93 8a 01 	sts	0x018A, r23
    1188:	60 93 89 01 	sts	0x0189, r22
    118c:	08 95       	ret
		break;
	case TIMER1_CHANNEL:
		Timer1_CallBack = Copy_Ptr;
    118e:	70 93 88 01 	sts	0x0188, r23
    1192:	60 93 87 01 	sts	0x0187, r22
    1196:	08 95       	ret
		break;
	case TIMER2_CHANNEL:
		Timer2_CallBack = Copy_Ptr;
    1198:	70 93 86 01 	sts	0x0186, r23
    119c:	60 93 85 01 	sts	0x0185, r22
    11a0:	08 95       	ret

000011a2 <__vector_11>:
		break;
	}
}
#if TIMER0_MODE   ==   NORMAL_MODE
ISR(TIMER0_OVF_vect)
{
    11a2:	1f 92       	push	r1
    11a4:	0f 92       	push	r0
    11a6:	0f b6       	in	r0, 0x3f	; 63
    11a8:	0f 92       	push	r0
    11aa:	11 24       	eor	r1, r1
    11ac:	2f 93       	push	r18
    11ae:	3f 93       	push	r19
    11b0:	4f 93       	push	r20
    11b2:	5f 93       	push	r21
    11b4:	6f 93       	push	r22
    11b6:	7f 93       	push	r23
    11b8:	8f 93       	push	r24
    11ba:	9f 93       	push	r25
    11bc:	af 93       	push	r26
    11be:	bf 93       	push	r27
    11c0:	ef 93       	push	r30
    11c2:	ff 93       	push	r31
	static u32 Local_U32_Counter = 0;
	Local_U32_Counter++;
    11c4:	80 91 81 01 	lds	r24, 0x0181
    11c8:	90 91 82 01 	lds	r25, 0x0182
    11cc:	a0 91 83 01 	lds	r26, 0x0183
    11d0:	b0 91 84 01 	lds	r27, 0x0184
    11d4:	01 96       	adiw	r24, 0x01	; 1
    11d6:	a1 1d       	adc	r26, r1
    11d8:	b1 1d       	adc	r27, r1
    11da:	80 93 81 01 	sts	0x0181, r24
    11de:	90 93 82 01 	sts	0x0182, r25
    11e2:	a0 93 83 01 	sts	0x0183, r26
    11e6:	b0 93 84 01 	sts	0x0184, r27
	if(Local_U32_Counter == Timer_U32_NumOfOverFlows)
    11ea:	20 91 78 01 	lds	r18, 0x0178
    11ee:	30 91 79 01 	lds	r19, 0x0179
    11f2:	40 91 7a 01 	lds	r20, 0x017A
    11f6:	50 91 7b 01 	lds	r21, 0x017B
    11fa:	82 17       	cp	r24, r18
    11fc:	93 07       	cpc	r25, r19
    11fe:	a4 07       	cpc	r26, r20
    1200:	b5 07       	cpc	r27, r21
    1202:	89 f4       	brne	.+34     	; 0x1226 <__vector_11+0x84>
	{
		Timer0_CallBack();
    1204:	e0 91 89 01 	lds	r30, 0x0189
    1208:	f0 91 8a 01 	lds	r31, 0x018A
    120c:	09 95       	icall
		TCNT0_REG = 256 - Timer_U8_RemTicks;
    120e:	80 91 7c 01 	lds	r24, 0x017C
    1212:	81 95       	neg	r24
    1214:	82 bf       	out	0x32, r24	; 50
		Local_U32_Counter = 0;
    1216:	10 92 81 01 	sts	0x0181, r1
    121a:	10 92 82 01 	sts	0x0182, r1
    121e:	10 92 83 01 	sts	0x0183, r1
    1222:	10 92 84 01 	sts	0x0184, r1
	}
}
    1226:	ff 91       	pop	r31
    1228:	ef 91       	pop	r30
    122a:	bf 91       	pop	r27
    122c:	af 91       	pop	r26
    122e:	9f 91       	pop	r25
    1230:	8f 91       	pop	r24
    1232:	7f 91       	pop	r23
    1234:	6f 91       	pop	r22
    1236:	5f 91       	pop	r21
    1238:	4f 91       	pop	r20
    123a:	3f 91       	pop	r19
    123c:	2f 91       	pop	r18
    123e:	0f 90       	pop	r0
    1240:	0f be       	out	0x3f, r0	; 63
    1242:	0f 90       	pop	r0
    1244:	1f 90       	pop	r1
    1246:	18 95       	reti

00001248 <M_Timer_Void_PWMInit>:



void M_Timer_Void_PWMInit(u8 Copy_U8_TimerChannel)
{
	switch(Copy_U8_TimerChannel)
    1248:	88 23       	and	r24, r24
    124a:	19 f0       	breq	.+6      	; 0x1252 <M_Timer_Void_PWMInit+0xa>
    124c:	81 30       	cpi	r24, 0x01	; 1
    124e:	71 f5       	brne	.+92     	; 0x12ac <M_Timer_Void_PWMInit+0x64>
    1250:	13 c0       	rjmp	.+38     	; 0x1278 <M_Timer_Void_PWMInit+0x30>
	{
	case TIMER0_CHANNEL:
		M_DIO_Void_SetPinDirection(PB3_PIN,OUTPUT);
    1252:	87 e1       	ldi	r24, 0x17	; 23
    1254:	61 e0       	ldi	r22, 0x01	; 1
    1256:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
#if   PWM0_MODE   ==   FAST_PWM
		SET_BIT(TCCR0_REG,WGM00_BIT);
    125a:	e3 e5       	ldi	r30, 0x53	; 83
    125c:	f0 e0       	ldi	r31, 0x00	; 0
    125e:	80 81       	ld	r24, Z
    1260:	80 64       	ori	r24, 0x40	; 64
    1262:	80 83       	st	Z, r24
		SET_BIT(TCCR0_REG,WGM01_BIT);
    1264:	80 81       	ld	r24, Z
    1266:	88 60       	ori	r24, 0x08	; 8
    1268:	80 83       	st	Z, r24
#elif PWM0_MODE   ==   PHASE_CORRECT_PWM
		SET_BIT(TCCR0_REG,WGM00_BIT);
		CLR_BIT(TCCR0_REG,WGM01_BIT);
#endif
#if   PWM0_MODE2   ==   NON_INVERTED
		CLR_BIT(TCCR0_REG,COM00_BIT);
    126a:	80 81       	ld	r24, Z
    126c:	8f 7e       	andi	r24, 0xEF	; 239
    126e:	80 83       	st	Z, r24
		SET_BIT(TCCR0_REG,COM01_BIT);
    1270:	80 81       	ld	r24, Z
    1272:	80 62       	ori	r24, 0x20	; 32
    1274:	80 83       	st	Z, r24
    1276:	08 95       	ret
		SET_BIT(TCCR0_REG,COM00_BIT);
		SET_BIT(TCCR0_REG,COM01_BIT);
#endif
		break;
	case TIMER1_CHANNEL:
		M_DIO_Void_SetPinDirection(PD5_PIN,OUTPUT);
    1278:	8d e2       	ldi	r24, 0x2D	; 45
    127a:	61 e0       	ldi	r22, 0x01	; 1
    127c:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
		/* TO SELECT MODE NUMBER 14 AT TABLE (47) */
		CLR_BIT(TCCR1A_REG,WGM10_BIT);
    1280:	af e4       	ldi	r26, 0x4F	; 79
    1282:	b0 e0       	ldi	r27, 0x00	; 0
    1284:	8c 91       	ld	r24, X
    1286:	8e 7f       	andi	r24, 0xFE	; 254
    1288:	8c 93       	st	X, r24
		SET_BIT(TCCR1A_REG,WGM11_BIT);
    128a:	8c 91       	ld	r24, X
    128c:	82 60       	ori	r24, 0x02	; 2
    128e:	8c 93       	st	X, r24
		SET_BIT(TCCR1B_REG,WGM12_BIT);
    1290:	ee e4       	ldi	r30, 0x4E	; 78
    1292:	f0 e0       	ldi	r31, 0x00	; 0
    1294:	80 81       	ld	r24, Z
    1296:	88 60       	ori	r24, 0x08	; 8
    1298:	80 83       	st	Z, r24
		SET_BIT(TCCR1B_REG,WGM13_BIT);
    129a:	80 81       	ld	r24, Z
    129c:	80 61       	ori	r24, 0x10	; 16
    129e:	80 83       	st	Z, r24
		/* TO SELECT NON INVERTED MODE */
		CLR_BIT(TCCR1A_REG,COM1A0_BIT);
    12a0:	8c 91       	ld	r24, X
    12a2:	8f 7b       	andi	r24, 0xBF	; 191
    12a4:	8c 93       	st	X, r24
		SET_BIT(TCCR1A_REG,COM1A1_BIT);
    12a6:	8c 91       	ld	r24, X
    12a8:	80 68       	ori	r24, 0x80	; 128
    12aa:	8c 93       	st	X, r24
    12ac:	08 95       	ret

000012ae <M_SPI_U8_SPITransive>:
	SET_BIT(SPCR_REG,SPE_BIT);
}
#include "LED_Interface.h"
u8   M_SPI_U8_SPITransive(u8 Copy_U8_DataSend)
{
	SPDR_REG = Copy_U8_DataSend;
    12ae:	8f b9       	out	0x0f, r24	; 15
    12b0:	20 e0       	ldi	r18, 0x00	; 0
    12b2:	30 e0       	ldi	r19, 0x00	; 0
    12b4:	40 e0       	ldi	r20, 0x00	; 0
    12b6:	50 e0       	ldi	r21, 0x00	; 0
	u32 Local_U32_Counter = 0;
	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
		if(GET_BIT(SPSR_REG,SPIF_BIT) == SPI_FINISHED_TRANSIVE)
    12b8:	ee e2       	ldi	r30, 0x2E	; 46
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	80 81       	ld	r24, Z
    12be:	88 23       	and	r24, r24
    12c0:	64 f0       	brlt	.+24     	; 0x12da <M_SPI_U8_SPITransive+0x2c>
{
	SPDR_REG = Copy_U8_DataSend;
	u32 Local_U32_Counter = 0;
	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
    12c2:	2f 5f       	subi	r18, 0xFF	; 255
    12c4:	3f 4f       	sbci	r19, 0xFF	; 255
    12c6:	4f 4f       	sbci	r20, 0xFF	; 255
    12c8:	5f 4f       	sbci	r21, 0xFF	; 255
#include "LED_Interface.h"
u8   M_SPI_U8_SPITransive(u8 Copy_U8_DataSend)
{
	SPDR_REG = Copy_U8_DataSend;
	u32 Local_U32_Counter = 0;
	while(Local_U32_Counter < POLLING_TIME)
    12ca:	20 38       	cpi	r18, 0x80	; 128
    12cc:	84 e8       	ldi	r24, 0x84	; 132
    12ce:	38 07       	cpc	r19, r24
    12d0:	8e e1       	ldi	r24, 0x1E	; 30
    12d2:	48 07       	cpc	r20, r24
    12d4:	80 e0       	ldi	r24, 0x00	; 0
    12d6:	58 07       	cpc	r21, r24
    12d8:	89 f7       	brne	.-30     	; 0x12bc <M_SPI_U8_SPITransive+0xe>
		{
			//H_LED_Void_LedSetOn(LED0);
			break;
		}
	}
	return SPDR_REG;
    12da:	8f b1       	in	r24, 0x0f	; 15
}
    12dc:	08 95       	ret

000012de <M_SPI_Void_SPIInit>:
#include "SPI_Config.h"
#include "SPI_Interface.h"
#include "SPI_Private.h"

void M_SPI_Void_SPIInit(void)
{
    12de:	0f 93       	push	r16
    12e0:	1f 93       	push	r17
	M_DIO_Void_SetPinDirection(PB5_PIN,OUTPUT);
	M_DIO_Void_SetPinDirection(PB6_PIN,INPUT);
	M_DIO_Void_SetPinDirection(PB4_PIN,OUTPUT);
	M_DIO_Void_SetPinDirection(PB7_PIN,OUTPUT);
#elif SPI_MODE   ==   SPI_SLAVE_MODE
	CLR_BIT(SPCR_REG,MSTR_BIT);
    12e2:	0d e2       	ldi	r16, 0x2D	; 45
    12e4:	10 e0       	ldi	r17, 0x00	; 0
    12e6:	f8 01       	movw	r30, r16
    12e8:	80 81       	ld	r24, Z
    12ea:	8f 7e       	andi	r24, 0xEF	; 239
    12ec:	80 83       	st	Z, r24
	M_DIO_Void_SetPinDirection(PB5_PIN,INPUT);
    12ee:	89 e1       	ldi	r24, 0x19	; 25
    12f0:	60 e0       	ldi	r22, 0x00	; 0
    12f2:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(PB6_PIN,OUTPUT);
    12f6:	8a e1       	ldi	r24, 0x1A	; 26
    12f8:	61 e0       	ldi	r22, 0x01	; 1
    12fa:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(PB4_PIN,INPUT);
    12fe:	88 e1       	ldi	r24, 0x18	; 24
    1300:	60 e0       	ldi	r22, 0x00	; 0
    1302:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(PB7_PIN,INPUT);
    1306:	8b e1       	ldi	r24, 0x1B	; 27
    1308:	60 e0       	ldi	r22, 0x00	; 0
    130a:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
#endif
	/* TO SELECT SENDING FROM LSB */
	SET_BIT(SPCR_REG,DORD_BIT);
    130e:	f8 01       	movw	r30, r16
    1310:	80 81       	ld	r24, Z
    1312:	80 62       	ori	r24, 0x20	; 32
    1314:	80 83       	st	Z, r24
	/* TO ENABLE SPI CIRCUIT */
	SET_BIT(SPCR_REG,SPE_BIT);
    1316:	80 81       	ld	r24, Z
    1318:	80 64       	ori	r24, 0x40	; 64
    131a:	80 83       	st	Z, r24
}
    131c:	1f 91       	pop	r17
    131e:	0f 91       	pop	r16
    1320:	08 95       	ret

00001322 <M_I2C_Void_I2CInit>:

void M_I2C_Void_I2CInit(void)
{
#if   I2C_MODE   ==   I2C_MASTER_MODE
	/* TO SELECT F_SCL -> 400 KHZ */
	TWBR_REG = 12;
    1322:	8c e0       	ldi	r24, 0x0C	; 12
    1324:	80 b9       	out	0x00, r24	; 0
#elif I2C_MODE   ==   I2C_SLAVE_MODE
	TWAR_REG = (SLAVE_ADDRESS << 1 ) | GENERAL_CALL_RESPONSE ;
#endif
	/* TO ENABLE I2C CIRCUIT */
	SET_BIT(TWCR_REG,TWEN_BIT);
    1326:	e6 e5       	ldi	r30, 0x56	; 86
    1328:	f0 e0       	ldi	r31, 0x00	; 0
    132a:	80 81       	ld	r24, Z
    132c:	84 60       	ori	r24, 0x04	; 4
    132e:	80 83       	st	Z, r24
}
    1330:	08 95       	ret

00001332 <M_I2C_Void_I2CStartCondition>:
void M_I2C_Void_I2CStartCondition(void)
{
	SET_BIT(TWCR_REG,TWSTA_BIT);  /* TO MAKE A START CONDITION */
    1332:	e6 e5       	ldi	r30, 0x56	; 86
    1334:	f0 e0       	ldi	r31, 0x00	; 0
    1336:	80 81       	ld	r24, Z
    1338:	80 62       	ori	r24, 0x20	; 32
    133a:	80 83       	st	Z, r24
	SET_BIT(TWCR_REG,TWINT_BIT);  /* TO CLEAR THE FLAG */
    133c:	80 81       	ld	r24, Z
    133e:	80 68       	ori	r24, 0x80	; 128
    1340:	80 83       	st	Z, r24
	while(GET_BIT(TWCR_REG,TWINT_BIT) == I2C_STILL_PROCESSING);
    1342:	80 81       	ld	r24, Z
    1344:	88 23       	and	r24, r24
    1346:	ec f7       	brge	.-6      	; 0x1342 <M_I2C_Void_I2CStartCondition+0x10>
	while((TWSR_REG & 0xF8) != START_CONDITION_HAS_BEEN_TRANSMITTED);
    1348:	e1 e2       	ldi	r30, 0x21	; 33
    134a:	f0 e0       	ldi	r31, 0x00	; 0
    134c:	80 81       	ld	r24, Z
    134e:	88 7f       	andi	r24, 0xF8	; 248
    1350:	88 30       	cpi	r24, 0x08	; 8
    1352:	e1 f7       	brne	.-8      	; 0x134c <M_I2C_Void_I2CStartCondition+0x1a>
}
    1354:	08 95       	ret

00001356 <M_I2C_Void_I2CStopCondition>:
void M_I2C_Void_I2CStopCondition(void)
{
	SET_BIT(TWCR_REG,TWSTO_BIT);  /* TO MAKE A STOP CONDITION */
    1356:	e6 e5       	ldi	r30, 0x56	; 86
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	80 81       	ld	r24, Z
    135c:	80 61       	ori	r24, 0x10	; 16
    135e:	80 83       	st	Z, r24
	SET_BIT(TWCR_REG,TWINT_BIT);  /* TO CLEAR THE FLAG */
    1360:	80 81       	ld	r24, Z
    1362:	80 68       	ori	r24, 0x80	; 128
    1364:	80 83       	st	Z, r24
}
    1366:	08 95       	ret

00001368 <M_I2C_Void_I2CRepeatedStart>:
void M_I2C_Void_I2CRepeatedStart(void)
{
	SET_BIT(TWCR_REG,TWSTA_BIT);  /* TO CLEAR STA BIT ACCORDING TO TABLE */
    1368:	e6 e5       	ldi	r30, 0x56	; 86
    136a:	f0 e0       	ldi	r31, 0x00	; 0
    136c:	80 81       	ld	r24, Z
    136e:	80 62       	ori	r24, 0x20	; 32
    1370:	80 83       	st	Z, r24
	SET_BIT(TWCR_REG,TWINT_BIT);  /* TO CLEAR THE FLAG */
    1372:	80 81       	ld	r24, Z
    1374:	80 68       	ori	r24, 0x80	; 128
    1376:	80 83       	st	Z, r24
	while(GET_BIT(TWCR_REG,TWINT_BIT) == I2C_STILL_PROCESSING);
    1378:	80 81       	ld	r24, Z
    137a:	88 23       	and	r24, r24
    137c:	ec f7       	brge	.-6      	; 0x1378 <M_I2C_Void_I2CRepeatedStart+0x10>
	while((TWSR_REG & 0xF8) != REPEATED_START_CONDITION_HAS_BEEN_TRANSMITTED);
    137e:	e1 e2       	ldi	r30, 0x21	; 33
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	88 7f       	andi	r24, 0xF8	; 248
    1386:	80 31       	cpi	r24, 0x10	; 16
    1388:	e1 f7       	brne	.-8      	; 0x1382 <M_I2C_Void_I2CRepeatedStart+0x1a>
}
    138a:	08 95       	ret

0000138c <M_I2C_Void_I2CSendSlaveAddressWrite>:
void M_I2C_Void_I2CSendSlaveAddressWrite(u8 Copy_U8_Address)
{
	TWDR_REG = Copy_U8_Address << 1;
    138c:	88 0f       	add	r24, r24
    138e:	83 b9       	out	0x03, r24	; 3
	SET_BIT(TWCR_REG,TWINT_BIT);  /* TO CLEAR THE FLAG */
    1390:	e6 e5       	ldi	r30, 0x56	; 86
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	80 81       	ld	r24, Z
    1396:	80 68       	ori	r24, 0x80	; 128
    1398:	80 83       	st	Z, r24
	while(GET_BIT(TWCR_REG,TWINT_BIT) == I2C_STILL_PROCESSING);
    139a:	80 81       	ld	r24, Z
    139c:	88 23       	and	r24, r24
    139e:	ec f7       	brge	.-6      	; 0x139a <M_I2C_Void_I2CSendSlaveAddressWrite+0xe>
	while((TWSR_REG & 0xF8) != SLAVE_ADDRESS_W_TRANSMITTED_ACK_REC);
    13a0:	e1 e2       	ldi	r30, 0x21	; 33
    13a2:	f0 e0       	ldi	r31, 0x00	; 0
    13a4:	80 81       	ld	r24, Z
    13a6:	88 7f       	andi	r24, 0xF8	; 248
    13a8:	88 31       	cpi	r24, 0x18	; 24
    13aa:	e1 f7       	brne	.-8      	; 0x13a4 <M_I2C_Void_I2CSendSlaveAddressWrite+0x18>
}
    13ac:	08 95       	ret

000013ae <M_I2C_Void_I2CSendSlaveAddressRead>:
void M_I2C_Void_I2CSendSlaveAddressRead(u8 Copy_U8_Address)
{
	TWDR_REG = (Copy_U8_Address << 1) | 1;
    13ae:	88 0f       	add	r24, r24
    13b0:	81 60       	ori	r24, 0x01	; 1
    13b2:	83 b9       	out	0x03, r24	; 3
	CLR_BIT(TWCR_REG,TWSTA_BIT);  /* TO CLEAR STA BIT ACCORDING TO TABLE */
    13b4:	e6 e5       	ldi	r30, 0x56	; 86
    13b6:	f0 e0       	ldi	r31, 0x00	; 0
    13b8:	80 81       	ld	r24, Z
    13ba:	8f 7d       	andi	r24, 0xDF	; 223
    13bc:	80 83       	st	Z, r24
	SET_BIT(TWCR_REG,TWINT_BIT);  /* TO CLEAR THE FLAG */
    13be:	80 81       	ld	r24, Z
    13c0:	80 68       	ori	r24, 0x80	; 128
    13c2:	80 83       	st	Z, r24
	while(GET_BIT(TWCR_REG,TWINT_BIT) == I2C_STILL_PROCESSING);
    13c4:	80 81       	ld	r24, Z
    13c6:	88 23       	and	r24, r24
    13c8:	ec f7       	brge	.-6      	; 0x13c4 <M_I2C_Void_I2CSendSlaveAddressRead+0x16>
	while((TWSR_REG & 0xF8) != SLAVE_ADDRESS_R_TRANSMITTED_ACK_REC);
    13ca:	e1 e2       	ldi	r30, 0x21	; 33
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	80 81       	ld	r24, Z
    13d0:	88 7f       	andi	r24, 0xF8	; 248
    13d2:	80 34       	cpi	r24, 0x40	; 64
    13d4:	e1 f7       	brne	.-8      	; 0x13ce <M_I2C_Void_I2CSendSlaveAddressRead+0x20>
}
    13d6:	08 95       	ret

000013d8 <M_I2C_Void_I2CSendByte>:
void M_I2C_Void_I2CSendByte(u8 Copy_U8_Data)
{
	TWDR_REG = Copy_U8_Data;
    13d8:	83 b9       	out	0x03, r24	; 3
	CLR_BIT(TWCR_REG,TWSTA_BIT);  /* TO CLEAR STA BIT ACCORDING TO TABLE */
    13da:	e6 e5       	ldi	r30, 0x56	; 86
    13dc:	f0 e0       	ldi	r31, 0x00	; 0
    13de:	80 81       	ld	r24, Z
    13e0:	8f 7d       	andi	r24, 0xDF	; 223
    13e2:	80 83       	st	Z, r24
	SET_BIT(TWCR_REG,TWINT_BIT);  /* TO CLEAR THE FLAG */
    13e4:	80 81       	ld	r24, Z
    13e6:	80 68       	ori	r24, 0x80	; 128
    13e8:	80 83       	st	Z, r24
	while(GET_BIT(TWCR_REG,TWINT_BIT) == I2C_STILL_PROCESSING);
    13ea:	80 81       	ld	r24, Z
    13ec:	88 23       	and	r24, r24
    13ee:	ec f7       	brge	.-6      	; 0x13ea <M_I2C_Void_I2CSendByte+0x12>
	while((TWSR_REG & 0xF8) != BYTE_TRANSMITTED_ACK_REC);
    13f0:	e1 e2       	ldi	r30, 0x21	; 33
    13f2:	f0 e0       	ldi	r31, 0x00	; 0
    13f4:	80 81       	ld	r24, Z
    13f6:	88 7f       	andi	r24, 0xF8	; 248
    13f8:	88 32       	cpi	r24, 0x28	; 40
    13fa:	e1 f7       	brne	.-8      	; 0x13f4 <M_I2C_Void_I2CSendByte+0x1c>
}
    13fc:	08 95       	ret

000013fe <M_I2C_Void_I2CReadByte>:
u8   M_I2C_Void_I2CReadByte(void)
{
	CLR_BIT(TWCR_REG,TWSTA_BIT);  /* TO CLEAR STA BIT ACCORDING TO TABLE */
    13fe:	e6 e5       	ldi	r30, 0x56	; 86
    1400:	f0 e0       	ldi	r31, 0x00	; 0
    1402:	80 81       	ld	r24, Z
    1404:	8f 7d       	andi	r24, 0xDF	; 223
    1406:	80 83       	st	Z, r24
	SET_BIT(TWCR_REG,6);
    1408:	80 81       	ld	r24, Z
    140a:	80 64       	ori	r24, 0x40	; 64
    140c:	80 83       	st	Z, r24
	SET_BIT(TWCR_REG,TWINT_BIT);  /* TO CLEAR THE FLAG */
    140e:	80 81       	ld	r24, Z
    1410:	80 68       	ori	r24, 0x80	; 128
    1412:	80 83       	st	Z, r24
	while(GET_BIT(TWCR_REG,TWINT_BIT) == I2C_STILL_PROCESSING);
    1414:	80 81       	ld	r24, Z
    1416:	88 23       	and	r24, r24
    1418:	ec f7       	brge	.-6      	; 0x1414 <M_I2C_Void_I2CReadByte+0x16>
	while((TWSR_REG & 0xF8) != BYTE_REC_ACK_TRANSMITTED);
    141a:	e1 e2       	ldi	r30, 0x21	; 33
    141c:	f0 e0       	ldi	r31, 0x00	; 0
    141e:	80 81       	ld	r24, Z
    1420:	88 7f       	andi	r24, 0xF8	; 248
    1422:	80 35       	cpi	r24, 0x50	; 80
    1424:	e1 f7       	brne	.-8      	; 0x141e <M_I2C_Void_I2CReadByte+0x20>
	return TWDR_REG;
    1426:	83 b1       	in	r24, 0x03	; 3
}
    1428:	08 95       	ret

0000142a <M_GIE_Void_GlobalInterruptEnable>:
#include "GIE_Interface.h"
#include "GIE_Private.h"

void M_GIE_Void_GlobalInterruptEnable(void)
{
	SET_BIT(SREG_REG,I_BIT);
    142a:	ef e5       	ldi	r30, 0x5F	; 95
    142c:	f0 e0       	ldi	r31, 0x00	; 0
    142e:	80 81       	ld	r24, Z
    1430:	80 68       	ori	r24, 0x80	; 128
    1432:	80 83       	st	Z, r24
}
    1434:	08 95       	ret

00001436 <M_GIE_Void_GlobalInterruptDisable>:
void M_GIE_Void_GlobalInterruptDisable(void)
{
	CLR_BIT(SREG_REG,I_BIT);
    1436:	ef e5       	ldi	r30, 0x5F	; 95
    1438:	f0 e0       	ldi	r31, 0x00	; 0
    143a:	80 81       	ld	r24, Z
    143c:	8f 77       	andi	r24, 0x7F	; 127
    143e:	80 83       	st	Z, r24
}
    1440:	08 95       	ret

00001442 <M_EXT_INT_Void_ExtIntInit>:

void (*EXT_INT_CallBack) (void);

void M_EXT_INT_Void_ExtIntInit(u8 Copy_U8_Num)
{
	switch(Copy_U8_Num)
    1442:	81 30       	cpi	r24, 0x01	; 1
    1444:	99 f0       	breq	.+38     	; 0x146c <M_EXT_INT_Void_ExtIntInit+0x2a>
    1446:	81 30       	cpi	r24, 0x01	; 1
    1448:	18 f0       	brcs	.+6      	; 0x1450 <M_EXT_INT_Void_ExtIntInit+0xe>
    144a:	82 30       	cpi	r24, 0x02	; 2
    144c:	39 f5       	brne	.+78     	; 0x149c <M_EXT_INT_Void_ExtIntInit+0x5a>
    144e:	1c c0       	rjmp	.+56     	; 0x1488 <M_EXT_INT_Void_ExtIntInit+0x46>
	{
	case EXT_INT_0:
#if   SENSE_CONTROL0   ==   RISING_EDGE
		SET_BIT(MCUCR_REG,ISC00_BIT);
    1450:	e5 e5       	ldi	r30, 0x55	; 85
    1452:	f0 e0       	ldi	r31, 0x00	; 0
    1454:	80 81       	ld	r24, Z
    1456:	81 60       	ori	r24, 0x01	; 1
    1458:	80 83       	st	Z, r24
		SET_BIT(MCUCR_REG,ISC01_BIT);
    145a:	80 81       	ld	r24, Z
    145c:	82 60       	ori	r24, 0x02	; 2
    145e:	80 83       	st	Z, r24
#elif SENSE_CONTROL0   ==   ANY_LOGICAL_CHANGE
		SET_BIT(MCUCR_REG,ISC00_BIT);
		CLR_BIT(MCUCR_REG,ISC01_BIT);
#endif
		// to enable local int
		SET_BIT(GICR_REG,INT0_BIT);
    1460:	eb e5       	ldi	r30, 0x5B	; 91
    1462:	f0 e0       	ldi	r31, 0x00	; 0
    1464:	80 81       	ld	r24, Z
    1466:	80 64       	ori	r24, 0x40	; 64
    1468:	80 83       	st	Z, r24
    146a:	08 95       	ret
	case EXT_INT_1:
#if   SENSE_CONTROL1   ==   RISING_EDGE
		SET_BIT(MCUCR_REG,ISC10_BIT);
		SET_BIT(MCUCR_REG,ISC11_BIT);
#elif SENSE_CONTROL1   ==   FALLING_EDGE
		CLR_BIT(MCUCR_REG,ISC10_BIT);
    146c:	e5 e5       	ldi	r30, 0x55	; 85
    146e:	f0 e0       	ldi	r31, 0x00	; 0
    1470:	80 81       	ld	r24, Z
    1472:	8b 7f       	andi	r24, 0xFB	; 251
    1474:	80 83       	st	Z, r24
		SET_BIT(MCUCR_REG,ISC11_BIT);
    1476:	80 81       	ld	r24, Z
    1478:	88 60       	ori	r24, 0x08	; 8
    147a:	80 83       	st	Z, r24
#elif SENSE_CONTROL1   ==   ANY_LOGICAL_CHANGE
		SET_BIT(MCUCR_REG,ISC10_BIT);
		CLR_BIT(MCUCR_REG,ISC11_BIT);
#endif
		// to enable local int
		SET_BIT(GICR_REG,INT1_BIT);
    147c:	eb e5       	ldi	r30, 0x5B	; 91
    147e:	f0 e0       	ldi	r31, 0x00	; 0
    1480:	80 81       	ld	r24, Z
    1482:	80 68       	ori	r24, 0x80	; 128
    1484:	80 83       	st	Z, r24
    1486:	08 95       	ret
		break;
	case EXT_INT_2:
#if   SENSE_CONTROL2   ==   RISING_EDGE
		SET_BIT(MCUCSR_REG,ISC2_BIT);
    1488:	e4 e5       	ldi	r30, 0x54	; 84
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	80 81       	ld	r24, Z
    148e:	80 64       	ori	r24, 0x40	; 64
    1490:	80 83       	st	Z, r24
#elif SENSE_CONTROL2   ==   FALLING_EDGE
		CLR_BIT(MCUCSR_REG,ISC2_BIT);
#endif
		// to enable local int
		SET_BIT(GICR_REG,INT2_BIT);
    1492:	eb e5       	ldi	r30, 0x5B	; 91
    1494:	f0 e0       	ldi	r31, 0x00	; 0
    1496:	80 81       	ld	r24, Z
    1498:	80 62       	ori	r24, 0x20	; 32
    149a:	80 83       	st	Z, r24
    149c:	08 95       	ret

0000149e <M_EXT_INT_Void_SetCallBack>:
	}
}

void M_EXT_INT_Void_SetCallBack(void(*Copy_Ptr)(void))
{
	EXT_INT_CallBack = Copy_Ptr;
    149e:	90 93 8c 01 	sts	0x018C, r25
    14a2:	80 93 8b 01 	sts	0x018B, r24
}
    14a6:	08 95       	ret

000014a8 <__vector_1>:

ISR(INT0_vect)
{
    14a8:	1f 92       	push	r1
    14aa:	0f 92       	push	r0
    14ac:	0f b6       	in	r0, 0x3f	; 63
    14ae:	0f 92       	push	r0
    14b0:	11 24       	eor	r1, r1
    14b2:	2f 93       	push	r18
    14b4:	3f 93       	push	r19
    14b6:	4f 93       	push	r20
    14b8:	5f 93       	push	r21
    14ba:	6f 93       	push	r22
    14bc:	7f 93       	push	r23
    14be:	8f 93       	push	r24
    14c0:	9f 93       	push	r25
    14c2:	af 93       	push	r26
    14c4:	bf 93       	push	r27
    14c6:	ef 93       	push	r30
    14c8:	ff 93       	push	r31
	EXT_INT_CallBack();
    14ca:	e0 91 8b 01 	lds	r30, 0x018B
    14ce:	f0 91 8c 01 	lds	r31, 0x018C
    14d2:	09 95       	icall
}
    14d4:	ff 91       	pop	r31
    14d6:	ef 91       	pop	r30
    14d8:	bf 91       	pop	r27
    14da:	af 91       	pop	r26
    14dc:	9f 91       	pop	r25
    14de:	8f 91       	pop	r24
    14e0:	7f 91       	pop	r23
    14e2:	6f 91       	pop	r22
    14e4:	5f 91       	pop	r21
    14e6:	4f 91       	pop	r20
    14e8:	3f 91       	pop	r19
    14ea:	2f 91       	pop	r18
    14ec:	0f 90       	pop	r0
    14ee:	0f be       	out	0x3f, r0	; 63
    14f0:	0f 90       	pop	r0
    14f2:	1f 90       	pop	r1
    14f4:	18 95       	reti

000014f6 <__vector_2>:
ISR(INT1_vect)
{
    14f6:	1f 92       	push	r1
    14f8:	0f 92       	push	r0
    14fa:	0f b6       	in	r0, 0x3f	; 63
    14fc:	0f 92       	push	r0
    14fe:	11 24       	eor	r1, r1

}
    1500:	0f 90       	pop	r0
    1502:	0f be       	out	0x3f, r0	; 63
    1504:	0f 90       	pop	r0
    1506:	1f 90       	pop	r1
    1508:	18 95       	reti

0000150a <__vector_3>:
ISR(INT2_vect)
{
    150a:	1f 92       	push	r1
    150c:	0f 92       	push	r0
    150e:	0f b6       	in	r0, 0x3f	; 63
    1510:	0f 92       	push	r0
    1512:	11 24       	eor	r1, r1

}
    1514:	0f 90       	pop	r0
    1516:	0f be       	out	0x3f, r0	; 63
    1518:	0f 90       	pop	r0
    151a:	1f 90       	pop	r1
    151c:	18 95       	reti

0000151e <M_DIO_Void_SetPinDirection>:
#include "DIO_Private.h"
#include "DIO_Interface.h"


void M_DIO_Void_SetPinDirection(u8 Copy_U8_Num ,u8 Copy_U8_State)
{
    151e:	28 2f       	mov	r18, r24
    1520:	36 2f       	mov	r19, r22
	u8 Local_U8_Pin  = Copy_U8_Num % 10;
    1522:	6a e0       	ldi	r22, 0x0A	; 10
    1524:	0e 94 97 13 	call	0x272e	; 0x272e <__udivmodqi4>
    1528:	49 2f       	mov	r20, r25
	u8 Local_U8_Port = Copy_U8_Num / 10;
    152a:	82 2f       	mov	r24, r18
    152c:	0e 94 97 13 	call	0x272e	; 0x272e <__udivmodqi4>
			switch(Copy_U8_State)
    1530:	33 23       	and	r19, r19
    1532:	21 f0       	breq	.+8      	; 0x153c <M_DIO_Void_SetPinDirection+0x1e>
    1534:	31 30       	cpi	r19, 0x01	; 1
    1536:	09 f0       	breq	.+2      	; 0x153a <M_DIO_Void_SetPinDirection+0x1c>
    1538:	86 c0       	rjmp	.+268    	; 0x1646 <M_DIO_Void_SetPinDirection+0x128>
    153a:	46 c0       	rjmp	.+140    	; 0x15c8 <M_DIO_Void_SetPinDirection+0xaa>
			{
			case INPUT :
				switch(Local_U8_Port)
    153c:	82 30       	cpi	r24, 0x02	; 2
    153e:	d1 f0       	breq	.+52     	; 0x1574 <M_DIO_Void_SetPinDirection+0x56>
    1540:	83 30       	cpi	r24, 0x03	; 3
    1542:	20 f4       	brcc	.+8      	; 0x154c <M_DIO_Void_SetPinDirection+0x2e>
    1544:	81 30       	cpi	r24, 0x01	; 1
    1546:	09 f0       	breq	.+2      	; 0x154a <M_DIO_Void_SetPinDirection+0x2c>
    1548:	7e c0       	rjmp	.+252    	; 0x1646 <M_DIO_Void_SetPinDirection+0x128>
    154a:	06 c0       	rjmp	.+12     	; 0x1558 <M_DIO_Void_SetPinDirection+0x3a>
    154c:	83 30       	cpi	r24, 0x03	; 3
    154e:	01 f1       	breq	.+64     	; 0x1590 <M_DIO_Void_SetPinDirection+0x72>
    1550:	84 30       	cpi	r24, 0x04	; 4
    1552:	09 f0       	breq	.+2      	; 0x1556 <M_DIO_Void_SetPinDirection+0x38>
    1554:	78 c0       	rjmp	.+240    	; 0x1646 <M_DIO_Void_SetPinDirection+0x128>
    1556:	2a c0       	rjmp	.+84     	; 0x15ac <M_DIO_Void_SetPinDirection+0x8e>
				{
				case 1: CLR_BIT(DDRA_REG,Local_U8_Pin); break;
    1558:	ea e3       	ldi	r30, 0x3A	; 58
    155a:	f0 e0       	ldi	r31, 0x00	; 0
    155c:	20 81       	ld	r18, Z
    155e:	81 e0       	ldi	r24, 0x01	; 1
    1560:	90 e0       	ldi	r25, 0x00	; 0
    1562:	02 c0       	rjmp	.+4      	; 0x1568 <M_DIO_Void_SetPinDirection+0x4a>
    1564:	88 0f       	add	r24, r24
    1566:	99 1f       	adc	r25, r25
    1568:	4a 95       	dec	r20
    156a:	e2 f7       	brpl	.-8      	; 0x1564 <M_DIO_Void_SetPinDirection+0x46>
    156c:	80 95       	com	r24
    156e:	82 23       	and	r24, r18
    1570:	80 83       	st	Z, r24
    1572:	08 95       	ret
				case 2: CLR_BIT(DDRB_REG,Local_U8_Pin); break;
    1574:	e7 e3       	ldi	r30, 0x37	; 55
    1576:	f0 e0       	ldi	r31, 0x00	; 0
    1578:	20 81       	ld	r18, Z
    157a:	81 e0       	ldi	r24, 0x01	; 1
    157c:	90 e0       	ldi	r25, 0x00	; 0
    157e:	02 c0       	rjmp	.+4      	; 0x1584 <M_DIO_Void_SetPinDirection+0x66>
    1580:	88 0f       	add	r24, r24
    1582:	99 1f       	adc	r25, r25
    1584:	4a 95       	dec	r20
    1586:	e2 f7       	brpl	.-8      	; 0x1580 <M_DIO_Void_SetPinDirection+0x62>
    1588:	80 95       	com	r24
    158a:	82 23       	and	r24, r18
    158c:	80 83       	st	Z, r24
    158e:	08 95       	ret
				case 3: CLR_BIT(DDRC_REG,Local_U8_Pin); break;
    1590:	e4 e3       	ldi	r30, 0x34	; 52
    1592:	f0 e0       	ldi	r31, 0x00	; 0
    1594:	20 81       	ld	r18, Z
    1596:	81 e0       	ldi	r24, 0x01	; 1
    1598:	90 e0       	ldi	r25, 0x00	; 0
    159a:	02 c0       	rjmp	.+4      	; 0x15a0 <M_DIO_Void_SetPinDirection+0x82>
    159c:	88 0f       	add	r24, r24
    159e:	99 1f       	adc	r25, r25
    15a0:	4a 95       	dec	r20
    15a2:	e2 f7       	brpl	.-8      	; 0x159c <M_DIO_Void_SetPinDirection+0x7e>
    15a4:	80 95       	com	r24
    15a6:	82 23       	and	r24, r18
    15a8:	80 83       	st	Z, r24
    15aa:	08 95       	ret
				case 4: CLR_BIT(DDRD_REG,Local_U8_Pin); break;
    15ac:	e1 e3       	ldi	r30, 0x31	; 49
    15ae:	f0 e0       	ldi	r31, 0x00	; 0
    15b0:	20 81       	ld	r18, Z
    15b2:	81 e0       	ldi	r24, 0x01	; 1
    15b4:	90 e0       	ldi	r25, 0x00	; 0
    15b6:	02 c0       	rjmp	.+4      	; 0x15bc <M_DIO_Void_SetPinDirection+0x9e>
    15b8:	88 0f       	add	r24, r24
    15ba:	99 1f       	adc	r25, r25
    15bc:	4a 95       	dec	r20
    15be:	e2 f7       	brpl	.-8      	; 0x15b8 <M_DIO_Void_SetPinDirection+0x9a>
    15c0:	80 95       	com	r24
    15c2:	82 23       	and	r24, r18
    15c4:	80 83       	st	Z, r24
    15c6:	08 95       	ret
				default:                                break;
				}
				break;
			case OUTPUT:
				switch(Local_U8_Port)
    15c8:	82 30       	cpi	r24, 0x02	; 2
    15ca:	b9 f0       	breq	.+46     	; 0x15fa <M_DIO_Void_SetPinDirection+0xdc>
    15cc:	83 30       	cpi	r24, 0x03	; 3
    15ce:	18 f4       	brcc	.+6      	; 0x15d6 <M_DIO_Void_SetPinDirection+0xb8>
    15d0:	81 30       	cpi	r24, 0x01	; 1
    15d2:	c9 f5       	brne	.+114    	; 0x1646 <M_DIO_Void_SetPinDirection+0x128>
    15d4:	05 c0       	rjmp	.+10     	; 0x15e0 <M_DIO_Void_SetPinDirection+0xc2>
    15d6:	83 30       	cpi	r24, 0x03	; 3
    15d8:	e9 f0       	breq	.+58     	; 0x1614 <M_DIO_Void_SetPinDirection+0xf6>
    15da:	84 30       	cpi	r24, 0x04	; 4
    15dc:	a1 f5       	brne	.+104    	; 0x1646 <M_DIO_Void_SetPinDirection+0x128>
    15de:	27 c0       	rjmp	.+78     	; 0x162e <M_DIO_Void_SetPinDirection+0x110>
				{
				case 1: SET_BIT(DDRA_REG,Local_U8_Pin); break;
    15e0:	ea e3       	ldi	r30, 0x3A	; 58
    15e2:	f0 e0       	ldi	r31, 0x00	; 0
    15e4:	20 81       	ld	r18, Z
    15e6:	81 e0       	ldi	r24, 0x01	; 1
    15e8:	90 e0       	ldi	r25, 0x00	; 0
    15ea:	02 c0       	rjmp	.+4      	; 0x15f0 <M_DIO_Void_SetPinDirection+0xd2>
    15ec:	88 0f       	add	r24, r24
    15ee:	99 1f       	adc	r25, r25
    15f0:	4a 95       	dec	r20
    15f2:	e2 f7       	brpl	.-8      	; 0x15ec <M_DIO_Void_SetPinDirection+0xce>
    15f4:	28 2b       	or	r18, r24
    15f6:	20 83       	st	Z, r18
    15f8:	08 95       	ret
				case 2: SET_BIT(DDRB_REG,Local_U8_Pin); break;
    15fa:	e7 e3       	ldi	r30, 0x37	; 55
    15fc:	f0 e0       	ldi	r31, 0x00	; 0
    15fe:	20 81       	ld	r18, Z
    1600:	81 e0       	ldi	r24, 0x01	; 1
    1602:	90 e0       	ldi	r25, 0x00	; 0
    1604:	02 c0       	rjmp	.+4      	; 0x160a <M_DIO_Void_SetPinDirection+0xec>
    1606:	88 0f       	add	r24, r24
    1608:	99 1f       	adc	r25, r25
    160a:	4a 95       	dec	r20
    160c:	e2 f7       	brpl	.-8      	; 0x1606 <M_DIO_Void_SetPinDirection+0xe8>
    160e:	28 2b       	or	r18, r24
    1610:	20 83       	st	Z, r18
    1612:	08 95       	ret
				case 3: SET_BIT(DDRC_REG,Local_U8_Pin); break;
    1614:	e4 e3       	ldi	r30, 0x34	; 52
    1616:	f0 e0       	ldi	r31, 0x00	; 0
    1618:	20 81       	ld	r18, Z
    161a:	81 e0       	ldi	r24, 0x01	; 1
    161c:	90 e0       	ldi	r25, 0x00	; 0
    161e:	02 c0       	rjmp	.+4      	; 0x1624 <M_DIO_Void_SetPinDirection+0x106>
    1620:	88 0f       	add	r24, r24
    1622:	99 1f       	adc	r25, r25
    1624:	4a 95       	dec	r20
    1626:	e2 f7       	brpl	.-8      	; 0x1620 <M_DIO_Void_SetPinDirection+0x102>
    1628:	28 2b       	or	r18, r24
    162a:	20 83       	st	Z, r18
    162c:	08 95       	ret
				case 4: SET_BIT(DDRD_REG,Local_U8_Pin); break;
    162e:	e1 e3       	ldi	r30, 0x31	; 49
    1630:	f0 e0       	ldi	r31, 0x00	; 0
    1632:	20 81       	ld	r18, Z
    1634:	81 e0       	ldi	r24, 0x01	; 1
    1636:	90 e0       	ldi	r25, 0x00	; 0
    1638:	02 c0       	rjmp	.+4      	; 0x163e <M_DIO_Void_SetPinDirection+0x120>
    163a:	88 0f       	add	r24, r24
    163c:	99 1f       	adc	r25, r25
    163e:	4a 95       	dec	r20
    1640:	e2 f7       	brpl	.-8      	; 0x163a <M_DIO_Void_SetPinDirection+0x11c>
    1642:	28 2b       	or	r18, r24
    1644:	20 83       	st	Z, r18
    1646:	08 95       	ret

00001648 <M_DIO_Void_SetPinValue>:
				default:                                break;
			}
}

void M_DIO_Void_SetPinValue(u8 Copy_U8_Num ,u8 Copy_U8_State)
{
    1648:	28 2f       	mov	r18, r24
    164a:	36 2f       	mov	r19, r22
	u8 Local_U8_Pin  = Copy_U8_Num % 10;
    164c:	6a e0       	ldi	r22, 0x0A	; 10
    164e:	0e 94 97 13 	call	0x272e	; 0x272e <__udivmodqi4>
    1652:	49 2f       	mov	r20, r25
	u8 Local_U8_Port = Copy_U8_Num / 10;
    1654:	82 2f       	mov	r24, r18
    1656:	0e 94 97 13 	call	0x272e	; 0x272e <__udivmodqi4>
			switch(Copy_U8_State)
    165a:	33 23       	and	r19, r19
    165c:	21 f0       	breq	.+8      	; 0x1666 <M_DIO_Void_SetPinValue+0x1e>
    165e:	31 30       	cpi	r19, 0x01	; 1
    1660:	09 f0       	breq	.+2      	; 0x1664 <M_DIO_Void_SetPinValue+0x1c>
    1662:	86 c0       	rjmp	.+268    	; 0x1770 <M_DIO_Void_SetPinValue+0x128>
    1664:	46 c0       	rjmp	.+140    	; 0x16f2 <M_DIO_Void_SetPinValue+0xaa>
			{
			case LOW :
				switch(Local_U8_Port)
    1666:	82 30       	cpi	r24, 0x02	; 2
    1668:	d1 f0       	breq	.+52     	; 0x169e <M_DIO_Void_SetPinValue+0x56>
    166a:	83 30       	cpi	r24, 0x03	; 3
    166c:	20 f4       	brcc	.+8      	; 0x1676 <M_DIO_Void_SetPinValue+0x2e>
    166e:	81 30       	cpi	r24, 0x01	; 1
    1670:	09 f0       	breq	.+2      	; 0x1674 <M_DIO_Void_SetPinValue+0x2c>
    1672:	7e c0       	rjmp	.+252    	; 0x1770 <M_DIO_Void_SetPinValue+0x128>
    1674:	06 c0       	rjmp	.+12     	; 0x1682 <M_DIO_Void_SetPinValue+0x3a>
    1676:	83 30       	cpi	r24, 0x03	; 3
    1678:	01 f1       	breq	.+64     	; 0x16ba <M_DIO_Void_SetPinValue+0x72>
    167a:	84 30       	cpi	r24, 0x04	; 4
    167c:	09 f0       	breq	.+2      	; 0x1680 <M_DIO_Void_SetPinValue+0x38>
    167e:	78 c0       	rjmp	.+240    	; 0x1770 <M_DIO_Void_SetPinValue+0x128>
    1680:	2a c0       	rjmp	.+84     	; 0x16d6 <M_DIO_Void_SetPinValue+0x8e>
				{
				case 1: CLR_BIT(PORTA_REG,Local_U8_Pin); break;
    1682:	eb e3       	ldi	r30, 0x3B	; 59
    1684:	f0 e0       	ldi	r31, 0x00	; 0
    1686:	20 81       	ld	r18, Z
    1688:	81 e0       	ldi	r24, 0x01	; 1
    168a:	90 e0       	ldi	r25, 0x00	; 0
    168c:	02 c0       	rjmp	.+4      	; 0x1692 <M_DIO_Void_SetPinValue+0x4a>
    168e:	88 0f       	add	r24, r24
    1690:	99 1f       	adc	r25, r25
    1692:	4a 95       	dec	r20
    1694:	e2 f7       	brpl	.-8      	; 0x168e <M_DIO_Void_SetPinValue+0x46>
    1696:	80 95       	com	r24
    1698:	82 23       	and	r24, r18
    169a:	80 83       	st	Z, r24
    169c:	08 95       	ret
				case 2: CLR_BIT(PORTB_REG,Local_U8_Pin); break;
    169e:	e8 e3       	ldi	r30, 0x38	; 56
    16a0:	f0 e0       	ldi	r31, 0x00	; 0
    16a2:	20 81       	ld	r18, Z
    16a4:	81 e0       	ldi	r24, 0x01	; 1
    16a6:	90 e0       	ldi	r25, 0x00	; 0
    16a8:	02 c0       	rjmp	.+4      	; 0x16ae <M_DIO_Void_SetPinValue+0x66>
    16aa:	88 0f       	add	r24, r24
    16ac:	99 1f       	adc	r25, r25
    16ae:	4a 95       	dec	r20
    16b0:	e2 f7       	brpl	.-8      	; 0x16aa <M_DIO_Void_SetPinValue+0x62>
    16b2:	80 95       	com	r24
    16b4:	82 23       	and	r24, r18
    16b6:	80 83       	st	Z, r24
    16b8:	08 95       	ret
				case 3: CLR_BIT(PORTC_REG,Local_U8_Pin); break;
    16ba:	e5 e3       	ldi	r30, 0x35	; 53
    16bc:	f0 e0       	ldi	r31, 0x00	; 0
    16be:	20 81       	ld	r18, Z
    16c0:	81 e0       	ldi	r24, 0x01	; 1
    16c2:	90 e0       	ldi	r25, 0x00	; 0
    16c4:	02 c0       	rjmp	.+4      	; 0x16ca <M_DIO_Void_SetPinValue+0x82>
    16c6:	88 0f       	add	r24, r24
    16c8:	99 1f       	adc	r25, r25
    16ca:	4a 95       	dec	r20
    16cc:	e2 f7       	brpl	.-8      	; 0x16c6 <M_DIO_Void_SetPinValue+0x7e>
    16ce:	80 95       	com	r24
    16d0:	82 23       	and	r24, r18
    16d2:	80 83       	st	Z, r24
    16d4:	08 95       	ret
				case 4: CLR_BIT(PORTD_REG,Local_U8_Pin); break;
    16d6:	e2 e3       	ldi	r30, 0x32	; 50
    16d8:	f0 e0       	ldi	r31, 0x00	; 0
    16da:	20 81       	ld	r18, Z
    16dc:	81 e0       	ldi	r24, 0x01	; 1
    16de:	90 e0       	ldi	r25, 0x00	; 0
    16e0:	02 c0       	rjmp	.+4      	; 0x16e6 <M_DIO_Void_SetPinValue+0x9e>
    16e2:	88 0f       	add	r24, r24
    16e4:	99 1f       	adc	r25, r25
    16e6:	4a 95       	dec	r20
    16e8:	e2 f7       	brpl	.-8      	; 0x16e2 <M_DIO_Void_SetPinValue+0x9a>
    16ea:	80 95       	com	r24
    16ec:	82 23       	and	r24, r18
    16ee:	80 83       	st	Z, r24
    16f0:	08 95       	ret
				default:                                 break;
				}
				break;
			case HIGH:
				switch(Local_U8_Port)
    16f2:	82 30       	cpi	r24, 0x02	; 2
    16f4:	b9 f0       	breq	.+46     	; 0x1724 <M_DIO_Void_SetPinValue+0xdc>
    16f6:	83 30       	cpi	r24, 0x03	; 3
    16f8:	18 f4       	brcc	.+6      	; 0x1700 <M_DIO_Void_SetPinValue+0xb8>
    16fa:	81 30       	cpi	r24, 0x01	; 1
    16fc:	c9 f5       	brne	.+114    	; 0x1770 <M_DIO_Void_SetPinValue+0x128>
    16fe:	05 c0       	rjmp	.+10     	; 0x170a <M_DIO_Void_SetPinValue+0xc2>
    1700:	83 30       	cpi	r24, 0x03	; 3
    1702:	e9 f0       	breq	.+58     	; 0x173e <M_DIO_Void_SetPinValue+0xf6>
    1704:	84 30       	cpi	r24, 0x04	; 4
    1706:	a1 f5       	brne	.+104    	; 0x1770 <M_DIO_Void_SetPinValue+0x128>
    1708:	27 c0       	rjmp	.+78     	; 0x1758 <M_DIO_Void_SetPinValue+0x110>
				{
				case 1: SET_BIT(PORTA_REG,Local_U8_Pin); break;
    170a:	eb e3       	ldi	r30, 0x3B	; 59
    170c:	f0 e0       	ldi	r31, 0x00	; 0
    170e:	20 81       	ld	r18, Z
    1710:	81 e0       	ldi	r24, 0x01	; 1
    1712:	90 e0       	ldi	r25, 0x00	; 0
    1714:	02 c0       	rjmp	.+4      	; 0x171a <M_DIO_Void_SetPinValue+0xd2>
    1716:	88 0f       	add	r24, r24
    1718:	99 1f       	adc	r25, r25
    171a:	4a 95       	dec	r20
    171c:	e2 f7       	brpl	.-8      	; 0x1716 <M_DIO_Void_SetPinValue+0xce>
    171e:	28 2b       	or	r18, r24
    1720:	20 83       	st	Z, r18
    1722:	08 95       	ret
				case 2: SET_BIT(PORTB_REG,Local_U8_Pin); break;
    1724:	e8 e3       	ldi	r30, 0x38	; 56
    1726:	f0 e0       	ldi	r31, 0x00	; 0
    1728:	20 81       	ld	r18, Z
    172a:	81 e0       	ldi	r24, 0x01	; 1
    172c:	90 e0       	ldi	r25, 0x00	; 0
    172e:	02 c0       	rjmp	.+4      	; 0x1734 <M_DIO_Void_SetPinValue+0xec>
    1730:	88 0f       	add	r24, r24
    1732:	99 1f       	adc	r25, r25
    1734:	4a 95       	dec	r20
    1736:	e2 f7       	brpl	.-8      	; 0x1730 <M_DIO_Void_SetPinValue+0xe8>
    1738:	28 2b       	or	r18, r24
    173a:	20 83       	st	Z, r18
    173c:	08 95       	ret
				case 3: SET_BIT(PORTC_REG,Local_U8_Pin); break;
    173e:	e5 e3       	ldi	r30, 0x35	; 53
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	20 81       	ld	r18, Z
    1744:	81 e0       	ldi	r24, 0x01	; 1
    1746:	90 e0       	ldi	r25, 0x00	; 0
    1748:	02 c0       	rjmp	.+4      	; 0x174e <M_DIO_Void_SetPinValue+0x106>
    174a:	88 0f       	add	r24, r24
    174c:	99 1f       	adc	r25, r25
    174e:	4a 95       	dec	r20
    1750:	e2 f7       	brpl	.-8      	; 0x174a <M_DIO_Void_SetPinValue+0x102>
    1752:	28 2b       	or	r18, r24
    1754:	20 83       	st	Z, r18
    1756:	08 95       	ret
				case 4: SET_BIT(PORTD_REG,Local_U8_Pin); break;
    1758:	e2 e3       	ldi	r30, 0x32	; 50
    175a:	f0 e0       	ldi	r31, 0x00	; 0
    175c:	20 81       	ld	r18, Z
    175e:	81 e0       	ldi	r24, 0x01	; 1
    1760:	90 e0       	ldi	r25, 0x00	; 0
    1762:	02 c0       	rjmp	.+4      	; 0x1768 <M_DIO_Void_SetPinValue+0x120>
    1764:	88 0f       	add	r24, r24
    1766:	99 1f       	adc	r25, r25
    1768:	4a 95       	dec	r20
    176a:	e2 f7       	brpl	.-8      	; 0x1764 <M_DIO_Void_SetPinValue+0x11c>
    176c:	28 2b       	or	r18, r24
    176e:	20 83       	st	Z, r18
    1770:	08 95       	ret

00001772 <M_DIO_Void_TogPin>:
				break;
				default:                                 break;
			}
}
void M_DIO_Void_TogPin(u8 Copy_U8_Num)
{
    1772:	28 2f       	mov	r18, r24
	u8 Local_U8_Pin  = Copy_U8_Num % 10;
    1774:	6a e0       	ldi	r22, 0x0A	; 10
    1776:	0e 94 97 13 	call	0x272e	; 0x272e <__udivmodqi4>
    177a:	39 2f       	mov	r19, r25
	u8 Local_U8_Port = Copy_U8_Num / 10;
	switch(Local_U8_Port)
    177c:	82 2f       	mov	r24, r18
    177e:	0e 94 97 13 	call	0x272e	; 0x272e <__udivmodqi4>
    1782:	82 30       	cpi	r24, 0x02	; 2
    1784:	b9 f0       	breq	.+46     	; 0x17b4 <M_DIO_Void_TogPin+0x42>
    1786:	83 30       	cpi	r24, 0x03	; 3
    1788:	18 f4       	brcc	.+6      	; 0x1790 <M_DIO_Void_TogPin+0x1e>
    178a:	81 30       	cpi	r24, 0x01	; 1
    178c:	c9 f5       	brne	.+114    	; 0x1800 <M_DIO_Void_TogPin+0x8e>
    178e:	05 c0       	rjmp	.+10     	; 0x179a <M_DIO_Void_TogPin+0x28>
    1790:	83 30       	cpi	r24, 0x03	; 3
    1792:	e9 f0       	breq	.+58     	; 0x17ce <M_DIO_Void_TogPin+0x5c>
    1794:	84 30       	cpi	r24, 0x04	; 4
    1796:	a1 f5       	brne	.+104    	; 0x1800 <M_DIO_Void_TogPin+0x8e>
    1798:	27 c0       	rjmp	.+78     	; 0x17e8 <M_DIO_Void_TogPin+0x76>
	{
	case 1: TOG_BIT(PORTA_REG,Local_U8_Pin); break;
    179a:	eb e3       	ldi	r30, 0x3B	; 59
    179c:	f0 e0       	ldi	r31, 0x00	; 0
    179e:	20 81       	ld	r18, Z
    17a0:	81 e0       	ldi	r24, 0x01	; 1
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	02 c0       	rjmp	.+4      	; 0x17aa <M_DIO_Void_TogPin+0x38>
    17a6:	88 0f       	add	r24, r24
    17a8:	99 1f       	adc	r25, r25
    17aa:	3a 95       	dec	r19
    17ac:	e2 f7       	brpl	.-8      	; 0x17a6 <M_DIO_Void_TogPin+0x34>
    17ae:	28 27       	eor	r18, r24
    17b0:	20 83       	st	Z, r18
    17b2:	08 95       	ret
	case 2: TOG_BIT(PORTB_REG,Local_U8_Pin); break;
    17b4:	e8 e3       	ldi	r30, 0x38	; 56
    17b6:	f0 e0       	ldi	r31, 0x00	; 0
    17b8:	20 81       	ld	r18, Z
    17ba:	81 e0       	ldi	r24, 0x01	; 1
    17bc:	90 e0       	ldi	r25, 0x00	; 0
    17be:	02 c0       	rjmp	.+4      	; 0x17c4 <M_DIO_Void_TogPin+0x52>
    17c0:	88 0f       	add	r24, r24
    17c2:	99 1f       	adc	r25, r25
    17c4:	3a 95       	dec	r19
    17c6:	e2 f7       	brpl	.-8      	; 0x17c0 <M_DIO_Void_TogPin+0x4e>
    17c8:	28 27       	eor	r18, r24
    17ca:	20 83       	st	Z, r18
    17cc:	08 95       	ret
	case 3: TOG_BIT(PORTC_REG,Local_U8_Pin); break;
    17ce:	e5 e3       	ldi	r30, 0x35	; 53
    17d0:	f0 e0       	ldi	r31, 0x00	; 0
    17d2:	20 81       	ld	r18, Z
    17d4:	81 e0       	ldi	r24, 0x01	; 1
    17d6:	90 e0       	ldi	r25, 0x00	; 0
    17d8:	02 c0       	rjmp	.+4      	; 0x17de <M_DIO_Void_TogPin+0x6c>
    17da:	88 0f       	add	r24, r24
    17dc:	99 1f       	adc	r25, r25
    17de:	3a 95       	dec	r19
    17e0:	e2 f7       	brpl	.-8      	; 0x17da <M_DIO_Void_TogPin+0x68>
    17e2:	28 27       	eor	r18, r24
    17e4:	20 83       	st	Z, r18
    17e6:	08 95       	ret
	case 4: TOG_BIT(PORTD_REG,Local_U8_Pin); break;
    17e8:	e2 e3       	ldi	r30, 0x32	; 50
    17ea:	f0 e0       	ldi	r31, 0x00	; 0
    17ec:	20 81       	ld	r18, Z
    17ee:	81 e0       	ldi	r24, 0x01	; 1
    17f0:	90 e0       	ldi	r25, 0x00	; 0
    17f2:	02 c0       	rjmp	.+4      	; 0x17f8 <M_DIO_Void_TogPin+0x86>
    17f4:	88 0f       	add	r24, r24
    17f6:	99 1f       	adc	r25, r25
    17f8:	3a 95       	dec	r19
    17fa:	e2 f7       	brpl	.-8      	; 0x17f4 <M_DIO_Void_TogPin+0x82>
    17fc:	28 27       	eor	r18, r24
    17fe:	20 83       	st	Z, r18
    1800:	08 95       	ret

00001802 <M_DIO_U8_GetPinValue>:
	default:                                 break;
	}
}
u8   M_DIO_U8_GetPinValue(u8 Copy_U8_Num)
{
    1802:	28 2f       	mov	r18, r24
	u8 Local_U8_Pin  = Copy_U8_Num % 10;
    1804:	6a e0       	ldi	r22, 0x0A	; 10
    1806:	0e 94 97 13 	call	0x272e	; 0x272e <__udivmodqi4>
    180a:	39 2f       	mov	r19, r25
	u8 Local_U8_Port = Copy_U8_Num / 10;
	u8 Local_U8_Reading = 0;
	switch(Local_U8_Port)
    180c:	82 2f       	mov	r24, r18
    180e:	0e 94 97 13 	call	0x272e	; 0x272e <__udivmodqi4>
    1812:	82 30       	cpi	r24, 0x02	; 2
    1814:	a1 f0       	breq	.+40     	; 0x183e <M_DIO_U8_GetPinValue+0x3c>
    1816:	83 30       	cpi	r24, 0x03	; 3
    1818:	18 f4       	brcc	.+6      	; 0x1820 <M_DIO_U8_GetPinValue+0x1e>
    181a:	81 30       	cpi	r24, 0x01	; 1
    181c:	29 f4       	brne	.+10     	; 0x1828 <M_DIO_U8_GetPinValue+0x26>
    181e:	06 c0       	rjmp	.+12     	; 0x182c <M_DIO_U8_GetPinValue+0x2a>
    1820:	83 30       	cpi	r24, 0x03	; 3
    1822:	b1 f0       	breq	.+44     	; 0x1850 <M_DIO_U8_GetPinValue+0x4e>
    1824:	84 30       	cpi	r24, 0x04	; 4
    1826:	e9 f0       	breq	.+58     	; 0x1862 <M_DIO_U8_GetPinValue+0x60>
    1828:	80 e0       	ldi	r24, 0x00	; 0
    182a:	08 95       	ret
	{
	case 1: Local_U8_Reading = GET_BIT(PINA_REG,Local_U8_Pin); break;
    182c:	89 b3       	in	r24, 0x19	; 25
    182e:	90 e0       	ldi	r25, 0x00	; 0
    1830:	02 c0       	rjmp	.+4      	; 0x1836 <M_DIO_U8_GetPinValue+0x34>
    1832:	95 95       	asr	r25
    1834:	87 95       	ror	r24
    1836:	3a 95       	dec	r19
    1838:	e2 f7       	brpl	.-8      	; 0x1832 <M_DIO_U8_GetPinValue+0x30>
    183a:	81 70       	andi	r24, 0x01	; 1
    183c:	08 95       	ret
	case 2: Local_U8_Reading = GET_BIT(PINB_REG,Local_U8_Pin); break;
    183e:	86 b3       	in	r24, 0x16	; 22
    1840:	90 e0       	ldi	r25, 0x00	; 0
    1842:	02 c0       	rjmp	.+4      	; 0x1848 <M_DIO_U8_GetPinValue+0x46>
    1844:	95 95       	asr	r25
    1846:	87 95       	ror	r24
    1848:	3a 95       	dec	r19
    184a:	e2 f7       	brpl	.-8      	; 0x1844 <M_DIO_U8_GetPinValue+0x42>
    184c:	81 70       	andi	r24, 0x01	; 1
    184e:	08 95       	ret
	case 3: Local_U8_Reading = GET_BIT(PINC_REG,Local_U8_Pin); break;
    1850:	83 b3       	in	r24, 0x13	; 19
    1852:	90 e0       	ldi	r25, 0x00	; 0
    1854:	02 c0       	rjmp	.+4      	; 0x185a <M_DIO_U8_GetPinValue+0x58>
    1856:	95 95       	asr	r25
    1858:	87 95       	ror	r24
    185a:	3a 95       	dec	r19
    185c:	e2 f7       	brpl	.-8      	; 0x1856 <M_DIO_U8_GetPinValue+0x54>
    185e:	81 70       	andi	r24, 0x01	; 1
    1860:	08 95       	ret
	case 4: Local_U8_Reading = GET_BIT(PIND_REG,Local_U8_Pin); break;
    1862:	80 b3       	in	r24, 0x10	; 16
    1864:	90 e0       	ldi	r25, 0x00	; 0
    1866:	02 c0       	rjmp	.+4      	; 0x186c <M_DIO_U8_GetPinValue+0x6a>
    1868:	95 95       	asr	r25
    186a:	87 95       	ror	r24
    186c:	3a 95       	dec	r19
    186e:	e2 f7       	brpl	.-8      	; 0x1868 <M_DIO_U8_GetPinValue+0x66>
    1870:	81 70       	andi	r24, 0x01	; 1
	default:                                                   break;
	}
	return Local_U8_Reading;
}
    1872:	08 95       	ret

00001874 <M_DIO_Void_SetPinPullUpRes>:
void M_DIO_Void_SetPinPullUpRes(u8 Copy_U8_Num,u8 Copy_U8_State)
{
    1874:	28 2f       	mov	r18, r24
    1876:	36 2f       	mov	r19, r22
	u8 Local_U8_Pin  = Copy_U8_Num % 10;
    1878:	6a e0       	ldi	r22, 0x0A	; 10
    187a:	0e 94 97 13 	call	0x272e	; 0x272e <__udivmodqi4>
    187e:	49 2f       	mov	r20, r25
	u8 Local_U8_Port = Copy_U8_Num / 10;
    1880:	82 2f       	mov	r24, r18
    1882:	0e 94 97 13 	call	0x272e	; 0x272e <__udivmodqi4>
			switch(Copy_U8_State)
    1886:	33 23       	and	r19, r19
    1888:	21 f0       	breq	.+8      	; 0x1892 <M_DIO_Void_SetPinPullUpRes+0x1e>
    188a:	31 30       	cpi	r19, 0x01	; 1
    188c:	09 f0       	breq	.+2      	; 0x1890 <M_DIO_Void_SetPinPullUpRes+0x1c>
    188e:	86 c0       	rjmp	.+268    	; 0x199c <M_DIO_Void_SetPinPullUpRes+0x128>
    1890:	46 c0       	rjmp	.+140    	; 0x191e <M_DIO_Void_SetPinPullUpRes+0xaa>
			{
			case DISABLE :
				switch(Local_U8_Port)
    1892:	82 30       	cpi	r24, 0x02	; 2
    1894:	d1 f0       	breq	.+52     	; 0x18ca <M_DIO_Void_SetPinPullUpRes+0x56>
    1896:	83 30       	cpi	r24, 0x03	; 3
    1898:	20 f4       	brcc	.+8      	; 0x18a2 <M_DIO_Void_SetPinPullUpRes+0x2e>
    189a:	81 30       	cpi	r24, 0x01	; 1
    189c:	09 f0       	breq	.+2      	; 0x18a0 <M_DIO_Void_SetPinPullUpRes+0x2c>
    189e:	7e c0       	rjmp	.+252    	; 0x199c <M_DIO_Void_SetPinPullUpRes+0x128>
    18a0:	06 c0       	rjmp	.+12     	; 0x18ae <M_DIO_Void_SetPinPullUpRes+0x3a>
    18a2:	83 30       	cpi	r24, 0x03	; 3
    18a4:	01 f1       	breq	.+64     	; 0x18e6 <M_DIO_Void_SetPinPullUpRes+0x72>
    18a6:	84 30       	cpi	r24, 0x04	; 4
    18a8:	09 f0       	breq	.+2      	; 0x18ac <M_DIO_Void_SetPinPullUpRes+0x38>
    18aa:	78 c0       	rjmp	.+240    	; 0x199c <M_DIO_Void_SetPinPullUpRes+0x128>
    18ac:	2a c0       	rjmp	.+84     	; 0x1902 <M_DIO_Void_SetPinPullUpRes+0x8e>
				{
				case 1: CLR_BIT(PORTA_REG,Local_U8_Pin); break;
    18ae:	eb e3       	ldi	r30, 0x3B	; 59
    18b0:	f0 e0       	ldi	r31, 0x00	; 0
    18b2:	20 81       	ld	r18, Z
    18b4:	81 e0       	ldi	r24, 0x01	; 1
    18b6:	90 e0       	ldi	r25, 0x00	; 0
    18b8:	02 c0       	rjmp	.+4      	; 0x18be <M_DIO_Void_SetPinPullUpRes+0x4a>
    18ba:	88 0f       	add	r24, r24
    18bc:	99 1f       	adc	r25, r25
    18be:	4a 95       	dec	r20
    18c0:	e2 f7       	brpl	.-8      	; 0x18ba <M_DIO_Void_SetPinPullUpRes+0x46>
    18c2:	80 95       	com	r24
    18c4:	82 23       	and	r24, r18
    18c6:	80 83       	st	Z, r24
    18c8:	08 95       	ret
				case 2: CLR_BIT(PORTB_REG,Local_U8_Pin); break;
    18ca:	e8 e3       	ldi	r30, 0x38	; 56
    18cc:	f0 e0       	ldi	r31, 0x00	; 0
    18ce:	20 81       	ld	r18, Z
    18d0:	81 e0       	ldi	r24, 0x01	; 1
    18d2:	90 e0       	ldi	r25, 0x00	; 0
    18d4:	02 c0       	rjmp	.+4      	; 0x18da <M_DIO_Void_SetPinPullUpRes+0x66>
    18d6:	88 0f       	add	r24, r24
    18d8:	99 1f       	adc	r25, r25
    18da:	4a 95       	dec	r20
    18dc:	e2 f7       	brpl	.-8      	; 0x18d6 <M_DIO_Void_SetPinPullUpRes+0x62>
    18de:	80 95       	com	r24
    18e0:	82 23       	and	r24, r18
    18e2:	80 83       	st	Z, r24
    18e4:	08 95       	ret
				case 3: CLR_BIT(PORTC_REG,Local_U8_Pin); break;
    18e6:	e5 e3       	ldi	r30, 0x35	; 53
    18e8:	f0 e0       	ldi	r31, 0x00	; 0
    18ea:	20 81       	ld	r18, Z
    18ec:	81 e0       	ldi	r24, 0x01	; 1
    18ee:	90 e0       	ldi	r25, 0x00	; 0
    18f0:	02 c0       	rjmp	.+4      	; 0x18f6 <M_DIO_Void_SetPinPullUpRes+0x82>
    18f2:	88 0f       	add	r24, r24
    18f4:	99 1f       	adc	r25, r25
    18f6:	4a 95       	dec	r20
    18f8:	e2 f7       	brpl	.-8      	; 0x18f2 <M_DIO_Void_SetPinPullUpRes+0x7e>
    18fa:	80 95       	com	r24
    18fc:	82 23       	and	r24, r18
    18fe:	80 83       	st	Z, r24
    1900:	08 95       	ret
				case 4: CLR_BIT(PORTD_REG,Local_U8_Pin); break;
    1902:	e2 e3       	ldi	r30, 0x32	; 50
    1904:	f0 e0       	ldi	r31, 0x00	; 0
    1906:	20 81       	ld	r18, Z
    1908:	81 e0       	ldi	r24, 0x01	; 1
    190a:	90 e0       	ldi	r25, 0x00	; 0
    190c:	02 c0       	rjmp	.+4      	; 0x1912 <M_DIO_Void_SetPinPullUpRes+0x9e>
    190e:	88 0f       	add	r24, r24
    1910:	99 1f       	adc	r25, r25
    1912:	4a 95       	dec	r20
    1914:	e2 f7       	brpl	.-8      	; 0x190e <M_DIO_Void_SetPinPullUpRes+0x9a>
    1916:	80 95       	com	r24
    1918:	82 23       	and	r24, r18
    191a:	80 83       	st	Z, r24
    191c:	08 95       	ret
				default:                                 break;
				}
				break;
			case ENABLE:
				switch(Local_U8_Port)
    191e:	82 30       	cpi	r24, 0x02	; 2
    1920:	b9 f0       	breq	.+46     	; 0x1950 <M_DIO_Void_SetPinPullUpRes+0xdc>
    1922:	83 30       	cpi	r24, 0x03	; 3
    1924:	18 f4       	brcc	.+6      	; 0x192c <M_DIO_Void_SetPinPullUpRes+0xb8>
    1926:	81 30       	cpi	r24, 0x01	; 1
    1928:	c9 f5       	brne	.+114    	; 0x199c <M_DIO_Void_SetPinPullUpRes+0x128>
    192a:	05 c0       	rjmp	.+10     	; 0x1936 <M_DIO_Void_SetPinPullUpRes+0xc2>
    192c:	83 30       	cpi	r24, 0x03	; 3
    192e:	e9 f0       	breq	.+58     	; 0x196a <M_DIO_Void_SetPinPullUpRes+0xf6>
    1930:	84 30       	cpi	r24, 0x04	; 4
    1932:	a1 f5       	brne	.+104    	; 0x199c <M_DIO_Void_SetPinPullUpRes+0x128>
    1934:	27 c0       	rjmp	.+78     	; 0x1984 <M_DIO_Void_SetPinPullUpRes+0x110>
				{
				case 1: SET_BIT(PORTA_REG,Local_U8_Pin); break;
    1936:	eb e3       	ldi	r30, 0x3B	; 59
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	20 81       	ld	r18, Z
    193c:	81 e0       	ldi	r24, 0x01	; 1
    193e:	90 e0       	ldi	r25, 0x00	; 0
    1940:	02 c0       	rjmp	.+4      	; 0x1946 <M_DIO_Void_SetPinPullUpRes+0xd2>
    1942:	88 0f       	add	r24, r24
    1944:	99 1f       	adc	r25, r25
    1946:	4a 95       	dec	r20
    1948:	e2 f7       	brpl	.-8      	; 0x1942 <M_DIO_Void_SetPinPullUpRes+0xce>
    194a:	28 2b       	or	r18, r24
    194c:	20 83       	st	Z, r18
    194e:	08 95       	ret
				case 2: SET_BIT(PORTB_REG,Local_U8_Pin); break;
    1950:	e8 e3       	ldi	r30, 0x38	; 56
    1952:	f0 e0       	ldi	r31, 0x00	; 0
    1954:	20 81       	ld	r18, Z
    1956:	81 e0       	ldi	r24, 0x01	; 1
    1958:	90 e0       	ldi	r25, 0x00	; 0
    195a:	02 c0       	rjmp	.+4      	; 0x1960 <M_DIO_Void_SetPinPullUpRes+0xec>
    195c:	88 0f       	add	r24, r24
    195e:	99 1f       	adc	r25, r25
    1960:	4a 95       	dec	r20
    1962:	e2 f7       	brpl	.-8      	; 0x195c <M_DIO_Void_SetPinPullUpRes+0xe8>
    1964:	28 2b       	or	r18, r24
    1966:	20 83       	st	Z, r18
    1968:	08 95       	ret
				case 3: SET_BIT(PORTC_REG,Local_U8_Pin); break;
    196a:	e5 e3       	ldi	r30, 0x35	; 53
    196c:	f0 e0       	ldi	r31, 0x00	; 0
    196e:	20 81       	ld	r18, Z
    1970:	81 e0       	ldi	r24, 0x01	; 1
    1972:	90 e0       	ldi	r25, 0x00	; 0
    1974:	02 c0       	rjmp	.+4      	; 0x197a <M_DIO_Void_SetPinPullUpRes+0x106>
    1976:	88 0f       	add	r24, r24
    1978:	99 1f       	adc	r25, r25
    197a:	4a 95       	dec	r20
    197c:	e2 f7       	brpl	.-8      	; 0x1976 <M_DIO_Void_SetPinPullUpRes+0x102>
    197e:	28 2b       	or	r18, r24
    1980:	20 83       	st	Z, r18
    1982:	08 95       	ret
				case 4: SET_BIT(PORTD_REG,Local_U8_Pin); break;
    1984:	e2 e3       	ldi	r30, 0x32	; 50
    1986:	f0 e0       	ldi	r31, 0x00	; 0
    1988:	20 81       	ld	r18, Z
    198a:	81 e0       	ldi	r24, 0x01	; 1
    198c:	90 e0       	ldi	r25, 0x00	; 0
    198e:	02 c0       	rjmp	.+4      	; 0x1994 <M_DIO_Void_SetPinPullUpRes+0x120>
    1990:	88 0f       	add	r24, r24
    1992:	99 1f       	adc	r25, r25
    1994:	4a 95       	dec	r20
    1996:	e2 f7       	brpl	.-8      	; 0x1990 <M_DIO_Void_SetPinPullUpRes+0x11c>
    1998:	28 2b       	or	r18, r24
    199a:	20 83       	st	Z, r18
    199c:	08 95       	ret

0000199e <M_ADC_Void_ADCInit>:


void M_ADC_Void_ADCInit(void)
{
#if   ADC_V_REF_MODE   ==   AVCC
	CLR_BIT(ADMUX_REG,REFS1_BIT);
    199e:	e7 e2       	ldi	r30, 0x27	; 39
    19a0:	f0 e0       	ldi	r31, 0x00	; 0
    19a2:	80 81       	ld	r24, Z
    19a4:	8f 77       	andi	r24, 0x7F	; 127
    19a6:	80 83       	st	Z, r24
	SET_BIT(ADMUX_REG,REFS0_BIT);
    19a8:	80 81       	ld	r24, Z
    19aa:	80 64       	ori	r24, 0x40	; 64
    19ac:	80 83       	st	Z, r24
	SET_BIT(ADMUX_REG,REFS1_BIT);
	SET_BIT(ADMUX_REG,REFS0_BIT);
#endif

	/* TO SELECT RIGHT ADDJUST */
	CLR_BIT(ADMUX_REG,ADLAR_BIT);
    19ae:	80 81       	ld	r24, Z
    19b0:	8f 7d       	andi	r24, 0xDF	; 223
    19b2:	80 83       	st	Z, r24

#if   ADC_PRESCALER_DV   ==   128
	SET_BIT(ADCSRA_REG,ADPS2_BIT);
    19b4:	e6 e2       	ldi	r30, 0x26	; 38
    19b6:	f0 e0       	ldi	r31, 0x00	; 0
    19b8:	80 81       	ld	r24, Z
    19ba:	84 60       	ori	r24, 0x04	; 4
    19bc:	80 83       	st	Z, r24
	SET_BIT(ADCSRA_REG,ADPS1_BIT);
    19be:	80 81       	ld	r24, Z
    19c0:	82 60       	ori	r24, 0x02	; 2
    19c2:	80 83       	st	Z, r24
	SET_BIT(ADCSRA_REG,ADPS0_BIT);
    19c4:	80 81       	ld	r24, Z
    19c6:	81 60       	ori	r24, 0x01	; 1
    19c8:	80 83       	st	Z, r24
	SET_BIT(ADCSRA_REG,ADPS2_BIT);
	SET_BIT(ADCSRA_REG,ADPS1_BIT);
	CLR_BIT(ADCSRA_REG,ADPS0_BIT);
#endif

	SET_BIT(ADCSRA_REG,ADATE_BIT);
    19ca:	80 81       	ld	r24, Z
    19cc:	80 62       	ori	r24, 0x20	; 32
    19ce:	80 83       	st	Z, r24
	/* TO ENABLE ADC CIRCUIT */
	SET_BIT(ADCSRA_REG,ADEN_BIT);
    19d0:	80 81       	ld	r24, Z
    19d2:	80 68       	ori	r24, 0x80	; 128
    19d4:	80 83       	st	Z, r24
}
    19d6:	08 95       	ret

000019d8 <M_ADC_U16_ADCRead>:
u16  M_ADC_U16_ADCRead(u8 Copy_U8_AdcChannel)
{
	u32 Local_U32_Counter = 0;
	switch(Copy_U8_AdcChannel)
    19d8:	81 30       	cpi	r24, 0x01	; 1
    19da:	d1 f0       	breq	.+52     	; 0x1a10 <M_ADC_U16_ADCRead+0x38>
    19dc:	81 30       	cpi	r24, 0x01	; 1
    19de:	30 f0       	brcs	.+12     	; 0x19ec <M_ADC_U16_ADCRead+0x14>
    19e0:	82 30       	cpi	r24, 0x02	; 2
    19e2:	41 f1       	breq	.+80     	; 0x1a34 <M_ADC_U16_ADCRead+0x5c>
    19e4:	83 30       	cpi	r24, 0x03	; 3
    19e6:	09 f0       	breq	.+2      	; 0x19ea <M_ADC_U16_ADCRead+0x12>
    19e8:	48 c0       	rjmp	.+144    	; 0x1a7a <M_ADC_U16_ADCRead+0xa2>
    19ea:	36 c0       	rjmp	.+108    	; 0x1a58 <M_ADC_U16_ADCRead+0x80>
	{
	case ADC_CHANNEL_0:
		CLR_BIT(ADMUX_REG,MUX4_BIT);
    19ec:	e7 e2       	ldi	r30, 0x27	; 39
    19ee:	f0 e0       	ldi	r31, 0x00	; 0
    19f0:	80 81       	ld	r24, Z
    19f2:	8f 7e       	andi	r24, 0xEF	; 239
    19f4:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX3_BIT);
    19f6:	80 81       	ld	r24, Z
    19f8:	87 7f       	andi	r24, 0xF7	; 247
    19fa:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX2_BIT);
    19fc:	80 81       	ld	r24, Z
    19fe:	8b 7f       	andi	r24, 0xFB	; 251
    1a00:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX1_BIT);
    1a02:	80 81       	ld	r24, Z
    1a04:	8d 7f       	andi	r24, 0xFD	; 253
    1a06:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX0_BIT);
    1a08:	80 81       	ld	r24, Z
    1a0a:	8e 7f       	andi	r24, 0xFE	; 254
    1a0c:	80 83       	st	Z, r24
    1a0e:	35 c0       	rjmp	.+106    	; 0x1a7a <M_ADC_U16_ADCRead+0xa2>
		break;
	case ADC_CHANNEL_1:
		CLR_BIT(ADMUX_REG,MUX4_BIT);
    1a10:	e7 e2       	ldi	r30, 0x27	; 39
    1a12:	f0 e0       	ldi	r31, 0x00	; 0
    1a14:	80 81       	ld	r24, Z
    1a16:	8f 7e       	andi	r24, 0xEF	; 239
    1a18:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX3_BIT);
    1a1a:	80 81       	ld	r24, Z
    1a1c:	87 7f       	andi	r24, 0xF7	; 247
    1a1e:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX2_BIT);
    1a20:	80 81       	ld	r24, Z
    1a22:	8b 7f       	andi	r24, 0xFB	; 251
    1a24:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX1_BIT);
    1a26:	80 81       	ld	r24, Z
    1a28:	8d 7f       	andi	r24, 0xFD	; 253
    1a2a:	80 83       	st	Z, r24
		SET_BIT(ADMUX_REG,MUX0_BIT);
    1a2c:	80 81       	ld	r24, Z
    1a2e:	81 60       	ori	r24, 0x01	; 1
    1a30:	80 83       	st	Z, r24
    1a32:	23 c0       	rjmp	.+70     	; 0x1a7a <M_ADC_U16_ADCRead+0xa2>
		break;
	case ADC_CHANNEL_2:
		CLR_BIT(ADMUX_REG,MUX4_BIT);
    1a34:	e7 e2       	ldi	r30, 0x27	; 39
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	80 81       	ld	r24, Z
    1a3a:	8f 7e       	andi	r24, 0xEF	; 239
    1a3c:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX3_BIT);
    1a3e:	80 81       	ld	r24, Z
    1a40:	87 7f       	andi	r24, 0xF7	; 247
    1a42:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX2_BIT);
    1a44:	80 81       	ld	r24, Z
    1a46:	8b 7f       	andi	r24, 0xFB	; 251
    1a48:	80 83       	st	Z, r24
		SET_BIT(ADMUX_REG,MUX1_BIT);
    1a4a:	80 81       	ld	r24, Z
    1a4c:	82 60       	ori	r24, 0x02	; 2
    1a4e:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX0_BIT);
    1a50:	80 81       	ld	r24, Z
    1a52:	8e 7f       	andi	r24, 0xFE	; 254
    1a54:	80 83       	st	Z, r24
    1a56:	11 c0       	rjmp	.+34     	; 0x1a7a <M_ADC_U16_ADCRead+0xa2>
		break;
	case ADC_CHANNEL_3:
		CLR_BIT(ADMUX_REG,MUX4_BIT);
    1a58:	e7 e2       	ldi	r30, 0x27	; 39
    1a5a:	f0 e0       	ldi	r31, 0x00	; 0
    1a5c:	80 81       	ld	r24, Z
    1a5e:	8f 7e       	andi	r24, 0xEF	; 239
    1a60:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX3_BIT);
    1a62:	80 81       	ld	r24, Z
    1a64:	87 7f       	andi	r24, 0xF7	; 247
    1a66:	80 83       	st	Z, r24
		CLR_BIT(ADMUX_REG,MUX2_BIT);
    1a68:	80 81       	ld	r24, Z
    1a6a:	8b 7f       	andi	r24, 0xFB	; 251
    1a6c:	80 83       	st	Z, r24
		SET_BIT(ADMUX_REG,MUX1_BIT);
    1a6e:	80 81       	ld	r24, Z
    1a70:	82 60       	ori	r24, 0x02	; 2
    1a72:	80 83       	st	Z, r24
		SET_BIT(ADMUX_REG,MUX0_BIT);
    1a74:	80 81       	ld	r24, Z
    1a76:	81 60       	ori	r24, 0x01	; 1
    1a78:	80 83       	st	Z, r24
		break;

	default:  break;
	}
	/* TO START CONVERTION */
	SET_BIT(ADCSRA_REG,ADSC_BIT);
    1a7a:	e6 e2       	ldi	r30, 0x26	; 38
    1a7c:	f0 e0       	ldi	r31, 0x00	; 0
    1a7e:	80 81       	ld	r24, Z
    1a80:	80 64       	ori	r24, 0x40	; 64
    1a82:	80 83       	st	Z, r24
    1a84:	20 e0       	ldi	r18, 0x00	; 0
    1a86:	30 e0       	ldi	r19, 0x00	; 0
    1a88:	40 e0       	ldi	r20, 0x00	; 0
    1a8a:	50 e0       	ldi	r21, 0x00	; 0

	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
		if(GET_BIT(ADCSRA_REG,ADIF_BIT) == ADC_CONVERSION_COMPLETE)
    1a8c:	80 81       	ld	r24, Z
    1a8e:	84 fd       	sbrc	r24, 4
    1a90:	0c c0       	rjmp	.+24     	; 0x1aaa <M_ADC_U16_ADCRead+0xd2>
	/* TO START CONVERTION */
	SET_BIT(ADCSRA_REG,ADSC_BIT);

	while(Local_U32_Counter < POLLING_TIME)
	{
		Local_U32_Counter++;
    1a92:	2f 5f       	subi	r18, 0xFF	; 255
    1a94:	3f 4f       	sbci	r19, 0xFF	; 255
    1a96:	4f 4f       	sbci	r20, 0xFF	; 255
    1a98:	5f 4f       	sbci	r21, 0xFF	; 255
	default:  break;
	}
	/* TO START CONVERTION */
	SET_BIT(ADCSRA_REG,ADSC_BIT);

	while(Local_U32_Counter < POLLING_TIME)
    1a9a:	20 30       	cpi	r18, 0x00	; 0
    1a9c:	8d e2       	ldi	r24, 0x2D	; 45
    1a9e:	38 07       	cpc	r19, r24
    1aa0:	81 e3       	ldi	r24, 0x31	; 49
    1aa2:	48 07       	cpc	r20, r24
    1aa4:	81 e0       	ldi	r24, 0x01	; 1
    1aa6:	58 07       	cpc	r21, r24
    1aa8:	89 f7       	brne	.-30     	; 0x1a8c <M_ADC_U16_ADCRead+0xb4>
		if(GET_BIT(ADCSRA_REG,ADIF_BIT) == ADC_CONVERSION_COMPLETE)
		{
			break;
		}
	}
	return ADCL_REG;
    1aaa:	24 b1       	in	r18, 0x04	; 4
    1aac:	35 b1       	in	r19, 0x05	; 5
}
    1aae:	82 2f       	mov	r24, r18
    1ab0:	93 2f       	mov	r25, r19
    1ab2:	08 95       	ret

00001ab4 <H_Stepper_Void_StepperStart>:
	M_DIO_Void_SetPinDirection(STEPPER_PIN2,OUTPUT);
	M_DIO_Void_SetPinDirection(STEPPER_PIN3,OUTPUT);
	M_DIO_Void_SetPinDirection(STEPPER_PIN4,OUTPUT);
}
void H_Stepper_Void_StepperStart(u8 Copy_U8_Degrees)
{
    1ab4:	0f 93       	push	r16
    1ab6:	1f 93       	push	r17
    1ab8:	cf 93       	push	r28
    1aba:	df 93       	push	r29
    1abc:	08 2f       	mov	r16, r24
	u8 Local_U8_Counter = 0;
	for(Local_U8_Counter = 0;Local_U8_Counter < Copy_U8_Degrees ;Local_U8_Counter++)
    1abe:	88 23       	and	r24, r24
    1ac0:	09 f4       	brne	.+2      	; 0x1ac4 <H_Stepper_Void_StepperStart+0x10>
    1ac2:	53 c0       	rjmp	.+166    	; 0x1b6a <H_Stepper_Void_StepperStart+0xb6>
    1ac4:	10 e0       	ldi	r17, 0x00	; 0
    1ac6:	c0 e2       	ldi	r28, 0x20	; 32
    1ac8:	de e4       	ldi	r29, 0x4E	; 78
	{
		M_DIO_Void_SetPinValue(STEPPER_PIN1,HIGH);
    1aca:	81 e2       	ldi	r24, 0x21	; 33
    1acc:	61 e0       	ldi	r22, 0x01	; 1
    1ace:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(STEPPER_PIN2,LOW);
    1ad2:	82 e2       	ldi	r24, 0x22	; 34
    1ad4:	60 e0       	ldi	r22, 0x00	; 0
    1ad6:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(STEPPER_PIN3,LOW);
    1ada:	83 e2       	ldi	r24, 0x23	; 35
    1adc:	60 e0       	ldi	r22, 0x00	; 0
    1ade:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(STEPPER_PIN4,LOW);
    1ae2:	84 e2       	ldi	r24, 0x24	; 36
    1ae4:	60 e0       	ldi	r22, 0x00	; 0
    1ae6:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1aea:	ce 01       	movw	r24, r28
    1aec:	01 97       	sbiw	r24, 0x01	; 1
    1aee:	f1 f7       	brne	.-4      	; 0x1aec <H_Stepper_Void_StepperStart+0x38>
		_delay_ms(5);
		M_DIO_Void_SetPinValue(STEPPER_PIN1,LOW);
    1af0:	81 e2       	ldi	r24, 0x21	; 33
    1af2:	60 e0       	ldi	r22, 0x00	; 0
    1af4:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(STEPPER_PIN2,HIGH);
    1af8:	82 e2       	ldi	r24, 0x22	; 34
    1afa:	61 e0       	ldi	r22, 0x01	; 1
    1afc:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(STEPPER_PIN3,LOW);
    1b00:	83 e2       	ldi	r24, 0x23	; 35
    1b02:	60 e0       	ldi	r22, 0x00	; 0
    1b04:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(STEPPER_PIN4,LOW);
    1b08:	84 e2       	ldi	r24, 0x24	; 36
    1b0a:	60 e0       	ldi	r22, 0x00	; 0
    1b0c:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1b10:	ce 01       	movw	r24, r28
    1b12:	01 97       	sbiw	r24, 0x01	; 1
    1b14:	f1 f7       	brne	.-4      	; 0x1b12 <H_Stepper_Void_StepperStart+0x5e>
		_delay_ms(5);
		M_DIO_Void_SetPinValue(STEPPER_PIN1,LOW);
    1b16:	81 e2       	ldi	r24, 0x21	; 33
    1b18:	60 e0       	ldi	r22, 0x00	; 0
    1b1a:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(STEPPER_PIN2,LOW);
    1b1e:	82 e2       	ldi	r24, 0x22	; 34
    1b20:	60 e0       	ldi	r22, 0x00	; 0
    1b22:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(STEPPER_PIN3,HIGH);
    1b26:	83 e2       	ldi	r24, 0x23	; 35
    1b28:	61 e0       	ldi	r22, 0x01	; 1
    1b2a:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(STEPPER_PIN4,LOW);
    1b2e:	84 e2       	ldi	r24, 0x24	; 36
    1b30:	60 e0       	ldi	r22, 0x00	; 0
    1b32:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1b36:	ce 01       	movw	r24, r28
    1b38:	01 97       	sbiw	r24, 0x01	; 1
    1b3a:	f1 f7       	brne	.-4      	; 0x1b38 <H_Stepper_Void_StepperStart+0x84>
		_delay_ms(5);
		M_DIO_Void_SetPinValue(STEPPER_PIN1,LOW);
    1b3c:	81 e2       	ldi	r24, 0x21	; 33
    1b3e:	60 e0       	ldi	r22, 0x00	; 0
    1b40:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(STEPPER_PIN2,LOW);
    1b44:	82 e2       	ldi	r24, 0x22	; 34
    1b46:	60 e0       	ldi	r22, 0x00	; 0
    1b48:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(STEPPER_PIN3,LOW);
    1b4c:	83 e2       	ldi	r24, 0x23	; 35
    1b4e:	60 e0       	ldi	r22, 0x00	; 0
    1b50:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(STEPPER_PIN4,HIGH);
    1b54:	84 e2       	ldi	r24, 0x24	; 36
    1b56:	61 e0       	ldi	r22, 0x01	; 1
    1b58:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1b5c:	ce 01       	movw	r24, r28
    1b5e:	01 97       	sbiw	r24, 0x01	; 1
    1b60:	f1 f7       	brne	.-4      	; 0x1b5e <H_Stepper_Void_StepperStart+0xaa>
	M_DIO_Void_SetPinDirection(STEPPER_PIN4,OUTPUT);
}
void H_Stepper_Void_StepperStart(u8 Copy_U8_Degrees)
{
	u8 Local_U8_Counter = 0;
	for(Local_U8_Counter = 0;Local_U8_Counter < Copy_U8_Degrees ;Local_U8_Counter++)
    1b62:	1f 5f       	subi	r17, 0xFF	; 255
    1b64:	10 17       	cp	r17, r16
    1b66:	08 f4       	brcc	.+2      	; 0x1b6a <H_Stepper_Void_StepperStart+0xb6>
    1b68:	b0 cf       	rjmp	.-160    	; 0x1aca <H_Stepper_Void_StepperStart+0x16>
		M_DIO_Void_SetPinValue(STEPPER_PIN2,LOW);
		M_DIO_Void_SetPinValue(STEPPER_PIN3,LOW);
		M_DIO_Void_SetPinValue(STEPPER_PIN4,HIGH);
		_delay_ms(5);
	}
}
    1b6a:	df 91       	pop	r29
    1b6c:	cf 91       	pop	r28
    1b6e:	1f 91       	pop	r17
    1b70:	0f 91       	pop	r16
    1b72:	08 95       	ret

00001b74 <H_Stepper_Void_StepperInit>:

#include "Stepper_Interface.h"

void H_Stepper_Void_StepperInit(void)
{
	M_DIO_Void_SetPinDirection(STEPPER_PIN1,OUTPUT);
    1b74:	81 e2       	ldi	r24, 0x21	; 33
    1b76:	61 e0       	ldi	r22, 0x01	; 1
    1b78:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(STEPPER_PIN2,OUTPUT);
    1b7c:	82 e2       	ldi	r24, 0x22	; 34
    1b7e:	61 e0       	ldi	r22, 0x01	; 1
    1b80:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(STEPPER_PIN3,OUTPUT);
    1b84:	83 e2       	ldi	r24, 0x23	; 35
    1b86:	61 e0       	ldi	r22, 0x01	; 1
    1b88:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(STEPPER_PIN4,OUTPUT);
    1b8c:	84 e2       	ldi	r24, 0x24	; 36
    1b8e:	61 e0       	ldi	r22, 0x01	; 1
    1b90:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
}
    1b94:	08 95       	ret

00001b96 <H_Servo_Void_ServoSetStop>:
{
	M_Timer_Void_PWMStart(TIMER0_CHANNEL);
}
void H_Servo_Void_ServoSetStop(void)
{
M_Timer_Void_PWMStop(TIMER0_CHANNEL);
    1b96:	80 e0       	ldi	r24, 0x00	; 0
    1b98:	0e 94 b8 08 	call	0x1170	; 0x1170 <M_Timer_Void_PWMStop>
}
    1b9c:	08 95       	ret

00001b9e <H_Servo_Void_ServoSetStart>:
	f32 Local_F32_Value = ((Copy_U8_Angle * 5.0 ) / 180.0) + 5.0;
	M_Timer_Void_PWMSetDutyCycle(TIMER0_CHANNEL,Local_F32_Value);
}
void H_Servo_Void_ServoSetStart(void)
{
	M_Timer_Void_PWMStart(TIMER0_CHANNEL);
    1b9e:	80 e0       	ldi	r24, 0x00	; 0
    1ba0:	0e 94 b5 08 	call	0x116a	; 0x116a <M_Timer_Void_PWMStart>
}
    1ba4:	08 95       	ret

00001ba6 <H_Servo_Void_ServoSetAngle>:
	M_Timer_Void_PWMSetFreaquancy(50);
}
void H_Servo_Void_ServoSetAngle(s16 Copy_U8_Angle)
{
	f32 Local_F32_Value = ((Copy_U8_Angle * 5.0 ) / 180.0) + 5.0;
	M_Timer_Void_PWMSetDutyCycle(TIMER0_CHANNEL,Local_F32_Value);
    1ba6:	aa 27       	eor	r26, r26
    1ba8:	97 fd       	sbrc	r25, 7
    1baa:	a0 95       	com	r26
    1bac:	ba 2f       	mov	r27, r26
    1bae:	bc 01       	movw	r22, r24
    1bb0:	cd 01       	movw	r24, r26
    1bb2:	0e 94 25 04 	call	0x84a	; 0x84a <__floatsisf>
    1bb6:	20 e0       	ldi	r18, 0x00	; 0
    1bb8:	30 e0       	ldi	r19, 0x00	; 0
    1bba:	40 ea       	ldi	r20, 0xA0	; 160
    1bbc:	50 e4       	ldi	r21, 0x40	; 64
    1bbe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bc2:	20 e0       	ldi	r18, 0x00	; 0
    1bc4:	30 e0       	ldi	r19, 0x00	; 0
    1bc6:	44 e3       	ldi	r20, 0x34	; 52
    1bc8:	53 e4       	ldi	r21, 0x43	; 67
    1bca:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1bce:	20 e0       	ldi	r18, 0x00	; 0
    1bd0:	30 e0       	ldi	r19, 0x00	; 0
    1bd2:	40 ea       	ldi	r20, 0xA0	; 160
    1bd4:	50 e4       	ldi	r21, 0x40	; 64
    1bd6:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    1bda:	ab 01       	movw	r20, r22
    1bdc:	bc 01       	movw	r22, r24
    1bde:	80 e0       	ldi	r24, 0x00	; 0
    1be0:	0e 94 37 08 	call	0x106e	; 0x106e <M_Timer_Void_PWMSetDutyCycle>
}
    1be4:	08 95       	ret

00001be6 <H_Servo_Void_ServoInit>:

#include "Servo_Interface.h"

void H_Servo_Void_ServoInit(void)
{
	M_Timer_Void_PWMInit(TIMER0_CHANNEL);
    1be6:	80 e0       	ldi	r24, 0x00	; 0
    1be8:	0e 94 24 09 	call	0x1248	; 0x1248 <M_Timer_Void_PWMInit>
	M_Timer_Void_PWMSetFreaquancy(50);
    1bec:	82 e3       	ldi	r24, 0x32	; 50
    1bee:	0e 94 a8 08 	call	0x1150	; 0x1150 <M_Timer_Void_PWMSetFreaquancy>
}
    1bf2:	08 95       	ret

00001bf4 <H_SSD_Void_SSDDigitDisplay>:
	}
}

static void H_SSD_Void_SSDDigitDisplay(u8 Copy_U8_Number)
{
	switch(Copy_U8_Number)
    1bf4:	84 30       	cpi	r24, 0x04	; 4
    1bf6:	09 f4       	brne	.+2      	; 0x1bfa <H_SSD_Void_SSDDigitDisplay+0x6>
    1bf8:	63 c0       	rjmp	.+198    	; 0x1cc0 <H_SSD_Void_SSDDigitDisplay+0xcc>
    1bfa:	85 30       	cpi	r24, 0x05	; 5
    1bfc:	50 f4       	brcc	.+20     	; 0x1c12 <H_SSD_Void_SSDDigitDisplay+0x1e>
    1bfe:	81 30       	cpi	r24, 0x01	; 1
    1c00:	61 f1       	breq	.+88     	; 0x1c5a <H_SSD_Void_SSDDigitDisplay+0x66>
    1c02:	81 30       	cpi	r24, 0x01	; 1
    1c04:	c8 f0       	brcs	.+50     	; 0x1c38 <H_SSD_Void_SSDDigitDisplay+0x44>
    1c06:	82 30       	cpi	r24, 0x02	; 2
    1c08:	c9 f1       	breq	.+114    	; 0x1c7c <H_SSD_Void_SSDDigitDisplay+0x88>
    1c0a:	83 30       	cpi	r24, 0x03	; 3
    1c0c:	09 f0       	breq	.+2      	; 0x1c10 <H_SSD_Void_SSDDigitDisplay+0x1c>
    1c0e:	bd c0       	rjmp	.+378    	; 0x1d8a <H_SSD_Void_SSDDigitDisplay+0x196>
    1c10:	46 c0       	rjmp	.+140    	; 0x1c9e <H_SSD_Void_SSDDigitDisplay+0xaa>
    1c12:	87 30       	cpi	r24, 0x07	; 7
    1c14:	09 f4       	brne	.+2      	; 0x1c18 <H_SSD_Void_SSDDigitDisplay+0x24>
    1c16:	87 c0       	rjmp	.+270    	; 0x1d26 <H_SSD_Void_SSDDigitDisplay+0x132>
    1c18:	88 30       	cpi	r24, 0x08	; 8
    1c1a:	38 f4       	brcc	.+14     	; 0x1c2a <H_SSD_Void_SSDDigitDisplay+0x36>
    1c1c:	85 30       	cpi	r24, 0x05	; 5
    1c1e:	09 f4       	brne	.+2      	; 0x1c22 <H_SSD_Void_SSDDigitDisplay+0x2e>
    1c20:	60 c0       	rjmp	.+192    	; 0x1ce2 <H_SSD_Void_SSDDigitDisplay+0xee>
    1c22:	86 30       	cpi	r24, 0x06	; 6
    1c24:	09 f0       	breq	.+2      	; 0x1c28 <H_SSD_Void_SSDDigitDisplay+0x34>
    1c26:	b1 c0       	rjmp	.+354    	; 0x1d8a <H_SSD_Void_SSDDigitDisplay+0x196>
    1c28:	6d c0       	rjmp	.+218    	; 0x1d04 <H_SSD_Void_SSDDigitDisplay+0x110>
    1c2a:	88 30       	cpi	r24, 0x08	; 8
    1c2c:	09 f4       	brne	.+2      	; 0x1c30 <H_SSD_Void_SSDDigitDisplay+0x3c>
    1c2e:	8c c0       	rjmp	.+280    	; 0x1d48 <H_SSD_Void_SSDDigitDisplay+0x154>
    1c30:	89 30       	cpi	r24, 0x09	; 9
    1c32:	09 f0       	breq	.+2      	; 0x1c36 <H_SSD_Void_SSDDigitDisplay+0x42>
    1c34:	aa c0       	rjmp	.+340    	; 0x1d8a <H_SSD_Void_SSDDigitDisplay+0x196>
    1c36:	99 c0       	rjmp	.+306    	; 0x1d6a <H_SSD_Void_SSDDigitDisplay+0x176>
	{
	case 0:
		M_DIO_Void_SetPinValue(SSD_A_PIN,LOW);
    1c38:	8e e0       	ldi	r24, 0x0E	; 14
    1c3a:	60 e0       	ldi	r22, 0x00	; 0
    1c3c:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_B_PIN,LOW);
    1c40:	8f e0       	ldi	r24, 0x0F	; 15
    1c42:	60 e0       	ldi	r22, 0x00	; 0
    1c44:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_C_PIN,LOW);
    1c48:	80 e1       	ldi	r24, 0x10	; 16
    1c4a:	60 e0       	ldi	r22, 0x00	; 0
    1c4c:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_D_PIN,LOW);
    1c50:	81 e1       	ldi	r24, 0x11	; 17
    1c52:	60 e0       	ldi	r22, 0x00	; 0
    1c54:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1c58:	08 95       	ret
		break;
	case 1:
		M_DIO_Void_SetPinValue(SSD_A_PIN,HIGH);
    1c5a:	8e e0       	ldi	r24, 0x0E	; 14
    1c5c:	61 e0       	ldi	r22, 0x01	; 1
    1c5e:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_B_PIN,LOW);
    1c62:	8f e0       	ldi	r24, 0x0F	; 15
    1c64:	60 e0       	ldi	r22, 0x00	; 0
    1c66:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_C_PIN,LOW);
    1c6a:	80 e1       	ldi	r24, 0x10	; 16
    1c6c:	60 e0       	ldi	r22, 0x00	; 0
    1c6e:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_D_PIN,LOW);
    1c72:	81 e1       	ldi	r24, 0x11	; 17
    1c74:	60 e0       	ldi	r22, 0x00	; 0
    1c76:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1c7a:	08 95       	ret
		break;
	case 2:
		M_DIO_Void_SetPinValue(SSD_A_PIN,LOW);
    1c7c:	8e e0       	ldi	r24, 0x0E	; 14
    1c7e:	60 e0       	ldi	r22, 0x00	; 0
    1c80:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_B_PIN,HIGH);
    1c84:	8f e0       	ldi	r24, 0x0F	; 15
    1c86:	61 e0       	ldi	r22, 0x01	; 1
    1c88:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_C_PIN,LOW);
    1c8c:	80 e1       	ldi	r24, 0x10	; 16
    1c8e:	60 e0       	ldi	r22, 0x00	; 0
    1c90:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_D_PIN,LOW);
    1c94:	81 e1       	ldi	r24, 0x11	; 17
    1c96:	60 e0       	ldi	r22, 0x00	; 0
    1c98:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1c9c:	08 95       	ret
		break;
	case 3:
		M_DIO_Void_SetPinValue(SSD_A_PIN,HIGH);
    1c9e:	8e e0       	ldi	r24, 0x0E	; 14
    1ca0:	61 e0       	ldi	r22, 0x01	; 1
    1ca2:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_B_PIN,HIGH);
    1ca6:	8f e0       	ldi	r24, 0x0F	; 15
    1ca8:	61 e0       	ldi	r22, 0x01	; 1
    1caa:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_C_PIN,LOW);
    1cae:	80 e1       	ldi	r24, 0x10	; 16
    1cb0:	60 e0       	ldi	r22, 0x00	; 0
    1cb2:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_D_PIN,LOW);
    1cb6:	81 e1       	ldi	r24, 0x11	; 17
    1cb8:	60 e0       	ldi	r22, 0x00	; 0
    1cba:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1cbe:	08 95       	ret
		break;
	case 4:
		M_DIO_Void_SetPinValue(SSD_A_PIN,LOW);
    1cc0:	8e e0       	ldi	r24, 0x0E	; 14
    1cc2:	60 e0       	ldi	r22, 0x00	; 0
    1cc4:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_B_PIN,LOW);
    1cc8:	8f e0       	ldi	r24, 0x0F	; 15
    1cca:	60 e0       	ldi	r22, 0x00	; 0
    1ccc:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_C_PIN,HIGH);
    1cd0:	80 e1       	ldi	r24, 0x10	; 16
    1cd2:	61 e0       	ldi	r22, 0x01	; 1
    1cd4:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_D_PIN,LOW);
    1cd8:	81 e1       	ldi	r24, 0x11	; 17
    1cda:	60 e0       	ldi	r22, 0x00	; 0
    1cdc:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1ce0:	08 95       	ret
		break;
	case 5:
		M_DIO_Void_SetPinValue(SSD_A_PIN,HIGH);
    1ce2:	8e e0       	ldi	r24, 0x0E	; 14
    1ce4:	61 e0       	ldi	r22, 0x01	; 1
    1ce6:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_B_PIN,LOW);
    1cea:	8f e0       	ldi	r24, 0x0F	; 15
    1cec:	60 e0       	ldi	r22, 0x00	; 0
    1cee:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_C_PIN,HIGH);
    1cf2:	80 e1       	ldi	r24, 0x10	; 16
    1cf4:	61 e0       	ldi	r22, 0x01	; 1
    1cf6:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_D_PIN,LOW);
    1cfa:	81 e1       	ldi	r24, 0x11	; 17
    1cfc:	60 e0       	ldi	r22, 0x00	; 0
    1cfe:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1d02:	08 95       	ret
		break;
	case 6:
		M_DIO_Void_SetPinValue(SSD_A_PIN,LOW);
    1d04:	8e e0       	ldi	r24, 0x0E	; 14
    1d06:	60 e0       	ldi	r22, 0x00	; 0
    1d08:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_B_PIN,HIGH);
    1d0c:	8f e0       	ldi	r24, 0x0F	; 15
    1d0e:	61 e0       	ldi	r22, 0x01	; 1
    1d10:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_C_PIN,HIGH);
    1d14:	80 e1       	ldi	r24, 0x10	; 16
    1d16:	61 e0       	ldi	r22, 0x01	; 1
    1d18:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_D_PIN,LOW);
    1d1c:	81 e1       	ldi	r24, 0x11	; 17
    1d1e:	60 e0       	ldi	r22, 0x00	; 0
    1d20:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1d24:	08 95       	ret
		break;
	case 7:
		M_DIO_Void_SetPinValue(SSD_A_PIN,HIGH);
    1d26:	8e e0       	ldi	r24, 0x0E	; 14
    1d28:	61 e0       	ldi	r22, 0x01	; 1
    1d2a:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_B_PIN,HIGH);
    1d2e:	8f e0       	ldi	r24, 0x0F	; 15
    1d30:	61 e0       	ldi	r22, 0x01	; 1
    1d32:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_C_PIN,HIGH);
    1d36:	80 e1       	ldi	r24, 0x10	; 16
    1d38:	61 e0       	ldi	r22, 0x01	; 1
    1d3a:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_D_PIN,LOW);
    1d3e:	81 e1       	ldi	r24, 0x11	; 17
    1d40:	60 e0       	ldi	r22, 0x00	; 0
    1d42:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1d46:	08 95       	ret
		break;
	case 8:
		M_DIO_Void_SetPinValue(SSD_A_PIN,LOW);
    1d48:	8e e0       	ldi	r24, 0x0E	; 14
    1d4a:	60 e0       	ldi	r22, 0x00	; 0
    1d4c:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_B_PIN,LOW);
    1d50:	8f e0       	ldi	r24, 0x0F	; 15
    1d52:	60 e0       	ldi	r22, 0x00	; 0
    1d54:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_C_PIN,LOW);
    1d58:	80 e1       	ldi	r24, 0x10	; 16
    1d5a:	60 e0       	ldi	r22, 0x00	; 0
    1d5c:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_D_PIN,HIGH);
    1d60:	81 e1       	ldi	r24, 0x11	; 17
    1d62:	61 e0       	ldi	r22, 0x01	; 1
    1d64:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1d68:	08 95       	ret
		break;
	case 9:
		M_DIO_Void_SetPinValue(SSD_A_PIN,HIGH);
    1d6a:	8e e0       	ldi	r24, 0x0E	; 14
    1d6c:	61 e0       	ldi	r22, 0x01	; 1
    1d6e:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_B_PIN,LOW);
    1d72:	8f e0       	ldi	r24, 0x0F	; 15
    1d74:	60 e0       	ldi	r22, 0x00	; 0
    1d76:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_C_PIN,LOW);
    1d7a:	80 e1       	ldi	r24, 0x10	; 16
    1d7c:	60 e0       	ldi	r22, 0x00	; 0
    1d7e:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
		M_DIO_Void_SetPinValue(SSD_D_PIN,HIGH);
    1d82:	81 e1       	ldi	r24, 0x11	; 17
    1d84:	61 e0       	ldi	r22, 0x01	; 1
    1d86:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1d8a:	08 95       	ret

00001d8c <H_SSD_Void_SSDWriteNumber>:

	M_DIO_Void_SetPinDirection(SSD_EN1_PIN,OUTPUT);
	M_DIO_Void_SetPinDirection(SSD_EN2_PIN,OUTPUT);
}
void H_SSD_Void_SSDWriteNumber(u8 Copy_U8_Number)
{
    1d8c:	ef 92       	push	r14
    1d8e:	ff 92       	push	r15
    1d90:	0f 93       	push	r16
    1d92:	1f 93       	push	r17
    1d94:	cf 93       	push	r28
    1d96:	df 93       	push	r29
    1d98:	28 2f       	mov	r18, r24
	u32 Local_U32_Counter = 0;
	for(;Local_U32_Counter < 500;Local_U32_Counter++)
	{
	u8 Local_U8_Ones = Copy_U8_Number % 10;
    1d9a:	6a e0       	ldi	r22, 0x0A	; 10
    1d9c:	0e 94 97 13 	call	0x272e	; 0x272e <__udivmodqi4>
    1da0:	e9 2e       	mov	r14, r25
	u8 Local_U8_Tens = Copy_U8_Number / 10;
    1da2:	82 2f       	mov	r24, r18
    1da4:	0e 94 97 13 	call	0x272e	; 0x272e <__udivmodqi4>
    1da8:	f8 2e       	mov	r15, r24
    1daa:	c0 e0       	ldi	r28, 0x00	; 0
    1dac:	d0 e0       	ldi	r29, 0x00	; 0
    1dae:	00 ea       	ldi	r16, 0xA0	; 160
    1db0:	1f e0       	ldi	r17, 0x0F	; 15
	H_SSD_Void_SSDDigitDisplay(Local_U8_Tens);
    1db2:	8f 2d       	mov	r24, r15
    1db4:	0e 94 fa 0d 	call	0x1bf4	; 0x1bf4 <H_SSD_Void_SSDDigitDisplay>
	M_DIO_Void_SetPinValue(SSD_EN2_PIN,HIGH);
    1db8:	86 e1       	ldi	r24, 0x16	; 22
    1dba:	61 e0       	ldi	r22, 0x01	; 1
    1dbc:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1dc0:	c8 01       	movw	r24, r16
    1dc2:	01 97       	sbiw	r24, 0x01	; 1
    1dc4:	f1 f7       	brne	.-4      	; 0x1dc2 <H_SSD_Void_SSDWriteNumber+0x36>
	_delay_ms(1);
	M_DIO_Void_SetPinValue(SSD_EN2_PIN,LOW);
    1dc6:	86 e1       	ldi	r24, 0x16	; 22
    1dc8:	60 e0       	ldi	r22, 0x00	; 0
    1dca:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	H_SSD_Void_SSDDigitDisplay(Local_U8_Ones);
    1dce:	8e 2d       	mov	r24, r14
    1dd0:	0e 94 fa 0d 	call	0x1bf4	; 0x1bf4 <H_SSD_Void_SSDDigitDisplay>
	M_DIO_Void_SetPinValue(SSD_EN1_PIN,HIGH);
    1dd4:	85 e1       	ldi	r24, 0x15	; 21
    1dd6:	61 e0       	ldi	r22, 0x01	; 1
    1dd8:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1ddc:	c8 01       	movw	r24, r16
    1dde:	01 97       	sbiw	r24, 0x01	; 1
    1de0:	f1 f7       	brne	.-4      	; 0x1dde <H_SSD_Void_SSDWriteNumber+0x52>
	_delay_ms(1);
	M_DIO_Void_SetPinValue(SSD_EN1_PIN,LOW);
    1de2:	85 e1       	ldi	r24, 0x15	; 21
    1de4:	60 e0       	ldi	r22, 0x00	; 0
    1de6:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1dea:	21 96       	adiw	r28, 0x01	; 1
	M_DIO_Void_SetPinDirection(SSD_EN2_PIN,OUTPUT);
}
void H_SSD_Void_SSDWriteNumber(u8 Copy_U8_Number)
{
	u32 Local_U32_Counter = 0;
	for(;Local_U32_Counter < 500;Local_U32_Counter++)
    1dec:	81 e0       	ldi	r24, 0x01	; 1
    1dee:	c4 3f       	cpi	r28, 0xF4	; 244
    1df0:	d8 07       	cpc	r29, r24
    1df2:	f9 f6       	brne	.-66     	; 0x1db2 <H_SSD_Void_SSDWriteNumber+0x26>
	H_SSD_Void_SSDDigitDisplay(Local_U8_Ones);
	M_DIO_Void_SetPinValue(SSD_EN1_PIN,HIGH);
	_delay_ms(1);
	M_DIO_Void_SetPinValue(SSD_EN1_PIN,LOW);
	}
}
    1df4:	df 91       	pop	r29
    1df6:	cf 91       	pop	r28
    1df8:	1f 91       	pop	r17
    1dfa:	0f 91       	pop	r16
    1dfc:	ff 90       	pop	r15
    1dfe:	ef 90       	pop	r14
    1e00:	08 95       	ret

00001e02 <H_SSD_Void_SSDInit>:
#include "SSD_Interface.h"
#include "SSD_Private.h"

void H_SSD_Void_SSDInit(void)
{
	M_DIO_Void_SetPinDirection(SSD_A_PIN,OUTPUT);
    1e02:	8e e0       	ldi	r24, 0x0E	; 14
    1e04:	61 e0       	ldi	r22, 0x01	; 1
    1e06:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(SSD_B_PIN,OUTPUT);
    1e0a:	8f e0       	ldi	r24, 0x0F	; 15
    1e0c:	61 e0       	ldi	r22, 0x01	; 1
    1e0e:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(SSD_C_PIN,OUTPUT);
    1e12:	80 e1       	ldi	r24, 0x10	; 16
    1e14:	61 e0       	ldi	r22, 0x01	; 1
    1e16:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(SSD_D_PIN,OUTPUT);
    1e1a:	81 e1       	ldi	r24, 0x11	; 17
    1e1c:	61 e0       	ldi	r22, 0x01	; 1
    1e1e:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>

	M_DIO_Void_SetPinDirection(SSD_EN1_PIN,OUTPUT);
    1e22:	85 e1       	ldi	r24, 0x15	; 21
    1e24:	61 e0       	ldi	r22, 0x01	; 1
    1e26:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(SSD_EN2_PIN,OUTPUT);
    1e2a:	86 e1       	ldi	r24, 0x16	; 22
    1e2c:	61 e0       	ldi	r22, 0x01	; 1
    1e2e:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
}
    1e32:	08 95       	ret

00001e34 <H_PB_U8_PBRead>:

}
u8   H_PB_U8_PBRead(u8 Copy_U8_PushButton)
{
	u8 Local_U8_Reading = RELEASED;
	switch (Copy_U8_PushButton)
    1e34:	81 30       	cpi	r24, 0x01	; 1
    1e36:	11 f1       	breq	.+68     	; 0x1e7c <H_PB_U8_PBRead+0x48>
    1e38:	81 30       	cpi	r24, 0x01	; 1
    1e3a:	20 f0       	brcs	.+8      	; 0x1e44 <H_PB_U8_PBRead+0x10>
    1e3c:	82 30       	cpi	r24, 0x02	; 2
    1e3e:	09 f0       	breq	.+2      	; 0x1e42 <H_PB_U8_PBRead+0xe>
    1e40:	51 c0       	rjmp	.+162    	; 0x1ee4 <H_PB_U8_PBRead+0xb0>
    1e42:	36 c0       	rjmp	.+108    	; 0x1eb0 <H_PB_U8_PBRead+0x7c>
	{
	case PB0 :
		if(M_DIO_U8_GetPinValue(PUSH_BUTTON0_PIN) == PRESSED)
    1e44:	84 e1       	ldi	r24, 0x14	; 20
    1e46:	0e 94 01 0c 	call	0x1802	; 0x1802 <M_DIO_U8_GetPinValue>
    1e4a:	81 30       	cpi	r24, 0x01	; 1
    1e4c:	09 f0       	breq	.+2      	; 0x1e50 <H_PB_U8_PBRead+0x1c>
    1e4e:	4a c0       	rjmp	.+148    	; 0x1ee4 <H_PB_U8_PBRead+0xb0>
    1e50:	24 e1       	ldi	r18, 0x14	; 20
    1e52:	35 e0       	ldi	r19, 0x05	; 5
    1e54:	40 e9       	ldi	r20, 0x90	; 144
    1e56:	51 e0       	ldi	r21, 0x01	; 1
    1e58:	ca 01       	movw	r24, r20
    1e5a:	01 97       	sbiw	r24, 0x01	; 1
    1e5c:	f1 f7       	brne	.-4      	; 0x1e5a <H_PB_U8_PBRead+0x26>
    1e5e:	21 50       	subi	r18, 0x01	; 1
    1e60:	30 40       	sbci	r19, 0x00	; 0
    1e62:	d1 f7       	brne	.-12     	; 0x1e58 <H_PB_U8_PBRead+0x24>
		{
			_delay_ms(PB_DEBOUNCING_TIME);
			if(M_DIO_U8_GetPinValue(PUSH_BUTTON0_PIN) == PRESSED)
    1e64:	84 e1       	ldi	r24, 0x14	; 20
    1e66:	0e 94 01 0c 	call	0x1802	; 0x1802 <M_DIO_U8_GetPinValue>
    1e6a:	81 30       	cpi	r24, 0x01	; 1
    1e6c:	09 f0       	breq	.+2      	; 0x1e70 <H_PB_U8_PBRead+0x3c>
    1e6e:	3a c0       	rjmp	.+116    	; 0x1ee4 <H_PB_U8_PBRead+0xb0>
			{
				while(M_DIO_U8_GetPinValue(PUSH_BUTTON0_PIN) == PRESSED);
    1e70:	84 e1       	ldi	r24, 0x14	; 20
    1e72:	0e 94 01 0c 	call	0x1802	; 0x1802 <M_DIO_U8_GetPinValue>
    1e76:	81 30       	cpi	r24, 0x01	; 1
    1e78:	d9 f3       	breq	.-10     	; 0x1e70 <H_PB_U8_PBRead+0x3c>
    1e7a:	36 c0       	rjmp	.+108    	; 0x1ee8 <H_PB_U8_PBRead+0xb4>
				Local_U8_Reading = PRESSED;
			}
		}
		break;
	case PB1 :
		if(M_DIO_U8_GetPinValue(PUSH_BUTTON1_PIN) == PRESSED)
    1e7c:	8e e2       	ldi	r24, 0x2E	; 46
    1e7e:	0e 94 01 0c 	call	0x1802	; 0x1802 <M_DIO_U8_GetPinValue>
    1e82:	81 30       	cpi	r24, 0x01	; 1
    1e84:	79 f5       	brne	.+94     	; 0x1ee4 <H_PB_U8_PBRead+0xb0>
    1e86:	24 e1       	ldi	r18, 0x14	; 20
    1e88:	35 e0       	ldi	r19, 0x05	; 5
    1e8a:	40 e9       	ldi	r20, 0x90	; 144
    1e8c:	51 e0       	ldi	r21, 0x01	; 1
    1e8e:	ca 01       	movw	r24, r20
    1e90:	01 97       	sbiw	r24, 0x01	; 1
    1e92:	f1 f7       	brne	.-4      	; 0x1e90 <H_PB_U8_PBRead+0x5c>
    1e94:	21 50       	subi	r18, 0x01	; 1
    1e96:	30 40       	sbci	r19, 0x00	; 0
    1e98:	d1 f7       	brne	.-12     	; 0x1e8e <H_PB_U8_PBRead+0x5a>
		{
			_delay_ms(PB_DEBOUNCING_TIME);
			if(M_DIO_U8_GetPinValue(PUSH_BUTTON1_PIN) == PRESSED)
    1e9a:	8e e2       	ldi	r24, 0x2E	; 46
    1e9c:	0e 94 01 0c 	call	0x1802	; 0x1802 <M_DIO_U8_GetPinValue>
    1ea0:	81 30       	cpi	r24, 0x01	; 1
    1ea2:	01 f5       	brne	.+64     	; 0x1ee4 <H_PB_U8_PBRead+0xb0>
			{
				while(M_DIO_U8_GetPinValue(PUSH_BUTTON1_PIN) == PRESSED);
    1ea4:	8e e2       	ldi	r24, 0x2E	; 46
    1ea6:	0e 94 01 0c 	call	0x1802	; 0x1802 <M_DIO_U8_GetPinValue>
    1eaa:	81 30       	cpi	r24, 0x01	; 1
    1eac:	d9 f3       	breq	.-10     	; 0x1ea4 <H_PB_U8_PBRead+0x70>
    1eae:	1c c0       	rjmp	.+56     	; 0x1ee8 <H_PB_U8_PBRead+0xb4>
				Local_U8_Reading = PRESSED;
			}
		}
		break;
	case PB2 :
		if(M_DIO_U8_GetPinValue(PUSH_BUTTON2_PIN) == PRESSED)
    1eb0:	8a e2       	ldi	r24, 0x2A	; 42
    1eb2:	0e 94 01 0c 	call	0x1802	; 0x1802 <M_DIO_U8_GetPinValue>
    1eb6:	81 30       	cpi	r24, 0x01	; 1
    1eb8:	a9 f4       	brne	.+42     	; 0x1ee4 <H_PB_U8_PBRead+0xb0>
    1eba:	24 e1       	ldi	r18, 0x14	; 20
    1ebc:	35 e0       	ldi	r19, 0x05	; 5
    1ebe:	40 e9       	ldi	r20, 0x90	; 144
    1ec0:	51 e0       	ldi	r21, 0x01	; 1
    1ec2:	ca 01       	movw	r24, r20
    1ec4:	01 97       	sbiw	r24, 0x01	; 1
    1ec6:	f1 f7       	brne	.-4      	; 0x1ec4 <H_PB_U8_PBRead+0x90>
    1ec8:	21 50       	subi	r18, 0x01	; 1
    1eca:	30 40       	sbci	r19, 0x00	; 0
    1ecc:	d1 f7       	brne	.-12     	; 0x1ec2 <H_PB_U8_PBRead+0x8e>
		{
			_delay_ms(PB_DEBOUNCING_TIME);
			if(M_DIO_U8_GetPinValue(PUSH_BUTTON2_PIN) == PRESSED)
    1ece:	8a e2       	ldi	r24, 0x2A	; 42
    1ed0:	0e 94 01 0c 	call	0x1802	; 0x1802 <M_DIO_U8_GetPinValue>
    1ed4:	81 30       	cpi	r24, 0x01	; 1
    1ed6:	31 f4       	brne	.+12     	; 0x1ee4 <H_PB_U8_PBRead+0xb0>
			{
				while(M_DIO_U8_GetPinValue(PUSH_BUTTON2_PIN) == PRESSED);
    1ed8:	8a e2       	ldi	r24, 0x2A	; 42
    1eda:	0e 94 01 0c 	call	0x1802	; 0x1802 <M_DIO_U8_GetPinValue>
    1ede:	81 30       	cpi	r24, 0x01	; 1
    1ee0:	d9 f3       	breq	.-10     	; 0x1ed8 <H_PB_U8_PBRead+0xa4>
    1ee2:	02 c0       	rjmp	.+4      	; 0x1ee8 <H_PB_U8_PBRead+0xb4>
    1ee4:	80 e0       	ldi	r24, 0x00	; 0
    1ee6:	08 95       	ret
    1ee8:	81 e0       	ldi	r24, 0x01	; 1
		}
		break;
	default  :                                                     break;
	}
	return Local_U8_Reading;
}
    1eea:	08 95       	ret

00001eec <H_PB_Void_PBInit>:
#include "PB_Interface.h"


void H_PB_Void_PBInit(u8 Copy_U8_PushButton)
{
	switch (Copy_U8_PushButton)
    1eec:	81 30       	cpi	r24, 0x01	; 1
    1eee:	51 f0       	breq	.+20     	; 0x1f04 <H_PB_Void_PBInit+0x18>
    1ef0:	81 30       	cpi	r24, 0x01	; 1
    1ef2:	18 f0       	brcs	.+6      	; 0x1efa <H_PB_Void_PBInit+0xe>
    1ef4:	82 30       	cpi	r24, 0x02	; 2
    1ef6:	79 f4       	brne	.+30     	; 0x1f16 <H_PB_Void_PBInit+0x2a>
    1ef8:	0a c0       	rjmp	.+20     	; 0x1f0e <H_PB_Void_PBInit+0x22>
	{
	case PB0 : M_DIO_Void_SetPinDirection(PUSH_BUTTON0_PIN,INPUT); break;
    1efa:	84 e1       	ldi	r24, 0x14	; 20
    1efc:	60 e0       	ldi	r22, 0x00	; 0
    1efe:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
    1f02:	08 95       	ret
	case PB1 : M_DIO_Void_SetPinDirection(PUSH_BUTTON0_PIN,INPUT); break;
    1f04:	84 e1       	ldi	r24, 0x14	; 20
    1f06:	60 e0       	ldi	r22, 0x00	; 0
    1f08:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
    1f0c:	08 95       	ret
	case PB2 : M_DIO_Void_SetPinDirection(PUSH_BUTTON0_PIN,INPUT); break;
    1f0e:	84 e1       	ldi	r24, 0x14	; 20
    1f10:	60 e0       	ldi	r22, 0x00	; 0
    1f12:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
    1f16:	08 95       	ret

00001f18 <H_LM35_Void_LM35Read>:
{
	M_ADC_Void_ADCInit();
}
u16  H_LM35_Void_LM35Read(void)
{
	 u16 Local_U16_AdcValue = M_ADC_U16_ADCRead(LM35_PIN);
    1f18:	81 e0       	ldi	r24, 0x01	; 1
    1f1a:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <M_ADC_U16_ADCRead>
    1f1e:	a0 e0       	ldi	r26, 0x00	; 0
    1f20:	b0 e0       	ldi	r27, 0x00	; 0
    1f22:	bc 01       	movw	r22, r24
    1f24:	cd 01       	movw	r24, r26
    1f26:	24 ef       	ldi	r18, 0xF4	; 244
    1f28:	31 e0       	ldi	r19, 0x01	; 1
    1f2a:	40 e0       	ldi	r20, 0x00	; 0
    1f2c:	50 e0       	ldi	r21, 0x00	; 0
    1f2e:	0e 94 78 13 	call	0x26f0	; 0x26f0 <__mulsi3>
    1f32:	2f ef       	ldi	r18, 0xFF	; 255
    1f34:	33 e0       	ldi	r19, 0x03	; 3
    1f36:	40 e0       	ldi	r20, 0x00	; 0
    1f38:	50 e0       	ldi	r21, 0x00	; 0
    1f3a:	0e 94 a3 13 	call	0x2746	; 0x2746 <__udivmodsi4>
    1f3e:	82 2f       	mov	r24, r18
    1f40:	93 2f       	mov	r25, r19
	 u16 temp               = ((u32)Local_U16_AdcValue * 500) / 1023;
	 return temp;
}
    1f42:	08 95       	ret

00001f44 <H_LM35_Void_LM35Init>:

#include "LM35_Interface.h"

void H_LM35_Void_LM35Init(void)
{
	M_ADC_Void_ADCInit();
    1f44:	0e 94 cf 0c 	call	0x199e	; 0x199e <M_ADC_Void_ADCInit>
}
    1f48:	08 95       	ret

00001f4a <H_LED_Void_LedTog>:
	default:                                         break;
	}
}
void H_LED_Void_LedTog(u8 Copy_U8_Led)
{
	switch(Copy_U8_Led)
    1f4a:	81 30       	cpi	r24, 0x01	; 1
    1f4c:	49 f0       	breq	.+18     	; 0x1f60 <H_LED_Void_LedTog+0x16>
    1f4e:	81 30       	cpi	r24, 0x01	; 1
    1f50:	18 f0       	brcs	.+6      	; 0x1f58 <H_LED_Void_LedTog+0xe>
    1f52:	82 30       	cpi	r24, 0x02	; 2
    1f54:	61 f4       	brne	.+24     	; 0x1f6e <H_LED_Void_LedTog+0x24>
    1f56:	08 c0       	rjmp	.+16     	; 0x1f68 <H_LED_Void_LedTog+0x1e>
	{
	case LED0: M_DIO_Void_TogPin(LED0_PIN); break;
    1f58:	80 e2       	ldi	r24, 0x20	; 32
    1f5a:	0e 94 b9 0b 	call	0x1772	; 0x1772 <M_DIO_Void_TogPin>
    1f5e:	08 95       	ret
	case LED1: M_DIO_Void_TogPin(LED1_PIN); break;
    1f60:	85 e2       	ldi	r24, 0x25	; 37
    1f62:	0e 94 b9 0b 	call	0x1772	; 0x1772 <M_DIO_Void_TogPin>
    1f66:	08 95       	ret
	case LED2: M_DIO_Void_TogPin(LED2_PIN); break;
    1f68:	8b e2       	ldi	r24, 0x2B	; 43
    1f6a:	0e 94 b9 0b 	call	0x1772	; 0x1772 <M_DIO_Void_TogPin>
    1f6e:	08 95       	ret

00001f70 <H_LED_Void_LedSetOff>:
	default:                                          break;
	}
}
void H_LED_Void_LedSetOff(u8 Copy_U8_Led)
{
	switch(Copy_U8_Led)
    1f70:	81 30       	cpi	r24, 0x01	; 1
    1f72:	51 f0       	breq	.+20     	; 0x1f88 <H_LED_Void_LedSetOff+0x18>
    1f74:	81 30       	cpi	r24, 0x01	; 1
    1f76:	18 f0       	brcs	.+6      	; 0x1f7e <H_LED_Void_LedSetOff+0xe>
    1f78:	82 30       	cpi	r24, 0x02	; 2
    1f7a:	79 f4       	brne	.+30     	; 0x1f9a <H_LED_Void_LedSetOff+0x2a>
    1f7c:	0a c0       	rjmp	.+20     	; 0x1f92 <H_LED_Void_LedSetOff+0x22>
	{
	case LED0: M_DIO_Void_SetPinValue(LED0_PIN,LOW); break;
    1f7e:	80 e2       	ldi	r24, 0x20	; 32
    1f80:	60 e0       	ldi	r22, 0x00	; 0
    1f82:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1f86:	08 95       	ret
	case LED1: M_DIO_Void_SetPinValue(LED1_PIN,LOW); break;
    1f88:	85 e2       	ldi	r24, 0x25	; 37
    1f8a:	60 e0       	ldi	r22, 0x00	; 0
    1f8c:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1f90:	08 95       	ret
	case LED2: M_DIO_Void_SetPinValue(LED2_PIN,LOW); break;
    1f92:	8b e2       	ldi	r24, 0x2B	; 43
    1f94:	60 e0       	ldi	r22, 0x00	; 0
    1f96:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1f9a:	08 95       	ret

00001f9c <H_LED_Void_LedSetOn>:
	default:                                                break;
	}
}
void H_LED_Void_LedSetOn(u8 Copy_U8_Led)
{
	switch(Copy_U8_Led)
    1f9c:	81 30       	cpi	r24, 0x01	; 1
    1f9e:	51 f0       	breq	.+20     	; 0x1fb4 <H_LED_Void_LedSetOn+0x18>
    1fa0:	81 30       	cpi	r24, 0x01	; 1
    1fa2:	18 f0       	brcs	.+6      	; 0x1faa <H_LED_Void_LedSetOn+0xe>
    1fa4:	82 30       	cpi	r24, 0x02	; 2
    1fa6:	79 f4       	brne	.+30     	; 0x1fc6 <H_LED_Void_LedSetOn+0x2a>
    1fa8:	0a c0       	rjmp	.+20     	; 0x1fbe <H_LED_Void_LedSetOn+0x22>
	{
	case LED0: M_DIO_Void_SetPinValue(LED0_PIN,HIGH); break;
    1faa:	80 e2       	ldi	r24, 0x20	; 32
    1fac:	61 e0       	ldi	r22, 0x01	; 1
    1fae:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1fb2:	08 95       	ret
	case LED1: M_DIO_Void_SetPinValue(LED1_PIN,HIGH); break;
    1fb4:	85 e2       	ldi	r24, 0x25	; 37
    1fb6:	61 e0       	ldi	r22, 0x01	; 1
    1fb8:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1fbc:	08 95       	ret
	case LED2: M_DIO_Void_SetPinValue(LED2_PIN,HIGH); break;
    1fbe:	8b e2       	ldi	r24, 0x2B	; 43
    1fc0:	61 e0       	ldi	r22, 0x01	; 1
    1fc2:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    1fc6:	08 95       	ret

00001fc8 <H_LED_Void_LedInit>:
#include "LED_Interface.h"


void H_LED_Void_LedInit(u8 Copy_U8_Led)
{
	switch(Copy_U8_Led)
    1fc8:	81 30       	cpi	r24, 0x01	; 1
    1fca:	51 f0       	breq	.+20     	; 0x1fe0 <H_LED_Void_LedInit+0x18>
    1fcc:	81 30       	cpi	r24, 0x01	; 1
    1fce:	18 f0       	brcs	.+6      	; 0x1fd6 <H_LED_Void_LedInit+0xe>
    1fd0:	82 30       	cpi	r24, 0x02	; 2
    1fd2:	79 f4       	brne	.+30     	; 0x1ff2 <H_LED_Void_LedInit+0x2a>
    1fd4:	0a c0       	rjmp	.+20     	; 0x1fea <H_LED_Void_LedInit+0x22>
	{
	case LED0: M_DIO_Void_SetPinDirection(LED0_PIN,OUTPUT); break;
    1fd6:	80 e2       	ldi	r24, 0x20	; 32
    1fd8:	61 e0       	ldi	r22, 0x01	; 1
    1fda:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
    1fde:	08 95       	ret
	case LED1: M_DIO_Void_SetPinDirection(LED1_PIN,OUTPUT); break;
    1fe0:	85 e2       	ldi	r24, 0x25	; 37
    1fe2:	61 e0       	ldi	r22, 0x01	; 1
    1fe4:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
    1fe8:	08 95       	ret
	case LED2: M_DIO_Void_SetPinDirection(LED2_PIN,OUTPUT); break;
    1fea:	8b e2       	ldi	r24, 0x2B	; 43
    1fec:	61 e0       	ldi	r22, 0x01	; 1
    1fee:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
    1ff2:	08 95       	ret

00001ff4 <H_LCD_Void_SetLCDPins>:
{
	H_LCD_Void_LCDWriteCommand(LCD_CLEAR);
}

static void H_LCD_Void_SetLCDPins(u8 Copy_U8_Pins)
{
    1ff4:	1f 93       	push	r17
    1ff6:	18 2f       	mov	r17, r24
	M_DIO_Void_SetPinValue(LCD_D4_PIN,Copy_U8_Pins >> 4 & 0x01);
	M_DIO_Void_SetPinValue(LCD_D5_PIN,Copy_U8_Pins >> 5 & 0x01);
	M_DIO_Void_SetPinValue(LCD_D6_PIN,Copy_U8_Pins >> 6 & 0x01);
	M_DIO_Void_SetPinValue(LCD_D7_PIN,Copy_U8_Pins >> 7 & 0x01);
#elif LCD_MODE   ==   _4_BIT_MODE
	M_DIO_Void_SetPinValue(LCD_D4_PIN,Copy_U8_Pins >> 0 & 0x01);
    1ff8:	68 2f       	mov	r22, r24
    1ffa:	61 70       	andi	r22, 0x01	; 1
    1ffc:	8e e0       	ldi	r24, 0x0E	; 14
    1ffe:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(LCD_D5_PIN,Copy_U8_Pins >> 1 & 0x01);
    2002:	61 2f       	mov	r22, r17
    2004:	66 95       	lsr	r22
    2006:	61 70       	andi	r22, 0x01	; 1
    2008:	8f e0       	ldi	r24, 0x0F	; 15
    200a:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(LCD_D6_PIN,Copy_U8_Pins >> 2 & 0x01);
    200e:	61 2f       	mov	r22, r17
    2010:	66 95       	lsr	r22
    2012:	66 95       	lsr	r22
    2014:	61 70       	andi	r22, 0x01	; 1
    2016:	80 e1       	ldi	r24, 0x10	; 16
    2018:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(LCD_D7_PIN,Copy_U8_Pins >> 3 & 0x01);
    201c:	16 95       	lsr	r17
    201e:	16 95       	lsr	r17
    2020:	16 95       	lsr	r17
    2022:	11 70       	andi	r17, 0x01	; 1
    2024:	81 e1       	ldi	r24, 0x11	; 17
    2026:	61 2f       	mov	r22, r17
    2028:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
#endif
}
    202c:	1f 91       	pop	r17
    202e:	08 95       	ret

00002030 <H_LCD_Void_LCDWriteCommand>:
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
#endif
	_delay_ms(1);
}
void H_LCD_Void_LCDWriteCommand(u8 Copy_U8_Command)
{
    2030:	ff 92       	push	r15
    2032:	0f 93       	push	r16
    2034:	1f 93       	push	r17
    2036:	f8 2e       	mov	r15, r24
	M_DIO_Void_SetPinValue(LCD_RS_PIN,LOW);
    2038:	85 e1       	ldi	r24, 0x15	; 21
    203a:	60 e0       	ldi	r22, 0x00	; 0
    203c:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	H_LCD_Void_SetLCDPins(Copy_U8_Command);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,HIGH);
	_delay_ms(1);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
#elif LCD_MODE   ==   _4_BIT_MODE
	H_LCD_Void_SetLCDPins(Copy_U8_Command >> 4);
    2040:	8f 2d       	mov	r24, r15
    2042:	82 95       	swap	r24
    2044:	8f 70       	andi	r24, 0x0F	; 15
    2046:	0e 94 fa 0f 	call	0x1ff4	; 0x1ff4 <H_LCD_Void_SetLCDPins>
	M_DIO_Void_SetPinValue(LCD_EN_PIN,HIGH);
    204a:	87 e1       	ldi	r24, 0x17	; 23
    204c:	61 e0       	ldi	r22, 0x01	; 1
    204e:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    2052:	00 ea       	ldi	r16, 0xA0	; 160
    2054:	1f e0       	ldi	r17, 0x0F	; 15
    2056:	c8 01       	movw	r24, r16
    2058:	01 97       	sbiw	r24, 0x01	; 1
    205a:	f1 f7       	brne	.-4      	; 0x2058 <H_LCD_Void_LCDWriteCommand+0x28>
	_delay_ms(1);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
    205c:	87 e1       	ldi	r24, 0x17	; 23
    205e:	60 e0       	ldi	r22, 0x00	; 0
    2060:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    2064:	c8 01       	movw	r24, r16
    2066:	01 97       	sbiw	r24, 0x01	; 1
    2068:	f1 f7       	brne	.-4      	; 0x2066 <H_LCD_Void_LCDWriteCommand+0x36>
	_delay_ms(1);
	H_LCD_Void_SetLCDPins(Copy_U8_Command);
    206a:	8f 2d       	mov	r24, r15
    206c:	0e 94 fa 0f 	call	0x1ff4	; 0x1ff4 <H_LCD_Void_SetLCDPins>
	M_DIO_Void_SetPinValue(LCD_EN_PIN,HIGH);
    2070:	87 e1       	ldi	r24, 0x17	; 23
    2072:	61 e0       	ldi	r22, 0x01	; 1
    2074:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    2078:	c8 01       	movw	r24, r16
    207a:	01 97       	sbiw	r24, 0x01	; 1
    207c:	f1 f7       	brne	.-4      	; 0x207a <H_LCD_Void_LCDWriteCommand+0x4a>
	_delay_ms(1);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
    207e:	87 e1       	ldi	r24, 0x17	; 23
    2080:	60 e0       	ldi	r22, 0x00	; 0
    2082:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    2086:	c8 01       	movw	r24, r16
    2088:	01 97       	sbiw	r24, 0x01	; 1
    208a:	f1 f7       	brne	.-4      	; 0x2088 <H_LCD_Void_LCDWriteCommand+0x58>
#endif
	_delay_ms(1);
}
    208c:	1f 91       	pop	r17
    208e:	0f 91       	pop	r16
    2090:	ff 90       	pop	r15
    2092:	08 95       	ret

00002094 <H_LCD_Void_LCDClear>:



void H_LCD_Void_LCDClear(void)
{
	H_LCD_Void_LCDWriteCommand(LCD_CLEAR);
    2094:	81 e0       	ldi	r24, 0x01	; 1
    2096:	0e 94 18 10 	call	0x2030	; 0x2030 <H_LCD_Void_LCDWriteCommand>
}
    209a:	08 95       	ret

0000209c <H_LCD_Void_LCDGoTo>:




void H_LCD_Void_LCDGoTo(u8 Copy_U8_Row,u8 Copy_U8_Col)
{
    209c:	df 93       	push	r29
    209e:	cf 93       	push	r28
    20a0:	00 d0       	rcall	.+0      	; 0x20a2 <H_LCD_Void_LCDGoTo+0x6>
    20a2:	cd b7       	in	r28, 0x3d	; 61
    20a4:	de b7       	in	r29, 0x3e	; 62
	u8 Local_U8Arr [2] = {0x80 , 0xC0};
    20a6:	90 e8       	ldi	r25, 0x80	; 128
    20a8:	99 83       	std	Y+1, r25	; 0x01
    20aa:	90 ec       	ldi	r25, 0xC0	; 192
    20ac:	9a 83       	std	Y+2, r25	; 0x02
	H_LCD_Void_LCDWriteCommand(Local_U8Arr[Copy_U8_Row] + Copy_U8_Col);
    20ae:	fe 01       	movw	r30, r28
    20b0:	e8 0f       	add	r30, r24
    20b2:	f1 1d       	adc	r31, r1
    20b4:	81 81       	ldd	r24, Z+1	; 0x01
    20b6:	86 0f       	add	r24, r22
    20b8:	0e 94 18 10 	call	0x2030	; 0x2030 <H_LCD_Void_LCDWriteCommand>
}
    20bc:	0f 90       	pop	r0
    20be:	0f 90       	pop	r0
    20c0:	cf 91       	pop	r28
    20c2:	df 91       	pop	r29
    20c4:	08 95       	ret

000020c6 <H_LCD_Void_LCDWriteCharacter>:
	H_LCD_Void_LCDWriteCommand(LCD_RETURN_HOME);
#endif

}
void H_LCD_Void_LCDWriteCharacter(u8 Copy_U8_Character)
{
    20c6:	ff 92       	push	r15
    20c8:	0f 93       	push	r16
    20ca:	1f 93       	push	r17
    20cc:	f8 2e       	mov	r15, r24
	M_DIO_Void_SetPinValue(LCD_RS_PIN,HIGH);
    20ce:	85 e1       	ldi	r24, 0x15	; 21
    20d0:	61 e0       	ldi	r22, 0x01	; 1
    20d2:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	H_LCD_Void_SetLCDPins(Copy_U8_Character);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,HIGH);
	_delay_ms(1);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
#elif LCD_MODE   ==   _4_BIT_MODE
	H_LCD_Void_SetLCDPins(Copy_U8_Character >> 4);
    20d6:	8f 2d       	mov	r24, r15
    20d8:	82 95       	swap	r24
    20da:	8f 70       	andi	r24, 0x0F	; 15
    20dc:	0e 94 fa 0f 	call	0x1ff4	; 0x1ff4 <H_LCD_Void_SetLCDPins>
	M_DIO_Void_SetPinValue(LCD_EN_PIN,HIGH);
    20e0:	87 e1       	ldi	r24, 0x17	; 23
    20e2:	61 e0       	ldi	r22, 0x01	; 1
    20e4:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    20e8:	00 ea       	ldi	r16, 0xA0	; 160
    20ea:	1f e0       	ldi	r17, 0x0F	; 15
    20ec:	c8 01       	movw	r24, r16
    20ee:	01 97       	sbiw	r24, 0x01	; 1
    20f0:	f1 f7       	brne	.-4      	; 0x20ee <H_LCD_Void_LCDWriteCharacter+0x28>
	_delay_ms(1);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
    20f2:	87 e1       	ldi	r24, 0x17	; 23
    20f4:	60 e0       	ldi	r22, 0x00	; 0
    20f6:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    20fa:	c8 01       	movw	r24, r16
    20fc:	01 97       	sbiw	r24, 0x01	; 1
    20fe:	f1 f7       	brne	.-4      	; 0x20fc <H_LCD_Void_LCDWriteCharacter+0x36>
	_delay_ms(1);
	H_LCD_Void_SetLCDPins(Copy_U8_Character);
    2100:	8f 2d       	mov	r24, r15
    2102:	0e 94 fa 0f 	call	0x1ff4	; 0x1ff4 <H_LCD_Void_SetLCDPins>
	M_DIO_Void_SetPinValue(LCD_EN_PIN,HIGH);
    2106:	87 e1       	ldi	r24, 0x17	; 23
    2108:	61 e0       	ldi	r22, 0x01	; 1
    210a:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    210e:	c8 01       	movw	r24, r16
    2110:	01 97       	sbiw	r24, 0x01	; 1
    2112:	f1 f7       	brne	.-4      	; 0x2110 <H_LCD_Void_LCDWriteCharacter+0x4a>
	_delay_ms(1);
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
    2114:	87 e1       	ldi	r24, 0x17	; 23
    2116:	60 e0       	ldi	r22, 0x00	; 0
    2118:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    211c:	c8 01       	movw	r24, r16
    211e:	01 97       	sbiw	r24, 0x01	; 1
    2120:	f1 f7       	brne	.-4      	; 0x211e <H_LCD_Void_LCDWriteCharacter+0x58>
#endif
	_delay_ms(1);
}
    2122:	1f 91       	pop	r17
    2124:	0f 91       	pop	r16
    2126:	ff 90       	pop	r15
    2128:	08 95       	ret

0000212a <H_LCD_Void_LCDWriteNumber>:
		H_LCD_Void_LCDWriteCharacter(Copy_U8_P[Local_U8_Counter]);
		Local_U8_Counter++;
	}
}
void H_LCD_Void_LCDWriteNumber(s32 Copy_S32_Num)
{
    212a:	af 92       	push	r10
    212c:	bf 92       	push	r11
    212e:	cf 92       	push	r12
    2130:	df 92       	push	r13
    2132:	ef 92       	push	r14
    2134:	ff 92       	push	r15
    2136:	0f 93       	push	r16
    2138:	df 93       	push	r29
    213a:	cf 93       	push	r28
    213c:	cd b7       	in	r28, 0x3d	; 61
    213e:	de b7       	in	r29, 0x3e	; 62
    2140:	62 97       	sbiw	r28, 0x12	; 18
    2142:	0f b6       	in	r0, 0x3f	; 63
    2144:	f8 94       	cli
    2146:	de bf       	out	0x3e, r29	; 62
    2148:	0f be       	out	0x3f, r0	; 63
    214a:	cd bf       	out	0x3d, r28	; 61
    214c:	6b 01       	movw	r12, r22
    214e:	7c 01       	movw	r14, r24
	s8 Local_S8_Counter = -1;
	u8 Local_U8_Arr[16];
	if(Copy_S32_Num < 0)
    2150:	99 23       	and	r25, r25
    2152:	5c f4       	brge	.+22     	; 0x216a <H_LCD_Void_LCDWriteNumber+0x40>
	{
		Copy_S32_Num = Copy_S32_Num * -1;
    2154:	f0 94       	com	r15
    2156:	e0 94       	com	r14
    2158:	d0 94       	com	r13
    215a:	c0 94       	com	r12
    215c:	c1 1c       	adc	r12, r1
    215e:	d1 1c       	adc	r13, r1
    2160:	e1 1c       	adc	r14, r1
    2162:	f1 1c       	adc	r15, r1
		H_LCD_Void_LCDWriteCharacter('-');
    2164:	8d e2       	ldi	r24, 0x2D	; 45
    2166:	0e 94 63 10 	call	0x20c6	; 0x20c6 <H_LCD_Void_LCDWriteCharacter>
    216a:	0f ef       	ldi	r16, 0xFF	; 255
	}
	do
	{
		Local_S8_Counter++;
		Local_U8_Arr[Local_S8_Counter]  =  Copy_S32_Num % 10;
    216c:	5e 01       	movw	r10, r28
    216e:	08 94       	sec
    2170:	a1 1c       	adc	r10, r1
    2172:	b1 1c       	adc	r11, r1
		Copy_S32_Num = Copy_S32_Num * -1;
		H_LCD_Void_LCDWriteCharacter('-');
	}
	do
	{
		Local_S8_Counter++;
    2174:	0f 5f       	subi	r16, 0xFF	; 255
		Local_U8_Arr[Local_S8_Counter]  =  Copy_S32_Num % 10;
    2176:	80 2f       	mov	r24, r16
    2178:	99 27       	eor	r25, r25
    217a:	87 fd       	sbrc	r24, 7
    217c:	90 95       	com	r25
    217e:	95 01       	movw	r18, r10
    2180:	28 0f       	add	r18, r24
    2182:	39 1f       	adc	r19, r25
    2184:	3a 8b       	std	Y+18, r19	; 0x12
    2186:	29 8b       	std	Y+17, r18	; 0x11
    2188:	c7 01       	movw	r24, r14
    218a:	b6 01       	movw	r22, r12
    218c:	2a e0       	ldi	r18, 0x0A	; 10
    218e:	30 e0       	ldi	r19, 0x00	; 0
    2190:	40 e0       	ldi	r20, 0x00	; 0
    2192:	50 e0       	ldi	r21, 0x00	; 0
    2194:	0e 94 c5 13 	call	0x278a	; 0x278a <__divmodsi4>
    2198:	e9 89       	ldd	r30, Y+17	; 0x11
    219a:	fa 89       	ldd	r31, Y+18	; 0x12
    219c:	60 83       	st	Z, r22
		Copy_S32_Num = Copy_S32_Num / 10;
    219e:	c7 01       	movw	r24, r14
    21a0:	b6 01       	movw	r22, r12
    21a2:	2a e0       	ldi	r18, 0x0A	; 10
    21a4:	30 e0       	ldi	r19, 0x00	; 0
    21a6:	40 e0       	ldi	r20, 0x00	; 0
    21a8:	50 e0       	ldi	r21, 0x00	; 0
    21aa:	0e 94 c5 13 	call	0x278a	; 0x278a <__divmodsi4>
    21ae:	82 2f       	mov	r24, r18
    21b0:	93 2f       	mov	r25, r19
    21b2:	a4 2f       	mov	r26, r20
    21b4:	b5 2f       	mov	r27, r21
    21b6:	6c 01       	movw	r12, r24
    21b8:	7d 01       	movw	r14, r26
	}while(Copy_S32_Num != 0);
    21ba:	c1 14       	cp	r12, r1
    21bc:	d1 04       	cpc	r13, r1
    21be:	e1 04       	cpc	r14, r1
    21c0:	f1 04       	cpc	r15, r1
    21c2:	c1 f6       	brne	.-80     	; 0x2174 <H_LCD_Void_LCDWriteNumber+0x4a>
	while(Local_S8_Counter >= 0)
    21c4:	00 23       	and	r16, r16
    21c6:	8c f0       	brlt	.+34     	; 0x21ea <H_LCD_Void_LCDWriteNumber+0xc0>
	{
		H_LCD_Void_LCDWriteCharacter(Local_U8_Arr[Local_S8_Counter] + 48);
    21c8:	7e 01       	movw	r14, r28
    21ca:	08 94       	sec
    21cc:	e1 1c       	adc	r14, r1
    21ce:	f1 1c       	adc	r15, r1
    21d0:	80 2f       	mov	r24, r16
    21d2:	99 27       	eor	r25, r25
    21d4:	87 fd       	sbrc	r24, 7
    21d6:	90 95       	com	r25
    21d8:	f7 01       	movw	r30, r14
    21da:	e8 0f       	add	r30, r24
    21dc:	f9 1f       	adc	r31, r25
    21de:	80 81       	ld	r24, Z
    21e0:	80 5d       	subi	r24, 0xD0	; 208
    21e2:	0e 94 63 10 	call	0x20c6	; 0x20c6 <H_LCD_Void_LCDWriteCharacter>
		Local_S8_Counter--;
    21e6:	01 50       	subi	r16, 0x01	; 1
	{
		Local_S8_Counter++;
		Local_U8_Arr[Local_S8_Counter]  =  Copy_S32_Num % 10;
		Copy_S32_Num = Copy_S32_Num / 10;
	}while(Copy_S32_Num != 0);
	while(Local_S8_Counter >= 0)
    21e8:	9a f7       	brpl	.-26     	; 0x21d0 <H_LCD_Void_LCDWriteNumber+0xa6>
		H_LCD_Void_LCDWriteCharacter(Local_U8_Arr[Local_S8_Counter] + 48);
		Local_S8_Counter--;
	}


}
    21ea:	62 96       	adiw	r28, 0x12	; 18
    21ec:	0f b6       	in	r0, 0x3f	; 63
    21ee:	f8 94       	cli
    21f0:	de bf       	out	0x3e, r29	; 62
    21f2:	0f be       	out	0x3f, r0	; 63
    21f4:	cd bf       	out	0x3d, r28	; 61
    21f6:	cf 91       	pop	r28
    21f8:	df 91       	pop	r29
    21fa:	0f 91       	pop	r16
    21fc:	ff 90       	pop	r15
    21fe:	ef 90       	pop	r14
    2200:	df 90       	pop	r13
    2202:	cf 90       	pop	r12
    2204:	bf 90       	pop	r11
    2206:	af 90       	pop	r10
    2208:	08 95       	ret

0000220a <H_LCD_Void_LCDWriteString>:
	M_DIO_Void_SetPinValue(LCD_EN_PIN,LOW);
#endif
	_delay_ms(1);
}
void H_LCD_Void_LCDWriteString(u8* Copy_U8_P)
{
    220a:	1f 93       	push	r17
    220c:	cf 93       	push	r28
    220e:	df 93       	push	r29
    2210:	ec 01       	movw	r28, r24
	u8 Local_U8_Counter = 0;
	while(Copy_U8_P[Local_U8_Counter] != '\0')
    2212:	88 81       	ld	r24, Y
    2214:	88 23       	and	r24, r24
    2216:	51 f0       	breq	.+20     	; 0x222c <H_LCD_Void_LCDWriteString+0x22>
    2218:	10 e0       	ldi	r17, 0x00	; 0
	{
		H_LCD_Void_LCDWriteCharacter(Copy_U8_P[Local_U8_Counter]);
    221a:	0e 94 63 10 	call	0x20c6	; 0x20c6 <H_LCD_Void_LCDWriteCharacter>
		Local_U8_Counter++;
    221e:	1f 5f       	subi	r17, 0xFF	; 255
	_delay_ms(1);
}
void H_LCD_Void_LCDWriteString(u8* Copy_U8_P)
{
	u8 Local_U8_Counter = 0;
	while(Copy_U8_P[Local_U8_Counter] != '\0')
    2220:	fe 01       	movw	r30, r28
    2222:	e1 0f       	add	r30, r17
    2224:	f1 1d       	adc	r31, r1
    2226:	80 81       	ld	r24, Z
    2228:	88 23       	and	r24, r24
    222a:	b9 f7       	brne	.-18     	; 0x221a <H_LCD_Void_LCDWriteString+0x10>
	{
		H_LCD_Void_LCDWriteCharacter(Copy_U8_P[Local_U8_Counter]);
		Local_U8_Counter++;
	}
}
    222c:	df 91       	pop	r29
    222e:	cf 91       	pop	r28
    2230:	1f 91       	pop	r17
    2232:	08 95       	ret

00002234 <H_LCD_Void_LCDInit>:
	M_DIO_Void_SetPinDirection(LCD_RW_PIN,OUTPUT);
	M_DIO_Void_SetPinValue(LCD_RW_PIN,LOW);
	H_LCD_Void_LCDWriteCommand(LCD_8_BIT_MODE);
	H_LCD_Void_LCDWriteCommand(LCD_DISPLAY_ON_CURSOR_OFF);
#elif LCD_MODE   ==   _4_BIT_MODE
	M_DIO_Void_SetPinDirection(LCD_D4_PIN,OUTPUT);
    2234:	8e e0       	ldi	r24, 0x0E	; 14
    2236:	61 e0       	ldi	r22, 0x01	; 1
    2238:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(LCD_D5_PIN,OUTPUT);
    223c:	8f e0       	ldi	r24, 0x0F	; 15
    223e:	61 e0       	ldi	r22, 0x01	; 1
    2240:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(LCD_D6_PIN,OUTPUT);
    2244:	80 e1       	ldi	r24, 0x10	; 16
    2246:	61 e0       	ldi	r22, 0x01	; 1
    2248:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(LCD_D7_PIN,OUTPUT);
    224c:	81 e1       	ldi	r24, 0x11	; 17
    224e:	61 e0       	ldi	r22, 0x01	; 1
    2250:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(LCD_RS_PIN,OUTPUT);
    2254:	85 e1       	ldi	r24, 0x15	; 21
    2256:	61 e0       	ldi	r22, 0x01	; 1
    2258:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(LCD_EN_PIN,OUTPUT);
    225c:	87 e1       	ldi	r24, 0x17	; 23
    225e:	61 e0       	ldi	r22, 0x01	; 1
    2260:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(LCD_RW_PIN,OUTPUT);
    2264:	86 e1       	ldi	r24, 0x16	; 22
    2266:	61 e0       	ldi	r22, 0x01	; 1
    2268:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinValue(LCD_RW_PIN,LOW);
    226c:	86 e1       	ldi	r24, 0x16	; 22
    226e:	60 e0       	ldi	r22, 0x00	; 0
    2270:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>

	H_LCD_Void_LCDWriteCommand(LCD_4_BIT_MODE_1);
    2274:	83 e3       	ldi	r24, 0x33	; 51
    2276:	0e 94 18 10 	call	0x2030	; 0x2030 <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(LCD_4_BIT_MODE_2);
    227a:	82 e3       	ldi	r24, 0x32	; 50
    227c:	0e 94 18 10 	call	0x2030	; 0x2030 <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(LCD_4_BIT_MODE_3);
    2280:	88 e2       	ldi	r24, 0x28	; 40
    2282:	0e 94 18 10 	call	0x2030	; 0x2030 <H_LCD_Void_LCDWriteCommand>

	H_LCD_Void_LCDWriteCommand(LCD_DISPLAY_ON_CURSOR_OFF);
    2286:	8c e0       	ldi	r24, 0x0C	; 12
    2288:	0e 94 18 10 	call	0x2030	; 0x2030 <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(LCD_CLEAR);
    228c:	81 e0       	ldi	r24, 0x01	; 1
    228e:	0e 94 18 10 	call	0x2030	; 0x2030 <H_LCD_Void_LCDWriteCommand>
	H_LCD_Void_LCDWriteCommand(LCD_RETURN_HOME);
    2292:	82 e0       	ldi	r24, 0x02	; 2
    2294:	0e 94 18 10 	call	0x2030	; 0x2030 <H_LCD_Void_LCDWriteCommand>
#endif

}
    2298:	08 95       	ret

0000229a <H_KeyPad_U8_KeyPadRead>:
	M_DIO_Void_SetPinValue(KEYPAD_R1_PIN,HIGH);
	M_DIO_Void_SetPinValue(KEYPAD_R2_PIN,HIGH);
	M_DIO_Void_SetPinValue(KEYPAD_R3_PIN,HIGH);
}
u8   H_KeyPad_U8_KeyPadRead(void)
{
    229a:	6f 92       	push	r6
    229c:	7f 92       	push	r7
    229e:	8f 92       	push	r8
    22a0:	9f 92       	push	r9
    22a2:	af 92       	push	r10
    22a4:	bf 92       	push	r11
    22a6:	cf 92       	push	r12
    22a8:	df 92       	push	r13
    22aa:	ef 92       	push	r14
    22ac:	ff 92       	push	r15
    22ae:	0f 93       	push	r16
    22b0:	1f 93       	push	r17
    22b2:	df 93       	push	r29
    22b4:	cf 93       	push	r28
    22b6:	cd b7       	in	r28, 0x3d	; 61
    22b8:	de b7       	in	r29, 0x3e	; 62
    22ba:	60 97       	sbiw	r28, 0x10	; 16
    22bc:	0f b6       	in	r0, 0x3f	; 63
    22be:	f8 94       	cli
    22c0:	de bf       	out	0x3e, r29	; 62
    22c2:	0f be       	out	0x3f, r0	; 63
    22c4:	cd bf       	out	0x3d, r28	; 61
	u8 Local_U8_Arr [4][4] = { { '1' , '2' , '3' , 'A' },
			                   { '4' , '5' , '6' , 'B' },
		                       { '7' , '8' , '9' , 'C' },
			                   { '*' , '0' , '#' , 'D' }};
    22c6:	de 01       	movw	r26, r28
    22c8:	11 96       	adiw	r26, 0x01	; 1
    22ca:	e8 e6       	ldi	r30, 0x68	; 104
    22cc:	f1 e0       	ldi	r31, 0x01	; 1
    22ce:	80 e1       	ldi	r24, 0x10	; 16
    22d0:	01 90       	ld	r0, Z+
    22d2:	0d 92       	st	X+, r0
    22d4:	81 50       	subi	r24, 0x01	; 1
    22d6:	e1 f7       	brne	.-8      	; 0x22d0 <H_KeyPad_U8_KeyPadRead+0x36>
    22d8:	99 24       	eor	r9, r9
    22da:	cc 24       	eor	r12, r12
    22dc:	dd 24       	eor	r13, r13
	u8 Local_U8_Reading = 0;
	u8 Local_U8_Row = 0;
	u8 Local_U8_Col = 0;
	for(Local_U8_Row=KEYPAD_R0_PIN;Local_U8_Row<=KEYPAD_R3_PIN;Local_U8_Row++)
	{
		M_DIO_Void_SetPinValue(Local_U8_Row,LOW);
    22de:	0f 2e       	mov	r0, r31
    22e0:	f8 e1       	ldi	r31, 0x18	; 24
    22e2:	8f 2e       	mov	r8, r31
    22e4:	f0 2d       	mov	r31, r0
    22e6:	00 e9       	ldi	r16, 0x90	; 144
    22e8:	11 e0       	ldi	r17, 0x01	; 1
		for(Local_U8_Col=KEYPAD_C0_PIN;Local_U8_Col<=KEYPAD_C3_PIN;Local_U8_Col++)
		{
			if(M_DIO_U8_GetPinValue(Local_U8_Col) == KEYPAD_PRESSED)
    22ea:	80 eb       	ldi	r24, 0xB0	; 176
    22ec:	94 e0       	ldi	r25, 0x04	; 4
    22ee:	b8 2e       	mov	r11, r24
    22f0:	a9 2e       	mov	r10, r25
			{
				_delay_ms(KEYPAD_DEBOUNCING_TIME);
				if(M_DIO_U8_GetPinValue(Local_U8_Col) == KEYPAD_PRESSED)
				{
					while(M_DIO_U8_GetPinValue(Local_U8_Col) == KEYPAD_PRESSED);
					Local_U8_Reading = Local_U8_Arr[Local_U8_Row-KEYPAD_R0_PIN][Local_U8_Col-KEYPAD_C0_PIN];
    22f2:	3e 01       	movw	r6, r28
    22f4:	08 94       	sec
    22f6:	61 1c       	adc	r6, r1
    22f8:	71 1c       	adc	r7, r1
u8   H_KeyPad_U8_KeyPadRead(void)
{
	u8 Local_U8_Arr [4][4] = { { '1' , '2' , '3' , 'A' },
			                   { '4' , '5' , '6' , 'B' },
		                       { '7' , '8' , '9' , 'C' },
			                   { '*' , '0' , '#' , 'D' }};
    22fa:	0f 2e       	mov	r0, r31
    22fc:	f1 e2       	ldi	r31, 0x21	; 33
    22fe:	ef 2e       	mov	r14, r31
    2300:	f0 2d       	mov	r31, r0
    2302:	ec 0c       	add	r14, r12
	u8 Local_U8_Reading = 0;
	u8 Local_U8_Row = 0;
	u8 Local_U8_Col = 0;
	for(Local_U8_Row=KEYPAD_R0_PIN;Local_U8_Row<=KEYPAD_R3_PIN;Local_U8_Row++)
	{
		M_DIO_Void_SetPinValue(Local_U8_Row,LOW);
    2304:	8e 2d       	mov	r24, r14
    2306:	60 e0       	ldi	r22, 0x00	; 0
    2308:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    230c:	f8 2c       	mov	r15, r8
		for(Local_U8_Col=KEYPAD_C0_PIN;Local_U8_Col<=KEYPAD_C3_PIN;Local_U8_Col++)
		{
			if(M_DIO_U8_GetPinValue(Local_U8_Col) == KEYPAD_PRESSED)
    230e:	8f 2d       	mov	r24, r15
    2310:	0e 94 01 0c 	call	0x1802	; 0x1802 <M_DIO_U8_GetPinValue>
    2314:	88 23       	and	r24, r24
    2316:	f1 f4       	brne	.+60     	; 0x2354 <H_KeyPad_U8_KeyPadRead+0xba>
    2318:	8b 2d       	mov	r24, r11
    231a:	9a 2d       	mov	r25, r10
    231c:	f8 01       	movw	r30, r16
    231e:	31 97       	sbiw	r30, 0x01	; 1
    2320:	f1 f7       	brne	.-4      	; 0x231e <H_KeyPad_U8_KeyPadRead+0x84>
    2322:	01 97       	sbiw	r24, 0x01	; 1
    2324:	d9 f7       	brne	.-10     	; 0x231c <H_KeyPad_U8_KeyPadRead+0x82>
			{
				_delay_ms(KEYPAD_DEBOUNCING_TIME);
				if(M_DIO_U8_GetPinValue(Local_U8_Col) == KEYPAD_PRESSED)
    2326:	8f 2d       	mov	r24, r15
    2328:	0e 94 01 0c 	call	0x1802	; 0x1802 <M_DIO_U8_GetPinValue>
    232c:	88 23       	and	r24, r24
    232e:	91 f4       	brne	.+36     	; 0x2354 <H_KeyPad_U8_KeyPadRead+0xba>
				{
					while(M_DIO_U8_GetPinValue(Local_U8_Col) == KEYPAD_PRESSED);
    2330:	8f 2d       	mov	r24, r15
    2332:	0e 94 01 0c 	call	0x1802	; 0x1802 <M_DIO_U8_GetPinValue>
    2336:	88 23       	and	r24, r24
    2338:	d9 f3       	breq	.-10     	; 0x2330 <H_KeyPad_U8_KeyPadRead+0x96>
					Local_U8_Reading = Local_U8_Arr[Local_U8_Row-KEYPAD_R0_PIN][Local_U8_Col-KEYPAD_C0_PIN];
    233a:	c6 01       	movw	r24, r12
    233c:	88 0f       	add	r24, r24
    233e:	99 1f       	adc	r25, r25
    2340:	88 0f       	add	r24, r24
    2342:	99 1f       	adc	r25, r25
    2344:	f3 01       	movw	r30, r6
    2346:	e8 0f       	add	r30, r24
    2348:	f9 1f       	adc	r31, r25
    234a:	ef 0d       	add	r30, r15
    234c:	f1 1d       	adc	r31, r1
    234e:	78 97       	sbiw	r30, 0x18	; 24
    2350:	90 80       	ld	r9, Z
    2352:	04 c0       	rjmp	.+8      	; 0x235c <H_KeyPad_U8_KeyPadRead+0xc2>
	u8 Local_U8_Row = 0;
	u8 Local_U8_Col = 0;
	for(Local_U8_Row=KEYPAD_R0_PIN;Local_U8_Row<=KEYPAD_R3_PIN;Local_U8_Row++)
	{
		M_DIO_Void_SetPinValue(Local_U8_Row,LOW);
		for(Local_U8_Col=KEYPAD_C0_PIN;Local_U8_Col<=KEYPAD_C3_PIN;Local_U8_Col++)
    2354:	f3 94       	inc	r15
    2356:	8c e1       	ldi	r24, 0x1C	; 28
    2358:	f8 16       	cp	r15, r24
    235a:	c9 f6       	brne	.-78     	; 0x230e <H_KeyPad_U8_KeyPadRead+0x74>
					Local_U8_Reading = Local_U8_Arr[Local_U8_Row-KEYPAD_R0_PIN][Local_U8_Col-KEYPAD_C0_PIN];
					break;
				}
			}
		}
		M_DIO_Void_SetPinValue(Local_U8_Row,HIGH);
    235c:	8e 2d       	mov	r24, r14
    235e:	61 e0       	ldi	r22, 0x01	; 1
    2360:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    2364:	08 94       	sec
    2366:	c1 1c       	adc	r12, r1
    2368:	d1 1c       	adc	r13, r1
		                       { '7' , '8' , '9' , 'C' },
			                   { '*' , '0' , '#' , 'D' }};
	u8 Local_U8_Reading = 0;
	u8 Local_U8_Row = 0;
	u8 Local_U8_Col = 0;
	for(Local_U8_Row=KEYPAD_R0_PIN;Local_U8_Row<=KEYPAD_R3_PIN;Local_U8_Row++)
    236a:	84 e0       	ldi	r24, 0x04	; 4
    236c:	c8 16       	cp	r12, r24
    236e:	d1 04       	cpc	r13, r1
    2370:	21 f6       	brne	.-120    	; 0x22fa <H_KeyPad_U8_KeyPadRead+0x60>
			}
		}
		M_DIO_Void_SetPinValue(Local_U8_Row,HIGH);
	}
	return Local_U8_Reading;
}
    2372:	89 2d       	mov	r24, r9
    2374:	60 96       	adiw	r28, 0x10	; 16
    2376:	0f b6       	in	r0, 0x3f	; 63
    2378:	f8 94       	cli
    237a:	de bf       	out	0x3e, r29	; 62
    237c:	0f be       	out	0x3f, r0	; 63
    237e:	cd bf       	out	0x3d, r28	; 61
    2380:	cf 91       	pop	r28
    2382:	df 91       	pop	r29
    2384:	1f 91       	pop	r17
    2386:	0f 91       	pop	r16
    2388:	ff 90       	pop	r15
    238a:	ef 90       	pop	r14
    238c:	df 90       	pop	r13
    238e:	cf 90       	pop	r12
    2390:	bf 90       	pop	r11
    2392:	af 90       	pop	r10
    2394:	9f 90       	pop	r9
    2396:	8f 90       	pop	r8
    2398:	7f 90       	pop	r7
    239a:	6f 90       	pop	r6
    239c:	08 95       	ret

0000239e <H_KeyPad_Void_KeyPadInit>:



void H_KeyPad_Void_KeyPadInit(void)
{
	M_DIO_Void_SetPinDirection(KEYPAD_R0_PIN,OUTPUT);
    239e:	81 e2       	ldi	r24, 0x21	; 33
    23a0:	61 e0       	ldi	r22, 0x01	; 1
    23a2:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(KEYPAD_R1_PIN,OUTPUT);
    23a6:	82 e2       	ldi	r24, 0x22	; 34
    23a8:	61 e0       	ldi	r22, 0x01	; 1
    23aa:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(KEYPAD_R2_PIN,OUTPUT);
    23ae:	83 e2       	ldi	r24, 0x23	; 35
    23b0:	61 e0       	ldi	r22, 0x01	; 1
    23b2:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(KEYPAD_R3_PIN,OUTPUT);
    23b6:	84 e2       	ldi	r24, 0x24	; 36
    23b8:	61 e0       	ldi	r22, 0x01	; 1
    23ba:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>

	M_DIO_Void_SetPinDirection(KEYPAD_C0_PIN,INPUT);
    23be:	88 e1       	ldi	r24, 0x18	; 24
    23c0:	60 e0       	ldi	r22, 0x00	; 0
    23c2:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(KEYPAD_C1_PIN,INPUT);
    23c6:	89 e1       	ldi	r24, 0x19	; 25
    23c8:	60 e0       	ldi	r22, 0x00	; 0
    23ca:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(KEYPAD_C2_PIN,INPUT);
    23ce:	8a e1       	ldi	r24, 0x1A	; 26
    23d0:	60 e0       	ldi	r22, 0x00	; 0
    23d2:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(KEYPAD_C3_PIN,INPUT);
    23d6:	8b e1       	ldi	r24, 0x1B	; 27
    23d8:	60 e0       	ldi	r22, 0x00	; 0
    23da:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	// to activate internal pull up res
	M_DIO_Void_SetPinPullUpRes(KEYPAD_C0_PIN,ENABLE);
    23de:	88 e1       	ldi	r24, 0x18	; 24
    23e0:	61 e0       	ldi	r22, 0x01	; 1
    23e2:	0e 94 3a 0c 	call	0x1874	; 0x1874 <M_DIO_Void_SetPinPullUpRes>
	M_DIO_Void_SetPinPullUpRes(KEYPAD_C1_PIN,ENABLE);
    23e6:	89 e1       	ldi	r24, 0x19	; 25
    23e8:	61 e0       	ldi	r22, 0x01	; 1
    23ea:	0e 94 3a 0c 	call	0x1874	; 0x1874 <M_DIO_Void_SetPinPullUpRes>
	M_DIO_Void_SetPinPullUpRes(KEYPAD_C2_PIN,ENABLE);
    23ee:	8a e1       	ldi	r24, 0x1A	; 26
    23f0:	61 e0       	ldi	r22, 0x01	; 1
    23f2:	0e 94 3a 0c 	call	0x1874	; 0x1874 <M_DIO_Void_SetPinPullUpRes>
	M_DIO_Void_SetPinPullUpRes(KEYPAD_C3_PIN,ENABLE);
    23f6:	8b e1       	ldi	r24, 0x1B	; 27
    23f8:	61 e0       	ldi	r22, 0x01	; 1
    23fa:	0e 94 3a 0c 	call	0x1874	; 0x1874 <M_DIO_Void_SetPinPullUpRes>

	M_DIO_Void_SetPinValue(KEYPAD_R0_PIN,HIGH);
    23fe:	81 e2       	ldi	r24, 0x21	; 33
    2400:	61 e0       	ldi	r22, 0x01	; 1
    2402:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(KEYPAD_R1_PIN,HIGH);
    2406:	82 e2       	ldi	r24, 0x22	; 34
    2408:	61 e0       	ldi	r22, 0x01	; 1
    240a:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(KEYPAD_R2_PIN,HIGH);
    240e:	83 e2       	ldi	r24, 0x23	; 35
    2410:	61 e0       	ldi	r22, 0x01	; 1
    2412:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(KEYPAD_R3_PIN,HIGH);
    2416:	84 e2       	ldi	r24, 0x24	; 36
    2418:	61 e0       	ldi	r22, 0x01	; 1
    241a:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
}
    241e:	08 95       	ret

00002420 <H_HC_05_Void_HC_05_Rec>:
{
	M_UART_Void_UARTSend(Copy_U8_Data);
}
u8 H_HC_05_Void_HC_05_Rec(void)
{
	return M_UART_Void_UARTRec();
    2420:	0e 94 88 07 	call	0xf10	; 0xf10 <M_UART_Void_UARTRec>
}
    2424:	08 95       	ret

00002426 <H_HC_05_Void_HC_05_Send>:
	M_UART_Void_UARTInit();
	M_UART_Void_UARTSetBaudRate(HC05_BAUDRATE);
}
void H_HC_05_Void_HC_05_Send(u8 Copy_U8_Data)
{
	M_UART_Void_UARTSend(Copy_U8_Data);
    2426:	0e 94 71 07 	call	0xee2	; 0xee2 <M_UART_Void_UARTSend>
}
    242a:	08 95       	ret

0000242c <H_HC_05_Void_HC_05_Init>:
#include "HC_05_Interface.h"
#include "UART_Interface.h"

void H_HC_05_Void_HC_05_Init(void)
{
	M_UART_Void_UARTInit();
    242c:	0e 94 a6 07 	call	0xf4c	; 0xf4c <M_UART_Void_UARTInit>
	M_UART_Void_UARTSetBaudRate(HC05_BAUDRATE);
    2430:	60 e8       	ldi	r22, 0x80	; 128
    2432:	75 e2       	ldi	r23, 0x25	; 37
    2434:	80 e0       	ldi	r24, 0x00	; 0
    2436:	90 e0       	ldi	r25, 0x00	; 0
    2438:	0e 94 56 07 	call	0xeac	; 0xeac <M_UART_Void_UARTSetBaudRate>
}
    243c:	08 95       	ret

0000243e <u8_Read_Flexible_Sensor>:
}

u8 u8_Read_Flexible_Sensor(u8 Copy_U8_Sensor)
{
	u8 Local_U8_SensorReading = 0;
	switch (Copy_U8_Sensor)
    243e:	88 23       	and	r24, r24
    2440:	21 f0       	breq	.+8      	; 0x244a <u8_Read_Flexible_Sensor+0xc>
    2442:	81 30       	cpi	r24, 0x01	; 1
    2444:	31 f0       	breq	.+12     	; 0x2452 <u8_Read_Flexible_Sensor+0x14>
    2446:	80 e0       	ldi	r24, 0x00	; 0
    2448:	08 95       	ret
{
	case SENSOR1_READING:
		 Local_U8_SensorReading = M_ADC_U16_ADCRead(0);break;
    244a:	80 e0       	ldi	r24, 0x00	; 0
    244c:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <M_ADC_U16_ADCRead>
    2450:	08 95       	ret
	case SENSOR2_READING:
		 Local_U8_SensorReading = M_ADC_U16_ADCRead(1);break;
    2452:	81 e0       	ldi	r24, 0x01	; 1
    2454:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <M_ADC_U16_ADCRead>

default:break;
}
	return Local_U8_SensorReading;
}
    2458:	08 95       	ret

0000245a <H_Flexible_SensorInit>:

#include "Flex_Sensor_Interface.h"

void H_Flexible_SensorInit(void)
{
	M_ADC_Void_ADCInit();
    245a:	0e 94 cf 0c 	call	0x199e	; 0x199e <M_ADC_Void_ADCInit>
}
    245e:	08 95       	ret

00002460 <H_DCMotor_Void_DCMotorStop>:
	M_Timer_Void_PWMStart(TIMER1_CHANNEL);

}
void H_DCMotor_Void_DCMotorStop(void)
{
	M_Timer_Void_PWMStop(TIMER1_CHANNEL);
    2460:	81 e0       	ldi	r24, 0x01	; 1
    2462:	0e 94 b8 08 	call	0x1170	; 0x1170 <M_Timer_Void_PWMStop>
}
    2466:	08 95       	ret

00002468 <H_DCMotor_Void_DCMotorStart>:
//	break;
//}
//}
void H_DCMotor_Void_DCMotorStart(void)
{
	M_Timer_Void_PWMStart(TIMER1_CHANNEL);
    2468:	81 e0       	ldi	r24, 0x01	; 1
    246a:	0e 94 b5 08 	call	0x116a	; 0x116a <M_Timer_Void_PWMStart>

}
    246e:	08 95       	ret

00002470 <H_DCMotor_Void_DCMotorSetDirection>:
{
	M_Timer_Void_PWMSetDutyCycle(TIMER1_CHANNEL,Copy_U32_MotorSpeed);
}
void H_DCMotor_Void_DCMotorSetDirection(u8 Copy_U8_Direction)
{
switch(Copy_U8_Direction)
    2470:	88 23       	and	r24, r24
    2472:	19 f0       	breq	.+6      	; 0x247a <H_DCMotor_Void_DCMotorSetDirection+0xa>
    2474:	81 30       	cpi	r24, 0x01	; 1
    2476:	d1 f4       	brne	.+52     	; 0x24ac <H_DCMotor_Void_DCMotorSetDirection+0x3c>
    2478:	09 c0       	rjmp	.+18     	; 0x248c <H_DCMotor_Void_DCMotorSetDirection+0x1c>
{
case ACW:
	M_DIO_Void_SetPinValue(DC_MOTOR_PIN1,LOW);
    247a:	83 e2       	ldi	r24, 0x23	; 35
    247c:	60 e0       	ldi	r22, 0x00	; 0
    247e:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(DC_MOTOR_PIN2,HIGH);
    2482:	84 e2       	ldi	r24, 0x24	; 36
    2484:	61 e0       	ldi	r22, 0x01	; 1
    2486:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    248a:	08 95       	ret
	break;
case CW:
	M_DIO_Void_SetPinValue(DC_MOTOR_PIN1,HIGH);
    248c:	83 e2       	ldi	r24, 0x23	; 35
    248e:	61 e0       	ldi	r22, 0x01	; 1
    2490:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(DC_MOTOR_PIN2,LOW);
    2494:	84 e2       	ldi	r24, 0x24	; 36
    2496:	60 e0       	ldi	r22, 0x00	; 0
    2498:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(DC_MOTOR_PIN3,HIGH);
    249c:	81 e2       	ldi	r24, 0x21	; 33
    249e:	61 e0       	ldi	r22, 0x01	; 1
    24a0:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
	M_DIO_Void_SetPinValue(DC_MOTOR_PIN4,LOW);
    24a4:	82 e2       	ldi	r24, 0x22	; 34
    24a6:	60 e0       	ldi	r22, 0x00	; 0
    24a8:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    24ac:	08 95       	ret

000024ae <H_DCMotor_Void_DCMotorSetSpeed>:
	M_Timer_Void_PWMSetFreaquancy(60);
	M_Timer_Void_PWMInit(TIMER1_CHANNEL);
}
void H_DCMotor_Void_DCMotorSetSpeed(u32 Copy_U32_MotorSpeed)
{
	M_Timer_Void_PWMSetDutyCycle(TIMER1_CHANNEL,Copy_U32_MotorSpeed);
    24ae:	0e 94 d7 04 	call	0x9ae	; 0x9ae <__floatunsisf>
    24b2:	ab 01       	movw	r20, r22
    24b4:	bc 01       	movw	r22, r24
    24b6:	81 e0       	ldi	r24, 0x01	; 1
    24b8:	0e 94 37 08 	call	0x106e	; 0x106e <M_Timer_Void_PWMSetDutyCycle>
}
    24bc:	08 95       	ret

000024be <H_DCMotor_Void_DCMotorInit>:

#include "DCMotor_Interface.h"

void H_DCMotor_Void_DCMotorInit(void)
{
	M_DIO_Void_SetPinDirection(DC_MOTOR_PIN1,OUTPUT);
    24be:	83 e2       	ldi	r24, 0x23	; 35
    24c0:	61 e0       	ldi	r22, 0x01	; 1
    24c2:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(DC_MOTOR_PIN2,OUTPUT);
    24c6:	84 e2       	ldi	r24, 0x24	; 36
    24c8:	61 e0       	ldi	r22, 0x01	; 1
    24ca:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(DC_MOTOR_PIN3,OUTPUT);
    24ce:	81 e2       	ldi	r24, 0x21	; 33
    24d0:	61 e0       	ldi	r22, 0x01	; 1
    24d2:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_DIO_Void_SetPinDirection(DC_MOTOR_PIN4,OUTPUT);
    24d6:	82 e2       	ldi	r24, 0x22	; 34
    24d8:	61 e0       	ldi	r22, 0x01	; 1
    24da:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
	M_Timer_Void_PWMSetFreaquancy(60);
    24de:	8c e3       	ldi	r24, 0x3C	; 60
    24e0:	0e 94 a8 08 	call	0x1150	; 0x1150 <M_Timer_Void_PWMSetFreaquancy>
	M_Timer_Void_PWMInit(TIMER1_CHANNEL);
    24e4:	81 e0       	ldi	r24, 0x01	; 1
    24e6:	0e 94 24 09 	call	0x1248	; 0x1248 <M_Timer_Void_PWMInit>
}
    24ea:	08 95       	ret

000024ec <H_Buzzer_Void_BuzzerOnce>:
{
	M_DIO_Void_SetPinValue(BUZZER_PIN,LOW);
}
void H_Buzzer_Void_BuzzerOnce(void)
{
	M_DIO_Void_SetPinValue(BUZZER_PIN,HIGH);
    24ec:	8d e0       	ldi	r24, 0x0D	; 13
    24ee:	61 e0       	ldi	r22, 0x01	; 1
    24f0:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
    24f4:	28 e5       	ldi	r18, 0x58	; 88
    24f6:	32 e0       	ldi	r19, 0x02	; 2
    24f8:	40 e9       	ldi	r20, 0x90	; 144
    24fa:	51 e0       	ldi	r21, 0x01	; 1
    24fc:	ca 01       	movw	r24, r20
    24fe:	01 97       	sbiw	r24, 0x01	; 1
    2500:	f1 f7       	brne	.-4      	; 0x24fe <H_Buzzer_Void_BuzzerOnce+0x12>
    2502:	21 50       	subi	r18, 0x01	; 1
    2504:	30 40       	sbci	r19, 0x00	; 0
    2506:	d1 f7       	brne	.-12     	; 0x24fc <H_Buzzer_Void_BuzzerOnce+0x10>
	_delay_ms(BUZZER_TIME_ON);
	M_DIO_Void_SetPinValue(BUZZER_PIN,LOW);
    2508:	8d e0       	ldi	r24, 0x0D	; 13
    250a:	60 e0       	ldi	r22, 0x00	; 0
    250c:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
}
    2510:	08 95       	ret

00002512 <H_Buzzer_Void_BuzzerSetOff>:
{
	M_DIO_Void_SetPinValue(BUZZER_PIN,HIGH);
}
void H_Buzzer_Void_BuzzerSetOff(void)
{
	M_DIO_Void_SetPinValue(BUZZER_PIN,LOW);
    2512:	8d e0       	ldi	r24, 0x0D	; 13
    2514:	60 e0       	ldi	r22, 0x00	; 0
    2516:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
}
    251a:	08 95       	ret

0000251c <H_Buzzer_Void_BuzzerSetOn>:
{
	M_DIO_Void_SetPinDirection(BUZZER_PIN,OUTPUT);
}
void H_Buzzer_Void_BuzzerSetOn(void)
{
	M_DIO_Void_SetPinValue(BUZZER_PIN,HIGH);
    251c:	8d e0       	ldi	r24, 0x0D	; 13
    251e:	61 e0       	ldi	r22, 0x01	; 1
    2520:	0e 94 24 0b 	call	0x1648	; 0x1648 <M_DIO_Void_SetPinValue>
}
    2524:	08 95       	ret

00002526 <H_Buzzer_Void_BuzzerInit>:

#include "Buzzer_Interface.h"

void H_Buzzer_Void_BuzzerInit(void)
{
	M_DIO_Void_SetPinDirection(BUZZER_PIN,OUTPUT);
    2526:	8d e0       	ldi	r24, 0x0D	; 13
    2528:	61 e0       	ldi	r22, 0x01	; 1
    252a:	0e 94 8f 0a 	call	0x151e	; 0x151e <M_DIO_Void_SetPinDirection>
}
    252e:	08 95       	ret

00002530 <H_AT24C16A_Void_EEPROMRead>:
	M_I2C_Void_I2CSendByte(Copy_U8_Byte);
	M_I2C_Void_I2CSendByte(Copy_U8_Data);
	M_I2C_Void_I2CStopCondition();
}
u8   H_AT24C16A_Void_EEPROMRead(u8 Copy_U8_Page,u8 Copy_U8_Byte)
{
    2530:	0f 93       	push	r16
    2532:	1f 93       	push	r17
    2534:	18 2f       	mov	r17, r24
    2536:	06 2f       	mov	r16, r22
	u8 Local_U8_Reading = 0;
	M_I2C_Void_I2CStartCondition();
    2538:	0e 94 99 09 	call	0x1332	; 0x1332 <M_I2C_Void_I2CStartCondition>
	M_I2C_Void_I2CSendSlaveAddressWrite(0x50 | Copy_U8_Page);
    253c:	10 65       	ori	r17, 0x50	; 80
    253e:	81 2f       	mov	r24, r17
    2540:	0e 94 c6 09 	call	0x138c	; 0x138c <M_I2C_Void_I2CSendSlaveAddressWrite>
	M_I2C_Void_I2CSendByte(Copy_U8_Byte);
    2544:	80 2f       	mov	r24, r16
    2546:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <M_I2C_Void_I2CSendByte>
	M_I2C_Void_I2CRepeatedStart();
    254a:	0e 94 b4 09 	call	0x1368	; 0x1368 <M_I2C_Void_I2CRepeatedStart>
	M_I2C_Void_I2CSendSlaveAddressRead(0x50 | Copy_U8_Page);
    254e:	81 2f       	mov	r24, r17
    2550:	0e 94 d7 09 	call	0x13ae	; 0x13ae <M_I2C_Void_I2CSendSlaveAddressRead>
	Local_U8_Reading = M_I2C_Void_I2CReadByte();
    2554:	0e 94 ff 09 	call	0x13fe	; 0x13fe <M_I2C_Void_I2CReadByte>
    2558:	18 2f       	mov	r17, r24
	M_I2C_Void_I2CStopCondition();
    255a:	0e 94 ab 09 	call	0x1356	; 0x1356 <M_I2C_Void_I2CStopCondition>
	return Local_U8_Reading;
}
    255e:	81 2f       	mov	r24, r17
    2560:	1f 91       	pop	r17
    2562:	0f 91       	pop	r16
    2564:	08 95       	ret

00002566 <H_AT24C16A_Void_EEPROMWrite>:
{
	M_I2C_Void_I2CInit();
	_delay_ms(1000);
}
void H_AT24C16A_Void_EEPROMWrite(u8 Copy_U8_Page,u8 Copy_U8_Byte,u8 Copy_U8_Data)
{
    2566:	ff 92       	push	r15
    2568:	0f 93       	push	r16
    256a:	1f 93       	push	r17
    256c:	18 2f       	mov	r17, r24
    256e:	06 2f       	mov	r16, r22
    2570:	f4 2e       	mov	r15, r20
	M_I2C_Void_I2CStartCondition();
    2572:	0e 94 99 09 	call	0x1332	; 0x1332 <M_I2C_Void_I2CStartCondition>
	M_I2C_Void_I2CSendSlaveAddressWrite(0x50 | Copy_U8_Page);
    2576:	81 2f       	mov	r24, r17
    2578:	80 65       	ori	r24, 0x50	; 80
    257a:	0e 94 c6 09 	call	0x138c	; 0x138c <M_I2C_Void_I2CSendSlaveAddressWrite>
	M_I2C_Void_I2CSendByte(Copy_U8_Byte);
    257e:	80 2f       	mov	r24, r16
    2580:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <M_I2C_Void_I2CSendByte>
	M_I2C_Void_I2CSendByte(Copy_U8_Data);
    2584:	8f 2d       	mov	r24, r15
    2586:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <M_I2C_Void_I2CSendByte>
	M_I2C_Void_I2CStopCondition();
    258a:	0e 94 ab 09 	call	0x1356	; 0x1356 <M_I2C_Void_I2CStopCondition>
}
    258e:	1f 91       	pop	r17
    2590:	0f 91       	pop	r16
    2592:	ff 90       	pop	r15
    2594:	08 95       	ret

00002596 <H_AT24C16A_Void_EEPROMInit>:

#include "AT24C16A_Interface.h"

void H_AT24C16A_Void_EEPROMInit(void)
{
	M_I2C_Void_I2CInit();
    2596:	0e 94 91 09 	call	0x1322	; 0x1322 <M_I2C_Void_I2CInit>
    259a:	20 e1       	ldi	r18, 0x10	; 16
    259c:	37 e2       	ldi	r19, 0x27	; 39
    259e:	40 e9       	ldi	r20, 0x90	; 144
    25a0:	51 e0       	ldi	r21, 0x01	; 1
    25a2:	ca 01       	movw	r24, r20
    25a4:	01 97       	sbiw	r24, 0x01	; 1
    25a6:	f1 f7       	brne	.-4      	; 0x25a4 <H_AT24C16A_Void_EEPROMInit+0xe>
    25a8:	21 50       	subi	r18, 0x01	; 1
    25aa:	30 40       	sbci	r19, 0x00	; 0
    25ac:	d1 f7       	brne	.-12     	; 0x25a2 <H_AT24C16A_Void_EEPROMInit+0xc>
	_delay_ms(1000);
}
    25ae:	08 95       	ret

000025b0 <A_EEPROM_Project>:
		}
	}
}

void A_EEPROM_Project(void)
{
    25b0:	ef 92       	push	r14
    25b2:	ff 92       	push	r15
    25b4:	1f 93       	push	r17
    25b6:	cf 93       	push	r28
    25b8:	df 93       	push	r29
    25ba:	80 e1       	ldi	r24, 0x10	; 16
    25bc:	97 e2       	ldi	r25, 0x27	; 39
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    25be:	20 e9       	ldi	r18, 0x90	; 144
    25c0:	31 e0       	ldi	r19, 0x01	; 1
    25c2:	f9 01       	movw	r30, r18
    25c4:	31 97       	sbiw	r30, 0x01	; 1
    25c6:	f1 f7       	brne	.-4      	; 0x25c4 <A_EEPROM_Project+0x14>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25c8:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    25ca:	d9 f7       	brne	.-10     	; 0x25c2 <A_EEPROM_Project+0x12>
	u8 x = 5;
	_delay_ms(1000);
	H_AT24C16A_Void_EEPROMInit();
    25cc:	0e 94 cb 12 	call	0x2596	; 0x2596 <H_AT24C16A_Void_EEPROMInit>
	H_LCD_Void_LCDInit();
    25d0:	0e 94 1a 11 	call	0x2234	; 0x2234 <H_LCD_Void_LCDInit>
	x = H_AT24C16A_Void_EEPROMRead(7,12);
    25d4:	87 e0       	ldi	r24, 0x07	; 7
    25d6:	6c e0       	ldi	r22, 0x0C	; 12
    25d8:	0e 94 98 12 	call	0x2530	; 0x2530 <H_AT24C16A_Void_EEPROMRead>
    25dc:	18 2f       	mov	r17, r24
	while(1)
	{
		H_LCD_Void_LCDWriteNumber(x);
    25de:	0f 2e       	mov	r0, r31
    25e0:	f0 e1       	ldi	r31, 0x10	; 16
    25e2:	ef 2e       	mov	r14, r31
    25e4:	f7 e2       	ldi	r31, 0x27	; 39
    25e6:	ff 2e       	mov	r15, r31
    25e8:	f0 2d       	mov	r31, r0
    25ea:	c0 e9       	ldi	r28, 0x90	; 144
    25ec:	d1 e0       	ldi	r29, 0x01	; 1
    25ee:	61 2f       	mov	r22, r17
    25f0:	70 e0       	ldi	r23, 0x00	; 0
    25f2:	80 e0       	ldi	r24, 0x00	; 0
    25f4:	90 e0       	ldi	r25, 0x00	; 0
    25f6:	0e 94 95 10 	call	0x212a	; 0x212a <H_LCD_Void_LCDWriteNumber>
    25fa:	97 01       	movw	r18, r14
    25fc:	ce 01       	movw	r24, r28
    25fe:	01 97       	sbiw	r24, 0x01	; 1
    2600:	f1 f7       	brne	.-4      	; 0x25fe <A_EEPROM_Project+0x4e>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2602:	21 50       	subi	r18, 0x01	; 1
    2604:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2606:	d1 f7       	brne	.-12     	; 0x25fc <A_EEPROM_Project+0x4c>
		_delay_ms(1000);
		x++;
    2608:	1f 5f       	subi	r17, 0xFF	; 255
		H_LCD_Void_LCDClear();
    260a:	0e 94 4a 10 	call	0x2094	; 0x2094 <H_LCD_Void_LCDClear>
		H_AT24C16A_Void_EEPROMWrite(7,12,x);
    260e:	87 e0       	ldi	r24, 0x07	; 7
    2610:	6c e0       	ldi	r22, 0x0C	; 12
    2612:	41 2f       	mov	r20, r17
    2614:	0e 94 b3 12 	call	0x2566	; 0x2566 <H_AT24C16A_Void_EEPROMWrite>
    2618:	ea cf       	rjmp	.-44     	; 0x25ee <A_EEPROM_Project+0x3e>

0000261a <A_HC05Project>:
		x++;
	}
}
void A_HC05Project(void)
{
	H_LCD_Void_LCDInit();
    261a:	0e 94 1a 11 	call	0x2234	; 0x2234 <H_LCD_Void_LCDInit>
	M_UART_Void_UARTInit();
    261e:	0e 94 a6 07 	call	0xf4c	; 0xf4c <M_UART_Void_UARTInit>
	H_LCD_Void_LCDWriteCharacter('k');
    2622:	8b e6       	ldi	r24, 0x6B	; 107
    2624:	0e 94 63 10 	call	0x20c6	; 0x20c6 <H_LCD_Void_LCDWriteCharacter>
	u8 x = 0;
	while(1)
	{
		x = M_UART_Void_UARTRec();
    2628:	0e 94 88 07 	call	0xf10	; 0xf10 <M_UART_Void_UARTRec>
		if(x != 0)
    262c:	88 23       	and	r24, r24
    262e:	e1 f3       	breq	.-8      	; 0x2628 <A_HC05Project+0xe>
		{
			H_LCD_Void_LCDWriteCharacter(x);
    2630:	0e 94 63 10 	call	0x20c6	; 0x20c6 <H_LCD_Void_LCDWriteCharacter>
    2634:	f9 cf       	rjmp	.-14     	; 0x2628 <A_HC05Project+0xe>

00002636 <A_SSDProject>:
 */

#include "Projects.h"

void A_SSDProject(void)
{
    2636:	ef 92       	push	r14
    2638:	ff 92       	push	r15
    263a:	1f 93       	push	r17
    263c:	cf 93       	push	r28
    263e:	df 93       	push	r29
	int x = 0;
	H_SSD_Void_SSDInit();
    2640:	0e 94 01 0f 	call	0x1e02	; 0x1e02 <H_SSD_Void_SSDInit>
    2644:	10 e0       	ldi	r17, 0x00	; 0
	while(1)
	{
		H_SSD_Void_SSDWriteNumber(x);
    2646:	0f 2e       	mov	r0, r31
    2648:	f0 e1       	ldi	r31, 0x10	; 16
    264a:	ef 2e       	mov	r14, r31
    264c:	f7 e2       	ldi	r31, 0x27	; 39
    264e:	ff 2e       	mov	r15, r31
    2650:	f0 2d       	mov	r31, r0
    2652:	c0 e9       	ldi	r28, 0x90	; 144
    2654:	d1 e0       	ldi	r29, 0x01	; 1
    2656:	81 2f       	mov	r24, r17
    2658:	0e 94 c6 0e 	call	0x1d8c	; 0x1d8c <H_SSD_Void_SSDWriteNumber>
    265c:	97 01       	movw	r18, r14
    265e:	ce 01       	movw	r24, r28
    2660:	01 97       	sbiw	r24, 0x01	; 1
    2662:	f1 f7       	brne	.-4      	; 0x2660 <A_SSDProject+0x2a>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2664:	21 50       	subi	r18, 0x01	; 1
    2666:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2668:	d1 f7       	brne	.-12     	; 0x265e <A_SSDProject+0x28>
    266a:	1f 5f       	subi	r17, 0xFF	; 255
    266c:	f4 cf       	rjmp	.-24     	; 0x2656 <A_SSDProject+0x20>

0000266e <main>:
#define minSensorVal 112
#include "Projects.h"


int main()
{
    266e:	0f 93       	push	r16
    2670:	1f 93       	push	r17
    2672:	cf 93       	push	r28
    2674:	df 93       	push	r29

#if receive==1

	    M_ADC_Void_ADCInit();
    2676:	0e 94 cf 0c 	call	0x199e	; 0x199e <M_ADC_Void_ADCInit>
		H_LCD_Void_LCDInit();
    267a:	0e 94 1a 11 	call	0x2234	; 0x2234 <H_LCD_Void_LCDInit>
		M_UART_Void_UARTInit();
    267e:	0e 94 a6 07 	call	0xf4c	; 0xf4c <M_UART_Void_UARTInit>
		H_LED_Void_LedInit(LED0);
    2682:	80 e0       	ldi	r24, 0x00	; 0
    2684:	0e 94 e4 0f 	call	0x1fc8	; 0x1fc8 <H_LED_Void_LedInit>
		H_LED_Void_LedInit(LED1);
    2688:	81 e0       	ldi	r24, 0x01	; 1
    268a:	0e 94 e4 0f 	call	0x1fc8	; 0x1fc8 <H_LED_Void_LedInit>
		H_LED_Void_LedInit(LED2);
    268e:	82 e0       	ldi	r24, 0x02	; 2
    2690:	0e 94 e4 0f 	call	0x1fc8	; 0x1fc8 <H_LED_Void_LedInit>
		H_Buzzer_Void_BuzzerInit();
    2694:	0e 94 93 12 	call	0x2526	; 0x2526 <H_Buzzer_Void_BuzzerInit>
		H_Buzzer_Void_BuzzerSetOff();
    2698:	0e 94 89 12 	call	0x2512	; 0x2512 <H_Buzzer_Void_BuzzerSetOff>
		M_UART_Void_UARTSetBaudRate(9600);
    269c:	60 e8       	ldi	r22, 0x80	; 128
    269e:	75 e2       	ldi	r23, 0x25	; 37
    26a0:	80 e0       	ldi	r24, 0x00	; 0
    26a2:	90 e0       	ldi	r25, 0x00	; 0
    26a4:	0e 94 56 07 	call	0xeac	; 0xeac <M_UART_Void_UARTSetBaudRate>
		H_DCMotor_Void_DCMotorInit();
    26a8:	0e 94 5f 12 	call	0x24be	; 0x24be <H_DCMotor_Void_DCMotorInit>
		H_DCMotor_Void_DCMotorSetDirection(CW);
    26ac:	81 e0       	ldi	r24, 0x01	; 1
    26ae:	0e 94 38 12 	call	0x2470	; 0x2470 <H_DCMotor_Void_DCMotorSetDirection>
		H_DCMotor_Void_DCMotorStart();
    26b2:	0e 94 34 12 	call	0x2468	; 0x2468 <H_DCMotor_Void_DCMotorStart>
	    H_LCD_Void_LCDClear();
    26b6:	0e 94 4a 10 	call	0x2094	; 0x2094 <H_LCD_Void_LCDClear>
				else
				{
					H_LED_Void_LedSetOff(LED0);
					H_LED_Void_LedSetOff(LED1);
					H_DCMotor_Void_DCMotorSetSpeed(100);
					H_LED_Void_LedSetOn(LED2);
    26ba:	00 ed       	ldi	r16, 0xD0	; 208
    26bc:	17 e0       	ldi	r17, 0x07	; 7
    26be:	c0 e9       	ldi	r28, 0x90	; 144
    26c0:	d1 e0       	ldi	r29, 0x01	; 1
					H_DCMotor_Void_DCMotorSetSpeed(85);
					H_LED_Void_LedSetOn(LED1);
				}
				else
				{
					H_LED_Void_LedSetOff(LED0);
    26c2:	80 e0       	ldi	r24, 0x00	; 0
    26c4:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <H_LED_Void_LedSetOff>
					H_LED_Void_LedSetOff(LED1);
    26c8:	81 e0       	ldi	r24, 0x01	; 1
    26ca:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <H_LED_Void_LedSetOff>
					H_DCMotor_Void_DCMotorSetSpeed(100);
    26ce:	64 e6       	ldi	r22, 0x64	; 100
    26d0:	70 e0       	ldi	r23, 0x00	; 0
    26d2:	80 e0       	ldi	r24, 0x00	; 0
    26d4:	90 e0       	ldi	r25, 0x00	; 0
    26d6:	0e 94 57 12 	call	0x24ae	; 0x24ae <H_DCMotor_Void_DCMotorSetSpeed>
					H_LED_Void_LedSetOn(LED2);
    26da:	82 e0       	ldi	r24, 0x02	; 2
    26dc:	0e 94 ce 0f 	call	0x1f9c	; 0x1f9c <H_LED_Void_LedSetOn>
    26e0:	98 01       	movw	r18, r16
    26e2:	ce 01       	movw	r24, r28
    26e4:	01 97       	sbiw	r24, 0x01	; 1
    26e6:	f1 f7       	brne	.-4      	; 0x26e4 <main+0x76>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26e8:	21 50       	subi	r18, 0x01	; 1
    26ea:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26ec:	d1 f7       	brne	.-12     	; 0x26e2 <main+0x74>
    26ee:	e9 cf       	rjmp	.-46     	; 0x26c2 <main+0x54>

000026f0 <__mulsi3>:
    26f0:	62 9f       	mul	r22, r18
    26f2:	d0 01       	movw	r26, r0
    26f4:	73 9f       	mul	r23, r19
    26f6:	f0 01       	movw	r30, r0
    26f8:	82 9f       	mul	r24, r18
    26fa:	e0 0d       	add	r30, r0
    26fc:	f1 1d       	adc	r31, r1
    26fe:	64 9f       	mul	r22, r20
    2700:	e0 0d       	add	r30, r0
    2702:	f1 1d       	adc	r31, r1
    2704:	92 9f       	mul	r25, r18
    2706:	f0 0d       	add	r31, r0
    2708:	83 9f       	mul	r24, r19
    270a:	f0 0d       	add	r31, r0
    270c:	74 9f       	mul	r23, r20
    270e:	f0 0d       	add	r31, r0
    2710:	65 9f       	mul	r22, r21
    2712:	f0 0d       	add	r31, r0
    2714:	99 27       	eor	r25, r25
    2716:	72 9f       	mul	r23, r18
    2718:	b0 0d       	add	r27, r0
    271a:	e1 1d       	adc	r30, r1
    271c:	f9 1f       	adc	r31, r25
    271e:	63 9f       	mul	r22, r19
    2720:	b0 0d       	add	r27, r0
    2722:	e1 1d       	adc	r30, r1
    2724:	f9 1f       	adc	r31, r25
    2726:	bd 01       	movw	r22, r26
    2728:	cf 01       	movw	r24, r30
    272a:	11 24       	eor	r1, r1
    272c:	08 95       	ret

0000272e <__udivmodqi4>:
    272e:	99 1b       	sub	r25, r25
    2730:	79 e0       	ldi	r23, 0x09	; 9
    2732:	04 c0       	rjmp	.+8      	; 0x273c <__udivmodqi4_ep>

00002734 <__udivmodqi4_loop>:
    2734:	99 1f       	adc	r25, r25
    2736:	96 17       	cp	r25, r22
    2738:	08 f0       	brcs	.+2      	; 0x273c <__udivmodqi4_ep>
    273a:	96 1b       	sub	r25, r22

0000273c <__udivmodqi4_ep>:
    273c:	88 1f       	adc	r24, r24
    273e:	7a 95       	dec	r23
    2740:	c9 f7       	brne	.-14     	; 0x2734 <__udivmodqi4_loop>
    2742:	80 95       	com	r24
    2744:	08 95       	ret

00002746 <__udivmodsi4>:
    2746:	a1 e2       	ldi	r26, 0x21	; 33
    2748:	1a 2e       	mov	r1, r26
    274a:	aa 1b       	sub	r26, r26
    274c:	bb 1b       	sub	r27, r27
    274e:	fd 01       	movw	r30, r26
    2750:	0d c0       	rjmp	.+26     	; 0x276c <__udivmodsi4_ep>

00002752 <__udivmodsi4_loop>:
    2752:	aa 1f       	adc	r26, r26
    2754:	bb 1f       	adc	r27, r27
    2756:	ee 1f       	adc	r30, r30
    2758:	ff 1f       	adc	r31, r31
    275a:	a2 17       	cp	r26, r18
    275c:	b3 07       	cpc	r27, r19
    275e:	e4 07       	cpc	r30, r20
    2760:	f5 07       	cpc	r31, r21
    2762:	20 f0       	brcs	.+8      	; 0x276c <__udivmodsi4_ep>
    2764:	a2 1b       	sub	r26, r18
    2766:	b3 0b       	sbc	r27, r19
    2768:	e4 0b       	sbc	r30, r20
    276a:	f5 0b       	sbc	r31, r21

0000276c <__udivmodsi4_ep>:
    276c:	66 1f       	adc	r22, r22
    276e:	77 1f       	adc	r23, r23
    2770:	88 1f       	adc	r24, r24
    2772:	99 1f       	adc	r25, r25
    2774:	1a 94       	dec	r1
    2776:	69 f7       	brne	.-38     	; 0x2752 <__udivmodsi4_loop>
    2778:	60 95       	com	r22
    277a:	70 95       	com	r23
    277c:	80 95       	com	r24
    277e:	90 95       	com	r25
    2780:	9b 01       	movw	r18, r22
    2782:	ac 01       	movw	r20, r24
    2784:	bd 01       	movw	r22, r26
    2786:	cf 01       	movw	r24, r30
    2788:	08 95       	ret

0000278a <__divmodsi4>:
    278a:	97 fb       	bst	r25, 7
    278c:	09 2e       	mov	r0, r25
    278e:	05 26       	eor	r0, r21
    2790:	0e d0       	rcall	.+28     	; 0x27ae <__divmodsi4_neg1>
    2792:	57 fd       	sbrc	r21, 7
    2794:	04 d0       	rcall	.+8      	; 0x279e <__divmodsi4_neg2>
    2796:	d7 df       	rcall	.-82     	; 0x2746 <__udivmodsi4>
    2798:	0a d0       	rcall	.+20     	; 0x27ae <__divmodsi4_neg1>
    279a:	00 1c       	adc	r0, r0
    279c:	38 f4       	brcc	.+14     	; 0x27ac <__divmodsi4_exit>

0000279e <__divmodsi4_neg2>:
    279e:	50 95       	com	r21
    27a0:	40 95       	com	r20
    27a2:	30 95       	com	r19
    27a4:	21 95       	neg	r18
    27a6:	3f 4f       	sbci	r19, 0xFF	; 255
    27a8:	4f 4f       	sbci	r20, 0xFF	; 255
    27aa:	5f 4f       	sbci	r21, 0xFF	; 255

000027ac <__divmodsi4_exit>:
    27ac:	08 95       	ret

000027ae <__divmodsi4_neg1>:
    27ae:	f6 f7       	brtc	.-4      	; 0x27ac <__divmodsi4_exit>
    27b0:	90 95       	com	r25
    27b2:	80 95       	com	r24
    27b4:	70 95       	com	r23
    27b6:	61 95       	neg	r22
    27b8:	7f 4f       	sbci	r23, 0xFF	; 255
    27ba:	8f 4f       	sbci	r24, 0xFF	; 255
    27bc:	9f 4f       	sbci	r25, 0xFF	; 255
    27be:	08 95       	ret

000027c0 <__prologue_saves__>:
    27c0:	2f 92       	push	r2
    27c2:	3f 92       	push	r3
    27c4:	4f 92       	push	r4
    27c6:	5f 92       	push	r5
    27c8:	6f 92       	push	r6
    27ca:	7f 92       	push	r7
    27cc:	8f 92       	push	r8
    27ce:	9f 92       	push	r9
    27d0:	af 92       	push	r10
    27d2:	bf 92       	push	r11
    27d4:	cf 92       	push	r12
    27d6:	df 92       	push	r13
    27d8:	ef 92       	push	r14
    27da:	ff 92       	push	r15
    27dc:	0f 93       	push	r16
    27de:	1f 93       	push	r17
    27e0:	cf 93       	push	r28
    27e2:	df 93       	push	r29
    27e4:	cd b7       	in	r28, 0x3d	; 61
    27e6:	de b7       	in	r29, 0x3e	; 62
    27e8:	ca 1b       	sub	r28, r26
    27ea:	db 0b       	sbc	r29, r27
    27ec:	0f b6       	in	r0, 0x3f	; 63
    27ee:	f8 94       	cli
    27f0:	de bf       	out	0x3e, r29	; 62
    27f2:	0f be       	out	0x3f, r0	; 63
    27f4:	cd bf       	out	0x3d, r28	; 61
    27f6:	09 94       	ijmp

000027f8 <__epilogue_restores__>:
    27f8:	2a 88       	ldd	r2, Y+18	; 0x12
    27fa:	39 88       	ldd	r3, Y+17	; 0x11
    27fc:	48 88       	ldd	r4, Y+16	; 0x10
    27fe:	5f 84       	ldd	r5, Y+15	; 0x0f
    2800:	6e 84       	ldd	r6, Y+14	; 0x0e
    2802:	7d 84       	ldd	r7, Y+13	; 0x0d
    2804:	8c 84       	ldd	r8, Y+12	; 0x0c
    2806:	9b 84       	ldd	r9, Y+11	; 0x0b
    2808:	aa 84       	ldd	r10, Y+10	; 0x0a
    280a:	b9 84       	ldd	r11, Y+9	; 0x09
    280c:	c8 84       	ldd	r12, Y+8	; 0x08
    280e:	df 80       	ldd	r13, Y+7	; 0x07
    2810:	ee 80       	ldd	r14, Y+6	; 0x06
    2812:	fd 80       	ldd	r15, Y+5	; 0x05
    2814:	0c 81       	ldd	r16, Y+4	; 0x04
    2816:	1b 81       	ldd	r17, Y+3	; 0x03
    2818:	aa 81       	ldd	r26, Y+2	; 0x02
    281a:	b9 81       	ldd	r27, Y+1	; 0x01
    281c:	ce 0f       	add	r28, r30
    281e:	d1 1d       	adc	r29, r1
    2820:	0f b6       	in	r0, 0x3f	; 63
    2822:	f8 94       	cli
    2824:	de bf       	out	0x3e, r29	; 62
    2826:	0f be       	out	0x3f, r0	; 63
    2828:	cd bf       	out	0x3d, r28	; 61
    282a:	ed 01       	movw	r28, r26
    282c:	08 95       	ret

0000282e <_exit>:
    282e:	f8 94       	cli

00002830 <__stop_program>:
    2830:	ff cf       	rjmp	.-2      	; 0x2830 <__stop_program>
