Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: clkdivider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "clkdivider.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "clkdivider"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : clkdivider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/hwfive/clkdivider/clkdivider.vhd" in Library work.
Entity <clkdivider> compiled.
Entity <clkdivider> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <clkdivider> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <clkdivider> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/hwfive/clkdivider/clkdivider.vhd" line 206: Mux is complete : default of case is discarded
Entity <clkdivider> analyzed. Unit <clkdivider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clkdivider>.
    Related source file is "D:/hwfive/clkdivider/clkdivider.vhd".
    Found 1-bit register for signal <out_put>.
    Found 32-bit up counter for signal <counter15_1>.
    Found 32-bit up counter for signal <counter15_2>.
    Found 32-bit up counter for signal <counter19_1>.
    Found 32-bit up counter for signal <counter19_2>.
    Found 32-bit up counter for signal <counter21_1>.
    Found 32-bit up counter for signal <counter21_2>.
    Found 32-bit up counter for signal <counter23_1>.
    Found 32-bit up counter for signal <counter23_2>.
    Found 1-bit register for signal <ds15_1>.
    Found 32-bit comparator less for signal <ds15_1$cmp_lt0000> created at line 52.
    Found 1-bit register for signal <ds15_2>.
    Found 32-bit comparator less for signal <ds15_2$cmp_lt0000> created at line 69.
    Found 1-bit register for signal <ds19_1>.
    Found 32-bit comparator less for signal <ds19_1$cmp_lt0000> created at line 90.
    Found 1-bit register for signal <ds19_2>.
    Found 32-bit comparator less for signal <ds19_2$cmp_lt0000> created at line 107.
    Found 1-bit register for signal <ds21_1>.
    Found 32-bit comparator less for signal <ds21_1$cmp_lt0000> created at line 127.
    Found 1-bit register for signal <ds21_2>.
    Found 32-bit comparator less for signal <ds21_2$cmp_lt0000> created at line 144.
    Found 1-bit register for signal <ds23_1>.
    Found 32-bit comparator less for signal <ds23_1$cmp_lt0000> created at line 164.
    Found 1-bit register for signal <ds23_2>.
    Found 32-bit comparator less for signal <ds23_2$cmp_lt0000> created at line 181.
    Found 1-bit 4-to-1 multiplexer for signal <out_put$mux0001> created at line 198.
    Summary:
	inferred   8 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clkdivider> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 8
 32-bit up counter                                     : 8
# Registers                                            : 9
 1-bit register                                        : 9
# Comparators                                          : 8
 32-bit comparator less                                : 8
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 8
 32-bit up counter                                     : 8
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 8
 32-bit comparator less                                : 8
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <clkdivider> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clkdivider, actual ratio is 31.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 265
 Flip-Flops                                            : 265

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : clkdivider.ngr
Top Level Output File Name         : clkdivider
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 1072
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 258
#      LUT2                        : 14
#      LUT3                        : 8
#      LUT4                        : 116
#      MUXCY                       : 396
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 256
# FlipFlops/Latches                : 265
#      FD                          : 1
#      FDR                         : 248
#      FDS                         : 12
#      FDS_1                       : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                      221  out of    768    28%  
 Number of Slice Flip Flops:            265  out of   1536    17%  
 Number of 4 input LUTs:                417  out of   1536    27%  
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    124     3%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 265   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.257ns (Maximum Frequency: 137.790MHz)
   Minimum input arrival time before clock: 2.724ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.257ns (frequency: 137.790MHz)
  Total number of paths / destination ports: 12934 / 521
-------------------------------------------------------------------------
Delay:               3.629ns (Levels of Logic = 3)
  Source:            ds15_2 (FF)
  Destination:       out_put (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: ds15_2 to out_put
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            1   0.626   0.851  ds15_2 (ds15_2)
     LUT2:I1->O            1   0.479   0.704  d151 (d15)
     LUT4:I3->O            1   0.479   0.000  Mmux_out_put_mux0001_2_f5_F (N01)
     MUXF5:I0->O           1   0.314   0.000  Mmux_out_put_mux0001_2_f5 (out_put_mux0001)
     FD:D                      0.176          out_put
    ----------------------------------------
    Total                      3.629ns (2.074ns logic, 1.555ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              2.724ns (Levels of Logic = 3)
  Source:            mode_in<0> (PAD)
  Destination:       out_put (FF)
  Destination Clock: clk rising

  Data Path: mode_in<0> to out_put
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  mode_in_0_IBUF (mode_in_0_IBUF)
     LUT4:I0->O            1   0.479   0.000  Mmux_out_put_mux0001_2_f5_F (N01)
     MUXF5:I0->O           1   0.314   0.000  Mmux_out_put_mux0001_2_f5 (out_put_mux0001)
     FD:D                      0.176          out_put
    ----------------------------------------
    Total                      2.724ns (1.684ns logic, 1.040ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            out_put (FF)
  Destination:       out_put (PAD)
  Source Clock:      clk rising

  Data Path: out_put to out_put
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.626   0.681  out_put (out_put_OBUF)
     OBUF:I->O                 4.909          out_put_OBUF (out_put)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.17 secs
 
--> 

Total memory usage is 4526792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

