<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.1.1.259.1" title="atg_leddriver" device="LAV-AT-G70ES-1LFG1156C" performance_grade="1" family_int="ap6a00b" device_int="ap6a400bg" package_int="LFG1156" operation_int="COM" speed_int="1" default_implementation="atg">
    <Options/>
    <Implementation title="atg" dir="atg" description="atg" synthesis="synplify" default_strategy="Strategy1">
        <Options HDL_PARAM="BOARD=&quot;ATG_VERSA&quot;" VerilogStandard="System Verilog" def_top="led_driver">
            <Option name="include path" value="../../lib/svh"/>
            <Option name="top" value="led_driver"/>
        </Options>
        <Source name="../../src/rtl/svn_seg_cntr.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../src/rtl/led_kitt.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../src/rtl/led_driver.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="led_driver"/>
        </Source>
        <Source name="../../lib/rtl/sync_rstn.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../src/ldc/cst_physical_ATG_versa.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="../../src/ldc/cst_timing_ATG_versa.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="atg_leddriver1.sty"/>
</RadiantProject>
