{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 18:01:16 2016 " "Info: Processing started: Wed Apr 20 18:01:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HexNumero -c HexNumero --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HexNumero -c HexNumero --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "citacreg\[15\] " "Info: Detected ripple clock \"citacreg\[15\]\" as buffer" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "citacreg\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register citacreg\[0\] register citacreg\[15\] 284.74 MHz 3.512 ns Internal " "Info: Clock \"clk\" has Internal fmax of 284.74 MHz between source register \"citacreg\[0\]\" and destination register \"citacreg\[15\]\" (period= 3.512 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.800 ns + Longest register register " "Info: + Longest register to register delay is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns citacreg\[0\] 1 REG LCFF_X1_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'citacreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { citacreg[0] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.517 ns) 1.112 ns citacreg\[1\]~16 2 COMB LCCOMB_X1_Y6_N2 2 " "Info: 2: + IC(0.595 ns) + CELL(0.517 ns) = 1.112 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 2; COMB Node = 'citacreg\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { citacreg[0] citacreg[1]~16 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.192 ns citacreg\[2\]~18 3 COMB LCCOMB_X1_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.192 ns; Loc. = LCCOMB_X1_Y6_N4; Fanout = 2; COMB Node = 'citacreg\[2\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[1]~16 citacreg[2]~18 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.272 ns citacreg\[3\]~20 4 COMB LCCOMB_X1_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.272 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 2; COMB Node = 'citacreg\[3\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[2]~18 citacreg[3]~20 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.352 ns citacreg\[4\]~22 5 COMB LCCOMB_X1_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.352 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 2; COMB Node = 'citacreg\[4\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[3]~20 citacreg[4]~22 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.432 ns citacreg\[5\]~24 6 COMB LCCOMB_X1_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.432 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 2; COMB Node = 'citacreg\[5\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[4]~22 citacreg[5]~24 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.512 ns citacreg\[6\]~26 7 COMB LCCOMB_X1_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.512 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 2; COMB Node = 'citacreg\[6\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[5]~24 citacreg[6]~26 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.686 ns citacreg\[7\]~28 8 COMB LCCOMB_X1_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 1.686 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 2; COMB Node = 'citacreg\[7\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { citacreg[6]~26 citacreg[7]~28 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.766 ns citacreg\[8\]~30 9 COMB LCCOMB_X1_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.766 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 2; COMB Node = 'citacreg\[8\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[7]~28 citacreg[8]~30 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.846 ns citacreg\[9\]~32 10 COMB LCCOMB_X1_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.846 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'citacreg\[9\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[8]~30 citacreg[9]~32 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.926 ns citacreg\[10\]~34 11 COMB LCCOMB_X1_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.926 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 2; COMB Node = 'citacreg\[10\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[9]~32 citacreg[10]~34 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.006 ns citacreg\[11\]~36 12 COMB LCCOMB_X1_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.006 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 2; COMB Node = 'citacreg\[11\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[10]~34 citacreg[11]~36 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.086 ns citacreg\[12\]~38 13 COMB LCCOMB_X1_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.086 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 2; COMB Node = 'citacreg\[12\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[11]~36 citacreg[12]~38 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.166 ns citacreg\[13\]~40 14 COMB LCCOMB_X1_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.166 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; COMB Node = 'citacreg\[13\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[12]~38 citacreg[13]~40 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.246 ns citacreg\[14\]~42 15 COMB LCCOMB_X1_Y6_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.246 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'citacreg\[14\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { citacreg[13]~40 citacreg[14]~42 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.704 ns citacreg\[15\]~43 16 COMB LCCOMB_X1_Y6_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 2.704 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 1; COMB Node = 'citacreg\[15\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { citacreg[14]~42 citacreg[15]~43 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.800 ns citacreg\[15\] 17 REG LCFF_X1_Y6_N31 2 " "Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 2.800 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'citacreg\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { citacreg[15]~43 citacreg[15] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.205 ns ( 78.75 % ) " "Info: Total cell delay = 2.205 ns ( 78.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.595 ns ( 21.25 % ) " "Info: Total interconnect delay = 0.595 ns ( 21.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { citacreg[0] citacreg[1]~16 citacreg[2]~18 citacreg[3]~20 citacreg[4]~22 citacreg[5]~24 citacreg[6]~26 citacreg[7]~28 citacreg[8]~30 citacreg[9]~32 citacreg[10]~34 citacreg[11]~36 citacreg[12]~38 citacreg[13]~40 citacreg[14]~42 citacreg[15]~43 citacreg[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { citacreg[0] {} citacreg[1]~16 {} citacreg[2]~18 {} citacreg[3]~20 {} citacreg[4]~22 {} citacreg[5]~24 {} citacreg[6]~26 {} citacreg[7]~28 {} citacreg[8]~30 {} citacreg[9]~32 {} citacreg[10]~34 {} citacreg[11]~36 {} citacreg[12]~38 {} citacreg[13]~40 {} citacreg[14]~42 {} citacreg[15]~43 {} citacreg[15] {} } { 0.000ns 0.595ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.473 ns - Smallest " "Info: - Smallest clock skew is -0.473 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.032 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.602 ns) 2.032 ns citacreg\[15\] 2 REG LCFF_X1_Y6_N31 2 " "Info: 2: + IC(0.404 ns) + CELL(0.602 ns) = 2.032 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'citacreg\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { clk citacreg[15] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 80.12 % ) " "Info: Total cell delay = 1.628 ns ( 80.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.404 ns ( 19.88 % ) " "Info: Total interconnect delay = 0.404 ns ( 19.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { clk citacreg[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.032 ns" { clk {} clk~combout {} citacreg[15] {} } { 0.000ns 0.000ns 0.404ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.505 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.158 ns clk~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.158 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.602 ns) 2.505 ns citacreg\[0\] 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.745 ns) + CELL(0.602 ns) = 2.505 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'citacreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { clk~clkctrl citacreg[0] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 64.99 % ) " "Info: Total cell delay = 1.628 ns ( 64.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.877 ns ( 35.01 % ) " "Info: Total interconnect delay = 0.877 ns ( 35.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { clk clk~clkctrl citacreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { clk {} clk~combout {} clk~clkctrl {} citacreg[0] {} } { 0.000ns 0.000ns 0.132ns 0.745ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { clk citacreg[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.032 ns" { clk {} clk~combout {} citacreg[15] {} } { 0.000ns 0.000ns 0.404ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { clk clk~clkctrl citacreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { clk {} clk~combout {} clk~clkctrl {} citacreg[0] {} } { 0.000ns 0.000ns 0.132ns 0.745ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { citacreg[0] citacreg[1]~16 citacreg[2]~18 citacreg[3]~20 citacreg[4]~22 citacreg[5]~24 citacreg[6]~26 citacreg[7]~28 citacreg[8]~30 citacreg[9]~32 citacreg[10]~34 citacreg[11]~36 citacreg[12]~38 citacreg[13]~40 citacreg[14]~42 citacreg[15]~43 citacreg[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { citacreg[0] {} citacreg[1]~16 {} citacreg[2]~18 {} citacreg[3]~20 {} citacreg[4]~22 {} citacreg[5]~24 {} citacreg[6]~26 {} citacreg[7]~28 {} citacreg[8]~30 {} citacreg[9]~32 {} citacreg[10]~34 {} citacreg[11]~36 {} citacreg[12]~38 {} citacreg[13]~40 {} citacreg[14]~42 {} citacreg[15]~43 {} citacreg[15] {} } { 0.000ns 0.595ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { clk citacreg[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.032 ns" { clk {} clk~combout {} citacreg[15] {} } { 0.000ns 0.000ns 0.404ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { clk clk~clkctrl citacreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { clk {} clk~combout {} clk~clkctrl {} citacreg[0] {} } { 0.000ns 0.000ns 0.132ns 0.745ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk radky\[6\] posunreg\[2\] 16.935 ns register " "Info: tco from clock \"clk\" to destination pin \"radky\[6\]\" through register \"posunreg\[2\]\" is 16.935 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.416 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.879 ns) 2.309 ns citacreg\[15\] 2 REG LCFF_X1_Y6_N31 2 " "Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 2; REG Node = 'citacreg\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk citacreg[15] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.000 ns) 3.029 ns citacreg\[15\]~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(0.720 ns) + CELL(0.000 ns) = 3.029 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'citacreg\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { citacreg[15] citacreg[15]~clkctrl } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.602 ns) 4.416 ns posunreg\[2\] 4 REG LCFF_X19_Y13_N27 17 " "Info: 4: + IC(0.785 ns) + CELL(0.602 ns) = 4.416 ns; Loc. = LCFF_X19_Y13_N27; Fanout = 17; REG Node = 'posunreg\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { citacreg[15]~clkctrl posunreg[2] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 56.77 % ) " "Info: Total cell delay = 2.507 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.909 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.416 ns" { clk citacreg[15] citacreg[15]~clkctrl posunreg[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.416 ns" { clk {} clk~combout {} citacreg[15] {} citacreg[15]~clkctrl {} posunreg[2] {} } { 0.000ns 0.000ns 0.404ns 0.720ns 0.785ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.242 ns + Longest register pin " "Info: + Longest register to pin delay is 12.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns posunreg\[2\] 1 REG LCFF_X19_Y13_N27 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N27; Fanout = 17; REG Node = 'posunreg\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { posunreg[2] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.322 ns) 1.316 ns Mux6~47 2 COMB LCCOMB_X18_Y11_N2 4 " "Info: 2: + IC(0.994 ns) + CELL(0.322 ns) = 1.316 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 4; COMB Node = 'Mux6~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { posunreg[2] Mux6~47 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.516 ns) 3.619 ns Mux1~7 3 COMB LCCOMB_X26_Y13_N26 1 " "Info: 3: + IC(1.787 ns) + CELL(0.516 ns) = 3.619 ns; Loc. = LCCOMB_X26_Y13_N26; Fanout = 1; COMB Node = 'Mux1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { Mux6~47 Mux1~7 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.322 ns) 4.787 ns Mux1~8 4 COMB LCCOMB_X22_Y13_N14 1 " "Info: 4: + IC(0.846 ns) + CELL(0.322 ns) = 4.787 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'Mux1~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { Mux1~7 Mux1~8 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.521 ns) 5.606 ns Mux1~9 5 COMB LCCOMB_X22_Y13_N8 1 " "Info: 5: + IC(0.298 ns) + CELL(0.521 ns) = 5.606 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 1; COMB Node = 'Mux1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { Mux1~8 Mux1~9 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.278 ns) 6.186 ns Mux1~15 6 COMB LCCOMB_X22_Y13_N0 1 " "Info: 6: + IC(0.302 ns) + CELL(0.278 ns) = 6.186 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 1; COMB Node = 'Mux1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { Mux1~9 Mux1~15 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.322 ns) 7.645 ns Mux1~16 7 COMB LCCOMB_X18_Y12_N8 1 " "Info: 7: + IC(1.137 ns) + CELL(0.322 ns) = 7.645 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 1; COMB Node = 'Mux1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { Mux1~15 Mux1~16 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(3.016 ns) 12.242 ns radky\[6\] 8 PIN PIN_134 0 " "Info: 8: + IC(1.581 ns) + CELL(3.016 ns) = 12.242 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'radky\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.597 ns" { Mux1~16 radky[6] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.297 ns ( 43.27 % ) " "Info: Total cell delay = 5.297 ns ( 43.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.945 ns ( 56.73 % ) " "Info: Total interconnect delay = 6.945 ns ( 56.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.242 ns" { posunreg[2] Mux6~47 Mux1~7 Mux1~8 Mux1~9 Mux1~15 Mux1~16 radky[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.242 ns" { posunreg[2] {} Mux6~47 {} Mux1~7 {} Mux1~8 {} Mux1~9 {} Mux1~15 {} Mux1~16 {} radky[6] {} } { 0.000ns 0.994ns 1.787ns 0.846ns 0.298ns 0.302ns 1.137ns 1.581ns } { 0.000ns 0.322ns 0.516ns 0.322ns 0.521ns 0.278ns 0.322ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.416 ns" { clk citacreg[15] citacreg[15]~clkctrl posunreg[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.416 ns" { clk {} clk~combout {} citacreg[15] {} citacreg[15]~clkctrl {} posunreg[2] {} } { 0.000ns 0.000ns 0.404ns 0.720ns 0.785ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.242 ns" { posunreg[2] Mux6~47 Mux1~7 Mux1~8 Mux1~9 Mux1~15 Mux1~16 radky[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.242 ns" { posunreg[2] {} Mux6~47 {} Mux1~7 {} Mux1~8 {} Mux1~9 {} Mux1~15 {} Mux1~16 {} radky[6] {} } { 0.000ns 0.994ns 1.787ns 0.846ns 0.298ns 0.302ns 1.137ns 1.581ns } { 0.000ns 0.322ns 0.516ns 0.322ns 0.521ns 0.278ns 0.322ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "prepin\[2\] radky\[7\] 19.036 ns Longest " "Info: Longest tpd from source pin \"prepin\[2\]\" to destination pin \"radky\[7\]\" is 19.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns prepin\[2\] 1 PIN PIN_139 51 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_139; Fanout = 51; PIN Node = 'prepin\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prepin[2] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.906 ns) + CELL(0.541 ns) 8.320 ns Equal0~4 2 COMB LCCOMB_X13_Y12_N22 2 " "Info: 2: + IC(6.906 ns) + CELL(0.541 ns) = 8.320 ns; Loc. = LCCOMB_X13_Y12_N22; Fanout = 2; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { prepin[2] Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.513 ns) 10.470 ns Mux0~2 3 COMB LCCOMB_X18_Y13_N8 1 " "Info: 3: + IC(1.637 ns) + CELL(0.513 ns) = 10.470 ns; Loc. = LCCOMB_X18_Y13_N8; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { Equal0~4 Mux0~2 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.516 ns) 11.886 ns Mux0~3 4 COMB LCCOMB_X18_Y11_N18 1 " "Info: 4: + IC(0.900 ns) + CELL(0.516 ns) = 11.886 ns; Loc. = LCCOMB_X18_Y11_N18; Fanout = 1; COMB Node = 'Mux0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { Mux0~2 Mux0~3 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.178 ns) 13.222 ns Mux0~6 5 COMB LCCOMB_X20_Y13_N12 1 " "Info: 5: + IC(1.158 ns) + CELL(0.178 ns) = 13.222 ns; Loc. = LCCOMB_X20_Y13_N12; Fanout = 1; COMB Node = 'Mux0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { Mux0~3 Mux0~6 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 14.079 ns Mux0~7 6 COMB LCCOMB_X20_Y13_N14 1 " "Info: 6: + IC(0.312 ns) + CELL(0.545 ns) = 14.079 ns; Loc. = LCCOMB_X20_Y13_N14; Fanout = 1; COMB Node = 'Mux0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { Mux0~6 Mux0~7 } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(3.016 ns) 19.036 ns radky\[7\] 7 PIN PIN_135 0 " "Info: 7: + IC(1.941 ns) + CELL(3.016 ns) = 19.036 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'radky\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.957 ns" { Mux0~7 radky[7] } "NODE_NAME" } } { "HexNumero.vhd" "" { Text "D:/xA/Škola/CST/CST - HexNum/HexNumero.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.182 ns ( 32.48 % ) " "Info: Total cell delay = 6.182 ns ( 32.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.854 ns ( 67.52 % ) " "Info: Total interconnect delay = 12.854 ns ( 67.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.036 ns" { prepin[2] Equal0~4 Mux0~2 Mux0~3 Mux0~6 Mux0~7 radky[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.036 ns" { prepin[2] {} prepin[2]~combout {} Equal0~4 {} Mux0~2 {} Mux0~3 {} Mux0~6 {} Mux0~7 {} radky[7] {} } { 0.000ns 0.000ns 6.906ns 1.637ns 0.900ns 1.158ns 0.312ns 1.941ns } { 0.000ns 0.873ns 0.541ns 0.513ns 0.516ns 0.178ns 0.545ns 3.016ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 18:01:17 2016 " "Info: Processing ended: Wed Apr 20 18:01:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
