##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_4
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyMASTER_CLK
		4.4::Critical Path Report for Net_14288_0/q
		4.5::Critical Path Report for Net_14288_1/q
		4.6::Critical Path Report for UART_1_IntClock
		4.7::Critical Path Report for \EdgeDetect_1:last\/q
		4.8::Critical Path Report for inputPin_A_1(0)_PAD
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_4:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. \EdgeDetect_1:last\/q:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. inputPin_A_1(0)_PAD:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. Net_14288_1/q:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Net_14288_0/q:R)
		5.8::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.9::Critical Path Report for (\EdgeDetect_1:last\/q:R vs. CyBUS_CLK:R)
		5.10::Critical Path Report for (\EdgeDetect_1:last\/q:R vs. \EdgeDetect_1:last\/q:R)
		5.11::Critical Path Report for (\EdgeDetect_1:last\/q:R vs. inputPin_A_1(0)_PAD:R)
		5.12::Critical Path Report for (\EdgeDetect_1:last\/q:R vs. Net_14288_1/q:R)
		5.13::Critical Path Report for (\EdgeDetect_1:last\/q:R vs. Net_14288_0/q:R)
		5.14::Critical Path Report for (inputPin_A_1(0)_PAD:R vs. CyBUS_CLK:R)
		5.15::Critical Path Report for (inputPin_A_1(0)_PAD:R vs. Clock_2:R)
		5.16::Critical Path Report for (inputPin_A_1(0)_PAD:F vs. Clock_2:R)
		5.17::Critical Path Report for (inputPin_A_1(0)_PAD:R vs. \EdgeDetect_1:last\/q:R)
		5.18::Critical Path Report for (inputPin_A_1(0)_PAD:R vs. inputPin_A_1(0)_PAD:R)
		5.19::Critical Path Report for (inputPin_A_1(0)_PAD:R vs. Net_14288_1/q:R)
		5.20::Critical Path Report for (inputPin_A_1(0)_PAD:R vs. Net_14288_0/q:R)
		5.21::Critical Path Report for (Net_14288_1/q:R vs. CyBUS_CLK:R)
		5.22::Critical Path Report for (Net_14288_1/q:F vs. CyBUS_CLK:R)
		5.23::Critical Path Report for (Net_14288_1/q:R vs. Clock_4:R)
		5.24::Critical Path Report for (Net_14288_1/q:F vs. Clock_4:R)
		5.25::Critical Path Report for (Net_14288_1/q:R vs. \EdgeDetect_1:last\/q:R)
		5.26::Critical Path Report for (Net_14288_1/q:R vs. inputPin_A_1(0)_PAD:R)
		5.27::Critical Path Report for (Net_14288_1/q:R vs. Net_14288_1/q:R)
		5.28::Critical Path Report for (Net_14288_1/q:R vs. Net_14288_0/q:R)
		5.29::Critical Path Report for (Net_14288_0/q:R vs. CyBUS_CLK:R)
		5.30::Critical Path Report for (Net_14288_0/q:F vs. CyBUS_CLK:R)
		5.31::Critical Path Report for (Net_14288_0/q:R vs. Clock_4:R)
		5.32::Critical Path Report for (Net_14288_0/q:F vs. Clock_4:R)
		5.33::Critical Path Report for (Net_14288_0/q:R vs. \EdgeDetect_1:last\/q:R)
		5.34::Critical Path Report for (Net_14288_0/q:R vs. inputPin_A_1(0)_PAD:R)
		5.35::Critical Path Report for (Net_14288_0/q:R vs. Net_14288_1/q:R)
		5.36::Critical Path Report for (Net_14288_0/q:R vs. Net_14288_0/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: Clock_1                  | N/A                   | Target: 24.00 MHz   | 
Clock: Clock_2                  | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_3                  | N/A                   | Target: 0.89 MHz    | 
Clock: Clock_3(routed)          | N/A                   | Target: 0.89 MHz    | 
Clock: Clock_4                  | Frequency: 24.43 MHz  | Target: 24.00 MHz   | 
Clock: Clock_5                  | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_5(fixed-function)  | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_6                  | N/A                   | Target: 1.00 MHz    | 
Clock: Clock_6(routed)          | N/A                   | Target: 1.00 MHz    | 
Clock: CyBUS_CLK                | Frequency: 17.84 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK             | Frequency: 23.82 MHz  | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                | N/A                   | Target: 48.00 MHz   | 
Clock: Net_14288_0/q            | Frequency: 17.34 MHz  | Target: 12.00 MHz   | 
Clock: Net_14288_1/q            | Frequency: 17.34 MHz  | Target: 12.00 MHz   | 
Clock: UART_1_IntClock          | Frequency: 56.58 MHz  | Target: 0.46 MHz    | 
Clock: \EdgeDetect_1:last\/q    | Frequency: 22.01 MHz  | Target: 6.00 MHz    | 
Clock: inputPin_A_1(0)_PAD      | Frequency: 31.86 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK              Clock_4                41666.7          732         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              41666.7          -11828      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Net_14288_0/q          41666.7          10008       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Net_14288_1/q          41666.7          10004       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_1_IntClock        41666.7          23993       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              \EdgeDetect_1:last\/q  41666.7          -586        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              inputPin_A_1(0)_PAD    1666.67          -31559      N/A              N/A         N/A              N/A         N/A              N/A         
Net_14288_0/q          Clock_4                41666.7          27281       N/A              N/A         N/A              N/A         41666.7          27281       
Net_14288_0/q          CyBUS_CLK              41666.7          -14371      N/A              N/A         N/A              N/A         41666.7          11575       
Net_14288_0/q          Net_14288_0/q          83333.3          51947       N/A              N/A         N/A              N/A         N/A              N/A         
Net_14288_0/q          Net_14288_1/q          41666.7          10276       N/A              N/A         N/A              N/A         N/A              N/A         
Net_14288_0/q          \EdgeDetect_1:last\/q  41666.7          -314        N/A              N/A         N/A              N/A         N/A              N/A         
Net_14288_0/q          inputPin_A_1(0)_PAD    3333.33          -29620      N/A              N/A         N/A              N/A         N/A              N/A         
Net_14288_1/q          Clock_4                41666.7          27285       N/A              N/A         N/A              N/A         41666.7          27285       
Net_14288_1/q          CyBUS_CLK              41666.7          -14367      N/A              N/A         N/A              N/A         41666.7          11579       
Net_14288_1/q          Net_14288_0/q          41666.7          10285       N/A              N/A         N/A              N/A         N/A              N/A         
Net_14288_1/q          Net_14288_1/q          83333.3          51947       N/A              N/A         N/A              N/A         N/A              N/A         
Net_14288_1/q          \EdgeDetect_1:last\/q  41666.7          -309        N/A              N/A         N/A              N/A         N/A              N/A         
Net_14288_1/q          inputPin_A_1(0)_PAD    3333.33          -29615      N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock        UART_1_IntClock        2.16667e+006     2149056     N/A              N/A         N/A              N/A         N/A              N/A         
\EdgeDetect_1:last\/q  CyBUS_CLK              41666.7          -3777       N/A              N/A         N/A              N/A         N/A              N/A         
\EdgeDetect_1:last\/q  Net_14288_0/q          41666.7          20875       N/A              N/A         N/A              N/A         N/A              N/A         
\EdgeDetect_1:last\/q  Net_14288_1/q          41666.7          20871       N/A              N/A         N/A              N/A         N/A              N/A         
\EdgeDetect_1:last\/q  \EdgeDetect_1:last\/q  166667           135281      N/A              N/A         N/A              N/A         N/A              N/A         
\EdgeDetect_1:last\/q  inputPin_A_1(0)_PAD    3333.33          -19025      N/A              N/A         N/A              N/A         N/A              N/A         
inputPin_A_1(0)_PAD    Clock_2                3333.33          -12772      N/A              N/A         N/A              N/A         1666.67          -14439      
inputPin_A_1(0)_PAD    CyBUS_CLK              1666.67          -52805      N/A              N/A         N/A              N/A         N/A              N/A         
inputPin_A_1(0)_PAD    Net_14288_0/q          3333.33          -26486      N/A              N/A         N/A              N/A         N/A              N/A         
inputPin_A_1(0)_PAD    Net_14288_1/q          3333.33          -26490      N/A              N/A         N/A              N/A         N/A              N/A         
inputPin_A_1(0)_PAD    \EdgeDetect_1:last\/q  3333.33          -37080      N/A              N/A         N/A              N/A         N/A              N/A         
inputPin_A_1(0)_PAD    inputPin_A_1(0)_PAD    10000            -21386      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
inputPin_A_1(0)_PAD  16105         Clock_2:R         
inputPin_B_1(0)_PAD  21489         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase           
-------------  ------------  -------------------------  
PinLed(0)_PAD  26305         Clock_5(fixed-function):R  
Pin_1(0)_PAD   21675         Clock_6(routed):R          
Pin_1(0)_PAD   21675         Clock_6(routed):F          
Pin_2(0)_PAD   20918         Clock_3(routed):R          
Pin_2(0)_PAD   20918         Clock_3(routed):F          
Tx_1(0)_PAD    37476         UART_1_IntClock:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 24.43 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_14288_1/main_0
Capture Clock  : Net_14288_1/clock_0
Path slack     : 732p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_4:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37425
-------------------------------------   ----- 
End-of-path arrival time (ps)           37425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_5/q                              macrocell92   1250   1250    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318    732  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906    732  RISE       1
match_sig_split/q                          macrocell34   3350  26256    732  RISE       1
match_sig/main_5                           macrocell23   2294  28551    732  RISE       1
match_sig/q                                macrocell23   3350  31901    732  RISE       1
Net_14288_1/main_0                         macrocell72   5524  37425    732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 17.84 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_3/clk_en
Capture Clock  : Net_13793_3/clock_0
Path slack     : -14371p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39567

Launch Clock Arrival Time                       0
+ Clock path delay                      22205
+ Data path delay                       31733
-------------------------------------   ----- 
End-of-path arrival time (ps)           53938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_10608/main_4                                           macrocell27      7251  14162  RISE       1
Net_10608/q                                                macrocell27      3350  17512  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  22205  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  23455  -14371  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  28373  -14371  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  31723  -14371  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  34607  -14371  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  37957  -14371  RISE       1
Net_6445_split/main_5                      macrocell38   3220  41176  -14371  RISE       1
Net_6445_split/q                           macrocell38   3350  44526  -14371  RISE       1
Net_6445/main_2                            macrocell22   2307  46834  -14371  RISE       1
Net_6445/q                                 macrocell22   3350  50184  -14371  RISE       1
Net_13793_3/clk_en                         macrocell86   3754  53938  -14371  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 23.82 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -314p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                             11611
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q \EdgeDetect_1:last\/q)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 49767

Launch Clock Arrival Time                       0
+ Clock path delay                      22205
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           50081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_10608/main_4                                           macrocell27      7251  14162  RISE       1
Net_10608/q                                                macrocell27      3350  17512  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  22205  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_5/q                              macrocell66   1250  23455   -314  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  28373   -314  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  31723   -314  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  34607   -314  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  37957   -314  RISE       1
Net_14244/main_6                           macrocell11   3209  41166   -314  RISE       1
Net_14244/q                                macrocell11   3350  44516   -314  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50081   -314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1


===================================================================== 
4.4::Critical Path Report for Net_14288_0/q
*******************************************
Clock: Net_14288_0/q
Frequency: 17.34 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_0/q
Path End       : Net_13793_3/clk_en
Capture Clock  : Net_13793_3/clock_0
Path slack     : 11575p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:F#1 vs. CyBUS_CLK:R#3)   83333
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         81233

Launch Clock Arrival Time                   41667
+ Clock path delay                          0
+ Data path delay                       27992
-------------------------------------   ----- 
End-of-path arrival time (ps)           69658
 
Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Net_14288_0/q          macrocell73      0  42917   COMP  FALL       1
isr_match_sig/main_1   macrocell24   2311  45228   COMP  FALL       1
isr_match_sig/q        macrocell24   3350  48578   COMP  FALL       1
Net_6445_split/main_2  macrocell38   8319  56896  11575  FALL       1
Net_6445_split/q       macrocell38   3350  60246  11575  FALL       1
Net_6445/main_2        macrocell22   2307  62554  11575  FALL       1
Net_6445/q             macrocell22   3350  65904  11575  FALL       1
Net_13793_3/clk_en     macrocell86   3754  69658  11575  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Net_14288_1/q
*******************************************
Clock: Net_14288_1/q
Frequency: 17.34 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_1/q
Path End       : Net_13793_3/clk_en
Capture Clock  : Net_13793_3/clock_0
Path slack     : 11579p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_1/q:F#1 vs. CyBUS_CLK:R#3)   83333
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         81233

Launch Clock Arrival Time                   41667
+ Clock path delay                          0
+ Data path delay                       27987
-------------------------------------   ----- 
End-of-path arrival time (ps)           69654
 
Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Net_14288_1/q          macrocell72      0  42917   COMP  FALL       1
isr_match_sig/main_0   macrocell24   2307  45223   COMP  FALL       1
isr_match_sig/q        macrocell24   3350  48573   COMP  FALL       1
Net_6445_split/main_2  macrocell38   8319  56892  11579  FALL       1
Net_6445_split/q       macrocell38   3350  60242  11579  FALL       1
Net_6445/main_2        macrocell22   2307  62549  11579  FALL       1
Net_6445/q             macrocell22   3350  65899  11579  FALL       1
Net_13793_3/clk_en     macrocell86   3754  69654  11579  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 56.58 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23993p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14204
-------------------------------------   ----- 
End-of-path arrival time (ps)           14204
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell3         2009   2009  23993  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      5959   7968  23993  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  11318  23993  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2886  14204  23993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for \EdgeDetect_1:last\/q
***************************************************
Clock: \EdgeDetect_1:last\/q
Frequency: 22.01 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_3/clk_en
Capture Clock  : Net_13793_3/clock_0
Path slack     : -3777p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\EdgeDetect_1:last\/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -2100
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                      11611
+ Data path delay                       31733
-------------------------------------   ----- 
End-of-path arrival time (ps)           43344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_5/q                              macrocell66   1250  12861  -3777  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  17779  -3777  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  21129  -3777  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  24012  -3777  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  27362  -3777  RISE       1
Net_6445_split/main_5                      macrocell38   3220  30582  -3777  RISE       1
Net_6445_split/q                           macrocell38   3350  33932  -3777  RISE       1
Net_6445/main_2                            macrocell22   2307  36239  -3777  RISE       1
Net_6445/q                                 macrocell22   3350  39589  -3777  RISE       1
Net_13793_3/clk_en                         macrocell86   3754  43344  -3777  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for inputPin_A_1(0)_PAD
*************************************************
Clock: inputPin_A_1(0)_PAD
Frequency: 31.86 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -21386p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     20638
+ Cycle adjust (inputPin_A_1(0)_PAD:R#1 vs. inputPin_A_1(0)_PAD:R#2)   10000
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         27128

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           48514
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -21386  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -21386  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -21386  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -21386  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -21386  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -21386  RISE       1
Net_14244/q                                macrocell11   3350  42949  -21386  RISE       1
Net_14053_7/main_1                         macrocell64   5565  48514  -21386  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_7/clock_0                                      macrocell64   4693  20638  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_3/main_1
Capture Clock  : Net_13798_3/clock_0
Path slack     : -11828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49985
-------------------------------------   ----- 
End-of-path arrival time (ps)           49985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13798_3/main_1                         macrocell94  10522  49985  -11828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_4:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_14288_1/main_0
Capture Clock  : Net_14288_1/clock_0
Path slack     : 732p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_4:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37425
-------------------------------------   ----- 
End-of-path arrival time (ps)           37425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_5/q                              macrocell92   1250   1250    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318    732  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906    732  RISE       1
match_sig_split/q                          macrocell34   3350  26256    732  RISE       1
match_sig/main_5                           macrocell23   2294  28551    732  RISE       1
match_sig/q                                macrocell23   3350  31901    732  RISE       1
Net_14288_1/main_0                         macrocell72   5524  37425    732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23993p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14204
-------------------------------------   ----- 
End-of-path arrival time (ps)           14204
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell3         2009   2009  23993  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      5959   7968  23993  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  11318  23993  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2886  14204  23993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. \EdgeDetect_1:last\/q:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -586p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             11611
+ Cycle adjust (CyBUS_CLK:R#4 vs. \EdgeDetect_1:last\/q:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 49767

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50353
-------------------------------------   ----- 
End-of-path arrival time (ps)           50353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_5/q                              macrocell92   1250   1250   -586  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715   -586  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065   -586  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968   -586  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318   -586  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906   -586  RISE       1
match_sig_split/q                          macrocell34   3350  26256   -586  RISE       1
match_sig/main_5                           macrocell23   2294  28551   -586  RISE       1
match_sig/q                                macrocell23   3350  31901   -586  RISE       1
Net_14244/main_0                           macrocell11   9537  41438   -586  RISE       1
Net_14244/q                                macrocell11   3350  44788   -586  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50353   -586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. inputPin_A_1(0)_PAD:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -31559p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            20638
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                18795

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50353
-------------------------------------   ----- 
End-of-path arrival time (ps)           50353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -31559  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -31559  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -31559  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -31559  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -31559  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -31559  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -31559  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -31559  RISE       1
match_sig/q                                macrocell23   3350  31901  -31559  RISE       1
Net_14244/main_0                           macrocell11   9537  41438  -31559  RISE       1
Net_14244/q                                macrocell11   3350  44788  -31559  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50353  -31559  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_7/clock_0                                      macrocell64   4693  20638  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. Net_14288_1/q:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : 10004p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     22200
+ Cycle adjust (CyBUS_CLK:R#2 vs. Net_14288_1/q:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         60357

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50353
-------------------------------------   ----- 
End-of-path arrival time (ps)           50353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  10004  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  10004  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  10004  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  10004  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  10004  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  10004  RISE       1
match_sig_split/q                          macrocell34   3350  26256  10004  RISE       1
match_sig/main_5                           macrocell23   2294  28551  10004  RISE       1
match_sig/q                                macrocell23   3350  31901  10004  RISE       1
Net_14244/main_0                           macrocell11   9537  41438  10004  RISE       1
Net_14244/q                                macrocell11   3350  44788  10004  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50353  10004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_10608/main_4                                           macrocell27      7251  14158  RISE       1
Net_10608/q                                                macrocell27      3350  17508  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  22200  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Net_14288_0/q:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : 10008p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     22205
+ Cycle adjust (CyBUS_CLK:R#2 vs. Net_14288_0/q:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         60361

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50353
-------------------------------------   ----- 
End-of-path arrival time (ps)           50353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  10008  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  10008  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  10008  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  10008  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  10008  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  10008  RISE       1
match_sig_split/q                          macrocell34   3350  26256  10008  RISE       1
match_sig/main_5                           macrocell23   2294  28551  10008  RISE       1
match_sig/q                                macrocell23   3350  31901  10008  RISE       1
Net_14244/main_0                           macrocell11   9537  41438  10008  RISE       1
Net_14244/q                                macrocell11   3350  44788  10008  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50353  10008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_10608/main_4                                           macrocell27      7251  14162  RISE       1
Net_10608/q                                                macrocell27      3350  17512  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  22205  RISE       1


5.8::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12251
-------------------------------------   ----- 
End-of-path arrival time (ps)           12251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell44   1250   1250  2149056  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    4771   6021  2149056  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350   9371  2149056  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2879  12251  2149056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


5.9::Critical Path Report for (\EdgeDetect_1:last\/q:R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_3/clk_en
Capture Clock  : Net_13793_3/clock_0
Path slack     : -3777p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (\EdgeDetect_1:last\/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -2100
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 39567

Launch Clock Arrival Time                       0
+ Clock path delay                      11611
+ Data path delay                       31733
-------------------------------------   ----- 
End-of-path arrival time (ps)           43344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_5/q                              macrocell66   1250  12861  -3777  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  17779  -3777  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  21129  -3777  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  24012  -3777  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  27362  -3777  RISE       1
Net_6445_split/main_5                      macrocell38   3220  30582  -3777  RISE       1
Net_6445_split/q                           macrocell38   3350  33932  -3777  RISE       1
Net_6445/main_2                            macrocell22   2307  36239  -3777  RISE       1
Net_6445/q                                 macrocell22   3350  39589  -3777  RISE       1
Net_13793_3/clk_en                         macrocell86   3754  43344  -3777  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1


5.10::Critical Path Report for (\EdgeDetect_1:last\/q:R vs. \EdgeDetect_1:last\/q:R)
************************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : 135281p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                          11611
+ Cycle adjust (\EdgeDetect_1:last\/q:R#1 vs. \EdgeDetect_1:last\/q:R#2)   166667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             174767

Launch Clock Arrival Time                       0
+ Clock path delay                      11611
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           39487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  12861  135281  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  17779  135281  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  21129  135281  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  24012  135281  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  27362  135281  RISE       1
Net_14244/main_6                           macrocell11   3209  30572  135281  RISE       1
Net_14244/q                                macrocell11   3350  33922  135281  RISE       1
Net_14053_7/main_1                         macrocell64   5565  39487  135281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1


5.11::Critical Path Report for (\EdgeDetect_1:last\/q:R vs. inputPin_A_1(0)_PAD:R)
**********************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -19025p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        20638
+ Cycle adjust (\EdgeDetect_1:last\/q:R#2 vs. inputPin_A_1(0)_PAD:R#18)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            20461

Launch Clock Arrival Time                       0
+ Clock path delay                      11611
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           39487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  12861  -19025  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  17779  -19025  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  21129  -19025  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  24012  -19025  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  27362  -19025  RISE       1
Net_14244/main_6                           macrocell11   3209  30572  -19025  RISE       1
Net_14244/q                                macrocell11   3350  33922  -19025  RISE       1
Net_14053_7/main_1                         macrocell64   5565  39487  -19025  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_7/clock_0                                      macrocell64   4693  20638  RISE       1


5.12::Critical Path Report for (\EdgeDetect_1:last\/q:R vs. Net_14288_1/q:R)
****************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : 20871p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                             22200
+ Cycle adjust (period of common ancestor clock between \EdgeDetect_1:last\/q Net_14288_1/q)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 60357

Launch Clock Arrival Time                       0
+ Clock path delay                      11611
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           39487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_5/q                              macrocell66   1250  12861  20871  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  17779  20871  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  21129  20871  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  24012  20871  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  27362  20871  RISE       1
Net_14244/main_6                           macrocell11   3209  30572  20871  RISE       1
Net_14244/q                                macrocell11   3350  33922  20871  RISE       1
Net_14053_7/main_1                         macrocell64   5565  39487  20871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_10608/main_4                                           macrocell27      7251  14158  RISE       1
Net_10608/q                                                macrocell27      3350  17508  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  22200  RISE       1


5.13::Critical Path Report for (\EdgeDetect_1:last\/q:R vs. Net_14288_0/q:R)
****************************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : 20875p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                             22205
+ Cycle adjust (period of common ancestor clock between \EdgeDetect_1:last\/q Net_14288_0/q)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 60361

Launch Clock Arrival Time                       0
+ Clock path delay                      11611
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           39487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_5/q                              macrocell66   1250  12861  20875  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  17779  20875  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  21129  20875  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  24012  20875  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  27362  20875  RISE       1
Net_14244/main_6                           macrocell11   3209  30572  20875  RISE       1
Net_14244/q                                macrocell11   3350  33922  20875  RISE       1
Net_14053_7/main_1                         macrocell64   5565  39487  20875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_10608/main_4                                           macrocell27      7251  14162  RISE       1
Net_10608/q                                                macrocell27      3350  17512  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  22205  RISE       1


5.14::Critical Path Report for (inputPin_A_1(0)_PAD:R vs. CyBUS_CLK:R)
**********************************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_3/clk_en
Capture Clock  : Net_13793_3/clock_0
Path slack     : -52805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       31733
-------------------------------------   ----- 
End-of-path arrival time (ps)           52371
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -52805  RISE       1
Net_6445_split/main_5                      macrocell38   3220  39610  -52805  RISE       1
Net_6445_split/q                           macrocell38   3350  42960  -52805  RISE       1
Net_6445/main_2                            macrocell22   2307  45267  -52805  RISE       1
Net_6445/q                                 macrocell22   3350  48617  -52805  RISE       1
Net_13793_3/clk_en                         macrocell86   3754  52371  -52805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1


5.15::Critical Path Report for (inputPin_A_1(0)_PAD:R vs. Clock_2:R)
********************************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : inputPin_A_1(0)_PAD
Path End       : \EdgeDetect_1:last\/main_0
Capture Clock  : \EdgeDetect_1:last\/clock_0
Path slack     : -12772p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#9 vs. Clock_2:R#2)    3333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                              -177

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12595
-------------------------------------   ----- 
End-of-path arrival time (ps)           12595
 
Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
inputPin_A_1(0)_PAD         pulseDet_2       0      0    COMP  RISE       1
inputPin_A_1(0)/pad_in      iocell5          0      0    COMP  RISE       1
inputPin_A_1(0)/fb          iocell5       7338   7338    COMP  RISE       1
\EdgeDetect_1:last\/main_0  macrocell36   5257  12595  -12772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1


5.16::Critical Path Report for (inputPin_A_1(0)_PAD:F vs. Clock_2:R)
********************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : inputPin_A_1(0)_PAD
Path End       : \EdgeDetect_1:last\/main_0
Capture Clock  : \EdgeDetect_1:last\/clock_0
Path slack     : -14439p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:F#17 vs. Clock_2:R#3)    6667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                               3157

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       12595
-------------------------------------   ----- 
End-of-path arrival time (ps)           17595
 
Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
inputPin_A_1(0)_PAD         pulseDet_2       0   5000    COMP  FALL       1
inputPin_A_1(0)/pad_in      iocell5          0   5000    COMP  FALL       1
inputPin_A_1(0)/fb          iocell5       7338  12338    COMP  FALL       1
\EdgeDetect_1:last\/main_0  macrocell36   5257  17595  -14439  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1


5.17::Critical Path Report for (inputPin_A_1(0)_PAD:R vs. \EdgeDetect_1:last\/q:R)
**********************************************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -37080p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           48514
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -37080  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -37080  RISE       1
Net_14244/q                                macrocell11   3350  42949  -37080  RISE       1
Net_14053_7/main_1                         macrocell64   5565  48514  -37080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1


5.18::Critical Path Report for (inputPin_A_1(0)_PAD:R vs. inputPin_A_1(0)_PAD:R)
********************************************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -21386p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     20638
+ Cycle adjust (inputPin_A_1(0)_PAD:R#1 vs. inputPin_A_1(0)_PAD:R#2)   10000
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         27128

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           48514
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -21386  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -21386  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -21386  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -21386  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -21386  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -21386  RISE       1
Net_14244/q                                macrocell11   3350  42949  -21386  RISE       1
Net_14053_7/main_1                         macrocell64   5565  48514  -21386  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_7/clock_0                                      macrocell64   4693  20638  RISE       1


5.19::Critical Path Report for (inputPin_A_1(0)_PAD:R vs. Net_14288_1/q:R)
**************************************************************************

++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -26490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               22200
+ Cycle adjust (inputPin_A_1(0)_PAD:R#9 vs. Net_14288_1/q:R#2)    3333
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   22024

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           48514
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -26490  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -26490  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -26490  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -26490  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -26490  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -26490  RISE       1
Net_14244/q                                macrocell11   3350  42949  -26490  RISE       1
Net_14053_7/main_1                         macrocell64   5565  48514  -26490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_10608/main_4                                           macrocell27      7251  14158  RISE       1
Net_10608/q                                                macrocell27      3350  17508  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  22200  RISE       1


5.20::Critical Path Report for (inputPin_A_1(0)_PAD:R vs. Net_14288_0/q:R)
**************************************************************************

++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -26486p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               22205
+ Cycle adjust (inputPin_A_1(0)_PAD:R#9 vs. Net_14288_0/q:R#2)    3333
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   22028

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           48514
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -26486  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -26486  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -26486  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -26486  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -26486  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -26486  RISE       1
Net_14244/q                                macrocell11   3350  42949  -26486  RISE       1
Net_14053_7/main_1                         macrocell64   5565  48514  -26486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_10608/main_4                                           macrocell27      7251  14162  RISE       1
Net_10608/q                                                macrocell27      3350  17512  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  22205  RISE       1


5.21::Critical Path Report for (Net_14288_1/q:R vs. CyBUS_CLK:R)
****************************************************************

++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_3/clk_en
Capture Clock  : Net_13793_3/clock_0
Path slack     : -14367p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_1/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39567

Launch Clock Arrival Time                       0
+ Clock path delay                      22200
+ Data path delay                       31733
-------------------------------------   ----- 
End-of-path arrival time (ps)           53934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_10608/main_4                                           macrocell27      7251  14158  RISE       1
Net_10608/q                                                macrocell27      3350  17508  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  22200  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  23450  -14367  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  28369  -14367  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  31719  -14367  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  34602  -14367  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  37952  -14367  RISE       1
Net_6445_split/main_5                      macrocell38   3220  41172  -14367  RISE       1
Net_6445_split/q                           macrocell38   3350  44522  -14367  RISE       1
Net_6445/main_2                            macrocell22   2307  46829  -14367  RISE       1
Net_6445/q                                 macrocell22   3350  50179  -14367  RISE       1
Net_13793_3/clk_en                         macrocell86   3754  53934  -14367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1


5.22::Critical Path Report for (Net_14288_1/q:F vs. CyBUS_CLK:R)
****************************************************************

++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_1/q
Path End       : Net_13793_3/clk_en
Capture Clock  : Net_13793_3/clock_0
Path slack     : 11579p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_1/q:F#1 vs. CyBUS_CLK:R#3)   83333
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         81233

Launch Clock Arrival Time                   41667
+ Clock path delay                          0
+ Data path delay                       27987
-------------------------------------   ----- 
End-of-path arrival time (ps)           69654
 
Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Net_14288_1/q          macrocell72      0  42917   COMP  FALL       1
isr_match_sig/main_0   macrocell24   2307  45223   COMP  FALL       1
isr_match_sig/q        macrocell24   3350  48573   COMP  FALL       1
Net_6445_split/main_2  macrocell38   8319  56892  11579  FALL       1
Net_6445_split/q       macrocell38   3350  60242  11579  FALL       1
Net_6445/main_2        macrocell22   2307  62549  11579  FALL       1
Net_6445/q             macrocell22   3350  65899  11579  FALL       1
Net_13793_3/clk_en     macrocell86   3754  69654  11579  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1


5.23::Critical Path Report for (Net_14288_1/q:R vs. Clock_4:R)
**************************************************************

++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_1/q
Path End       : Net_14288_1/main_2
Capture Clock  : Net_14288_1/clock_0
Path slack     : 27285p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_14288_1/q:R#1 vs. Clock_4:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10872
-------------------------------------   ----- 
End-of-path arrival time (ps)           10872
 
Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_14288_1/q         macrocell72      0   1250   COMP  RISE       1
isr_match_sig/main_0  macrocell24   2307   3557   COMP  RISE       1
isr_match_sig/q       macrocell24   3350   6907   COMP  RISE       1
Net_14288_1/main_2    macrocell72   3965  10872  27285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1


5.24::Critical Path Report for (Net_14288_1/q:F vs. Clock_4:R)
**************************************************************

++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_1/q
Path End       : Net_14288_1/main_2
Capture Clock  : Net_14288_1/clock_0
Path slack     : 27285p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_14288_1/q:F#1 vs. Clock_4:R#3)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                   41667
+ Clock path delay                          0
+ Data path delay                       10872
-------------------------------------   ----- 
End-of-path arrival time (ps)           52538
 
Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_14288_1/q         macrocell72      0  42917   COMP  FALL       1
isr_match_sig/main_0  macrocell24   2307  45223   COMP  FALL       1
isr_match_sig/q       macrocell24   3350  48573   COMP  FALL       1
Net_14288_1/main_2    macrocell72   3965  52538  27285  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1


5.25::Critical Path Report for (Net_14288_1/q:R vs. \EdgeDetect_1:last\/q:R)
****************************************************************************

++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -309p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                             11611
+ Cycle adjust (period of common ancestor clock between Net_14288_1/q \EdgeDetect_1:last\/q)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 49767

Launch Clock Arrival Time                       0
+ Clock path delay                      22200
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           50077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_10608/main_4                                           macrocell27      7251  14158  RISE       1
Net_10608/q                                                macrocell27      3350  17508  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  22200  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_5/q                              macrocell66   1250  23450   -309  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  28369   -309  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  31719   -309  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  34602   -309  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  37952   -309  RISE       1
Net_14244/main_6                           macrocell11   3209  41162   -309  RISE       1
Net_14244/q                                macrocell11   3350  44512   -309  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50077   -309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1


5.26::Critical Path Report for (Net_14288_1/q:R vs. inputPin_A_1(0)_PAD:R)
**************************************************************************

++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -29615p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                20638
+ Cycle adjust (Net_14288_1/q:R#3 vs. inputPin_A_1(0)_PAD:R#18)    3333
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    20461

Launch Clock Arrival Time                       0
+ Clock path delay                      22200
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           50077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_10608/main_4                                           macrocell27      7251  14158  RISE       1
Net_10608/q                                                macrocell27      3350  17508  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  22200  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  23450  -29615  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  28369  -29615  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  31719  -29615  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  34602  -29615  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  37952  -29615  RISE       1
Net_14244/main_6                           macrocell11   3209  41162  -29615  RISE       1
Net_14244/q                                macrocell11   3350  44512  -29615  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50077  -29615  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_7/clock_0                                      macrocell64   4693  20638  RISE       1


5.27::Critical Path Report for (Net_14288_1/q:R vs. Net_14288_1/q:R)
********************************************************************

++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : 51947p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         22200
+ Cycle adjust (Net_14288_1/q:R#1 vs. Net_14288_1/q:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             102024

Launch Clock Arrival Time                       0
+ Clock path delay                      22200
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           50077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_10608/main_4                                           macrocell27      7251  14158  RISE       1
Net_10608/q                                                macrocell27      3350  17508  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  22200  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_5/q                              macrocell66   1250  23450  51947  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  28369  51947  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  31719  51947  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  34602  51947  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  37952  51947  RISE       1
Net_14244/main_6                           macrocell11   3209  41162  51947  RISE       1
Net_14244/q                                macrocell11   3350  44512  51947  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50077  51947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_10608/main_4                                           macrocell27      7251  14158  RISE       1
Net_10608/q                                                macrocell27      3350  17508  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  22200  RISE       1


5.28::Critical Path Report for (Net_14288_1/q:R vs. Net_14288_0/q:R)
********************************************************************

++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : 10285p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     22205
+ Cycle adjust (period of common ancestor clock between Net_14288_1/q Net_14288_0/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         60361

Launch Clock Arrival Time                       0
+ Clock path delay                      22200
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           50077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_10608/main_4                                           macrocell27      7251  14158  RISE       1
Net_10608/q                                                macrocell27      3350  17508  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  22200  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_5/q                              macrocell66   1250  23450  10285  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  28369  10285  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  31719  10285  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  34602  10285  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  37952  10285  RISE       1
Net_14244/main_6                           macrocell11   3209  41162  10285  RISE       1
Net_14244/q                                macrocell11   3350  44512  10285  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50077  10285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_10608/main_4                                           macrocell27      7251  14162  RISE       1
Net_10608/q                                                macrocell27      3350  17512  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  22205  RISE       1


5.29::Critical Path Report for (Net_14288_0/q:R vs. CyBUS_CLK:R)
****************************************************************

++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_3/clk_en
Capture Clock  : Net_13793_3/clock_0
Path slack     : -14371p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39567

Launch Clock Arrival Time                       0
+ Clock path delay                      22205
+ Data path delay                       31733
-------------------------------------   ----- 
End-of-path arrival time (ps)           53938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_10608/main_4                                           macrocell27      7251  14162  RISE       1
Net_10608/q                                                macrocell27      3350  17512  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  22205  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  23455  -14371  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  28373  -14371  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  31723  -14371  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  34607  -14371  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  37957  -14371  RISE       1
Net_6445_split/main_5                      macrocell38   3220  41176  -14371  RISE       1
Net_6445_split/q                           macrocell38   3350  44526  -14371  RISE       1
Net_6445/main_2                            macrocell22   2307  46834  -14371  RISE       1
Net_6445/q                                 macrocell22   3350  50184  -14371  RISE       1
Net_13793_3/clk_en                         macrocell86   3754  53938  -14371  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1


5.30::Critical Path Report for (Net_14288_0/q:F vs. CyBUS_CLK:R)
****************************************************************

++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_0/q
Path End       : Net_13793_3/clk_en
Capture Clock  : Net_13793_3/clock_0
Path slack     : 11575p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:F#1 vs. CyBUS_CLK:R#3)   83333
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         81233

Launch Clock Arrival Time                   41667
+ Clock path delay                          0
+ Data path delay                       27992
-------------------------------------   ----- 
End-of-path arrival time (ps)           69658
 
Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Net_14288_0/q          macrocell73      0  42917   COMP  FALL       1
isr_match_sig/main_1   macrocell24   2311  45228   COMP  FALL       1
isr_match_sig/q        macrocell24   3350  48578   COMP  FALL       1
Net_6445_split/main_2  macrocell38   8319  56896  11575  FALL       1
Net_6445_split/q       macrocell38   3350  60246  11575  FALL       1
Net_6445/main_2        macrocell22   2307  62554  11575  FALL       1
Net_6445/q             macrocell22   3350  65904  11575  FALL       1
Net_13793_3/clk_en     macrocell86   3754  69658  11575  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1


5.31::Critical Path Report for (Net_14288_0/q:R vs. Clock_4:R)
**************************************************************

++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_0/q
Path End       : Net_14288_1/main_2
Capture Clock  : Net_14288_1/clock_0
Path slack     : 27281p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_14288_0/q:R#1 vs. Clock_4:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_14288_0/q         macrocell73      0   1250   COMP  RISE       1
isr_match_sig/main_1  macrocell24   2311   3561   COMP  RISE       1
isr_match_sig/q       macrocell24   3350   6911   COMP  RISE       1
Net_14288_1/main_2    macrocell72   3965  10876  27281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1


5.32::Critical Path Report for (Net_14288_0/q:F vs. Clock_4:R)
**************************************************************

++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_0/q
Path End       : Net_14288_1/main_2
Capture Clock  : Net_14288_1/clock_0
Path slack     : 27281p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_14288_0/q:F#1 vs. Clock_4:R#3)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                   41667
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           52543
 
Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_14288_0/q         macrocell73      0  42917   COMP  FALL       1
isr_match_sig/main_1  macrocell24   2311  45228   COMP  FALL       1
isr_match_sig/q       macrocell24   3350  48578   COMP  FALL       1
Net_14288_1/main_2    macrocell72   3965  52543  27281  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1


5.33::Critical Path Report for (Net_14288_0/q:R vs. \EdgeDetect_1:last\/q:R)
****************************************************************************

++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -314p

Capture Clock Arrival Time                                                                         0
+ Clock path delay                                                                             11611
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q \EdgeDetect_1:last\/q)   41667
- Setup time                                                                                   -3510
--------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                 49767

Launch Clock Arrival Time                       0
+ Clock path delay                      22205
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           50081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_10608/main_4                                           macrocell27      7251  14162  RISE       1
Net_10608/q                                                macrocell27      3350  17512  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  22205  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_5/q                              macrocell66   1250  23455   -314  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  28373   -314  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  31723   -314  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  34607   -314  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  37957   -314  RISE       1
Net_14244/main_6                           macrocell11   3209  41166   -314  RISE       1
Net_14244/q                                macrocell11   3350  44516   -314  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50081   -314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1


5.34::Critical Path Report for (Net_14288_0/q:R vs. inputPin_A_1(0)_PAD:R)
**************************************************************************

++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -29620p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                20638
+ Cycle adjust (Net_14288_0/q:R#3 vs. inputPin_A_1(0)_PAD:R#18)    3333
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    20461

Launch Clock Arrival Time                       0
+ Clock path delay                      22205
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           50081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_10608/main_4                                           macrocell27      7251  14162  RISE       1
Net_10608/q                                                macrocell27      3350  17512  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  22205  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  23455  -29620  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  28373  -29620  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  31723  -29620  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  34607  -29620  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  37957  -29620  RISE       1
Net_14244/main_6                           macrocell11   3209  41166  -29620  RISE       1
Net_14244/q                                macrocell11   3350  44516  -29620  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50081  -29620  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_7/clock_0                                      macrocell64   4693  20638  RISE       1


5.35::Critical Path Report for (Net_14288_0/q:R vs. Net_14288_1/q:R)
********************************************************************

++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : 10276p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     22200
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         60357

Launch Clock Arrival Time                       0
+ Clock path delay                      22205
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           50081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_10608/main_4                                           macrocell27      7251  14162  RISE       1
Net_10608/q                                                macrocell27      3350  17512  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  22205  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_5/q                              macrocell66   1250  23455  10276  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  28373  10276  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  31723  10276  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  34607  10276  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  37957  10276  RISE       1
Net_14244/main_6                           macrocell11   3209  41166  10276  RISE       1
Net_14244/q                                macrocell11   3350  44516  10276  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50081  10276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_10608/main_4                                           macrocell27      7251  14158  RISE       1
Net_10608/q                                                macrocell27      3350  17508  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  22200  RISE       1


5.36::Critical Path Report for (Net_14288_0/q:R vs. Net_14288_0/q:R)
********************************************************************

++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : 51947p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         22205
+ Cycle adjust (Net_14288_0/q:R#1 vs. Net_14288_0/q:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             102028

Launch Clock Arrival Time                       0
+ Clock path delay                      22205
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           50081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_10608/main_4                                           macrocell27      7251  14162  RISE       1
Net_10608/q                                                macrocell27      3350  17512  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  22205  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_5/q                              macrocell66   1250  23455  51947  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  28373  51947  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  31723  51947  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  34607  51947  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  37957  51947  RISE       1
Net_14244/main_6                           macrocell11   3209  41166  51947  RISE       1
Net_14244/q                                macrocell11   3350  44516  51947  RISE       1
Net_14053_7/main_1                         macrocell64   5565  50081  51947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_10608/main_4                                           macrocell27      7251  14162  RISE       1
Net_10608/q                                                macrocell27      3350  17512  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  22205  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_3/clk_en
Capture Clock  : Net_13793_3/clock_0
Path slack     : -52805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       31733
-------------------------------------   ----- 
End-of-path arrival time (ps)           52371
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -52805  RISE       1
Net_6445_split/main_5                      macrocell38   3220  39610  -52805  RISE       1
Net_6445_split/q                           macrocell38   3350  42960  -52805  RISE       1
Net_6445/main_2                            macrocell22   2307  45267  -52805  RISE       1
Net_6445/q                                 macrocell22   3350  48617  -52805  RISE       1
Net_13793_3/clk_en                         macrocell86   3754  52371  -52805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_2/clk_en
Capture Clock  : Net_13793_2/clock_0
Path slack     : -52805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       31733
-------------------------------------   ----- 
End-of-path arrival time (ps)           52371
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -52805  RISE       1
Net_6445_split/main_5                      macrocell38   3220  39610  -52805  RISE       1
Net_6445_split/q                           macrocell38   3350  42960  -52805  RISE       1
Net_6445/main_2                            macrocell22   2307  45267  -52805  RISE       1
Net_6445/q                                 macrocell22   3350  48617  -52805  RISE       1
Net_13793_2/clk_en                         macrocell87   3754  52371  -52805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_1/clk_en
Capture Clock  : Net_13793_1/clock_0
Path slack     : -52805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       31733
-------------------------------------   ----- 
End-of-path arrival time (ps)           52371
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -52805  RISE       1
Net_6445_split/main_5                      macrocell38   3220  39610  -52805  RISE       1
Net_6445_split/q                           macrocell38   3350  42960  -52805  RISE       1
Net_6445/main_2                            macrocell22   2307  45267  -52805  RISE       1
Net_6445/q                                 macrocell22   3350  48617  -52805  RISE       1
Net_13793_1/clk_en                         macrocell88   3754  52371  -52805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_0/clk_en
Capture Clock  : Net_13793_0/clock_0
Path slack     : -52805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       31733
-------------------------------------   ----- 
End-of-path arrival time (ps)           52371
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -52805  RISE       1
Net_6445_split/main_5                      macrocell38   3220  39610  -52805  RISE       1
Net_6445_split/q                           macrocell38   3350  42960  -52805  RISE       1
Net_6445/main_2                            macrocell22   2307  45267  -52805  RISE       1
Net_6445/q                                 macrocell22   3350  48617  -52805  RISE       1
Net_13793_0/clk_en                         macrocell89   3754  52371  -52805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_7/clk_en
Capture Clock  : Net_13793_7/clock_0
Path slack     : -51930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       30859
-------------------------------------   ----- 
End-of-path arrival time (ps)           51497
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -52805  RISE       1
Net_6445_split/main_5                      macrocell38   3220  39610  -52805  RISE       1
Net_6445_split/q                           macrocell38   3350  42960  -52805  RISE       1
Net_6445/main_2                            macrocell22   2307  45267  -52805  RISE       1
Net_6445/q                                 macrocell22   3350  48617  -52805  RISE       1
Net_13793_7/clk_en                         macrocell82   2880  51497  -51930  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_6/clk_en
Capture Clock  : Net_13793_6/clock_0
Path slack     : -51930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       30859
-------------------------------------   ----- 
End-of-path arrival time (ps)           51497
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -52805  RISE       1
Net_6445_split/main_5                      macrocell38   3220  39610  -52805  RISE       1
Net_6445_split/q                           macrocell38   3350  42960  -52805  RISE       1
Net_6445/main_2                            macrocell22   2307  45267  -52805  RISE       1
Net_6445/q                                 macrocell22   3350  48617  -52805  RISE       1
Net_13793_6/clk_en                         macrocell83   2880  51497  -51930  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_5/clk_en
Capture Clock  : Net_13793_5/clock_0
Path slack     : -51930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       30859
-------------------------------------   ----- 
End-of-path arrival time (ps)           51497
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -52805  RISE       1
Net_6445_split/main_5                      macrocell38   3220  39610  -52805  RISE       1
Net_6445_split/q                           macrocell38   3350  42960  -52805  RISE       1
Net_6445/main_2                            macrocell22   2307  45267  -52805  RISE       1
Net_6445/q                                 macrocell22   3350  48617  -52805  RISE       1
Net_13793_5/clk_en                         macrocell84   2880  51497  -51930  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_13793_4/clk_en
Capture Clock  : Net_13793_4/clock_0
Path slack     : -51930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       30859
-------------------------------------   ----- 
End-of-path arrival time (ps)           51497
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -52805  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -52805  RISE       1
Net_6445_split/main_5                      macrocell38   3220  39610  -52805  RISE       1
Net_6445_split/q                           macrocell38   3350  42960  -52805  RISE       1
Net_6445/main_2                            macrocell22   2307  45267  -52805  RISE       1
Net_6445/q                                 macrocell22   3350  48617  -52805  RISE       1
Net_13793_4/clk_en                         macrocell85   2880  51497  -51930  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_13798_7/clk_en
Capture Clock  : Net_13798_7/clock_0
Path slack     : -50992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       30923
-------------------------------------   ----- 
End-of-path arrival time (ps)           50559
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -50992  RISE       1
Net_13840_split/main_5                     macrocell53   3083  37773  -50992  RISE       1
Net_13840_split/q                          macrocell53   3350  41123  -50992  RISE       1
Net_13840/main_2                           macrocell21   2298  43421  -50992  RISE       1
Net_13840/q                                macrocell21   3350  46771  -50992  RISE       1
Net_13798_7/clk_en                         macrocell90   3789  50559  -50992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_13798_6/clk_en
Capture Clock  : Net_13798_6/clock_0
Path slack     : -50992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       30923
-------------------------------------   ----- 
End-of-path arrival time (ps)           50559
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -50992  RISE       1
Net_13840_split/main_5                     macrocell53   3083  37773  -50992  RISE       1
Net_13840_split/q                          macrocell53   3350  41123  -50992  RISE       1
Net_13840/main_2                           macrocell21   2298  43421  -50992  RISE       1
Net_13840/q                                macrocell21   3350  46771  -50992  RISE       1
Net_13798_6/clk_en                         macrocell91   3789  50559  -50992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_13798_5/clk_en
Capture Clock  : Net_13798_5/clock_0
Path slack     : -50992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       30923
-------------------------------------   ----- 
End-of-path arrival time (ps)           50559
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -50992  RISE       1
Net_13840_split/main_5                     macrocell53   3083  37773  -50992  RISE       1
Net_13840_split/q                          macrocell53   3350  41123  -50992  RISE       1
Net_13840/main_2                           macrocell21   2298  43421  -50992  RISE       1
Net_13840/q                                macrocell21   3350  46771  -50992  RISE       1
Net_13798_5/clk_en                         macrocell92   3789  50559  -50992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_13798_4/clk_en
Capture Clock  : Net_13798_4/clock_0
Path slack     : -50992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       30923
-------------------------------------   ----- 
End-of-path arrival time (ps)           50559
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -50992  RISE       1
Net_13840_split/main_5                     macrocell53   3083  37773  -50992  RISE       1
Net_13840_split/q                          macrocell53   3350  41123  -50992  RISE       1
Net_13840/main_2                           macrocell21   2298  43421  -50992  RISE       1
Net_13840/q                                macrocell21   3350  46771  -50992  RISE       1
Net_13798_4/clk_en                         macrocell93   3789  50559  -50992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_13798_3/clk_en
Capture Clock  : Net_13798_3/clock_0
Path slack     : -50085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       30015
-------------------------------------   ----- 
End-of-path arrival time (ps)           49651
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -50992  RISE       1
Net_13840_split/main_5                     macrocell53   3083  37773  -50992  RISE       1
Net_13840_split/q                          macrocell53   3350  41123  -50992  RISE       1
Net_13840/main_2                           macrocell21   2298  43421  -50992  RISE       1
Net_13840/q                                macrocell21   3350  46771  -50992  RISE       1
Net_13798_3/clk_en                         macrocell94   2881  49651  -50085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_13798_2/clk_en
Capture Clock  : Net_13798_2/clock_0
Path slack     : -50085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       30015
-------------------------------------   ----- 
End-of-path arrival time (ps)           49651
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -50992  RISE       1
Net_13840_split/main_5                     macrocell53   3083  37773  -50992  RISE       1
Net_13840_split/q                          macrocell53   3350  41123  -50992  RISE       1
Net_13840/main_2                           macrocell21   2298  43421  -50992  RISE       1
Net_13840/q                                macrocell21   3350  46771  -50992  RISE       1
Net_13798_2/clk_en                         macrocell95   2881  49651  -50085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_13798_1/clk_en
Capture Clock  : Net_13798_1/clock_0
Path slack     : -50085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       30015
-------------------------------------   ----- 
End-of-path arrival time (ps)           49651
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -50992  RISE       1
Net_13840_split/main_5                     macrocell53   3083  37773  -50992  RISE       1
Net_13840_split/q                          macrocell53   3350  41123  -50992  RISE       1
Net_13840/main_2                           macrocell21   2298  43421  -50992  RISE       1
Net_13840/q                                macrocell21   3350  46771  -50992  RISE       1
Net_13798_1/clk_en                         macrocell96   2881  49651  -50085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_13798_0/clk_en
Capture Clock  : Net_13798_0/clock_0
Path slack     : -50085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)    1667
- Setup time                                                 -2100
----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -433

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       30015
-------------------------------------   ----- 
End-of-path arrival time (ps)           49651
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -50992  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -50992  RISE       1
Net_13840_split/main_5                     macrocell53   3083  37773  -50992  RISE       1
Net_13840_split/q                          macrocell53   3350  41123  -50992  RISE       1
Net_13840/main_2                           macrocell21   2298  43421  -50992  RISE       1
Net_13840/q                                macrocell21   3350  46771  -50992  RISE       1
Net_13798_0/clk_en                         macrocell97   2881  49651  -50085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : -37080p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           48514
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -37080  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -37080  RISE       1
Net_14244/q                                macrocell11   3350  42949  -37080  RISE       1
Net_14053_7/main_1                         macrocell64   5565  48514  -37080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_6/main_1
Capture Clock  : Net_14053_6/clock_0
Path slack     : -37080p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           48514
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -37080  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -37080  RISE       1
Net_14244/q                                macrocell11   3350  42949  -37080  RISE       1
Net_14053_6/main_1                         macrocell65   5565  48514  -37080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_6/clock_0                                        macrocell65      4693  11611  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_5/main_1
Capture Clock  : Net_14053_5/clock_0
Path slack     : -37080p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           48514
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -37080  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -37080  RISE       1
Net_14244/q                                macrocell11   3350  42949  -37080  RISE       1
Net_14053_5/main_1                         macrocell66   5565  48514  -37080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_4/main_1
Capture Clock  : Net_14053_4/clock_0
Path slack     : -37080p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       27876
-------------------------------------   ----- 
End-of-path arrival time (ps)           48514
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -37080  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -37080  RISE       1
Net_14244/q                                macrocell11   3350  42949  -37080  RISE       1
Net_14053_4/main_1                         macrocell67   5565  48514  -37080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_4/clock_0                                        macrocell67      4693  11611  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_3/main_1
Capture Clock  : Net_14053_3/clock_0
Path slack     : -37071p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        12171
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11994

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       28428
-------------------------------------   ----- 
End-of-path arrival time (ps)           49066
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -37080  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -37080  RISE       1
Net_14244/q                                macrocell11   3350  42949  -37080  RISE       1
Net_14053_3/main_1                         macrocell68   6117  49066  -37071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_3/clock_0                                        macrocell68      5253  12171  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_2/main_1
Capture Clock  : Net_14053_2/clock_0
Path slack     : -37071p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        12171
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11994

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       28428
-------------------------------------   ----- 
End-of-path arrival time (ps)           49066
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -37080  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -37080  RISE       1
Net_14244/q                                macrocell11   3350  42949  -37080  RISE       1
Net_14053_2/main_1                         macrocell69   6117  49066  -37071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_2/clock_0                                        macrocell69      5253  12171  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_1/main_1
Capture Clock  : Net_14053_1/clock_0
Path slack     : -36984p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                         9808
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             9632

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       25978
-------------------------------------   ----- 
End-of-path arrival time (ps)           46616
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -37080  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -37080  RISE       1
Net_14244/q                                macrocell11   3350  42949  -37080  RISE       1
Net_14053_1/main_1                         macrocell70   3667  46616  -36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_1/clock_0                                        macrocell70      2890   9808  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_0/main_1
Capture Clock  : Net_14053_0/clock_0
Path slack     : -36984p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                         9808
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             9632

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       25978
-------------------------------------   ----- 
End-of-path arrival time (ps)           46616
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                              macrocell66   1250  21888  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_0  macrocell16   4918  26806  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  30156  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2884  33040  -37080  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  36390  -37080  RISE       1
Net_14244/main_6                           macrocell11   3209  39599  -37080  RISE       1
Net_14244/q                                macrocell11   3350  42949  -37080  RISE       1
Net_14053_0/main_1                         macrocell71   3667  46616  -36984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_0/clock_0                                        macrocell71      2890   9808  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_7/main_1
Capture Clock  : Net_14124_7/clock_0
Path slack     : -33795p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       24591
-------------------------------------   ----- 
End-of-path arrival time (ps)           44227
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -33795  RISE       1
Net_13779/main_6                           macrocell12   3096  37785  -33795  RISE       1
Net_13779/q                                macrocell12   3350  41135  -33795  RISE       1
Net_14124_7/main_1                         macrocell56   3092  44227  -33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_7/clock_0                                        macrocell56      3691  10609  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_6/main_1
Capture Clock  : Net_14124_6/clock_0
Path slack     : -33795p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       24591
-------------------------------------   ----- 
End-of-path arrival time (ps)           44227
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -33795  RISE       1
Net_13779/main_6                           macrocell12   3096  37785  -33795  RISE       1
Net_13779/q                                macrocell12   3350  41135  -33795  RISE       1
Net_14124_6/main_1                         macrocell57   3092  44227  -33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_6/clock_0                                        macrocell57      3691  10609  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_5/main_1
Capture Clock  : Net_14124_5/clock_0
Path slack     : -33795p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       24591
-------------------------------------   ----- 
End-of-path arrival time (ps)           44227
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -33795  RISE       1
Net_13779/main_6                           macrocell12   3096  37785  -33795  RISE       1
Net_13779/q                                macrocell12   3350  41135  -33795  RISE       1
Net_14124_5/main_1                         macrocell58   3092  44227  -33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_5/clock_0                                        macrocell58      3691  10609  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_0/main_1
Capture Clock  : Net_14124_0/clock_0
Path slack     : -33795p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       24591
-------------------------------------   ----- 
End-of-path arrival time (ps)           44227
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -33795  RISE       1
Net_13779/main_6                           macrocell12   3096  37785  -33795  RISE       1
Net_13779/q                                macrocell12   3350  41135  -33795  RISE       1
Net_14124_0/main_1                         macrocell63   3092  44227  -33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_0/clock_0                                        macrocell63      3691  10609  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_4/main_1
Capture Clock  : Net_14124_4/clock_0
Path slack     : -33776p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       24572
-------------------------------------   ----- 
End-of-path arrival time (ps)           44208
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -33795  RISE       1
Net_13779/main_6                           macrocell12   3096  37785  -33795  RISE       1
Net_13779/q                                macrocell12   3350  41135  -33795  RISE       1
Net_14124_4/main_1                         macrocell59   3072  44208  -33776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_4/clock_0                                        macrocell59      3691  10609  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_3/main_1
Capture Clock  : Net_14124_3/clock_0
Path slack     : -33776p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       24572
-------------------------------------   ----- 
End-of-path arrival time (ps)           44208
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -33795  RISE       1
Net_13779/main_6                           macrocell12   3096  37785  -33795  RISE       1
Net_13779/q                                macrocell12   3350  41135  -33795  RISE       1
Net_14124_3/main_1                         macrocell60   3072  44208  -33776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_3/clock_0                                        macrocell60      3691  10609  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_2/main_1
Capture Clock  : Net_14124_2/clock_0
Path slack     : -33776p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       24572
-------------------------------------   ----- 
End-of-path arrival time (ps)           44208
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -33795  RISE       1
Net_13779/main_6                           macrocell12   3096  37785  -33795  RISE       1
Net_13779/q                                macrocell12   3350  41135  -33795  RISE       1
Net_14124_2/main_1                         macrocell61   3072  44208  -33776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_2/clock_0                                        macrocell61      3691  10609  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_1/main_1
Capture Clock  : Net_14124_1/clock_0
Path slack     : -33776p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                       24572
-------------------------------------   ----- 
End-of-path arrival time (ps)           44208
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                              macrocell61   1250  20886  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_3  macrocell15   4806  25692  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  29042  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  31340  -33795  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  34690  -33795  RISE       1
Net_13779/main_6                           macrocell12   3096  37785  -33795  RISE       1
Net_13779/q                                macrocell12   3350  41135  -33795  RISE       1
Net_14124_1/main_1                         macrocell62   3072  44208  -33776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_1/clock_0                                        macrocell62      3691  10609  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_2
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : -29858p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        9826
-------------------------------------   ----- 
End-of-path arrival time (ps)           31025
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_2/clock_0                                      macrocell69   5253  21198  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q                            macrocell69   1250  22448  -51929  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_2  statuscell2   8576  31025  -29858  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_3
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : -29822p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        9790
-------------------------------------   ----- 
End-of-path arrival time (ps)           30988
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_3/clock_0                                      macrocell68   5253  21198  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q                            macrocell68   1250  22448  -52426  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_3  statuscell2   8540  30988  -29822  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_6/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_6
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : -29724p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       10253
-------------------------------------   ----- 
End-of-path arrival time (ps)           30891
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_6/clock_0                                      macrocell65   4693  20638  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_6/q                            macrocell65   1250  21888  -39658  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_6  statuscell2   9003  30891  -29724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_5
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : -29555p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                       10084
-------------------------------------   ----- 
End-of-path arrival time (ps)           30722
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q                            macrocell66   1250  21888  -52805  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_5  statuscell2   8834  30722  -29555  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_7/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_7
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : -29328p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                        9856
-------------------------------------   ----- 
End-of-path arrival time (ps)           30494
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_7/clock_0                                      macrocell64   4693  20638  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_7/q                            macrocell64   1250  21888  -39776  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_7  statuscell2   8606  30494  -29328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_4/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_4
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : -29316p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                        9845
-------------------------------------   ----- 
End-of-path arrival time (ps)           30483
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_4/clock_0                                      macrocell67   4693  20638  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_4/q                            macrocell67   1250  21888  -51279  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_4  statuscell2   8595  30483  -29316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_1
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : -27196p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        9527
-------------------------------------   ----- 
End-of-path arrival time (ps)           28363
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_1/clock_0                                      macrocell70   2890  18836  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q                            macrocell70   1250  20086  -50205  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_1  statuscell2   8277  28363  -27196  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_0
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : -27097p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        9428
-------------------------------------   ----- 
End-of-path arrival time (ps)           28264
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_0/clock_0                                      macrocell71   2890  18836  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q                            macrocell71   1250  20086  -50135  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_0  statuscell2   8178  28264  -27097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_6/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_6
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : -26702p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        8233
-------------------------------------   ----- 
End-of-path arrival time (ps)           27869
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_6/clock_0                                      macrocell57   3691  19636  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_6/q                            macrocell57   1250  20886  -40162  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_6  statuscell1   6983  27869  -26702  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_3/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_3
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : -26439p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        7970
-------------------------------------   ----- 
End-of-path arrival time (ps)           27606
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_3/clock_0                                      macrocell60   3691  19636  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_3/q                            macrocell60   1250  20886  -50534  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_3  statuscell1   6720  27606  -26439  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_1
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : -26297p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        7828
-------------------------------------   ----- 
End-of-path arrival time (ps)           27464
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_1/clock_0                                      macrocell62   3691  19636  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q                            macrocell62   1250  20886  -50411  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_1  statuscell1   6578  27464  -26297  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_2
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : -25382p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6912
-------------------------------------   ----- 
End-of-path arrival time (ps)           26548
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q                            macrocell61   1250  20886  -50992  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_2  statuscell1   5662  26548  -25382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_5
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : -24663p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6193
-------------------------------------   ----- 
End-of-path arrival time (ps)           25829
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_5/clock_0                                      macrocell58   3691  19636  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_5/q                            macrocell58   1250  20886  -49602  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_5  statuscell1   4943  25829  -24663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_7/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_7
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : -24199p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5730
-------------------------------------   ----- 
End-of-path arrival time (ps)           25366
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_7/clock_0                                      macrocell56   3691  19636  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_7/q                            macrocell56   1250  20886  -38674  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_7  statuscell1   4480  25366  -24199  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_4/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_4
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : -23593p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5124
-------------------------------------   ----- 
End-of-path arrival time (ps)           24760
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_4/clock_0                                      macrocell59   3691  19636  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_4/q                            macrocell59   1250  20886  -49768  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_4  statuscell1   3874  24760  -23593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_0
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : -23313p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:R#5 vs. CyBUS_CLK:R#2)   1667
- Setup time                                                 -500
----------------------------------------------------------   ---- 
End-of-path required time (ps)                               1167

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        4844
-------------------------------------   ----- 
End-of-path arrival time (ps)           24480
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_0/clock_0                                      macrocell63   3691  19636  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q                            macrocell63   1250  20886  -49614  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_0  statuscell1   3594  24480  -23313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_6/q
Path End       : Net_14124_7/main_3
Capture Clock  : Net_14124_7/clock_0
Path slack     : -17460p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        8256
-------------------------------------   ----- 
End-of-path arrival time (ps)           27892
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_6/clock_0                                      macrocell57   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_6/q       macrocell57   1250  20886  -22961  RISE       1
Net_14124_7/main_3  macrocell56   7006  27892  -17460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_7/clock_0                                        macrocell56      3691  10609  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_6/q
Path End       : Net_14124_6/main_2
Capture Clock  : Net_14124_6/clock_0
Path slack     : -17460p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        8256
-------------------------------------   ----- 
End-of-path arrival time (ps)           27892
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_6/clock_0                                      macrocell57   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_6/q       macrocell57   1250  20886  -22961  RISE       1
Net_14124_6/main_2  macrocell57   7006  27892  -17460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_6/clock_0                                        macrocell57      3691  10609  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_7/main_7
Capture Clock  : Net_14124_7/clock_0
Path slack     : -16104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6900
-------------------------------------   ----- 
End-of-path arrival time (ps)           26536
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q       macrocell61   1250  20886  -33795  RISE       1
Net_14124_7/main_7  macrocell56   5650  26536  -16104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_7/clock_0                                        macrocell56      3691  10609  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_6/main_6
Capture Clock  : Net_14124_6/clock_0
Path slack     : -16104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6900
-------------------------------------   ----- 
End-of-path arrival time (ps)           26536
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q       macrocell61   1250  20886  -33795  RISE       1
Net_14124_6/main_6  macrocell57   5650  26536  -16104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_6/clock_0                                        macrocell57      3691  10609  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_5/main_5
Capture Clock  : Net_14124_5/clock_0
Path slack     : -16104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6900
-------------------------------------   ----- 
End-of-path arrival time (ps)           26536
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q       macrocell61   1250  20886  -33795  RISE       1
Net_14124_5/main_5  macrocell58   5650  26536  -16104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_5/clock_0                                        macrocell58      3691  10609  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_4/main_4
Capture Clock  : Net_14124_4/clock_0
Path slack     : -16086p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6882
-------------------------------------   ----- 
End-of-path arrival time (ps)           26518
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q       macrocell61   1250  20886  -33795  RISE       1
Net_14124_4/main_4  macrocell59   5632  26518  -16086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_4/clock_0                                        macrocell59      3691  10609  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_3/main_3
Capture Clock  : Net_14124_3/clock_0
Path slack     : -16086p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6882
-------------------------------------   ----- 
End-of-path arrival time (ps)           26518
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q       macrocell61   1250  20886  -33795  RISE       1
Net_14124_3/main_3  macrocell60   5632  26518  -16086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_3/clock_0                                        macrocell60      3691  10609  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_2/main_2
Capture Clock  : Net_14124_2/clock_0
Path slack     : -16086p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6882
-------------------------------------   ----- 
End-of-path arrival time (ps)           26518
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q       macrocell61   1250  20886  -33795  RISE       1
Net_14124_2/main_2  macrocell61   5632  26518  -16086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_2/clock_0                                        macrocell61      3691  10609  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_3/q
Path End       : Net_14124_7/main_6
Capture Clock  : Net_14124_7/clock_0
Path slack     : -15737p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6532
-------------------------------------   ----- 
End-of-path arrival time (ps)           26168
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_3/clock_0                                      macrocell60   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_3/q       macrocell60   1250  20886  -33337  RISE       1
Net_14124_7/main_6  macrocell56   5282  26168  -15737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_7/clock_0                                        macrocell56      3691  10609  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_3/q
Path End       : Net_14124_6/main_5
Capture Clock  : Net_14124_6/clock_0
Path slack     : -15737p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6532
-------------------------------------   ----- 
End-of-path arrival time (ps)           26168
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_3/clock_0                                      macrocell60   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_3/q       macrocell60   1250  20886  -33337  RISE       1
Net_14124_6/main_5  macrocell57   5282  26168  -15737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_6/clock_0                                        macrocell57      3691  10609  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_3/q
Path End       : Net_14124_5/main_4
Capture Clock  : Net_14124_5/clock_0
Path slack     : -15737p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6532
-------------------------------------   ----- 
End-of-path arrival time (ps)           26168
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_3/clock_0                                      macrocell60   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_3/q       macrocell60   1250  20886  -33337  RISE       1
Net_14124_5/main_4  macrocell58   5282  26168  -15737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_5/clock_0                                        macrocell58      3691  10609  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_4/main_5
Capture Clock  : Net_14124_4/clock_0
Path slack     : -15490p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6286
-------------------------------------   ----- 
End-of-path arrival time (ps)           25922
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_1/clock_0                                      macrocell62   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  20886  -33213  RISE       1
Net_14124_4/main_5  macrocell59   5036  25922  -15490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_4/clock_0                                        macrocell59      3691  10609  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_3/main_4
Capture Clock  : Net_14124_3/clock_0
Path slack     : -15490p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6286
-------------------------------------   ----- 
End-of-path arrival time (ps)           25922
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_1/clock_0                                      macrocell62   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  20886  -33213  RISE       1
Net_14124_3/main_4  macrocell60   5036  25922  -15490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_3/clock_0                                        macrocell60      3691  10609  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_2/main_3
Capture Clock  : Net_14124_2/clock_0
Path slack     : -15490p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6286
-------------------------------------   ----- 
End-of-path arrival time (ps)           25922
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_1/clock_0                                      macrocell62   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  20886  -33213  RISE       1
Net_14124_2/main_3  macrocell61   5036  25922  -15490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_2/clock_0                                        macrocell61      3691  10609  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_1/main_2
Capture Clock  : Net_14124_1/clock_0
Path slack     : -15490p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        6286
-------------------------------------   ----- 
End-of-path arrival time (ps)           25922
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_1/clock_0                                      macrocell62   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  20886  -33213  RISE       1
Net_14124_1/main_2  macrocell62   5036  25922  -15490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_1/clock_0                                        macrocell62      3691  10609  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_7/main_8
Capture Clock  : Net_14053_7/clock_0
Path slack     : -15233p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        7831
-------------------------------------   ----- 
End-of-path arrival time (ps)           26667
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_1/clock_0                                      macrocell70   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  20086  -34481  RISE       1
Net_14053_7/main_8  macrocell64   6581  26667  -15233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_6/main_7
Capture Clock  : Net_14053_6/clock_0
Path slack     : -15233p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        7831
-------------------------------------   ----- 
End-of-path arrival time (ps)           26667
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_1/clock_0                                      macrocell70   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  20086  -34481  RISE       1
Net_14053_6/main_7  macrocell65   6581  26667  -15233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_6/clock_0                                        macrocell65      4693  11611  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_5/main_6
Capture Clock  : Net_14053_5/clock_0
Path slack     : -15233p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        7831
-------------------------------------   ----- 
End-of-path arrival time (ps)           26667
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_1/clock_0                                      macrocell70   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  20086  -34481  RISE       1
Net_14053_5/main_6  macrocell66   6581  26667  -15233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_4/main_5
Capture Clock  : Net_14053_4/clock_0
Path slack     : -15233p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        7831
-------------------------------------   ----- 
End-of-path arrival time (ps)           26667
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_1/clock_0                                      macrocell70   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  20086  -34481  RISE       1
Net_14053_4/main_5  macrocell67   6581  26667  -15233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_4/clock_0                                        macrocell67      4693  11611  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_3/q
Path End       : Net_14124_4/main_3
Capture Clock  : Net_14124_4/clock_0
Path slack     : -14801p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5597
-------------------------------------   ----- 
End-of-path arrival time (ps)           25233
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_3/clock_0                                      macrocell60   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_3/q       macrocell60   1250  20886  -33337  RISE       1
Net_14124_4/main_3  macrocell59   4347  25233  -14801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_4/clock_0                                        macrocell59      3691  10609  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_3/q
Path End       : Net_14124_3/main_2
Capture Clock  : Net_14124_3/clock_0
Path slack     : -14801p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5597
-------------------------------------   ----- 
End-of-path arrival time (ps)           25233
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_3/clock_0                                      macrocell60   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_3/q       macrocell60   1250  20886  -33337  RISE       1
Net_14124_3/main_2  macrocell60   4347  25233  -14801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_3/clock_0                                        macrocell60      3691  10609  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_7/main_8
Capture Clock  : Net_14124_7/clock_0
Path slack     : -14686p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5482
-------------------------------------   ----- 
End-of-path arrival time (ps)           25118
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_1/clock_0                                      macrocell62   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  20886  -33213  RISE       1
Net_14124_7/main_8  macrocell56   4232  25118  -14686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_7/clock_0                                        macrocell56      3691  10609  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_6/main_7
Capture Clock  : Net_14124_6/clock_0
Path slack     : -14686p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5482
-------------------------------------   ----- 
End-of-path arrival time (ps)           25118
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_1/clock_0                                      macrocell62   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  20886  -33213  RISE       1
Net_14124_6/main_7  macrocell57   4232  25118  -14686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_6/clock_0                                        macrocell57      3691  10609  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_5/main_6
Capture Clock  : Net_14124_5/clock_0
Path slack     : -14686p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5482
-------------------------------------   ----- 
End-of-path arrival time (ps)           25118
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_1/clock_0                                      macrocell62   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  20886  -33213  RISE       1
Net_14124_5/main_6  macrocell58   4232  25118  -14686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_5/clock_0                                        macrocell58      3691  10609  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_1/main_2
Capture Clock  : Net_14053_1/clock_0
Path slack     : -14556p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                         9808
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             9632

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        5352
-------------------------------------   ----- 
End-of-path arrival time (ps)           24188
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_1/clock_0                                      macrocell70   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  20086  -34481  RISE       1
Net_14053_1/main_2  macrocell70   4102  24188  -14556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_1/clock_0                                        macrocell70      2890   9808  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_1/main_3
Capture Clock  : Net_14053_1/clock_0
Path slack     : -14504p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                         9808
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             9632

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        5300
-------------------------------------   ----- 
End-of-path arrival time (ps)           24135
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_0/clock_0                                      macrocell71   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  20086  -34411  RISE       1
Net_14053_1/main_3  macrocell70   4050  24135  -14504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_1/clock_0                                        macrocell70      2890   9808  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_0/main_2
Capture Clock  : Net_14053_0/clock_0
Path slack     : -14504p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                         9808
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             9632

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        5300
-------------------------------------   ----- 
End-of-path arrival time (ps)           24135
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_0/clock_0                                      macrocell71   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  20086  -34411  RISE       1
Net_14053_0/main_2  macrocell71   4050  24135  -14504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_0/clock_0                                        macrocell71      2890   9808  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : inputPin_A_1(0)_PAD
Path End       : \EdgeDetect_1:last\/main_0
Capture Clock  : \EdgeDetect_1:last\/clock_0
Path slack     : -14439p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (inputPin_A_1(0)_PAD:F#17 vs. Clock_2:R#3)    6667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                               3157

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       12595
-------------------------------------   ----- 
End-of-path arrival time (ps)           17595
 
Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
inputPin_A_1(0)_PAD         pulseDet_2       0   5000    COMP  FALL       1
inputPin_A_1(0)/pad_in      iocell5          0   5000    COMP  FALL       1
inputPin_A_1(0)/fb          iocell5       7338  12338    COMP  FALL       1
\EdgeDetect_1:last\/main_0  macrocell36   5257  17595  -14439  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_14124_7/main_4
Capture Clock  : Net_14124_7/clock_0
Path slack     : -14412p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5208
-------------------------------------   ----- 
End-of-path arrival time (ps)           24844
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_5/clock_0                                      macrocell58   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_5/q       macrocell58   1250  20886  -32405  RISE       1
Net_14124_7/main_4  macrocell56   3958  24844  -14412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_7/clock_0                                        macrocell56      3691  10609  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_14124_6/main_3
Capture Clock  : Net_14124_6/clock_0
Path slack     : -14412p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5208
-------------------------------------   ----- 
End-of-path arrival time (ps)           24844
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_5/clock_0                                      macrocell58   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_5/q       macrocell58   1250  20886  -32405  RISE       1
Net_14124_6/main_3  macrocell57   3958  24844  -14412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_6/clock_0                                        macrocell57      3691  10609  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_14124_5/main_2
Capture Clock  : Net_14124_5/clock_0
Path slack     : -14412p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5208
-------------------------------------   ----- 
End-of-path arrival time (ps)           24844
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_5/clock_0                                      macrocell58   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_5/q       macrocell58   1250  20886  -32405  RISE       1
Net_14124_5/main_2  macrocell58   3958  24844  -14412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_5/clock_0                                        macrocell58      3691  10609  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_4/q
Path End       : Net_14124_7/main_5
Capture Clock  : Net_14124_7/clock_0
Path slack     : -14306p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5102
-------------------------------------   ----- 
End-of-path arrival time (ps)           24738
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_4/clock_0                                      macrocell59   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_4/q       macrocell59   1250  20886  -32571  RISE       1
Net_14124_7/main_5  macrocell56   3852  24738  -14306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_7/clock_0                                        macrocell56      3691  10609  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_4/q
Path End       : Net_14124_6/main_4
Capture Clock  : Net_14124_6/clock_0
Path slack     : -14306p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5102
-------------------------------------   ----- 
End-of-path arrival time (ps)           24738
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_4/clock_0                                      macrocell59   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_4/q       macrocell59   1250  20886  -32571  RISE       1
Net_14124_6/main_4  macrocell57   3852  24738  -14306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_6/clock_0                                        macrocell57      3691  10609  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_4/q
Path End       : Net_14124_5/main_3
Capture Clock  : Net_14124_5/clock_0
Path slack     : -14306p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        5102
-------------------------------------   ----- 
End-of-path arrival time (ps)           24738
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_4/clock_0                                      macrocell59   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_4/q       macrocell59   1250  20886  -32571  RISE       1
Net_14124_5/main_3  macrocell58   3852  24738  -14306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_5/clock_0                                        macrocell58      3691  10609  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_3/main_4
Capture Clock  : Net_14053_3/clock_0
Path slack     : -14120p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        12171
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11994

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        7279
-------------------------------------   ----- 
End-of-path arrival time (ps)           26115
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_1/clock_0                                      macrocell70   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  20086  -34481  RISE       1
Net_14053_3/main_4  macrocell68   6029  26115  -14120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_3/clock_0                                        macrocell68      5253  12171  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_2/main_3
Capture Clock  : Net_14053_2/clock_0
Path slack     : -14120p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        12171
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11994

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        7279
-------------------------------------   ----- 
End-of-path arrival time (ps)           26115
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_1/clock_0                                      macrocell70   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  20086  -34481  RISE       1
Net_14053_2/main_3  macrocell69   6029  26115  -14120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_2/clock_0                                        macrocell69      5253  12171  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_7/main_6
Capture Clock  : Net_14053_7/clock_0
Path slack     : -14119p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        4354
-------------------------------------   ----- 
End-of-path arrival time (ps)           25553
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_3/clock_0                                      macrocell68   5253  21198  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q       macrocell68   1250  22448  -36701  RISE       1
Net_14053_7/main_6  macrocell64   3104  25553  -14119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_6/main_5
Capture Clock  : Net_14053_6/clock_0
Path slack     : -14119p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        4354
-------------------------------------   ----- 
End-of-path arrival time (ps)           25553
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_3/clock_0                                      macrocell68   5253  21198  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q       macrocell68   1250  22448  -36701  RISE       1
Net_14053_6/main_5  macrocell65   3104  25553  -14119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_6/clock_0                                        macrocell65      4693  11611  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_5/main_4
Capture Clock  : Net_14053_5/clock_0
Path slack     : -14119p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        4354
-------------------------------------   ----- 
End-of-path arrival time (ps)           25553
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_3/clock_0                                      macrocell68   5253  21198  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q       macrocell68   1250  22448  -36701  RISE       1
Net_14053_5/main_4  macrocell66   3104  25553  -14119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_4/main_3
Capture Clock  : Net_14053_4/clock_0
Path slack     : -14119p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        4354
-------------------------------------   ----- 
End-of-path arrival time (ps)           25553
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_3/clock_0                                      macrocell68   5253  21198  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q       macrocell68   1250  22448  -36701  RISE       1
Net_14053_4/main_3  macrocell67   3104  25553  -14119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_4/clock_0                                        macrocell67      4693  11611  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_4/q
Path End       : Net_14124_4/main_2
Capture Clock  : Net_14124_4/clock_0
Path slack     : -14051p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        4847
-------------------------------------   ----- 
End-of-path arrival time (ps)           24483
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_4/clock_0                                      macrocell59   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_4/q       macrocell59   1250  20886  -32571  RISE       1
Net_14124_4/main_2  macrocell59   3597  24483  -14051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_4/clock_0                                        macrocell59      3691  10609  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_7/main_9
Capture Clock  : Net_14124_7/clock_0
Path slack     : -14038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        4834
-------------------------------------   ----- 
End-of-path arrival time (ps)           24470
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_0/clock_0                                      macrocell63   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  20886  -32417  RISE       1
Net_14124_7/main_9  macrocell56   3584  24470  -14038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_7/clock_0                                        macrocell56      3691  10609  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_6/main_8
Capture Clock  : Net_14124_6/clock_0
Path slack     : -14038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        4834
-------------------------------------   ----- 
End-of-path arrival time (ps)           24470
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_0/clock_0                                      macrocell63   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  20886  -32417  RISE       1
Net_14124_6/main_8  macrocell57   3584  24470  -14038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_6/clock_0                                        macrocell57      3691  10609  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_5/main_7
Capture Clock  : Net_14124_5/clock_0
Path slack     : -14038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        4834
-------------------------------------   ----- 
End-of-path arrival time (ps)           24470
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_0/clock_0                                      macrocell63   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  20886  -32417  RISE       1
Net_14124_5/main_7  macrocell58   3584  24470  -14038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_5/clock_0                                        macrocell58      3691  10609  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_0/main_2
Capture Clock  : Net_14124_0/clock_0
Path slack     : -14038p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        4834
-------------------------------------   ----- 
End-of-path arrival time (ps)           24470
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_0/clock_0                                      macrocell63   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  20886  -32417  RISE       1
Net_14124_0/main_2  macrocell63   3584  24470  -14038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_0/clock_0                                        macrocell63      3691  10609  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_7/q
Path End       : Net_14124_7/main_2
Capture Clock  : Net_14124_7/clock_0
Path slack     : -13945p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        4741
-------------------------------------   ----- 
End-of-path arrival time (ps)           24377
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_7/clock_0                                      macrocell56   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_7/q       macrocell56   1250  20886  -21473  RISE       1
Net_14124_7/main_2  macrocell56   3491  24377  -13945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_7/clock_0                                        macrocell56      3691  10609  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_4
Capture Clock  : Net_14053_7/clock_0
Path slack     : -13863p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                        4659
-------------------------------------   ----- 
End-of-path arrival time (ps)           25297
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q       macrocell66   1250  21888  -37080  RISE       1
Net_14053_7/main_4  macrocell64   3409  25297  -13863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_6/main_3
Capture Clock  : Net_14053_6/clock_0
Path slack     : -13863p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                        4659
-------------------------------------   ----- 
End-of-path arrival time (ps)           25297
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q       macrocell66   1250  21888  -37080  RISE       1
Net_14053_6/main_3  macrocell65   3409  25297  -13863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_6/clock_0                                        macrocell65      4693  11611  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_5/main_2
Capture Clock  : Net_14053_5/clock_0
Path slack     : -13863p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                        4659
-------------------------------------   ----- 
End-of-path arrival time (ps)           25297
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q       macrocell66   1250  21888  -37080  RISE       1
Net_14053_5/main_2  macrocell66   3409  25297  -13863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_4/main_6
Capture Clock  : Net_14124_4/clock_0
Path slack     : -13852p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        4648
-------------------------------------   ----- 
End-of-path arrival time (ps)           24284
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_0/clock_0                                      macrocell63   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  20886  -32417  RISE       1
Net_14124_4/main_6  macrocell59   3398  24284  -13852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_4/clock_0                                        macrocell59      3691  10609  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_3/main_5
Capture Clock  : Net_14124_3/clock_0
Path slack     : -13852p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        4648
-------------------------------------   ----- 
End-of-path arrival time (ps)           24284
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_0/clock_0                                      macrocell63   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  20886  -32417  RISE       1
Net_14124_3/main_5  macrocell60   3398  24284  -13852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_3/clock_0                                        macrocell60      3691  10609  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_2/main_4
Capture Clock  : Net_14124_2/clock_0
Path slack     : -13852p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        4648
-------------------------------------   ----- 
End-of-path arrival time (ps)           24284
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_0/clock_0                                      macrocell63   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  20886  -32417  RISE       1
Net_14124_2/main_4  macrocell61   3398  24284  -13852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_2/clock_0                                        macrocell61      3691  10609  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_1/main_3
Capture Clock  : Net_14124_1/clock_0
Path slack     : -13852p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        10609
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            10432

Launch Clock Arrival Time                       0
+ Clock path delay                      19636
+ Data path delay                        4648
-------------------------------------   ----- 
End-of-path arrival time (ps)           24284
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_0/clock_0                                      macrocell63   3691  19636  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  20886  -32417  RISE       1
Net_14124_1/main_3  macrocell62   3398  24284  -13852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_14234/main_0                                           macrocell25      2318   3568  RISE       1
Net_14234/q                                                macrocell25      3350   6918  RISE       1
Net_14124_1/clock_0                                        macrocell62      3691  10609  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_7/main_9
Capture Clock  : Net_14053_7/clock_0
Path slack     : -13800p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        6398
-------------------------------------   ----- 
End-of-path arrival time (ps)           25234
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_0/clock_0                                      macrocell71   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  20086  -34411  RISE       1
Net_14053_7/main_9  macrocell64   5148  25234  -13800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_6/main_8
Capture Clock  : Net_14053_6/clock_0
Path slack     : -13800p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        6398
-------------------------------------   ----- 
End-of-path arrival time (ps)           25234
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_0/clock_0                                      macrocell71   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  20086  -34411  RISE       1
Net_14053_6/main_8  macrocell65   5148  25234  -13800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_6/clock_0                                        macrocell65      4693  11611  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_5/main_7
Capture Clock  : Net_14053_5/clock_0
Path slack     : -13800p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        6398
-------------------------------------   ----- 
End-of-path arrival time (ps)           25234
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_0/clock_0                                      macrocell71   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  20086  -34411  RISE       1
Net_14053_5/main_7  macrocell66   5148  25234  -13800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_4/main_6
Capture Clock  : Net_14053_4/clock_0
Path slack     : -13800p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        6398
-------------------------------------   ----- 
End-of-path arrival time (ps)           25234
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_0/clock_0                                      macrocell71   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  20086  -34411  RISE       1
Net_14053_4/main_6  macrocell67   5148  25234  -13800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_4/clock_0                                        macrocell67      4693  11611  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : Net_14053_7/main_7
Capture Clock  : Net_14053_7/clock_0
Path slack     : -13603p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        3838
-------------------------------------   ----- 
End-of-path arrival time (ps)           25037
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_2/clock_0                                      macrocell69   5253  21198  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q       macrocell69   1250  22448  -36204  RISE       1
Net_14053_7/main_7  macrocell64   2588  25037  -13603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : Net_14053_6/main_6
Capture Clock  : Net_14053_6/clock_0
Path slack     : -13603p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        3838
-------------------------------------   ----- 
End-of-path arrival time (ps)           25037
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_2/clock_0                                      macrocell69   5253  21198  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q       macrocell69   1250  22448  -36204  RISE       1
Net_14053_6/main_6  macrocell65   2588  25037  -13603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_6/clock_0                                        macrocell65      4693  11611  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : Net_14053_5/main_5
Capture Clock  : Net_14053_5/clock_0
Path slack     : -13603p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        3838
-------------------------------------   ----- 
End-of-path arrival time (ps)           25037
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_2/clock_0                                      macrocell69   5253  21198  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q       macrocell69   1250  22448  -36204  RISE       1
Net_14053_5/main_5  macrocell66   2588  25037  -13603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : Net_14053_4/main_4
Capture Clock  : Net_14053_4/clock_0
Path slack     : -13603p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        3838
-------------------------------------   ----- 
End-of-path arrival time (ps)           25037
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_2/clock_0                                      macrocell69   5253  21198  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q       macrocell69   1250  22448  -36204  RISE       1
Net_14053_4/main_4  macrocell67   2588  25037  -13603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_4/clock_0                                        macrocell67      4693  11611  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_3/main_2
Capture Clock  : Net_14053_3/clock_0
Path slack     : -13539p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        12171
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11994

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        4335
-------------------------------------   ----- 
End-of-path arrival time (ps)           25533
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_3/clock_0                                      macrocell68   5253  21198  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q       macrocell68   1250  22448  -36701  RISE       1
Net_14053_3/main_2  macrocell68   3085  25533  -13539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_3/clock_0                                        macrocell68      5253  12171  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_3/main_5
Capture Clock  : Net_14053_3/clock_0
Path slack     : -13249p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        12171
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11994

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        6407
-------------------------------------   ----- 
End-of-path arrival time (ps)           25243
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_0/clock_0                                      macrocell71   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  20086  -34411  RISE       1
Net_14053_3/main_5  macrocell68   5157  25243  -13249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_3/clock_0                                        macrocell68      5253  12171  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_2/main_4
Capture Clock  : Net_14053_2/clock_0
Path slack     : -13249p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        12171
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11994

Launch Clock Arrival Time                       0
+ Clock path delay                      18836
+ Data path delay                        6407
-------------------------------------   ----- 
End-of-path arrival time (ps)           25243
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_0/clock_0                                      macrocell71   2890  18836  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  20086  -34411  RISE       1
Net_14053_2/main_4  macrocell69   5157  25243  -13249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_2/clock_0                                        macrocell69      5253  12171  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_4/q
Path End       : Net_14053_7/main_5
Capture Clock  : Net_14053_7/clock_0
Path slack     : -13074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                        3870
-------------------------------------   ----- 
End-of-path arrival time (ps)           24508
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_4/clock_0                                      macrocell67   4693  20638  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_4/q       macrocell67   1250  21888  -35555  RISE       1
Net_14053_7/main_5  macrocell64   2620  24508  -13074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_4/q
Path End       : Net_14053_6/main_4
Capture Clock  : Net_14053_6/clock_0
Path slack     : -13074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                        3870
-------------------------------------   ----- 
End-of-path arrival time (ps)           24508
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_4/clock_0                                      macrocell67   4693  20638  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_4/q       macrocell67   1250  21888  -35555  RISE       1
Net_14053_6/main_4  macrocell65   2620  24508  -13074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_6/clock_0                                        macrocell65      4693  11611  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_4/q
Path End       : Net_14053_5/main_3
Capture Clock  : Net_14053_5/clock_0
Path slack     : -13074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                        3870
-------------------------------------   ----- 
End-of-path arrival time (ps)           24508
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_4/clock_0                                      macrocell67   4693  20638  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_4/q       macrocell67   1250  21888  -35555  RISE       1
Net_14053_5/main_3  macrocell66   2620  24508  -13074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_5/clock_0                                        macrocell66      4693  11611  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_4/q
Path End       : Net_14053_4/main_2
Capture Clock  : Net_14053_4/clock_0
Path slack     : -13074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                        3870
-------------------------------------   ----- 
End-of-path arrival time (ps)           24508
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_4/clock_0                                      macrocell67   4693  20638  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_4/q       macrocell67   1250  21888  -35555  RISE       1
Net_14053_4/main_2  macrocell67   2620  24508  -13074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_4/clock_0                                        macrocell67      4693  11611  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_6/q
Path End       : Net_14053_7/main_3
Capture Clock  : Net_14053_7/clock_0
Path slack     : -13071p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                        3867
-------------------------------------   ----- 
End-of-path arrival time (ps)           24505
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_6/clock_0                                      macrocell65   4693  20638  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_6/q       macrocell65   1250  21888  -26918  RISE       1
Net_14053_7/main_3  macrocell64   2617  24505  -13071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_6/q
Path End       : Net_14053_6/main_2
Capture Clock  : Net_14053_6/clock_0
Path slack     : -13071p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                        3867
-------------------------------------   ----- 
End-of-path arrival time (ps)           24505
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_6/clock_0                                      macrocell65   4693  20638  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_6/q       macrocell65   1250  21888  -26918  RISE       1
Net_14053_6/main_2  macrocell65   2617  24505  -13071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_6/clock_0                                        macrocell65      4693  11611  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : Net_14053_3/main_3
Capture Clock  : Net_14053_3/clock_0
Path slack     : -13040p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        12171
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11994

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        3836
-------------------------------------   ----- 
End-of-path arrival time (ps)           25034
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_2/clock_0                                      macrocell69   5253  21198  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q       macrocell69   1250  22448  -36204  RISE       1
Net_14053_3/main_3  macrocell68   2586  25034  -13040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_3/clock_0                                        macrocell68      5253  12171  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : Net_14053_2/main_2
Capture Clock  : Net_14053_2/clock_0
Path slack     : -13040p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        12171
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11994

Launch Clock Arrival Time                       0
+ Clock path delay                      21198
+ Data path delay                        3836
-------------------------------------   ----- 
End-of-path arrival time (ps)           25034
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_2/clock_0                                      macrocell69   5253  21198  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q       macrocell69   1250  22448  -36204  RISE       1
Net_14053_2/main_2  macrocell69   2586  25034  -13040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_2/clock_0                                        macrocell69      5253  12171  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_7/q
Path End       : Net_14053_7/main_2
Capture Clock  : Net_14053_7/clock_0
Path slack     : -12764p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                        11611
+ Cycle adjust (inputPin_A_1(0)_PAD:R#34 vs. \EdgeDetect_1:last\/q:R#3)    3333
- Setup time                                                              -3510
-----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                            11434

Launch Clock Arrival Time                       0
+ Clock path delay                      20638
+ Data path delay                        3560
-------------------------------------   ----- 
End-of-path arrival time (ps)           24198
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_7/clock_0                                      macrocell64   4693  20638  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_7/q       macrocell64   1250  21888  -26125  RISE       1
Net_14053_7/main_2  macrocell64   2310  24198  -12764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1
\EdgeDetect_1:last\/q                                      macrocell36      1250   1250  
\EdgeDetect_1:last\/q (TOTAL_ADJUSTMENTS)                  macrocell36         0   1250  RISE       1
--\EdgeDetect_1:last\/q (Clock Phase Adjustment Delay)     macrocell36         0    N/A  
Net_10608/main_0                                           macrocell27      2318   3568  RISE       1
Net_10608/q                                                macrocell27      3350   6918  RISE       1
Net_14053_7/clock_0                                        macrocell64      4693  11611  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_3/main_1
Capture Clock  : Net_13798_3/clock_0
Path slack     : -11828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49985
-------------------------------------   ----- 
End-of-path arrival time (ps)           49985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13798_3/main_1                         macrocell94  10522  49985  -11828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_2/main_1
Capture Clock  : Net_13798_2/clock_0
Path slack     : -11828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49985
-------------------------------------   ----- 
End-of-path arrival time (ps)           49985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13798_2/main_1                         macrocell95  10522  49985  -11828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_1/main_1
Capture Clock  : Net_13798_1/clock_0
Path slack     : -11828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49985
-------------------------------------   ----- 
End-of-path arrival time (ps)           49985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13798_1/main_1                         macrocell96  10522  49985  -11828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_0/main_1
Capture Clock  : Net_13798_0/clock_0
Path slack     : -11828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49985
-------------------------------------   ----- 
End-of-path arrival time (ps)           49985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13798_0/main_1                         macrocell97  10522  49985  -11828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_7/main_1
Capture Clock  : Net_13798_7/clock_0
Path slack     : -10919p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49076
-------------------------------------   ----- 
End-of-path arrival time (ps)           49076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13798_7/main_1                         macrocell90   9613  49076  -10919  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_6/main_1
Capture Clock  : Net_13798_6/clock_0
Path slack     : -10919p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49076
-------------------------------------   ----- 
End-of-path arrival time (ps)           49076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13798_6/main_1                         macrocell91   9613  49076  -10919  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_5/main_1
Capture Clock  : Net_13798_5/clock_0
Path slack     : -10919p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49076
-------------------------------------   ----- 
End-of-path arrival time (ps)           49076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13798_5/main_1                         macrocell92   9613  49076  -10919  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_4/main_1
Capture Clock  : Net_13798_4/clock_0
Path slack     : -10919p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       49076
-------------------------------------   ----- 
End-of-path arrival time (ps)           49076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13798_4/main_1                         macrocell93   9613  49076  -10919  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13793_7/main_2
Capture Clock  : Net_13793_7/clock_0
Path slack     : -9613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47769
-------------------------------------   ----- 
End-of-path arrival time (ps)           47769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13793_7/main_2                         macrocell82   8306  47769   -9613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13793_6/main_1
Capture Clock  : Net_13793_6/clock_0
Path slack     : -9613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47769
-------------------------------------   ----- 
End-of-path arrival time (ps)           47769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13793_6/main_1                         macrocell83   8306  47769   -9613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13793_5/main_1
Capture Clock  : Net_13793_5/clock_0
Path slack     : -9613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47769
-------------------------------------   ----- 
End-of-path arrival time (ps)           47769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13793_5/main_1                         macrocell84   8306  47769   -9613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13793_4/main_1
Capture Clock  : Net_13793_4/clock_0
Path slack     : -9613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       47769
-------------------------------------   ----- 
End-of-path arrival time (ps)           47769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13793_4/main_1                         macrocell85   8306  47769   -9613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_13789_3/clk_en
Capture Clock  : Net_13789_3/clock_0
Path slack     : -9324p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39567

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       30688
-------------------------------------   ----- 
End-of-path arrival time (ps)           48890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79    1250  19452  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17    5585  25037  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17    3350  28387  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29    2231  30618  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29    3350  33968  -9324  RISE       1
Net_13826_split/main_5                     macrocell1     2999  36967  -9324  RISE       1
Net_13826_split/q                          macrocell1     3350  40317  -9324  RISE       1
Net_13826/main_2                           macrocell20    2289  42606  -9324  RISE       1
Net_13826/q                                macrocell20    3350  45956  -9324  RISE       1
Net_13789_3/clk_en                         macrocell102   2934  48890  -9324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_13789_2/clk_en
Capture Clock  : Net_13789_2/clock_0
Path slack     : -9324p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39567

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       30688
-------------------------------------   ----- 
End-of-path arrival time (ps)           48890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79    1250  19452  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17    5585  25037  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17    3350  28387  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29    2231  30618  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29    3350  33968  -9324  RISE       1
Net_13826_split/main_5                     macrocell1     2999  36967  -9324  RISE       1
Net_13826_split/q                          macrocell1     3350  40317  -9324  RISE       1
Net_13826/main_2                           macrocell20    2289  42606  -9324  RISE       1
Net_13826/q                                macrocell20    3350  45956  -9324  RISE       1
Net_13789_2/clk_en                         macrocell103   2934  48890  -9324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_13789_1/clk_en
Capture Clock  : Net_13789_1/clock_0
Path slack     : -9324p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39567

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       30688
-------------------------------------   ----- 
End-of-path arrival time (ps)           48890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79    1250  19452  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17    5585  25037  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17    3350  28387  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29    2231  30618  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29    3350  33968  -9324  RISE       1
Net_13826_split/main_5                     macrocell1     2999  36967  -9324  RISE       1
Net_13826_split/q                          macrocell1     3350  40317  -9324  RISE       1
Net_13826/main_2                           macrocell20    2289  42606  -9324  RISE       1
Net_13826/q                                macrocell20    3350  45956  -9324  RISE       1
Net_13789_1/clk_en                         macrocell104   2934  48890  -9324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_13789_0/clk_en
Capture Clock  : Net_13789_0/clock_0
Path slack     : -9324p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39567

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       30688
-------------------------------------   ----- 
End-of-path arrival time (ps)           48890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79    1250  19452  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17    5585  25037  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17    3350  28387  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29    2231  30618  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29    3350  33968  -9324  RISE       1
Net_13826_split/main_5                     macrocell1     2999  36967  -9324  RISE       1
Net_13826_split/q                          macrocell1     3350  40317  -9324  RISE       1
Net_13826/main_2                           macrocell20    2289  42606  -9324  RISE       1
Net_13826/q                                macrocell20    3350  45956  -9324  RISE       1
Net_13789_0/clk_en                         macrocell105   2934  48890  -9324  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_13789_7/clk_en
Capture Clock  : Net_13789_7/clock_0
Path slack     : -9242p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39567

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       30607
-------------------------------------   ----- 
End-of-path arrival time (ps)           48808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79   1250  19452  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17   5585  25037  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17   3350  28387  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29   2231  30618  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29   3350  33968  -9324  RISE       1
Net_13826_split/main_5                     macrocell1    2999  36967  -9324  RISE       1
Net_13826_split/q                          macrocell1    3350  40317  -9324  RISE       1
Net_13826/main_2                           macrocell20   2289  42606  -9324  RISE       1
Net_13826/q                                macrocell20   3350  45956  -9324  RISE       1
Net_13789_7/clk_en                         macrocell98   2852  48808  -9242  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_13789_6/clk_en
Capture Clock  : Net_13789_6/clock_0
Path slack     : -9242p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39567

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       30607
-------------------------------------   ----- 
End-of-path arrival time (ps)           48808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79   1250  19452  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17   5585  25037  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17   3350  28387  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29   2231  30618  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29   3350  33968  -9324  RISE       1
Net_13826_split/main_5                     macrocell1    2999  36967  -9324  RISE       1
Net_13826_split/q                          macrocell1    3350  40317  -9324  RISE       1
Net_13826/main_2                           macrocell20   2289  42606  -9324  RISE       1
Net_13826/q                                macrocell20   3350  45956  -9324  RISE       1
Net_13789_6/clk_en                         macrocell99   2852  48808  -9242  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_13789_5/clk_en
Capture Clock  : Net_13789_5/clock_0
Path slack     : -9242p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39567

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       30607
-------------------------------------   ----- 
End-of-path arrival time (ps)           48808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79    1250  19452  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17    5585  25037  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17    3350  28387  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29    2231  30618  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29    3350  33968  -9324  RISE       1
Net_13826_split/main_5                     macrocell1     2999  36967  -9324  RISE       1
Net_13826_split/q                          macrocell1     3350  40317  -9324  RISE       1
Net_13826/main_2                           macrocell20    2289  42606  -9324  RISE       1
Net_13826/q                                macrocell20    3350  45956  -9324  RISE       1
Net_13789_5/clk_en                         macrocell100   2852  48808  -9242  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_13789_4/clk_en
Capture Clock  : Net_13789_4/clock_0
Path slack     : -9242p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39567

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       30607
-------------------------------------   ----- 
End-of-path arrival time (ps)           48808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79    1250  19452  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17    5585  25037  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17    3350  28387  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29    2231  30618  -9324  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29    3350  33968  -9324  RISE       1
Net_13826_split/main_5                     macrocell1     2999  36967  -9324  RISE       1
Net_13826_split/q                          macrocell1     3350  40317  -9324  RISE       1
Net_13826/main_2                           macrocell20    2289  42606  -9324  RISE       1
Net_13826/q                                macrocell20    3350  45956  -9324  RISE       1
Net_13789_4/clk_en                         macrocell101   2852  48808  -9242  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13793_3/main_1
Capture Clock  : Net_13793_3/clock_0
Path slack     : -8265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46422
-------------------------------------   ----- 
End-of-path arrival time (ps)           46422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13793_3/main_1                         macrocell86   6959  46422   -8265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13793_2/main_1
Capture Clock  : Net_13793_2/clock_0
Path slack     : -8265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46422
-------------------------------------   ----- 
End-of-path arrival time (ps)           46422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13793_2/main_1                         macrocell87   6959  46422   -8265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13793_1/main_1
Capture Clock  : Net_13793_1/clock_0
Path slack     : -8265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46422
-------------------------------------   ----- 
End-of-path arrival time (ps)           46422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13793_1/main_1                         macrocell88   6959  46422   -8265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13793_0/main_1
Capture Clock  : Net_13793_0/clock_0
Path slack     : -8265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46422
-------------------------------------   ----- 
End-of-path arrival time (ps)           46422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13793_0/main_1                         macrocell89   6959  46422   -8265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13789_7/main_1
Capture Clock  : Net_13789_7/clock_0
Path slack     : -5320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43477
-------------------------------------   ----- 
End-of-path arrival time (ps)           43477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13789_7/main_1                         macrocell98   4014  43477   -5320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13789_6/main_1
Capture Clock  : Net_13789_6/clock_0
Path slack     : -5320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43477
-------------------------------------   ----- 
End-of-path arrival time (ps)           43477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19   4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19   3350  39463  -11828  RISE       1
Net_13789_6/main_1                         macrocell99   4014  43477   -5320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13789_5/main_1
Capture Clock  : Net_13789_5/clock_0
Path slack     : -5320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43477
-------------------------------------   ----- 
End-of-path arrival time (ps)           43477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92    1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18    4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18    3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28    2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28    3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34    7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34    3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23    2294  28551  -11828  RISE       1
match_sig/q                                macrocell23    3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  39463  -11828  RISE       1
Net_13789_5/main_1                         macrocell100   4014  43477   -5320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13789_4/main_1
Capture Clock  : Net_13789_4/clock_0
Path slack     : -5320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43477
-------------------------------------   ----- 
End-of-path arrival time (ps)           43477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92    1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18    4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18    3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28    2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28    3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34    7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34    3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23    2294  28551  -11828  RISE       1
match_sig/q                                macrocell23    3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  39463  -11828  RISE       1
Net_13789_4/main_1                         macrocell101   4014  43477   -5320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13789_3/main_1
Capture Clock  : Net_13789_3/clock_0
Path slack     : -4545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42702
-------------------------------------   ----- 
End-of-path arrival time (ps)           42702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92    1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18    4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18    3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28    2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28    3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34    7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34    3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23    2294  28551  -11828  RISE       1
match_sig/q                                macrocell23    3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  39463  -11828  RISE       1
Net_13789_3/main_1                         macrocell102   3239  42702   -4545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13789_2/main_1
Capture Clock  : Net_13789_2/clock_0
Path slack     : -4545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42702
-------------------------------------   ----- 
End-of-path arrival time (ps)           42702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92    1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18    4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18    3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28    2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28    3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34    7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34    3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23    2294  28551  -11828  RISE       1
match_sig/q                                macrocell23    3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  39463  -11828  RISE       1
Net_13789_2/main_1                         macrocell103   3239  42702   -4545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13789_1/main_1
Capture Clock  : Net_13789_1/clock_0
Path slack     : -4545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42702
-------------------------------------   ----- 
End-of-path arrival time (ps)           42702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92    1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18    4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18    3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28    2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28    3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34    7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34    3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23    2294  28551  -11828  RISE       1
match_sig/q                                macrocell23    3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  39463  -11828  RISE       1
Net_13789_1/main_1                         macrocell104   3239  42702   -4545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13789_0/main_1
Capture Clock  : Net_13789_0/clock_0
Path slack     : -4545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42702
-------------------------------------   ----- 
End-of-path arrival time (ps)           42702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92    1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18    4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18    3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28    2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28    3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34    7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34    3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23    2294  28551  -11828  RISE       1
match_sig/q                                macrocell23    3350  31901  -11828  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4212  36113  -11828  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  39463  -11828  RISE       1
Net_13789_0/main_1                         macrocell105   3239  42702   -4545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/clk_en
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : -3308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42874
-------------------------------------   ----- 
End-of-path arrival time (ps)           42874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clk_en      statuscell1  10973  42874   -3308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : \Counter_Reg_1:sts:sts_reg\/clk_en
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39040
-------------------------------------   ----- 
End-of-path arrival time (ps)           39040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
\Counter_Reg_1:sts:sts_reg\/clk_en         statuscell3   7140  39040     526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_14288_1/main_0
Capture Clock  : Net_14288_1/clock_0
Path slack     : 732p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_4:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37425
-------------------------------------   ----- 
End-of-path arrival time (ps)           37425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_5/q                              macrocell92   1250   1250    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318    732  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906    732  RISE       1
match_sig_split/q                          macrocell34   3350  26256    732  RISE       1
match_sig/main_5                           macrocell23   2294  28551    732  RISE       1
match_sig/q                                macrocell23   3350  31901    732  RISE       1
Net_14288_1/main_0                         macrocell72   5524  37425    732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_14288_0/main_0
Capture Clock  : Net_14288_0/clock_0
Path slack     : 732p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_4:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37425
-------------------------------------   ----- 
End-of-path arrival time (ps)           37425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_5/q                              macrocell92   1250   1250    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968    732  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318    732  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906    732  RISE       1
match_sig_split/q                          macrocell34   3350  26256    732  RISE       1
match_sig/main_5                           macrocell23   2294  28551    732  RISE       1
match_sig/q                                macrocell23   3350  31901    732  RISE       1
Net_14288_0/main_0                         macrocell73   5524  37425    732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/clk_en
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : 788p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38779
-------------------------------------   ----- 
End-of-path arrival time (ps)           38779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clk_en      statuscell2   6878  38779     788  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : \Counter_Reg_3:sts:sts_reg\/clk_en
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 2395p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37172
-------------------------------------   ----- 
End-of-path arrival time (ps)           37172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
\Counter_Reg_3:sts:sts_reg\/clk_en         statuscell5   5271  37172    2395  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/clk_en
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 3480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36087
-------------------------------------   ----- 
End-of-path arrival time (ps)           36087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clk_en      statuscell6   4186  36087    3480  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : \Counter_Reg_2:sts:sts_reg\/clk_en
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 3834p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35732
-------------------------------------   ----- 
End-of-path arrival time (ps)           35732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                              macrocell92   1250   1250  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/main_6  macrocell18   4465   5715  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5_split\/q       macrocell18   3350   9065  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/main_8        macrocell28   2903  11968  -11828  RISE       1
\MODULE_13:g1:a0:gx:u0:eq_5\/q             macrocell28   3350  15318  -11828  RISE       1
match_sig_split/main_8                     macrocell34   7589  22906  -11828  RISE       1
match_sig_split/q                          macrocell34   3350  26256  -11828  RISE       1
match_sig/main_5                           macrocell23   2294  28551  -11828  RISE       1
match_sig/q                                macrocell23   3350  31901  -11828  RISE       1
\Counter_Reg_2:sts:sts_reg\/clk_en         statuscell4   3832  35732    3834  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_1/main_0
Capture Clock  : Net_14053_1/clock_0
Path slack     : 7766p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            18836
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                16992

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9226
-------------------------------------   ---- 
End-of-path arrival time (ps)           9226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14053_1/main_0                       macrocell70    7176   9226   7766  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_1/clock_0                                      macrocell70   2890  18836  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_0/main_0
Capture Clock  : Net_14053_0/clock_0
Path slack     : 7766p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            18836
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                16992

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9226
-------------------------------------   ---- 
End-of-path arrival time (ps)           9226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14053_0/main_0                       macrocell71    7176   9226   7766  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_0/clock_0                                      macrocell71   2890  18836  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_7/main_0
Capture Clock  : Net_14053_7/clock_0
Path slack     : 9279p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            20638
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                18795

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9515
-------------------------------------   ---- 
End-of-path arrival time (ps)           9515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14053_7/main_0                       macrocell64    7465   9515   9279  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_7/clock_0                                      macrocell64   4693  20638  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_6/main_0
Capture Clock  : Net_14053_6/clock_0
Path slack     : 9279p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            20638
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                18795

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9515
-------------------------------------   ---- 
End-of-path arrival time (ps)           9515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14053_6/main_0                       macrocell65    7465   9515   9279  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_6/clock_0                                      macrocell65   4693  20638  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_5/main_0
Capture Clock  : Net_14053_5/clock_0
Path slack     : 9279p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            20638
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                18795

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9515
-------------------------------------   ---- 
End-of-path arrival time (ps)           9515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14053_5/main_0                       macrocell66    7465   9515   9279  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_5/clock_0                                      macrocell66   4693  20638  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_4/main_0
Capture Clock  : Net_14053_4/clock_0
Path slack     : 9279p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            20638
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                18795

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9515
-------------------------------------   ---- 
End-of-path arrival time (ps)           9515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14053_4/main_0                       macrocell67    7465   9515   9279  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_4/clock_0                                      macrocell67   4693  20638  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_3/main_0
Capture Clock  : Net_14053_3/clock_0
Path slack     : 9833p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            21198
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                19355

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14053_3/main_0                       macrocell68    7472   9522   9833  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_3/clock_0                                      macrocell68   5253  21198  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_2/main_0
Capture Clock  : Net_14053_2/clock_0
Path slack     : 9833p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            21198
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                19355

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14053_2/main_0                       macrocell69    7472   9522   9833  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_10608/main_1                                         macrocell27   5257  12595  RISE       1
Net_10608/q                                              macrocell27   3350  15945  RISE       1
Net_14053_2/clock_0                                      macrocell69   5253  21198  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_4/main_0
Capture Clock  : Net_14124_4/clock_0
Path slack     : 11053p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            19636
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14124_4/main_0                       macrocell59    4689   6739  11053  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_4/clock_0                                      macrocell59   3691  19636  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_3/main_0
Capture Clock  : Net_14124_3/clock_0
Path slack     : 11053p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            19636
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14124_3/main_0                       macrocell60    4689   6739  11053  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_3/clock_0                                      macrocell60   3691  19636  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_2/main_0
Capture Clock  : Net_14124_2/clock_0
Path slack     : 11053p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            19636
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14124_2/main_0                       macrocell61    4689   6739  11053  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_2/clock_0                                      macrocell61   3691  19636  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_1/main_0
Capture Clock  : Net_14124_1/clock_0
Path slack     : 11053p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            19636
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14124_1/main_0                       macrocell62    4689   6739  11053  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_1/clock_0                                      macrocell62   3691  19636  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_3/main_1
Capture Clock  : Net_14226_3/clock_0
Path slack     : 11541p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       26612
-------------------------------------   ----- 
End-of-path arrival time (ps)           44814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79   1250  19452  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17   5585  25037  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17   3350  28387  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29   2231  30618  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29   3350  33968  11541  RISE       1
Net_9073/main_6                            macrocell10   3016  36983  11541  RISE       1
Net_9073/q                                 macrocell10   3350  40333  11541  RISE       1
Net_14226_3/main_1                         macrocell78   4480  44814  11541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_3/clock_0                                        macrocell78      4518  18197  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_2/main_1
Capture Clock  : Net_14226_2/clock_0
Path slack     : 11541p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       26612
-------------------------------------   ----- 
End-of-path arrival time (ps)           44814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79   1250  19452  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17   5585  25037  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17   3350  28387  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29   2231  30618  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29   3350  33968  11541  RISE       1
Net_9073/main_6                            macrocell10   3016  36983  11541  RISE       1
Net_9073/q                                 macrocell10   3350  40333  11541  RISE       1
Net_14226_2/main_1                         macrocell79   4480  44814  11541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18197  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_1/main_1
Capture Clock  : Net_14226_1/clock_0
Path slack     : 11541p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       26612
-------------------------------------   ----- 
End-of-path arrival time (ps)           44814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79   1250  19452  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17   5585  25037  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17   3350  28387  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29   2231  30618  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29   3350  33968  11541  RISE       1
Net_9073/main_6                            macrocell10   3016  36983  11541  RISE       1
Net_9073/q                                 macrocell10   3350  40333  11541  RISE       1
Net_14226_1/main_1                         macrocell80   4480  44814  11541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_1/clock_0                                        macrocell80      4518  18197  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_0/main_1
Capture Clock  : Net_14226_0/clock_0
Path slack     : 11541p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       26612
-------------------------------------   ----- 
End-of-path arrival time (ps)           44814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79   1250  19452  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17   5585  25037  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17   3350  28387  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29   2231  30618  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29   3350  33968  11541  RISE       1
Net_9073/main_6                            macrocell10   3016  36983  11541  RISE       1
Net_9073/q                                 macrocell10   3350  40333  11541  RISE       1
Net_14226_0/main_1                         macrocell81   4480  44814  11541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_0/clock_0                                        macrocell81      4518  18197  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_7/main_0
Capture Clock  : Net_14124_7/clock_0
Path slack     : 11718p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            19636
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14124_7/main_0                       macrocell56    4025   6075  11718  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_7/clock_0                                      macrocell56   3691  19636  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_6/main_0
Capture Clock  : Net_14124_6/clock_0
Path slack     : 11718p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            19636
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14124_6/main_0                       macrocell57    4025   6075  11718  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_6/clock_0                                      macrocell57   3691  19636  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_5/main_0
Capture Clock  : Net_14124_5/clock_0
Path slack     : 11718p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            19636
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14124_5/main_0                       macrocell58    4025   6075  11718  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_5/clock_0                                      macrocell58   3691  19636  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_0/main_0
Capture Clock  : Net_14124_0/clock_0
Path slack     : 11718p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            19636
+ Cycle adjust (CyBUS_CLK:R#6 vs. inputPin_A_1(0)_PAD:R#22)    1667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                17793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   7766  RISE       1
Net_14124_0/main_0                       macrocell63    4025   6075  11718  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
inputPin_A_1(0)_PAD                                      pulseDet_2       0      0  RISE       1
inputPin_A_1(0)/pad_in                                   iocell5          0      0  RISE       1
inputPin_A_1(0)/fb                                       iocell5       7338   7338  RISE       1
Net_14234/main_1                                         macrocell25   5257  12595  RISE       1
Net_14234/q                                              macrocell25   3350  15945  RISE       1
Net_14124_0/clock_0                                      macrocell63   3691  19636  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_7/main_1
Capture Clock  : Net_14226_7/clock_0
Path slack     : 11956p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       25321
-------------------------------------   ----- 
End-of-path arrival time (ps)           43523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79   1250  19452  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17   5585  25037  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17   3350  28387  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29   2231  30618  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29   3350  33968  11541  RISE       1
Net_9073/main_6                            macrocell10   3016  36983  11541  RISE       1
Net_9073/q                                 macrocell10   3350  40333  11541  RISE       1
Net_14226_7/main_1                         macrocell74   3189  43523  11956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_7/clock_0                                        macrocell74      3643  17322  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_6/main_1
Capture Clock  : Net_14226_6/clock_0
Path slack     : 11956p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       25321
-------------------------------------   ----- 
End-of-path arrival time (ps)           43523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79   1250  19452  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17   5585  25037  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17   3350  28387  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29   2231  30618  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29   3350  33968  11541  RISE       1
Net_9073/main_6                            macrocell10   3016  36983  11541  RISE       1
Net_9073/q                                 macrocell10   3350  40333  11541  RISE       1
Net_14226_6/main_1                         macrocell75   3189  43523  11956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_6/clock_0                                        macrocell75      3643  17322  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_5/main_1
Capture Clock  : Net_14226_5/clock_0
Path slack     : 11956p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       25321
-------------------------------------   ----- 
End-of-path arrival time (ps)           43523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79   1250  19452  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17   5585  25037  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17   3350  28387  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29   2231  30618  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29   3350  33968  11541  RISE       1
Net_9073/main_6                            macrocell10   3016  36983  11541  RISE       1
Net_9073/q                                 macrocell10   3350  40333  11541  RISE       1
Net_14226_5/main_1                         macrocell76   3189  43523  11956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_5/clock_0                                        macrocell76      3643  17322  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_4/main_1
Capture Clock  : Net_14226_4/clock_0
Path slack     : 11956p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                       25321
-------------------------------------   ----- 
End-of-path arrival time (ps)           43523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q                              macrocell79   1250  19452  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_9  macrocell17   5585  25037  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17   3350  28387  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29   2231  30618  11541  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29   3350  33968  11541  RISE       1
Net_9073/main_6                            macrocell10   3016  36983  11541  RISE       1
Net_9073/q                                 macrocell10   3350  40333  11541  RISE       1
Net_14226_4/main_1                         macrocell77   3189  43523  11956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_4/clock_0                                        macrocell77      3643  17322  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_2
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 14652p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        8313
-------------------------------------   ----- 
End-of-path arrival time (ps)           26515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q                            macrocell79   1250  19452  -9324  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_2  statuscell6   7063  26515  14652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_7/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_7
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 14859p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        8981
-------------------------------------   ----- 
End-of-path arrival time (ps)           26308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_7/clock_0                                        macrocell74      3643  17326  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_7/q                            macrocell74   1250  18576   3488  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_7  statuscell6   7731  26308  14859  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_0
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 15205p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        7760
-------------------------------------   ----- 
End-of-path arrival time (ps)           25961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_0/clock_0                                        macrocell81      4518  18202  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_0/q                            macrocell81   1250  19452  -7404  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_0  statuscell6   6510  25961  15205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_1
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 15444p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        7521
-------------------------------------   ----- 
End-of-path arrival time (ps)           25722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_1/clock_0                                        macrocell80      4518  18202  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_1/q                            macrocell80   1250  19452  -6593  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_1  statuscell6   6271  25722  15444  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_6/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_6
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 15699p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        8141
-------------------------------------   ----- 
End-of-path arrival time (ps)           25468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_6/clock_0                                        macrocell75      3643  17326  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_6/q                            macrocell75   1250  18576   3905  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_6  statuscell6   6891  25468  15699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_3/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_3
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 17747p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        5217
-------------------------------------   ----- 
End-of-path arrival time (ps)           23419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_3/clock_0                                        macrocell78      4518  18202  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_3/q                            macrocell78   1250  19452  -6752  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_3  statuscell6   3967  23419  17747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_4
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 17788p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        6053
-------------------------------------   ----- 
End-of-path arrival time (ps)           23379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_4/clock_0                                        macrocell77      3643  17326  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_4/q                            macrocell77   1250  18576  -8098  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_4  statuscell6   4803  23379  17788  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_5/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_5
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 18920p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Net_14288_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41167

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        4920
-------------------------------------   ----- 
End-of-path arrival time (ps)           22247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_5/clock_0                                        macrocell76      3643  17326  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_5/q                            macrocell76   1250  18576  -7818  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_5  statuscell6   3670  22247  18920  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23993p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14204
-------------------------------------   ----- 
End-of-path arrival time (ps)           14204
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell3         2009   2009  23993  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      5959   7968  23993  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  11318  23993  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2886  14204  23993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_7/main_0
Capture Clock  : Net_13789_7/clock_0
Path slack     : 25331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12826
-------------------------------------   ----- 
End-of-path arrival time (ps)           12826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13789_7/main_0                       macrocell98   10776  12826  25331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_6/main_0
Capture Clock  : Net_13789_6/clock_0
Path slack     : 25331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12826
-------------------------------------   ----- 
End-of-path arrival time (ps)           12826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13789_6/main_0                       macrocell99   10776  12826  25331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_5/main_0
Capture Clock  : Net_13789_5/clock_0
Path slack     : 25331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12826
-------------------------------------   ----- 
End-of-path arrival time (ps)           12826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13789_5/main_0                       macrocell100  10776  12826  25331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_4/main_0
Capture Clock  : Net_13789_4/clock_0
Path slack     : 25331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12826
-------------------------------------   ----- 
End-of-path arrival time (ps)           12826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13789_4/main_0                       macrocell101  10776  12826  25331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_0/q
Path End       : Net_14288_1/main_2
Capture Clock  : Net_14288_1/clock_0
Path slack     : 27281p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_14288_0/q:R#1 vs. Clock_4:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_14288_0/q         macrocell73      0   1250   COMP  RISE       1
isr_match_sig/main_1  macrocell24   2311   3561   COMP  RISE       1
isr_match_sig/q       macrocell24   3350   6911   COMP  RISE       1
Net_14288_1/main_2    macrocell72   3965  10876  27281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_0/q
Path End       : Net_14288_0/main_1
Capture Clock  : Net_14288_0/clock_0
Path slack     : 27281p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_14288_0/q:R#1 vs. Clock_4:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_14288_0/q         macrocell73      0   1250   COMP  RISE       1
isr_match_sig/main_1  macrocell24   2311   3561   COMP  RISE       1
isr_match_sig/q       macrocell24   3350   6911   COMP  RISE       1
Net_14288_0/main_1    macrocell73   3965  10876  27281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_3/main_0
Capture Clock  : Net_13789_3/clock_0
Path slack     : 27325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13789_3/main_0                       macrocell102   8782  10832  27325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_2/main_0
Capture Clock  : Net_13789_2/clock_0
Path slack     : 27325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13789_2/main_0                       macrocell103   8782  10832  27325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_1/main_0
Capture Clock  : Net_13789_1/clock_0
Path slack     : 27325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13789_1/main_0                       macrocell104   8782  10832  27325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_0/main_0
Capture Clock  : Net_13789_0/clock_0
Path slack     : 27325p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13789_0/main_0                       macrocell105   8782  10832  27325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_3/main_0
Capture Clock  : Net_13793_3/clock_0
Path slack     : 27747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13793_3/main_0                       macrocell86    8360  10410  27747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_2/main_0
Capture Clock  : Net_13793_2/clock_0
Path slack     : 27747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13793_2/main_0                       macrocell87    8360  10410  27747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_1/main_0
Capture Clock  : Net_13793_1/clock_0
Path slack     : 27747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13793_1/main_0                       macrocell88    8360  10410  27747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_0/main_0
Capture Clock  : Net_13793_0/clock_0
Path slack     : 27747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13793_0/main_0                       macrocell89    8360  10410  27747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_7/main_0
Capture Clock  : Net_13793_7/clock_0
Path slack     : 28657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13793_7/main_0                       macrocell82    7450   9500  28657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_6/main_0
Capture Clock  : Net_13793_6/clock_0
Path slack     : 28657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13793_6/main_0                       macrocell83    7450   9500  28657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_5/main_0
Capture Clock  : Net_13793_5/clock_0
Path slack     : 28657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13793_5/main_0                       macrocell84    7450   9500  28657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_4/main_0
Capture Clock  : Net_13793_4/clock_0
Path slack     : 28657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13793_4/main_0                       macrocell85    7450   9500  28657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_4/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_4
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 28724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12443
-------------------------------------   ----- 
End-of-path arrival time (ps)           12443
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_4/q                         macrocell85   1250   1250  -4406  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_4  statuscell4  11193  12443  28724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_3/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_3
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 28993p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           12174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_3/q                         macrocell86   1250   1250  -3439  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_3  statuscell4  10924  12174  28993  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_7/main_7
Capture Clock  : Net_14226_7/clock_0
Path slack     : 28999p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        8278
-------------------------------------   ----- 
End-of-path arrival time (ps)           26480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q       macrocell79   1250  19452  11541  RISE       1
Net_14226_7/main_7  macrocell74   7028  26480  28999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_7/clock_0                                        macrocell74      3643  17322  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_6/main_6
Capture Clock  : Net_14226_6/clock_0
Path slack     : 28999p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        8278
-------------------------------------   ----- 
End-of-path arrival time (ps)           26480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q       macrocell79   1250  19452  11541  RISE       1
Net_14226_6/main_6  macrocell75   7028  26480  28999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_6/clock_0                                        macrocell75      3643  17322  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_5/main_5
Capture Clock  : Net_14226_5/clock_0
Path slack     : 28999p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        8278
-------------------------------------   ----- 
End-of-path arrival time (ps)           26480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q       macrocell79   1250  19452  11541  RISE       1
Net_14226_5/main_5  macrocell76   7028  26480  28999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_5/clock_0                                        macrocell76      3643  17322  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_4/main_4
Capture Clock  : Net_14226_4/clock_0
Path slack     : 28999p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        8278
-------------------------------------   ----- 
End-of-path arrival time (ps)           26480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q       macrocell79   1250  19452  11541  RISE       1
Net_14226_4/main_4  macrocell77   7028  26480  28999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_4/clock_0                                        macrocell77      3643  17322  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_7/q
Path End       : Net_14226_7/main_2
Capture Clock  : Net_14226_7/clock_0
Path slack     : 29206p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        8946
-------------------------------------   ----- 
End-of-path arrival time (ps)           26273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_7/clock_0                                        macrocell74      3643  17326  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_7/q       macrocell74   1250  18576  22360  RISE       1
Net_14226_7/main_2  macrocell74   7696  26273  29206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_7/clock_0                                        macrocell74      3643  17322  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_1
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 29386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11780
-------------------------------------   ----- 
End-of-path arrival time (ps)           11780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q                         macrocell88   1250   1250  -4696  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_1  statuscell4  10530  11780  29386  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_7/main_0
Capture Clock  : Net_13798_7/clock_0
Path slack     : 29509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13798_7/main_0                       macrocell90    6597   8647  29509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_6/main_0
Capture Clock  : Net_13798_6/clock_0
Path slack     : 29509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13798_6/main_0                       macrocell91    6597   8647  29509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_5/main_0
Capture Clock  : Net_13798_5/clock_0
Path slack     : 29509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13798_5/main_0                       macrocell92    6597   8647  29509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_4/main_0
Capture Clock  : Net_13798_4/clock_0
Path slack     : 29509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13798_4/main_0                       macrocell93    6597   8647  29509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_6/q
Path End       : Net_13798_7/main_3
Capture Clock  : Net_13798_7/clock_0
Path slack     : 29973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_6/q       macrocell91   1250   1250   1000  RISE       1
Net_13798_7/main_3  macrocell90   6934   8184  29973  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_6/q
Path End       : Net_13798_6/main_2
Capture Clock  : Net_13798_6/clock_0
Path slack     : 29973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_6/q       macrocell91   1250   1250   1000  RISE       1
Net_13798_6/main_2  macrocell91   6934   8184  29973  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_6/q
Path End       : Net_14226_7/main_3
Capture Clock  : Net_14226_7/clock_0
Path slack     : 30046p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        8107
-------------------------------------   ----- 
End-of-path arrival time (ps)           25433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_6/clock_0                                        macrocell75      3643  17326  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_6/q       macrocell75   1250  18576  25871  RISE       1
Net_14226_7/main_3  macrocell74   6857  25433  30046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_7/clock_0                                        macrocell74      3643  17322  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_6/q
Path End       : Net_14226_6/main_2
Capture Clock  : Net_14226_6/clock_0
Path slack     : 30046p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        8107
-------------------------------------   ----- 
End-of-path arrival time (ps)           25433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_6/clock_0                                        macrocell75      3643  17326  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_6/q       macrocell75   1250  18576  25871  RISE       1
Net_14226_6/main_2  macrocell75   6857  25433  30046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_6/clock_0                                        macrocell75      3643  17322  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_2
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 30103p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11064
-------------------------------------   ----- 
End-of-path arrival time (ps)           11064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q                         macrocell87   1250   1250  -4738  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_2  statuscell4   9814  11064  30103  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 30175p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2009   2009  23993  RISE       1
\UART_1:BUART:pollcount_1\/main_0  macrocell51   5972   7981  30175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 30175p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2009   2009  23993  RISE       1
\UART_1:BUART:pollcount_0\/main_0  macrocell52   5972   7981  30175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_3/q
Path End       : Net_13789_3/main_2
Capture Clock  : Net_13789_3/clock_0
Path slack     : 30207p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_3/q       macrocell102   1250   1250  -6344  RISE       1
Net_13789_3/main_2  macrocell102   6700   7950  30207  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_7/main_9
Capture Clock  : Net_13789_7/clock_0
Path slack     : 30234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -7048  RISE       1
Net_13789_7/main_9  macrocell98    6672   7922  30234  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_6/main_8
Capture Clock  : Net_13789_6/clock_0
Path slack     : 30234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -7048  RISE       1
Net_13789_6/main_8  macrocell99    6672   7922  30234  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_5/main_7
Capture Clock  : Net_13789_5/clock_0
Path slack     : 30234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -7048  RISE       1
Net_13789_5/main_7  macrocell100   6672   7922  30234  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_4/main_6
Capture Clock  : Net_13789_4/clock_0
Path slack     : 30234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -7048  RISE       1
Net_13789_4/main_6  macrocell101   6672   7922  30234  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_7/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_7
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 30350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10816
-------------------------------------   ----- 
End-of-path arrival time (ps)           10816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_7/q                         macrocell82   1250   1250   6481  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_7  statuscell4   9566  10816  30350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_7/main_9
Capture Clock  : Net_13798_7/clock_0
Path slack     : 30505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -11008  RISE       1
Net_13798_7/main_9  macrocell90   6402   7652   30505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_6/main_8
Capture Clock  : Net_13798_6/clock_0
Path slack     : 30505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -11008  RISE       1
Net_13798_6/main_8  macrocell91   6402   7652   30505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_5/main_7
Capture Clock  : Net_13798_5/clock_0
Path slack     : 30505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -11008  RISE       1
Net_13798_5/main_7  macrocell92   6402   7652   30505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_4/main_6
Capture Clock  : Net_13798_4/clock_0
Path slack     : 30505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -11008  RISE       1
Net_13798_4/main_6  macrocell93   6402   7652   30505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : Net_13798_7/main_7
Capture Clock  : Net_13798_7/clock_0
Path slack     : 30540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q       macrocell95   1250   1250  -9965  RISE       1
Net_13798_7/main_7  macrocell90   6367   7617  30540  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : Net_13798_6/main_6
Capture Clock  : Net_13798_6/clock_0
Path slack     : 30540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q       macrocell95   1250   1250  -9965  RISE       1
Net_13798_6/main_6  macrocell91   6367   7617  30540  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : Net_13798_5/main_5
Capture Clock  : Net_13798_5/clock_0
Path slack     : 30540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q       macrocell95   1250   1250  -9965  RISE       1
Net_13798_5/main_5  macrocell92   6367   7617  30540  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : Net_13798_4/main_4
Capture Clock  : Net_13798_4/clock_0
Path slack     : 30540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q       macrocell95   1250   1250  -9965  RISE       1
Net_13798_4/main_4  macrocell93   6367   7617  30540  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_7/main_9
Capture Clock  : Net_14226_7/clock_0
Path slack     : 30583p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        6694
-------------------------------------   ----- 
End-of-path arrival time (ps)           24895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_0/clock_0                                        macrocell81      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_0/q       macrocell81   1250  19452  13460  RISE       1
Net_14226_7/main_9  macrocell74   5444  24895  30583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_7/clock_0                                        macrocell74      3643  17322  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_6/main_8
Capture Clock  : Net_14226_6/clock_0
Path slack     : 30583p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        6694
-------------------------------------   ----- 
End-of-path arrival time (ps)           24895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_0/clock_0                                        macrocell81      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_0/q       macrocell81   1250  19452  13460  RISE       1
Net_14226_6/main_8  macrocell75   5444  24895  30583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_6/clock_0                                        macrocell75      3643  17322  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_5/main_7
Capture Clock  : Net_14226_5/clock_0
Path slack     : 30583p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        6694
-------------------------------------   ----- 
End-of-path arrival time (ps)           24895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_0/clock_0                                        macrocell81      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_0/q       macrocell81   1250  19452  13460  RISE       1
Net_14226_5/main_7  macrocell76   5444  24895  30583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_5/clock_0                                        macrocell76      3643  17322  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_4/main_6
Capture Clock  : Net_14226_4/clock_0
Path slack     : 30583p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        6694
-------------------------------------   ----- 
End-of-path arrival time (ps)           24895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_0/clock_0                                        macrocell81      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_0/q       macrocell81   1250  19452  13460  RISE       1
Net_14226_4/main_6  macrocell77   5444  24895  30583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_4/clock_0                                        macrocell77      3643  17322  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_7/main_8
Capture Clock  : Net_13798_7/clock_0
Path slack     : 30693p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7464
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -10985  RISE       1
Net_13798_7/main_8  macrocell90   6214   7464   30693  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_6/main_7
Capture Clock  : Net_13798_6/clock_0
Path slack     : 30693p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7464
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -10985  RISE       1
Net_13798_6/main_7  macrocell91   6214   7464   30693  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_5/main_6
Capture Clock  : Net_13798_5/clock_0
Path slack     : 30693p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7464
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -10985  RISE       1
Net_13798_5/main_6  macrocell92   6214   7464   30693  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_4/main_5
Capture Clock  : Net_13798_4/clock_0
Path slack     : 30693p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7464
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -10985  RISE       1
Net_13798_4/main_5  macrocell93   6214   7464   30693  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_7/q
Path End       : Net_13798_7/main_2
Capture Clock  : Net_13798_7/clock_0
Path slack     : 30699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_7/q       macrocell90   1250   1250   1882  RISE       1
Net_13798_7/main_2  macrocell90   6208   7458  30699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_2
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 30733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10434
-------------------------------------   ----- 
End-of-path arrival time (ps)           10434
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q                         macrocell95   1250   1250  -9965  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_2  statuscell3   9184  10434  30733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_5/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_5
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 30758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10408
-------------------------------------   ----- 
End-of-path arrival time (ps)           10408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_5/q                         macrocell84   1250   1250  -4852  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_5  statuscell4   9158  10408  30758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_5/q
Path End       : Net_13793_7/main_4
Capture Clock  : Net_13793_7/clock_0
Path slack     : 30773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7383
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_5/q       macrocell84   1250   1250  -4852  RISE       1
Net_13793_7/main_4  macrocell82   6133   7383  30773  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_5/q
Path End       : Net_13793_6/main_3
Capture Clock  : Net_13793_6/clock_0
Path slack     : 30773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7383
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_5/q       macrocell84   1250   1250  -4852  RISE       1
Net_13793_6/main_3  macrocell83   6133   7383  30773  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_5/q
Path End       : Net_13793_5/main_2
Capture Clock  : Net_13793_5/clock_0
Path slack     : 30773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7383
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_5/q       macrocell84   1250   1250  -4852  RISE       1
Net_13793_5/main_2  macrocell84   6133   7383  30773  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_3/q
Path End       : Net_13798_7/main_6
Capture Clock  : Net_13798_7/clock_0
Path slack     : 30797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_3/q       macrocell94   1250   1250  -11007  RISE       1
Net_13798_7/main_6  macrocell90   6109   7359   30797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_3/q
Path End       : Net_13798_6/main_5
Capture Clock  : Net_13798_6/clock_0
Path slack     : 30797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_3/q       macrocell94   1250   1250  -11007  RISE       1
Net_13798_6/main_5  macrocell91   6109   7359   30797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_3/q
Path End       : Net_13798_5/main_4
Capture Clock  : Net_13798_5/clock_0
Path slack     : 30797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_3/q       macrocell94   1250   1250  -11007  RISE       1
Net_13798_5/main_4  macrocell92   6109   7359   30797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_3/q
Path End       : Net_13798_4/main_3
Capture Clock  : Net_13798_4/clock_0
Path slack     : 30797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_3/q       macrocell94   1250   1250  -11007  RISE       1
Net_13798_4/main_3  macrocell93   6109   7359   30797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_6/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_6
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 30818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10349
-------------------------------------   ----- 
End-of-path arrival time (ps)           10349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_6/q                         macrocell83   1250   1250   7364  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_6  statuscell4   9099  10349  30818  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_4/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_4
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 30830p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
Net_13789_4/q                         macrocell101   1250   1250  -10622  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_4  statuscell5    9086  10336   30830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : Net_13793_7/main_7
Capture Clock  : Net_13793_7/clock_0
Path slack     : 30867p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q       macrocell87   1250   1250  -4738  RISE       1
Net_13793_7/main_7  macrocell82   6040   7290  30867  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : Net_13793_6/main_6
Capture Clock  : Net_13793_6/clock_0
Path slack     : 30867p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q       macrocell87   1250   1250  -4738  RISE       1
Net_13793_6/main_6  macrocell83   6040   7290  30867  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : Net_13793_5/main_5
Capture Clock  : Net_13793_5/clock_0
Path slack     : 30867p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q       macrocell87   1250   1250  -4738  RISE       1
Net_13793_5/main_5  macrocell84   6040   7290  30867  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : Net_13793_4/main_4
Capture Clock  : Net_13793_4/clock_0
Path slack     : 30867p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q       macrocell87   1250   1250  -4738  RISE       1
Net_13793_4/main_4  macrocell85   6040   7290  30867  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_4/q
Path End       : Net_13793_7/main_5
Capture Clock  : Net_13793_7/clock_0
Path slack     : 30890p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_4/q       macrocell85   1250   1250  -4406  RISE       1
Net_13793_7/main_5  macrocell82   6017   7267  30890  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_4/q
Path End       : Net_13793_6/main_4
Capture Clock  : Net_13793_6/clock_0
Path slack     : 30890p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_4/q       macrocell85   1250   1250  -4406  RISE       1
Net_13793_6/main_4  macrocell83   6017   7267  30890  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_4/q
Path End       : Net_13793_5/main_3
Capture Clock  : Net_13793_5/clock_0
Path slack     : 30890p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_4/q       macrocell85   1250   1250  -4406  RISE       1
Net_13793_5/main_3  macrocell84   6017   7267  30890  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_4/q
Path End       : Net_13793_4/main_2
Capture Clock  : Net_13793_4/clock_0
Path slack     : 30890p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_4/q       macrocell85   1250   1250  -4406  RISE       1
Net_13793_4/main_2  macrocell85   6017   7267  30890  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_0
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 30980p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10187
-------------------------------------   ----- 
End-of-path arrival time (ps)           10187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q                         macrocell89   1250   1250  -4010  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_0  statuscell4   8937  10187  30980  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 31185p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell3       2009   2009  23993  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell45   4963   6972  31185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 31185p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2009   2009  23993  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell54   4963   6972  31185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 31193p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell3       2009   2009  23993  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell48   4955   6964  31193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 31193p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell3       2009   2009  23993  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell55   4955   6964  31193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell55         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_7/q
Path End       : Net_13793_7/main_1
Capture Clock  : Net_13793_7/clock_0
Path slack     : 31252p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_7/q       macrocell82   1250   1250   6481  RISE       1
Net_13793_7/main_1  macrocell82   5655   6905  31252  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_7/main_8
Capture Clock  : Net_14226_7/clock_0
Path slack     : 31275p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        6002
-------------------------------------   ----- 
End-of-path arrival time (ps)           24204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_1/clock_0                                        macrocell80      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_1/q       macrocell80   1250  19452  14271  RISE       1
Net_14226_7/main_8  macrocell74   4752  24204  31275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_7/clock_0                                        macrocell74      3643  17322  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_6/main_7
Capture Clock  : Net_14226_6/clock_0
Path slack     : 31275p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        6002
-------------------------------------   ----- 
End-of-path arrival time (ps)           24204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_1/clock_0                                        macrocell80      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_1/q       macrocell80   1250  19452  14271  RISE       1
Net_14226_6/main_7  macrocell75   4752  24204  31275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_6/clock_0                                        macrocell75      3643  17322  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_5/main_6
Capture Clock  : Net_14226_5/clock_0
Path slack     : 31275p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        6002
-------------------------------------   ----- 
End-of-path arrival time (ps)           24204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_1/clock_0                                        macrocell80      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_1/q       macrocell80   1250  19452  14271  RISE       1
Net_14226_5/main_6  macrocell76   4752  24204  31275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_5/clock_0                                        macrocell76      3643  17322  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_4/main_5
Capture Clock  : Net_14226_4/clock_0
Path slack     : 31275p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        6002
-------------------------------------   ----- 
End-of-path arrival time (ps)           24204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_1/clock_0                                        macrocell80      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_1/q       macrocell80   1250  19452  14271  RISE       1
Net_14226_4/main_5  macrocell77   4752  24204  31275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_4/clock_0                                        macrocell77      3643  17322  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : Net_13789_7/main_7
Capture Clock  : Net_13789_7/clock_0
Path slack     : 31366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6791
-------------------------------------   ---- 
End-of-path arrival time (ps)           6791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q       macrocell103   1250   1250  -7321  RISE       1
Net_13789_7/main_7  macrocell98    5541   6791  31366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : Net_13789_6/main_6
Capture Clock  : Net_13789_6/clock_0
Path slack     : 31366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6791
-------------------------------------   ---- 
End-of-path arrival time (ps)           6791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q       macrocell103   1250   1250  -7321  RISE       1
Net_13789_6/main_6  macrocell99    5541   6791  31366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : Net_13789_5/main_5
Capture Clock  : Net_13789_5/clock_0
Path slack     : 31366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6791
-------------------------------------   ---- 
End-of-path arrival time (ps)           6791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q       macrocell103   1250   1250  -7321  RISE       1
Net_13789_5/main_5  macrocell100   5541   6791  31366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : Net_13789_4/main_4
Capture Clock  : Net_13789_4/clock_0
Path slack     : 31366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6791
-------------------------------------   ---- 
End-of-path arrival time (ps)           6791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q       macrocell103   1250   1250  -7321  RISE       1
Net_13789_4/main_4  macrocell101   5541   6791  31366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_3/main_0
Capture Clock  : Net_13798_3/clock_0
Path slack     : 31384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13798_3/main_0                       macrocell94    4723   6773  31384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_2/main_0
Capture Clock  : Net_13798_2/clock_0
Path slack     : 31384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13798_2/main_0                       macrocell95    4723   6773  31384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_1/main_0
Capture Clock  : Net_13798_1/clock_0
Path slack     : 31384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13798_1/main_0                       macrocell96    4723   6773  31384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_0/main_0
Capture Clock  : Net_13798_0/clock_0
Path slack     : 31384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  25331  RISE       1
Net_13798_0/main_0                       macrocell97    4723   6773  31384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_14226_7/main_5
Capture Clock  : Net_14226_7/clock_0
Path slack     : 32078p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        6074
-------------------------------------   ----- 
End-of-path arrival time (ps)           23401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_4/clock_0                                        macrocell77      3643  17326  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_4/q       macrocell77   1250  18576  12766  RISE       1
Net_14226_7/main_5  macrocell74   4824  23401  32078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_7/clock_0                                        macrocell74      3643  17322  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_14226_6/main_4
Capture Clock  : Net_14226_6/clock_0
Path slack     : 32078p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        6074
-------------------------------------   ----- 
End-of-path arrival time (ps)           23401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_4/clock_0                                        macrocell77      3643  17326  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_4/q       macrocell77   1250  18576  12766  RISE       1
Net_14226_6/main_4  macrocell75   4824  23401  32078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_6/clock_0                                        macrocell75      3643  17322  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_14226_5/main_3
Capture Clock  : Net_14226_5/clock_0
Path slack     : 32078p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        6074
-------------------------------------   ----- 
End-of-path arrival time (ps)           23401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_4/clock_0                                        macrocell77      3643  17326  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_4/q       macrocell77   1250  18576  12766  RISE       1
Net_14226_5/main_3  macrocell76   4824  23401  32078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_5/clock_0                                        macrocell76      3643  17322  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_14226_4/main_2
Capture Clock  : Net_14226_4/clock_0
Path slack     : 32078p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        6074
-------------------------------------   ----- 
End-of-path arrival time (ps)           23401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_4/clock_0                                        macrocell77      3643  17326  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_4/q       macrocell77   1250  18576  12766  RISE       1
Net_14226_4/main_2  macrocell77   4824  23401  32078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_4/clock_0                                        macrocell77      3643  17322  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_7/main_4
Capture Clock  : Net_13798_7/clock_0
Path slack     : 32085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6072
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q       macrocell92   1250   1250  -11828  RISE       1
Net_13798_7/main_4  macrocell90   4822   6072   32085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_6/main_3
Capture Clock  : Net_13798_6/clock_0
Path slack     : 32085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6072
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q       macrocell92   1250   1250  -11828  RISE       1
Net_13798_6/main_3  macrocell91   4822   6072   32085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_5/main_2
Capture Clock  : Net_13798_5/clock_0
Path slack     : 32085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6072
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q       macrocell92   1250   1250  -11828  RISE       1
Net_13798_5/main_2  macrocell92   4822   6072   32085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_3/q
Path End       : Net_14226_7/main_6
Capture Clock  : Net_14226_7/clock_0
Path slack     : 32085p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        5192
-------------------------------------   ----- 
End-of-path arrival time (ps)           23394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_3/clock_0                                        macrocell78      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_3/q       macrocell78   1250  19452  14112  RISE       1
Net_14226_7/main_6  macrocell74   3942  23394  32085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_7/clock_0                                        macrocell74      3643  17322  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_3/q
Path End       : Net_14226_6/main_5
Capture Clock  : Net_14226_6/clock_0
Path slack     : 32085p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        5192
-------------------------------------   ----- 
End-of-path arrival time (ps)           23394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_3/clock_0                                        macrocell78      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_3/q       macrocell78   1250  19452  14112  RISE       1
Net_14226_6/main_5  macrocell75   3942  23394  32085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_6/clock_0                                        macrocell75      3643  17322  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_3/q
Path End       : Net_14226_5/main_4
Capture Clock  : Net_14226_5/clock_0
Path slack     : 32085p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        5192
-------------------------------------   ----- 
End-of-path arrival time (ps)           23394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_3/clock_0                                        macrocell78      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_3/q       macrocell78   1250  19452  14112  RISE       1
Net_14226_5/main_4  macrocell76   3942  23394  32085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_5/clock_0                                        macrocell76      3643  17322  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_3/q
Path End       : Net_14226_4/main_3
Capture Clock  : Net_14226_4/clock_0
Path slack     : 32085p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        5192
-------------------------------------   ----- 
End-of-path arrival time (ps)           23394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_3/clock_0                                        macrocell78      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_3/q       macrocell78   1250  19452  14112  RISE       1
Net_14226_4/main_3  macrocell77   3942  23394  32085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_4/clock_0                                        macrocell77      3643  17322  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_0
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 32102p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9064
-------------------------------------   ---- 
End-of-path arrival time (ps)           9064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_0/q                         macrocell97   1250   1250  -11008  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_0  statuscell3   7814   9064   32102  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_7/main_8
Capture Clock  : Net_13793_7/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250  -4696  RISE       1
Net_13793_7/main_8  macrocell82   4714   5964  32193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_6/main_7
Capture Clock  : Net_13793_6/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250  -4696  RISE       1
Net_13793_6/main_7  macrocell83   4714   5964  32193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_5/main_6
Capture Clock  : Net_13793_5/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250  -4696  RISE       1
Net_13793_5/main_6  macrocell84   4714   5964  32193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_4/main_5
Capture Clock  : Net_13793_4/clock_0
Path slack     : 32193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250  -4696  RISE       1
Net_13793_4/main_5  macrocell85   4714   5964  32193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_7/main_8
Capture Clock  : Net_13789_7/clock_0
Path slack     : 32299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -7867  RISE       1
Net_13789_7/main_8  macrocell98    4608   5858  32299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_6/main_7
Capture Clock  : Net_13789_6/clock_0
Path slack     : 32299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -7867  RISE       1
Net_13789_6/main_7  macrocell99    4608   5858  32299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_5/main_6
Capture Clock  : Net_13789_5/clock_0
Path slack     : 32299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -7867  RISE       1
Net_13789_5/main_6  macrocell100   4608   5858  32299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_4/main_5
Capture Clock  : Net_13789_4/clock_0
Path slack     : 32299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -7867  RISE       1
Net_13789_4/main_5  macrocell101   4608   5858  32299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_3/main_4
Capture Clock  : Net_13789_3/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -7867  RISE       1
Net_13789_3/main_4  macrocell102   4580   5830  32327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_2/main_3
Capture Clock  : Net_13789_2/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -7867  RISE       1
Net_13789_2/main_3  macrocell103   4580   5830  32327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_1/main_2
Capture Clock  : Net_13789_1/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -7867  RISE       1
Net_13789_1/main_2  macrocell104   4580   5830  32327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_3/main_3
Capture Clock  : Net_14226_3/clock_0
Path slack     : 32347p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        5805
-------------------------------------   ----- 
End-of-path arrival time (ps)           24007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q       macrocell79   1250  19452  11541  RISE       1
Net_14226_3/main_3  macrocell78   4555  24007  32347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_3/clock_0                                        macrocell78      4518  18197  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_2/main_2
Capture Clock  : Net_14226_2/clock_0
Path slack     : 32347p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        5805
-------------------------------------   ----- 
End-of-path arrival time (ps)           24007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q       macrocell79   1250  19452  11541  RISE       1
Net_14226_2/main_2  macrocell79   4555  24007  32347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18197  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_1
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 32364p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8802
-------------------------------------   ---- 
End-of-path arrival time (ps)           8802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_1/q                         macrocell96   1250   1250  -10985  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_1  statuscell3   7552   8802   32364  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_7/main_9
Capture Clock  : Net_13793_7/clock_0
Path slack     : 32366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250  -4010  RISE       1
Net_13793_7/main_9  macrocell82   4541   5791  32366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_6/main_8
Capture Clock  : Net_13793_6/clock_0
Path slack     : 32366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250  -4010  RISE       1
Net_13793_6/main_8  macrocell83   4541   5791  32366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_5/main_7
Capture Clock  : Net_13793_5/clock_0
Path slack     : 32366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250  -4010  RISE       1
Net_13793_5/main_7  macrocell84   4541   5791  32366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_4/main_6
Capture Clock  : Net_13793_4/clock_0
Path slack     : 32366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250  -4010  RISE       1
Net_13793_4/main_6  macrocell85   4541   5791  32366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_3/main_5
Capture Clock  : Net_14226_3/clock_0
Path slack     : 32440p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        5712
-------------------------------------   ----- 
End-of-path arrival time (ps)           23914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_0/clock_0                                        macrocell81      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_0/q       macrocell81   1250  19452  13460  RISE       1
Net_14226_3/main_5  macrocell78   4462  23914  32440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_3/clock_0                                        macrocell78      4518  18197  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_2/main_4
Capture Clock  : Net_14226_2/clock_0
Path slack     : 32440p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        5712
-------------------------------------   ----- 
End-of-path arrival time (ps)           23914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_0/clock_0                                        macrocell81      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_0/q       macrocell81   1250  19452  13460  RISE       1
Net_14226_2/main_4  macrocell79   4462  23914  32440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18197  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_1/main_3
Capture Clock  : Net_14226_1/clock_0
Path slack     : 32440p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        5712
-------------------------------------   ----- 
End-of-path arrival time (ps)           23914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_0/clock_0                                        macrocell81      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_0/q       macrocell81   1250  19452  13460  RISE       1
Net_14226_1/main_3  macrocell80   4462  23914  32440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_1/clock_0                                        macrocell80      4518  18197  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_0/main_2
Capture Clock  : Net_14226_0/clock_0
Path slack     : 32440p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        5712
-------------------------------------   ----- 
End-of-path arrival time (ps)           23914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_0/clock_0                                        macrocell81      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_0/q       macrocell81   1250  19452  13460  RISE       1
Net_14226_0/main_2  macrocell81   4462  23914  32440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_0/clock_0                                        macrocell81      4518  18197  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_3/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_3
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 32468p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8699
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_3/q                         macrocell94   1250   1250  -11007  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_3  statuscell3   7449   8699   32468  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_1
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 32621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q                         macrocell104   1250   1250  -7867  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_1  statuscell5    7296   8546  32621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_5/q
Path End       : Net_14226_7/main_4
Capture Clock  : Net_14226_7/clock_0
Path slack     : 32658p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        5495
-------------------------------------   ----- 
End-of-path arrival time (ps)           22821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_5/clock_0                                        macrocell76      3643  17326  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_5/q       macrocell76   1250  18576  13046  RISE       1
Net_14226_7/main_4  macrocell74   4245  22821  32658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_7/clock_0                                        macrocell74      3643  17322  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_5/q
Path End       : Net_14226_6/main_3
Capture Clock  : Net_14226_6/clock_0
Path slack     : 32658p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        5495
-------------------------------------   ----- 
End-of-path arrival time (ps)           22821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_5/clock_0                                        macrocell76      3643  17326  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_5/q       macrocell76   1250  18576  13046  RISE       1
Net_14226_6/main_3  macrocell75   4245  22821  32658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_6/clock_0                                        macrocell75      3643  17322  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_5/q
Path End       : Net_14226_5/main_2
Capture Clock  : Net_14226_5/clock_0
Path slack     : 32658p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     17322
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                      17326
+ Data path delay                        5495
-------------------------------------   ----- 
End-of-path arrival time (ps)           22821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_5/clock_0                                        macrocell76      3643  17326  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_5/q       macrocell76   1250  18576  13046  RISE       1
Net_14226_5/main_2  macrocell76   4245  22821  32658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_5/clock_0                                        macrocell76      3643  17322  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_3/main_5
Capture Clock  : Net_13798_3/clock_0
Path slack     : 32706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -11008  RISE       1
Net_13798_3/main_5  macrocell94   4200   5450   32706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_2/main_4
Capture Clock  : Net_13798_2/clock_0
Path slack     : 32706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -11008  RISE       1
Net_13798_2/main_4  macrocell95   4200   5450   32706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_1/main_3
Capture Clock  : Net_13798_1/clock_0
Path slack     : 32706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -11008  RISE       1
Net_13798_1/main_3  macrocell96   4200   5450   32706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_0/main_2
Capture Clock  : Net_13798_0/clock_0
Path slack     : 32706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -11008  RISE       1
Net_13798_0/main_2  macrocell97   4200   5450   32706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_3/q
Path End       : Net_13793_7/main_6
Capture Clock  : Net_13793_7/clock_0
Path slack     : 32724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_3/q       macrocell86   1250   1250  -3439  RISE       1
Net_13793_7/main_6  macrocell82   4182   5432  32724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_3/q
Path End       : Net_13793_6/main_5
Capture Clock  : Net_13793_6/clock_0
Path slack     : 32724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_3/q       macrocell86   1250   1250  -3439  RISE       1
Net_13793_6/main_5  macrocell83   4182   5432  32724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_3/q
Path End       : Net_13793_5/main_4
Capture Clock  : Net_13793_5/clock_0
Path slack     : 32724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_3/q       macrocell86   1250   1250  -3439  RISE       1
Net_13793_5/main_4  macrocell84   4182   5432  32724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_3/q
Path End       : Net_13793_4/main_3
Capture Clock  : Net_13793_4/clock_0
Path slack     : 32724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_3/q       macrocell86   1250   1250  -3439  RISE       1
Net_13793_4/main_3  macrocell85   4182   5432  32724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_3/main_4
Capture Clock  : Net_13798_3/clock_0
Path slack     : 32727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -10985  RISE       1
Net_13798_3/main_4  macrocell94   4180   5430   32727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_2/main_3
Capture Clock  : Net_13798_2/clock_0
Path slack     : 32727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -10985  RISE       1
Net_13798_2/main_3  macrocell95   4180   5430   32727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_1/main_2
Capture Clock  : Net_13798_1/clock_0
Path slack     : 32727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -10985  RISE       1
Net_13798_1/main_2  macrocell96   4180   5430   32727  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : Net_13793_3/main_3
Capture Clock  : Net_13793_3/clock_0
Path slack     : 32932p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q       macrocell87   1250   1250  -4738  RISE       1
Net_13793_3/main_3  macrocell86   3975   5225  32932  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : Net_13793_2/main_2
Capture Clock  : Net_13793_2/clock_0
Path slack     : 32932p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q       macrocell87   1250   1250  -4738  RISE       1
Net_13793_2/main_2  macrocell87   3975   5225  32932  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_6/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_6
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 32982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8185
-------------------------------------   ---- 
End-of-path arrival time (ps)           8185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_6/q                         macrocell91   1250   1250   1000  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_6  statuscell3   6935   8185  32982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_3/main_4
Capture Clock  : Net_13793_3/clock_0
Path slack     : 33193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250  -4696  RISE       1
Net_13793_3/main_4  macrocell86   3714   4964  33193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_2/main_3
Capture Clock  : Net_13793_2/clock_0
Path slack     : 33193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250  -4696  RISE       1
Net_13793_2/main_3  macrocell87   3714   4964  33193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_1/main_2
Capture Clock  : Net_13793_1/clock_0
Path slack     : 33193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250  -4696  RISE       1
Net_13793_1/main_2  macrocell88   3714   4964  33193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_3/q
Path End       : Net_13789_7/main_6
Capture Clock  : Net_13789_7/clock_0
Path slack     : 33276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_3/q       macrocell102   1250   1250  -6344  RISE       1
Net_13789_7/main_6  macrocell98    3631   4881  33276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_3/q
Path End       : Net_13789_6/main_5
Capture Clock  : Net_13789_6/clock_0
Path slack     : 33276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_3/q       macrocell102   1250   1250  -6344  RISE       1
Net_13789_6/main_5  macrocell99    3631   4881  33276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_3/q
Path End       : Net_13789_5/main_4
Capture Clock  : Net_13789_5/clock_0
Path slack     : 33276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_3/q       macrocell102   1250   1250  -6344  RISE       1
Net_13789_5/main_4  macrocell100   3631   4881  33276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_3/q
Path End       : Net_13789_4/main_3
Capture Clock  : Net_13789_4/clock_0
Path slack     : 33276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_3/q       macrocell102   1250   1250  -6344  RISE       1
Net_13789_4/main_3  macrocell101   3631   4881  33276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_7/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_7
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 33382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13789_7/q                         macrocell98   1250   1250   5756  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_7  statuscell5   6535   7785  33382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_6/q
Path End       : Net_13793_7/main_3
Capture Clock  : Net_13793_7/clock_0
Path slack     : 33468p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_6/q       macrocell83   1250   1250   7364  RISE       1
Net_13793_7/main_3  macrocell82   3438   4688  33468  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_6/q
Path End       : Net_13793_6/main_2
Capture Clock  : Net_13793_6/clock_0
Path slack     : 33468p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_6/q       macrocell83   1250   1250   7364  RISE       1
Net_13793_6/main_2  macrocell83   3438   4688  33468  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_3/main_5
Capture Clock  : Net_13789_3/clock_0
Path slack     : 33490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -7048  RISE       1
Net_13789_3/main_5  macrocell102   3416   4666  33490  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_2/main_4
Capture Clock  : Net_13789_2/clock_0
Path slack     : 33490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -7048  RISE       1
Net_13789_2/main_4  macrocell103   3416   4666  33490  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_1/main_3
Capture Clock  : Net_13789_1/clock_0
Path slack     : 33490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -7048  RISE       1
Net_13789_1/main_3  macrocell104   3416   4666  33490  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_0/main_2
Capture Clock  : Net_13789_0/clock_0
Path slack     : 33490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -7048  RISE       1
Net_13789_0/main_2  macrocell105   3416   4666  33490  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : Net_13789_3/main_3
Capture Clock  : Net_13789_3/clock_0
Path slack     : 33695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q       macrocell103   1250   1250  -7321  RISE       1
Net_13789_3/main_3  macrocell102   3212   4462  33695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : Net_13789_2/main_2
Capture Clock  : Net_13789_2/clock_0
Path slack     : 33695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q       macrocell103   1250   1250  -7321  RISE       1
Net_13789_2/main_2  macrocell103   3212   4462  33695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_7/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_7
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 33736p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_7/q                         macrocell90   1250   1250   1882  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_7  statuscell3   6181   7431  33736  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_3/main_5
Capture Clock  : Net_13793_3/clock_0
Path slack     : 33748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250  -4010  RISE       1
Net_13793_3/main_5  macrocell86   3158   4408  33748  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_2/main_4
Capture Clock  : Net_13793_2/clock_0
Path slack     : 33748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250  -4010  RISE       1
Net_13793_2/main_4  macrocell87   3158   4408  33748  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_1/main_3
Capture Clock  : Net_13793_1/clock_0
Path slack     : 33748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250  -4010  RISE       1
Net_13793_1/main_3  macrocell88   3158   4408  33748  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_0/main_2
Capture Clock  : Net_13793_0/clock_0
Path slack     : 33748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250  -4010  RISE       1
Net_13793_0/main_2  macrocell89   3158   4408  33748  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_3/q
Path End       : Net_13798_3/main_2
Capture Clock  : Net_13798_3/clock_0
Path slack     : 33810p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_3/q       macrocell94   1250   1250  -11007  RISE       1
Net_13798_3/main_2  macrocell94   3097   4347   33810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_3/q
Path End       : Net_14226_3/main_2
Capture Clock  : Net_14226_3/clock_0
Path slack     : 33887p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        4266
-------------------------------------   ----- 
End-of-path arrival time (ps)           22467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_3/clock_0                                        macrocell78      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_3/q       macrocell78   1250  19452  14112  RISE       1
Net_14226_3/main_2  macrocell78   3016  22467  33887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_3/clock_0                                        macrocell78      4518  18197  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_6/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_6
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 33902p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13789_6/q                         macrocell99   1250   1250   5165  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_6  statuscell5   6015   7265  33902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_4/q
Path End       : Net_13798_7/main_5
Capture Clock  : Net_13798_7/clock_0
Path slack     : 33977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_4/q       macrocell93   1250   1250  -10939  RISE       1
Net_13798_7/main_5  macrocell90   2929   4179   33977  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_4/q
Path End       : Net_13798_6/main_4
Capture Clock  : Net_13798_6/clock_0
Path slack     : 33977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_4/q       macrocell93   1250   1250  -10939  RISE       1
Net_13798_6/main_4  macrocell91   2929   4179   33977  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_4/q
Path End       : Net_13798_5/main_3
Capture Clock  : Net_13798_5/clock_0
Path slack     : 33977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_4/q       macrocell93   1250   1250  -10939  RISE       1
Net_13798_5/main_3  macrocell92   2929   4179   33977  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_4/q
Path End       : Net_13798_4/main_2
Capture Clock  : Net_13798_4/clock_0
Path slack     : 33977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_13798_4/q       macrocell93   1250   1250  -10939  RISE       1
Net_13798_4/main_2  macrocell93   2929   4179   33977  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_0
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 33991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7176
-------------------------------------   ---- 
End-of-path arrival time (ps)           7176
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q                         macrocell105   1250   1250  -7048  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_0  statuscell5    5926   7176  33991  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_3/main_4
Capture Clock  : Net_14226_3/clock_0
Path slack     : 34044p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        4108
-------------------------------------   ----- 
End-of-path arrival time (ps)           22310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_1/clock_0                                        macrocell80      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_1/q       macrocell80   1250  19452  14271  RISE       1
Net_14226_3/main_4  macrocell78   2858  22310  34044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_3/clock_0                                        macrocell78      4518  18197  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_2/main_3
Capture Clock  : Net_14226_2/clock_0
Path slack     : 34044p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        4108
-------------------------------------   ----- 
End-of-path arrival time (ps)           22310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_1/clock_0                                        macrocell80      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_1/q       macrocell80   1250  19452  14271  RISE       1
Net_14226_2/main_3  macrocell79   2858  22310  34044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18197  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_1/main_2
Capture Clock  : Net_14226_1/clock_0
Path slack     : 34044p

Capture Clock Arrival Time                                                                 0
+ Clock path delay                                                                     18197
+ Cycle adjust (period of common ancestor clock between Net_14288_0/q Net_14288_1/q)   41667
- Setup time                                                                           -3510
------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                      18202
+ Data path delay                        4108
-------------------------------------   ----- 
End-of-path arrival time (ps)           22310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1
Net_14288_0/q                                              macrocell73      1250   1250  
Net_14288_0/q (TOTAL_ADJUSTMENTS)                          macrocell73         0   1250  RISE       1
--Net_14288_0/q (Clock Phase Adjustment Delay)             macrocell73         0    N/A  
isr_match_sig/main_1                                       macrocell24      2311   3561  RISE       1
isr_match_sig/q                                            macrocell24      3350   6911  RISE       1
Net_14237/main_2                                           macrocell26      3423  10334  RISE       1
Net_14237/q                                                macrocell26      3350  13684  RISE       1
Net_14226_1/clock_0                                        macrocell80      4518  18202  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14226_1/q       macrocell80   1250  19452  14271  RISE       1
Net_14226_1/main_2  macrocell80   2858  22310  34044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_1/clock_0                                        macrocell80      4518  18197  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_3/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_3
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 34160p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_3/q                         macrocell102   1250   1250  -6344  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_3  statuscell5    5757   7007  34160  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : Net_13798_3/main_3
Capture Clock  : Net_13798_3/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q       macrocell95   1250   1250  -9965  RISE       1
Net_13798_3/main_3  macrocell94   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : Net_13798_2/main_2
Capture Clock  : Net_13798_2/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q       macrocell95   1250   1250  -9965  RISE       1
Net_13798_2/main_2  macrocell95   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_7/main_4
Capture Clock  : Net_13789_7/clock_0
Path slack     : 34353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q       macrocell100   1250   1250  -8024  RISE       1
Net_13789_7/main_4  macrocell98    2554   3804  34353  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_6/main_3
Capture Clock  : Net_13789_6/clock_0
Path slack     : 34353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q       macrocell100   1250   1250  -8024  RISE       1
Net_13789_6/main_3  macrocell99    2554   3804  34353  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_5/main_2
Capture Clock  : Net_13789_5/clock_0
Path slack     : 34353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q       macrocell100   1250   1250  -8024  RISE       1
Net_13789_5/main_2  macrocell100   2554   3804  34353  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_3/q
Path End       : Net_13793_3/main_2
Capture Clock  : Net_13793_3/clock_0
Path slack     : 34359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_3/q       macrocell86   1250   1250  -3439  RISE       1
Net_13793_3/main_2  macrocell86   2548   3798  34359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_4/q
Path End       : Net_13789_7/main_5
Capture Clock  : Net_13789_7/clock_0
Path slack     : 34360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1

Data path
pin name            model name    delay     AT   slack  edge  Fanout
------------------  ------------  -----  -----  ------  ----  ------
Net_13789_4/q       macrocell101   1250   1250  -10622  RISE       1
Net_13789_7/main_5  macrocell98    2546   3796   34360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_4/q
Path End       : Net_13789_6/main_4
Capture Clock  : Net_13789_6/clock_0
Path slack     : 34360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1

Data path
pin name            model name    delay     AT   slack  edge  Fanout
------------------  ------------  -----  -----  ------  ----  ------
Net_13789_4/q       macrocell101   1250   1250  -10622  RISE       1
Net_13789_6/main_4  macrocell99    2546   3796   34360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_4/q
Path End       : Net_13789_5/main_3
Capture Clock  : Net_13789_5/clock_0
Path slack     : 34360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1

Data path
pin name            model name    delay     AT   slack  edge  Fanout
------------------  ------------  -----  -----  ------  ----  ------
Net_13789_4/q       macrocell101   1250   1250  -10622  RISE       1
Net_13789_5/main_3  macrocell100   2546   3796   34360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_4/q
Path End       : Net_13789_4/main_2
Capture Clock  : Net_13789_4/clock_0
Path slack     : 34360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1

Data path
pin name            model name    delay     AT   slack  edge  Fanout
------------------  ------------  -----  -----  ------  ----  ------
Net_13789_4/q       macrocell101   1250   1250  -10622  RISE       1
Net_13789_4/main_2  macrocell101   2546   3796   34360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_7/q
Path End       : Net_13789_7/main_2
Capture Clock  : Net_13789_7/clock_0
Path slack     : 34363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13789_7/q       macrocell98   1250   1250   5756  RISE       1
Net_13789_7/main_2  macrocell98   2544   3794  34363  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_6/q
Path End       : Net_13789_7/main_3
Capture Clock  : Net_13789_7/clock_0
Path slack     : 34377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13789_6/q       macrocell99   1250   1250   5165  RISE       1
Net_13789_7/main_3  macrocell98   2530   3780  34377  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_6/q
Path End       : Net_13789_6/main_2
Capture Clock  : Net_13789_6/clock_0
Path slack     : 34377p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13789_6/q       macrocell99   1250   1250   5165  RISE       1
Net_13789_6/main_2  macrocell99   2530   3780  34377  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_5
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 34401p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6766
-------------------------------------   ---- 
End-of-path arrival time (ps)           6766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                         macrocell100   1250   1250  -8024  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_5  statuscell5    5516   6766  34401  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_0/q
Path End       : Net_14288_1/main_3
Capture Clock  : Net_14288_1/clock_0
Path slack     : 34596p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_14288_0/q:R#1 vs. Clock_4:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14288_0/q       macrocell73      0   1250   COMP  RISE       1
Net_14288_1/main_3  macrocell72   2311   3561  34596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_0/q
Path End       : Net_14288_0/main_2
Capture Clock  : Net_14288_0/clock_0
Path slack     : 34596p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_14288_0/q:R#1 vs. Clock_4:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14288_0/q       macrocell73      0   1250   COMP  RISE       1
Net_14288_0/main_2  macrocell73   2311   3561  34596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_1/q
Path End       : Net_14288_1/main_1
Capture Clock  : Net_14288_1/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_14288_1/q:R#1 vs. Clock_4:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_14288_1/q       macrocell72      0   1250   COMP  RISE       1
Net_14288_1/main_1  macrocell72   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_2
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 35089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q                         macrocell103   1250   1250  -7321  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_2  statuscell5    4828   6078  35089  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_5
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 35118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_5/q                         macrocell92   1250   1250  -11828  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_5  statuscell3   4798   6048   35118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_4/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_4
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 36971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_13798_4/q                         macrocell93   1250   1250  -10939  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_4  statuscell3   2946   4196   36971  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_3/main_0
Capture Clock  : Net_14226_3/clock_0
Path slack     : 43536p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     18197
+ Cycle adjust (CyBUS_CLK:R#2 vs. Net_14288_1/q:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12818
-------------------------------------   ----- 
End-of-path arrival time (ps)           12818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  43536  RISE       1
Net_14226_3/main_0                       macrocell78   10768  12818  43536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_3/clock_0                                        macrocell78      4518  18197  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_2/main_0
Capture Clock  : Net_14226_2/clock_0
Path slack     : 43536p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     18197
+ Cycle adjust (CyBUS_CLK:R#2 vs. Net_14288_1/q:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12818
-------------------------------------   ----- 
End-of-path arrival time (ps)           12818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  43536  RISE       1
Net_14226_2/main_0                       macrocell79   10768  12818  43536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_2/clock_0                                        macrocell79      4518  18197  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_1/main_0
Capture Clock  : Net_14226_1/clock_0
Path slack     : 43536p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     18197
+ Cycle adjust (CyBUS_CLK:R#2 vs. Net_14288_1/q:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12818
-------------------------------------   ----- 
End-of-path arrival time (ps)           12818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  43536  RISE       1
Net_14226_1/main_0                       macrocell80   10768  12818  43536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_1/clock_0                                        macrocell80      4518  18197  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_0/main_0
Capture Clock  : Net_14226_0/clock_0
Path slack     : 43536p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     18197
+ Cycle adjust (CyBUS_CLK:R#2 vs. Net_14288_1/q:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         56354

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12818
-------------------------------------   ----- 
End-of-path arrival time (ps)           12818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  43536  RISE       1
Net_14226_0/main_0                       macrocell81   10768  12818  43536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_0/clock_0                                        macrocell81      4518  18197  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_7/main_0
Capture Clock  : Net_14226_7/clock_0
Path slack     : 43715p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     17322
+ Cycle adjust (CyBUS_CLK:R#2 vs. Net_14288_1/q:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11764
-------------------------------------   ----- 
End-of-path arrival time (ps)           11764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  43536  RISE       1
Net_14226_7/main_0                       macrocell74    9714  11764  43715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_7/clock_0                                        macrocell74      3643  17322  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_6/main_0
Capture Clock  : Net_14226_6/clock_0
Path slack     : 43715p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     17322
+ Cycle adjust (CyBUS_CLK:R#2 vs. Net_14288_1/q:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11764
-------------------------------------   ----- 
End-of-path arrival time (ps)           11764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  43536  RISE       1
Net_14226_6/main_0                       macrocell75    9714  11764  43715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_6/clock_0                                        macrocell75      3643  17322  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_5/main_0
Capture Clock  : Net_14226_5/clock_0
Path slack     : 43715p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     17322
+ Cycle adjust (CyBUS_CLK:R#2 vs. Net_14288_1/q:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11764
-------------------------------------   ----- 
End-of-path arrival time (ps)           11764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  43536  RISE       1
Net_14226_5/main_0                       macrocell76    9714  11764  43715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_5/clock_0                                        macrocell76      3643  17322  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_4/main_0
Capture Clock  : Net_14226_4/clock_0
Path slack     : 43715p

Capture Clock Arrival Time                                 0
+ Clock path delay                                     17322
+ Cycle adjust (CyBUS_CLK:R#2 vs. Net_14288_1/q:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         55479

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11764
-------------------------------------   ----- 
End-of-path arrival time (ps)           11764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  43536  RISE       1
Net_14226_4/main_0                       macrocell77    9714  11764  43715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1
Net_14288_1/q                                              macrocell72      1250   1250  
Net_14288_1/q (TOTAL_ADJUSTMENTS)                          macrocell72         0   1250  RISE       1
--Net_14288_1/q (Clock Phase Adjustment Delay)             macrocell72         0    N/A  
isr_match_sig/main_0                                       macrocell24      2307   3557  RISE       1
isr_match_sig/q                                            macrocell24      3350   6907  RISE       1
Net_14237/main_2                                           macrocell26      3423  10329  RISE       1
Net_14237/q                                                macrocell26      3350  13679  RISE       1
Net_14226_4/clock_0                                        macrocell77      3643  17322  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12251
-------------------------------------   ----- 
End-of-path arrival time (ps)           12251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell44   1250   1250  2149056  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    4771   6021  2149056  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350   9371  2149056  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2879  12251  2149056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2150115p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10361
-------------------------------------   ----- 
End-of-path arrival time (ps)           10361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell40     1250   1250  2150115  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell3      3436   4686  2150115  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   8036  2150115  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2326  10361  2150115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2152941p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13226
-------------------------------------   ----- 
End-of-path arrival time (ps)           13226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2152941  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      2258   5838  2152941  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350   9188  2152941  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    4038  13226  2152941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2153248p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12918
-------------------------------------   ----- 
End-of-path arrival time (ps)           12918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153248  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      3658   7238  2153248  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  10588  2153248  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    2330  12918  2153248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153731p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell44     1250   1250  2149056  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5675   6925  2153731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154435p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell40     1250   1250  2150115  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4972   6222  2154435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155495p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell49     1250   1250  2155495  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3912   5162  2155495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7472
-------------------------------------   ---- 
End-of-path arrival time (ps)           7472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2149056  RISE       1
\UART_1:BUART:rx_state_0\/main_1    macrocell45   6222   7472  2155685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7472
-------------------------------------   ---- 
End-of-path arrival time (ps)           7472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2149056  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell46   6222   7472  2155685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2155685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7472
-------------------------------------   ---- 
End-of-path arrival time (ps)           7472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2149056  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell47   6222   7472  2155685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7472
-------------------------------------   ---- 
End-of-path arrival time (ps)           7472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2149056  RISE       1
\UART_1:BUART:rx_status_3\/main_1   macrocell54   6222   7472  2155685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2155918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153248  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell41     3658   7238  2155918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151075  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4514   4704  2155952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156152p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell41     1250   1250  2150327  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3255   4505  2156152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell45     1250   1250  2150972  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3021   4271  2156386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156483  RISE       1
\UART_1:BUART:txn\/main_3                macrocell39     2304   6674  2156483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156890p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156890  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell48   4327   6267  2156890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156982p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell39   1250   1250  2156982  RISE       1
\UART_1:BUART:txn\/main_0  macrocell39   4924   6174  2156982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157135p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2149056  RISE       1
\UART_1:BUART:rx_state_2\/main_1    macrocell48   4771   6021  2157135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157135p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell44   1250   1250  2149056  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell50   4771   6021  2157135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157432p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156890  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell45   3785   5725  2157432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157432p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156890  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell46   3785   5725  2157432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157432p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156890  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell47   3785   5725  2157432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2155495  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell45   4460   5710  2157447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell49   1250   1250  2155495  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell46   4460   5710  2157447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2155495  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell47   4460   5710  2157447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2155495  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell54   4460   5710  2157447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2157455p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell43   1250   1250  2157455  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell41   4452   5702  2157455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2157515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell40   1250   1250  2150115  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell41   4392   5642  2157515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell40   1250   1250  2150115  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell43   4392   5642  2157515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell40   1250   1250  2150115  RISE       1
\UART_1:BUART:txn\/main_1    macrocell39   3972   5222  2157935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158007p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell43   1250   1250  2157455  RISE       1
\UART_1:BUART:txn\/main_6   macrocell39   3900   5150  2158007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158129  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell45   3087   5027  2158129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158129  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell46   3087   5027  2158129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158129  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell47   3087   5027  2158129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158139p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158129  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell48   3078   5018  2158139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158147  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell45   3069   5009  2158147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158147  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell46   3069   5009  2158147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158147  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell47   3069   5009  2158147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158155p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158147  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell48   3062   5002  2158155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell51   1250   1250  2152917  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell45   3682   4932  2158224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell51   1250   1250  2152917  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell54   3682   4932  2158224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158374p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2155495  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell48   3533   4783  2158374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2153108  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell45   3493   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2153108  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell54   3493   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158439p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell43   1250   1250  2157455  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell40   3468   4718  2158439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158439p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell43   1250   1250  2157455  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell42   3468   4718  2158439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158471p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell40   1250   1250  2150115  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell40   3436   4686  2158471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158471p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell40   1250   1250  2150115  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell42   3436   4686  2158471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158664p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell41   1250   1250  2150327  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell41   3243   4493  2158664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158664p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell41   1250   1250  2150327  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell43   3243   4493  2158664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell41   1250   1250  2150327  RISE       1
\UART_1:BUART:txn\/main_2    macrocell39   3233   4483  2158674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158683p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell41   1250   1250  2150327  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell40   3224   4474  2158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158683p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell41   1250   1250  2150327  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell42   3224   4474  2158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158892p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158892  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell49   2324   4264  2158892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell45   1250   1250  2150972  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell45   3012   4262  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell45   1250   1250  2150972  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell46   3012   4262  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell45   1250   1250  2150972  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell47   3012   4262  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell45   1250   1250  2150972  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell54   3012   4262  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158906  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell49   2311   4251  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158906  RISE       1
\UART_1:BUART:pollcount_1\/main_2        macrocell51   2311   4251  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158906  RISE       1
\UART_1:BUART:pollcount_0\/main_2        macrocell52   2311   4251  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158909  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell49   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158909  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell51   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158909  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell52   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159017p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell42   1250   1250  2150663  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell41   2890   4140  2159017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159017p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell42   1250   1250  2150663  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell43   2890   4140  2159017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159019p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell42   1250   1250  2150663  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell40   2888   4138  2159019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159019p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell42   1250   1250  2150663  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell42   2888   4138  2159019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159019p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151075  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell41     3948   4138  2159019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159019p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151075  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell43     3948   4138  2159019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159019p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell42   1250   1250  2150663  RISE       1
\UART_1:BUART:txn\/main_4    macrocell39   2887   4137  2159019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159052p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell45   1250   1250  2150972  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell48   2855   4105  2159052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159052p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell45   1250   1250  2150972  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell50   2855   4105  2159052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell51   1250   1250  2152917  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell51   2810   4060  2159096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell47   1250   1250  2151135  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell45   2698   3948  2159208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell47   1250   1250  2151135  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell46   2698   3948  2159208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell47   1250   1250  2151135  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell47   2698   3948  2159208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell47   1250   1250  2151135  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell54   2698   3948  2159208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell47   1250   1250  2151135  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell48   2692   3942  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell47   1250   1250  2151135  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell50   2692   3942  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2153108  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell51   2603   3853  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2153108  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell52   2603   3853  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell48   1250   1250  2151283  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell45   2544   3794  2159362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell48   1250   1250  2151283  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell46   2544   3794  2159362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell48   1250   1250  2151283  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell47   2544   3794  2159362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell48   1250   1250  2151283  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell54   2544   3794  2159362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159363p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell48   1250   1250  2151283  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell48   2544   3794  2159363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159363p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell48   1250   1250  2151283  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell50   2544   3794  2159363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159431p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3726
-------------------------------------   ---- 
End-of-path arrival time (ps)           3726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151075  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell40     3536   3726  2159431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159431p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3726
-------------------------------------   ---- 
End-of-path arrival time (ps)           3726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151075  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell42     3536   3726  2159431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159579p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell46     1250   1250  2154814  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2707   3957  2159579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159664p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell55   1250   1250  2159664  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell48   2243   3493  2159664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2160173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2984
-------------------------------------   ---- 
End-of-path arrival time (ps)           2984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160173  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell39     2794   2984  2160173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2160178p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2979
-------------------------------------   ---- 
End-of-path arrival time (ps)           2979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160173  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell40     2789   2979  2160178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2160178p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2979
-------------------------------------   ---- 
End-of-path arrival time (ps)           2979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160173  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell42     2789   2979  2160178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2162661p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell54    1250   1250  2162661  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   2255   3505  2162661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

