<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_dualram" family="Cyclone" style="COMPLEX"
    fixed-name="false" temporary="false">
    <instance version="16.0" decorated-name="alt_dspbuilder_dualram_GNPI5EKKTA">
        <generic name="DATA_WIDTH" value="24"/>
        <generic name="NUMWORDS" value="10000"/>
        <generic name="RAM_BLOCK_TYPE" value="M10K"/>
        <generic name="CASEVALUES" value="[]"/>
        <generic name="XFILE" value="input.hex"/>
        <generic name="INITIALIZATION" value="Blank"/>
        <generic name="SUPPORTROM" value="1"/>
        <generic name="FAMILY" value="Cyclone IV GX"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="REGISTER_OUTPUTS" value="1"/>
        <generic name="USE_ENA" value="0"/>
        <generic name="DONT_CARE" value="1"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="data" dir="Input"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="rd_addr" dir="Input"
            vhdl-type="std_logic_vector(14-1 downto 0)" width="14" lowerbound="0"/>
        <port name="wr_addr" dir="Input"
            vhdl-type="std_logic_vector(14-1 downto 0)" width="14" lowerbound="0"/>
        <port name="wren" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_dualram_GNPI5EKKTA.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <instance version="16.0" decorated-name="alt_dspbuilder_dualram_GNYFEXMTMW">
        <generic name="DATA_WIDTH" value="24"/>
        <generic name="NUMWORDS" value="10000"/>
        <generic name="RAM_BLOCK_TYPE" value="M10K"/>
        <generic name="CASEVALUES" value="[]"/>
        <generic name="XFILE" value="input.hex"/>
        <generic name="INITIALIZATION" value="Blank"/>
        <generic name="SUPPORTROM" value="1"/>
        <generic name="FAMILY" value="Cyclone IV GX"/>
        <generic name="CLOCKPHASE" value="1"/>
        <generic name="REGISTER_OUTPUTS" value="1"/>
        <generic name="USE_ENA" value="0"/>
        <generic name="DONT_CARE" value="0"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="data" dir="Input"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="q" dir="Output"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="rd_addr" dir="Input"
            vhdl-type="std_logic_vector(14-1 downto 0)" width="14" lowerbound="0"/>
        <port name="wr_addr" dir="Input"
            vhdl-type="std_logic_vector(14-1 downto 0)" width="14" lowerbound="0"/>
        <port name="wren" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_dualram_GNYFEXMTMW.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_sAltrBitPropagate.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_vecseq.vhd"/>
    </instance>
    <parameter-static name="DATA_WIDTH" default="8" type="POSITIVE"/>
    <parameter-static name="NUMWORDS" default="3" type="POSITIVE"/>
    <parameter-static name="RAM_BLOCK_TYPE" default="AUTO" type="STRING"/>
    <parameter-static name="CASEVALUES" default="[]" type="STRING"/>
    <parameter-static name="XFILE" default="input.hex" type="STRING"/>
    <parameter-static name="INITIALIZATION" default="Blank" type="STRING"/>
    <parameter-static name="SUPPORTROM" default="1" type="NATURAL"/>
    <parameter-static name="FAMILY" default="STRATIXV" type="STRING"/>
    <parameter-static name="CLOCKPHASE" default="1" type="STRING"/>
    <parameter-static name="REGISTER_OUTPUTS" default="1" type="NATURAL"/>
    <parameter-static name="USE_ENA" default="0" type="NATURAL"/>
    <parameter-static name="DONT_CARE" default="0" type="NATURAL"/>
</jvgen>
