1.0 Purpose
===========

This document provides topological layout rules to generate masks in a 0.18Î¼m 3.3V/(5V)6V dual-gate MCU Technology Processes.

