/usr/bin/env time -v /home/jiayin/App/vtr/ODIN_II/odin_II --adder_type default -U0 -c odin_config.xml
=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+7be7cbe3d
	Revision: v8.0.0-3332-g7be7cbe3d
	Compiled: 2021-02-26T03:04:33
	Compiler: GNU 9.3.0 on Linux-5.8.0-44-generic x86_64
	Build Info: release IPO VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Reading Configuration file
Architecture: k4_N10_sparse_xbar_3x3.xml
Reading FPGA Architecture file
Odin Failed to load architecture file: Unexpected attribute 'capacity' found on node 'pb_type'. Expected (possibly) one of: 'name'. with exit code4
Command exited with non-zero status 4
	Command being timed: "/home/jiayin/App/vtr/ODIN_II/odin_II --adder_type default -U0 -c odin_config.xml"
	User time (seconds): 0.00
	System time (seconds): 0.00
	Percent of CPU this job got: 100%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.00
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 5040
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 188
	Voluntary context switches: 1
	Involuntary context switches: 4
	Swaps: 0
	File system inputs: 144
	File system outputs: 0
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 4
