Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 11:28:15 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           21 |
| Yes          | No                    | No                     |             380 |           94 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             819 |          194 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                               Enable Signal                                               |                                            Set/Reset Signal                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/pop                                                  | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/push                         |                                                                                                        |                1 |              1 |         1.00 |
|  ap_clk      |                                                                                                           |                                                                                                        |                3 |              4 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                                |                                                                                                        |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1_n_0                               | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1_n_0                          | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1_n_0                   | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1_n_0                 | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1_n_0            | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt                        | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr                             | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_0                                                  |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                             | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/pop                                             | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1_n_0                         | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                              | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/ap_block_pp0_stage0_subdone                      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in               | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_0 |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                |                                                                                                        |               10 |             27 |         2.70 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/E[0]                                                                 | bd_0_i/hls_inst/inst/control_s_axi_U/ap_loop_init_reg[0]                                               |                9 |             31 |         3.44 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/ap_block_pp0_stage0_subdone                      | bd_0_i/hls_inst/inst/control_s_axi_U/icmp_ln15_1_reg_246_pp0_iter8_reg_reg[0]__0                       |                6 |             31 |         5.17 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_input_array[31]_i_1_n_0                                          | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_condition_517                                                                     | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_condition_521                                   |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/sum_result_ap_vld                                                    | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_input_array[63]_i_1_n_0                                          | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                4 |             32 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_size[31]_i_1_n_0                                                 | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p1                                              |                                                                                                        |               10 |             33 |         3.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2                                              |                                                                                                        |                8 |             33 |         4.12 |
|  ap_clk      |                                                                                                           | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |               21 |             51 |         2.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                  | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |               11 |             53 |         4.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                         | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |               18 |             71 |         3.94 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in               | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |               20 |             77 |         3.85 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/E[0]                                             | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |               18 |             92 |         5.11 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/E[0]                                                       |                                                                                                        |               17 |             92 |         5.41 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1               |                                                                                                        |               26 |             92 |         3.54 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                   | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |               12 |             93 |         7.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/push                                  |                                                                                                        |               12 |             93 |         7.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/ap_block_pp0_stage0_subdone                      |                                                                                                        |               22 |            101 |         4.59 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/next_req              | bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_rst_n_0         |               31 |            112 |         3.61 |
+--------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


