m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/simulation
vclk_div
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1677342679
!i10b 1
!s100 3<DJK1fgC<83aHeYS^FlB2
I9Hl6<QJ_n8P99Q:Z@2GYn1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 clk_div_v_unit
S1
R0
w1677253909
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v
L0 1
Z4 OW;L;10.5c;63
r1
!s85 0
31
Z5 !s108 1677342679.000000
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v|
!s101 -O0
!i113 1
Z6 o-sv -work presynth -O0
Z7 tCvgOpt 0
vspi_master
R1
R2
!i10b 1
!s100 W=;fWEIhSWVF?@=b>2YXj1
Ih??1R]C[VjXQ7WKPB8FI`2
R3
!s105 spi_master_v_unit
S1
R0
w1677342643
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v
Z8 L0 35
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v|
!s101 -O0
!i113 1
R6
R7
vSPI_Master_With_Single_CS
R1
R2
!i10b 1
!s100 >hPPH[<BcCiV7AV77SfMN2
IQ[F6GRn;Ln:A8bXZA=ieH2
R3
!s105 SPI_Master_With_Single_CS_v_unit
S1
R0
w1677336420
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v
R8
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v|
!s101 -O0
!i113 1
R6
R7
n@s@p@i_@master_@with_@single_@c@s
vtop
R1
R2
!i10b 1
!s100 `YG9aEWcIeUgJFe?[g7I20
Iac[H@f5i;>@il0=EUi15o3
R3
!s105 top_v_unit
S1
R0
w1677339186
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v|
!s101 -O0
!i113 1
R6
R7
vtop_test
R1
R2
!i10b 1
!s100 gFMLD^fjB;D@T?Jf<QCP72
Ik?Gi5C5eA3:J[UH>f1_B;1
R3
!s105 top_test_v_unit
S1
R0
w1677339750
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/top_test.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/top_test.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/top_test.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/top_test.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus -sv -work presynth -O0
R7
