// Seed: 2516599791
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output tri id_4,
    output wand id_5,
    input supply1 id_6,
    output wand id_7,
    output wor id_8,
    input supply1 id_9,
    inout wand id_10,
    input supply1 id_11,
    input supply0 id_12
    , id_20,
    input logic id_13,
    input wor id_14,
    input wire id_15,
    input wand id_16,
    output logic id_17,
    input wire id_18
);
  always id_17 <= id_13;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
  wire id_21;
endmodule
