INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan0138/Desktop/project_4/project_4.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2458] undeclared symbol din, assumed default net type wire [C:/Users/guan0138/Desktop/project_4/project_4.srcs/sources_1/new/lfsr.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan0138/Desktop/project_4/project_4.srcs/sim_1/new/lab4_toptb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_toptb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guan0138/Desktop/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
