#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jul 14 22:28:24 2021
# Process ID: 2392
# Current directory: C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.runs/synth_1
# Command line: vivado.exe -log FPGA_green_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_green_test.tcl
# Log file: C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.runs/synth_1/FPGA_green_test.vds
# Journal file: C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FPGA_green_test.tcl -notrace
Command: synth_design -top FPGA_green_test -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26044
WARNING: [Synth 8-2611] redeclaration of ansi port dot_r is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/DOT_TEST.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port dot_c is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/DOT_TEST.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port num_a is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port num_b is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port num_c is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port num_d is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port num_e is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:44]
WARNING: [Synth 8-2611] redeclaration of ansi port num_f is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:45]
WARNING: [Synth 8-2611] redeclaration of ansi port num_g is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:46]
WARNING: [Synth 8-2611] redeclaration of ansi port num_dp is not allowed [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:47]
WARNING: [Synth 8-6901] identifier 'rs_value' is used before its declaration [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu.v:116]
WARNING: [Synth 8-6901] identifier 'rt_value' is used before its declaration [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu.v:116]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1138.980 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_green_test' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/FPGA_green_test.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_cycle_cpu_display' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu_display.v:8]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (1#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'single_cycle_cpu' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu.v:10]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/inst_rom.v:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (2#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/inst_rom.v:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/regfile.v:8]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/regfile.v:8]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/alu.v:8]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/alu.v:8]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/data_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (6#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/data_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'single_cycle_cpu' (7#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu.v:10]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.runs/synth_1/.Xil/Vivado-2392-DESKTOP-9V8F9RL/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_module' (8#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.runs/synth_1/.Xil/Vivado-2392-DESKTOP-9V8F9RL/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'single_cycle_cpu_display' (9#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu_display.v:8]
INFO: [Synth 8-6157] synthesizing module 'PRJ_TEST' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/PRJ_TEST.v:21]
INFO: [Synth 8-6157] synthesizing module 'KEY_TEST' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/KEY_TEST.v:1]
INFO: [Synth 8-6155] done synthesizing module 'KEY_TEST' (10#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/KEY_TEST.v:1]
INFO: [Synth 8-6157] synthesizing module 'CLOCK_DIV' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/CLOCK_DIV.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLOCK_DIV' (11#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/CLOCK_DIV.v:21]
INFO: [Synth 8-6157] synthesizing module 'NUM_TEST' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:21]
INFO: [Synth 8-6155] done synthesizing module 'NUM_TEST' (12#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/NUM_TEST.v:21]
INFO: [Synth 8-6157] synthesizing module 'DOT_TEST' [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/DOT_TEST.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DOT_TEST' (13#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/DOT_TEST.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PRJ_TEST' (14#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Board_test/PRJ_TEST.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_green_test' (15#1) [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/FPGA_green_test.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1138.980 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1138.980 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1138.980 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1138.980 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'screen_test/cpu_clk_cg' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'screen_test/cpu_clk_cg' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/constrs_1/new/Constraint.xdc]
Finished Parsing XDC File [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/constrs_1/new/Constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/constrs_1/new/Constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_green_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_green_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1156.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1156.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1156.648 ; gain = 17.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1156.648 ; gain = 17.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1156.648 ; gain = 17.668
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KEY_TEST'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'KEY_TEST'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1156.648 ; gain = 17.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 34    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   6 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   3 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 13    
	   6 Input   16 Bit        Muxes := 1     
	  17 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 67    
	   5 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1156.648 ; gain = 17.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1156.648 ; gain = 17.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1156.648 ; gain = 17.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1205.023 ; gain = 66.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \screen_test/cpu_clk_cg :O [C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.srcs/sources_1/imports/rtl/Screen_test/single_cycle_cpu_display.v:50]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1218.848 ; gain = 79.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1218.848 ; gain = 79.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1218.848 ; gain = 79.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1218.848 ; gain = 79.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1218.848 ; gain = 79.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1218.848 ; gain = 79.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |lcd_module |     1|
|2     |BUFG       |     1|
|3     |BUFGCE     |     1|
|4     |CARRY4     |    38|
|5     |LUT1       |    22|
|6     |LUT2       |   130|
|7     |LUT3       |    96|
|8     |LUT4       |    86|
|9     |LUT5       |   229|
|10    |LUT6       |   847|
|11    |MUXF7      |   192|
|12    |MUXF8      |    84|
|13    |FDCE       |    44|
|14    |FDRE       |   897|
|15    |FDSE       |     8|
|16    |IBUF       |    16|
|17    |OBUF       |    63|
|18    |OBUFT      |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1218.848 ; gain = 79.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1218.848 ; gain = 62.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1218.848 ; gain = 79.867
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1218.848 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'screen_test/cpu_clk_cg' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 315 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'screen_test/cpu_clk_cg' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1236.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

Synth Design complete, checksum: 24cefa17
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1236.145 ; gain = 97.164
INFO: [Common 17-1381] The checkpoint 'C:/Users/Microapple/OneDrive - Rain/NSCSCC/myTest/myTest.runs/synth_1/FPGA_green_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPGA_green_test_utilization_synth.rpt -pb FPGA_green_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 14 22:29:12 2021...
