Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Sat Aug 12 15:50:44 2023
| Host             : PCPHESE71 running 64-bit major release  (build 9200)
| Command          : report_power -file m_top_power_routed.rpt -pb m_top_power_summary_routed.pb -rpx m_top_power_routed.rpx
| Design           : m_top
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.472        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.753        |
| Device Static (W)        | 0.718        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 98.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.103 |       19 |       --- |             --- |
| CLB Logic                |     0.021 |    35251 |       --- |             --- |
|   LUT as Logic           |     0.012 |     9340 |    274080 |            3.41 |
|   LUT as Shift Register  |     0.004 |      720 |    144000 |            0.50 |
|   LUT as Distributed RAM |     0.003 |      428 |    144000 |            0.30 |
|   Register               |     0.002 |    19483 |    548160 |            3.55 |
|   CARRY8                 |    <0.001 |      202 |     34260 |            0.59 |
|   Others                 |     0.000 |     1992 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       49 |    274080 |            0.02 |
| Signals                  |     0.018 |    25976 |       --- |             --- |
| Block RAM                |     0.010 |        9 |       912 |            0.99 |
| MMCM                     |     0.098 |        0 |       --- |             --- |
| I/O                      |     0.072 |       12 |       328 |            3.66 |
| GTH                      |     0.426 |        2 |        24 |            8.33 |
| SYSMON                   |     0.005 |        1 |       --- |             --- |
| Static Power             |     0.718 |          |           |                 |
| Total                    |     1.472 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.427 |       0.243 |      0.184 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.039 |       0.004 |      0.035 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.005 |       0.002 |      0.003 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.248 |       0.054 |      0.194 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.045 |       0.013 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.009 |       0.000 |      0.009 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.009 |       0.000 |      0.009 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.025 |       0.025 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.119 |       0.107 |      0.012 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.242 |       0.215 |      0.027 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.012 |       0.012 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                    | Domain                                                                                                                                                                                                                                                                                                                                                                    | Constraint (ns) |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i/txoutclkmon |            16.0 |
| clk_125                                                                                                                                                                                                                                                                                                                                                                                  | clk_125_p                                                                                                                                                                                                                                                                                                                                                                 |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                                                                        |            50.0 |
| ddmtdclk                                                                                                                                                                                                                                                                                                                                                                                 | ddmtdclk_in_p                                                                                                                                                                                                                                                                                                                                                             |             4.2 |
| eth_gtrefclk                                                                                                                                                                                                                                                                                                                                                                             | eth_gtrefclk_p                                                                                                                                                                                                                                                                                                                                                            |             6.4 |
| freerun_clk_62_5                                                                                                                                                                                                                                                                                                                                                                         | AXI_inst/system_ctrl_inst/udp_bridge_control/clk_pcs_pma_62_5_i/inst/freerun_clk_62_5                                                                                                                                                                                                                                                                                     |            16.0 |
| gt_refclk                                                                                                                                                                                                                                                                                                                                                                                | gt_refclk_p                                                                                                                                                                                                                                                                                                                                                               |             4.2 |
| gtfanout                                                                                                                                                                                                                                                                                                                                                                                 | gtfanout_in_p                                                                                                                                                                                                                                                                                                                                                             |             4.2 |
| qpll1clk_in[0]                                                                                                                                                                                                                                                                                                                                                                           | gt_inst/qpll_inst/gthe4_common_wrapper_inst/common_inst/qpll1clk_in[0]                                                                                                                                                                                                                                                                                                    |             0.2 |
| qpll1refclk_in[0]                                                                                                                                                                                                                                                                                                                                                                        | gt_inst/qpll_inst/gthe4_common_wrapper_inst/common_inst/qpll1refclk_in[0]                                                                                                                                                                                                                                                                                                 |             4.2 |
| rxoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                 |            16.0 |
| rxoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                        | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                                                                                                          |             4.2 |
| rxoutclkpcs_out[0]                                                                                                                                                                                                                                                                                                                                                                       | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                              |            16.0 |
| rxoutclkpcs_out[0]_1                                                                                                                                                                                                                                                                                                                                                                     | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                                                                                                                                       |             4.2 |
| txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                          | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gt_i/inst/gen_gtwizard_gthe4_top.PCS_PMA_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                 |             8.0 |
| txoutclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                        | gt_inst/ch[0].inst/inst/gen_gtwizard_gthe4_top.m_gth_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                                                                                                          |             4.2 |
| userclk_out                                                                                                                                                                                                                                                                                                                                                                              | AXI_inst/system_ctrl_inst/udp_bridge_control/mac_pcs_pma_i/PCS_PMA_i/U0/core_clocking_i/userclk                                                                                                                                                                                                                                                                           |            16.0 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| m_top                               |     0.753 |
|   AXI_inst                          |     0.332 |
|     bus_synch_rx_to_axi             |     0.001 |
|     gpio_axi                        |     0.002 |
|       U0                            |     0.002 |
|     gpio_axi_ddmtd                  |     0.002 |
|       U0                            |     0.002 |
|     ila_sys_i                       |     0.008 |
|       U0                            |     0.008 |
|     system_ctrl_inst                |     0.319 |
|       AXI_I2C_i                     |     0.002 |
|       system_interconnect_wrapper_i |     0.027 |
|       udp_bridge_control            |     0.290 |
|   DDMTD_inst                        |     0.020 |
|     ddmtd                           |     0.008 |
|       DMTD_A                        |     0.005 |
|       DMTD_B                        |     0.003 |
|     ddmtdclk_buf_inst               |     0.006 |
|     fanout_buf_inst                 |     0.006 |
|   dbg_hub                           |     0.003 |
|     inst                            |     0.003 |
|       BSCANID.u_xsdbm_id            |     0.003 |
|   enc_inst                          |     0.003 |
|   freq_meas_ref                     |     0.001 |
|   fsm_aligner_inst                  |     0.002 |
|   gt_inst                           |     0.287 |
|     ch[0].inst                      |     0.281 |
|       inst                          |     0.281 |
|     gtclk_inst                      |     0.006 |
|   ila_rx_inst                       |     0.027 |
|     U0                              |     0.027 |
|       ila_core_inst                 |     0.027 |
|   ila_tx_inst                       |     0.018 |
|     U0                              |     0.018 |
|       ila_core_inst                 |     0.018 |
|   sys_clk_inst                      |     0.001 |
|     ibuf_inst                       |     0.001 |
|   temp_sense                        |     0.007 |
|     sys_manager_temp                |     0.005 |
|       system_management_i           |     0.005 |
|   vio_rx_inst                       |     0.001 |
|     inst                            |     0.001 |
|   vio_sys_inst                      |     0.001 |
|     inst                            |     0.001 |
+-------------------------------------+-----------+


