// Seed: 4257144068
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    input wire id_7,
    input wand id_8,
    input wor id_9,
    input tri0 id_10,
    output wire id_11,
    output supply0 id_12,
    output tri id_13
    , id_21,
    input tri1 id_14,
    output uwire id_15,
    input wire id_16,
    input wand id_17,
    output wand id_18,
    output tri0 id_19
);
  assign id_18 = id_1;
  wire id_22, id_23;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input tri0 id_2,
    output uwire id_3,
    input wire id_4#(
        .id_10(1),
        .id_11(1),
        .id_12(-1),
        .id_13(1),
        .id_14(1),
        .id_15(-1'h0),
        .id_16(1),
        .id_17(1),
        .id_18(1),
        .id_19(1'b0),
        .id_20(1)
    ),
    output tri id_5,
    output tri1 id_6,
    input tri0 id_7,
    output wor id_8
);
  wire  id_21;
  logic id_22;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_2,
      id_7,
      id_2,
      id_0,
      id_6,
      id_8,
      id_8,
      id_7,
      id_3,
      id_1,
      id_7,
      id_5,
      id_8
  );
  assign modCall_1.id_10 = 0;
endmodule
