// Seed: 2746018304
module module_0;
  supply1 id_1;
  wire id_5;
  wire id_6;
  wire id_7, id_8, id_9;
  assign id_3 = 1;
  wire  id_10;
  uwire id_11;
  wire  id_12;
  initial
    forever
      for (id_4 = 1; id_11 * (1 ? id_3 : 1); id_1 = 1)
        @(posedge 1) begin
          if (1) begin
            id_10 += (1);
          end
        end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_6;
  module_0();
  always @* id_6 = 1;
endmodule
