NDS Database:  version O.87xd

NDS_INFO | xbr | 2C64A44VQ | XC2C64A-7-VQ44

DEVICE | 2C64A | 2C64A44VQ | 

NETWORK | TopLevel | 0 | 0 | 1073758214 | 0

INPUT_INSTANCE | 0 | 0 | NULL | Clock_II | TopLevel_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | Clock | 7669 | PI | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | Clock_II/FCLK | 7755 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Clock_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | NULL | Debug_MC | TopLevel_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Debug_MC.Q | 7676 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Debug_MC.Q | Debug_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Debug_MC.SI | Debug_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Debug_MC.D1 | 7671 | ? | 0 | 0 | Debug_MC | NULL | NULL | Debug_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | Data_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Debug_MC.D2 | 7672 | ? | 0 | 0 | Debug_MC | NULL | NULL | Debug_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Debug_MC.REG | Debug_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Debug_MC.D | 7670 | ? | 0 | 0 | Debug_MC | NULL | NULL | Debug_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Debug_MC.Q | 7675 | ? | 0 | 0 | Debug_MC | NULL | NULL | Debug_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | Data_II | TopLevel_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | Data | 7673 | PI | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | Data_II/IREG | 7998 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 10 | 5 | II_REG

OUTPUT_INSTANCE | 0 | Debug | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Debug_MC.Q | 7676 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Debug_MC.Q | Debug_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Debug | 7677 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Debug | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PrldHigh | Display<0>_MC | TopLevel_COPY_0_COPY_0 | 768 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<0>_MC.Q | 7810 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<0>_MC.Q | Display<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<0>_MC.SI | Display<0>_MC | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<0>_MC.D1 | 7680 | ? | 0 | 0 | Display<0>_MC | NULL | NULL | Display<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<0>_MC.D2 | 7679 | ? | 0 | 0 | Display<0>_MC | NULL | NULL | Display<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | Received<3>_MC.UIM | IV_TRUE | Received<1>_MC.UIM
SPPTERM | 2 | IV_TRUE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Display<0>_MC.CLKF | 7802 | ? | 0 | 0 | Display<0>_MC | NULL | NULL | Display<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay

SRFF_INSTANCE | Display<0>_MC.REG | Display<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<0>_MC.D | 7678 | ? | 0 | 0 | Display<0>_MC | NULL | NULL | Display<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Display<0>_MC.CLKF | 7802 | ? | 0 | 0 | Display<0>_MC | NULL | NULL | Display<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<0>_MC.Q | 7809 | ? | 0 | 0 | Display<0>_MC | NULL | NULL | Display<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | Received<3>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<3> | 7684 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<3>_MC.Q | UARTReceiver/bitsReceived<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<3>_MC.Q | 7976 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<3>_MC.SI | Received<3>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<3> | 7684 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<3>_MC.Q | UARTReceiver/bitsReceived<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<3>_MC.D1 | 7683 | ? | 0 | 0 | Received<3>_MC | NULL | NULL | Received<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<3>_MC.D2 | 7682 | ? | 0 | 0 | Received<3>_MC | NULL | NULL | Received<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<3>
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | Received<3>_MC.CE | 7775 | ? | 0 | 0 | Received<3>_MC | NULL | NULL | Received<3>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>

SRFF_INSTANCE | Received<3>_MC.REG | Received<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<3>_MC.D | 7681 | ? | 0 | 0 | Received<3>_MC | NULL | NULL | Received<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | Received<3>_MC.CE | 7775 | ? | 0 | 0 | Received<3>_MC | NULL | NULL | Received<3>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<3>_MC.Q | 7776 | ? | 0 | 0 | Received<3>_MC | NULL | NULL | Received<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | UARTReceiver/bitsReceived<3>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<3> | 7684 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<3>_MC.Q | UARTReceiver/bitsReceived<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<3>_MC.SI | UARTReceiver/bitsReceived<3>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<3>_MC.D1 | 7688 | ? | 0 | 0 | UARTReceiver/bitsReceived<3>_MC | NULL | NULL | UARTReceiver/bitsReceived<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<3>_MC.D2 | 7687 | ? | 0 | 0 | UARTReceiver/bitsReceived<3>_MC | NULL | NULL | UARTReceiver/bitsReceived<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | Data_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<3>_MC.CE | 7689 | ? | 0 | 0 | UARTReceiver/bitsReceived<3>_MC | NULL | NULL | UARTReceiver/bitsReceived<3>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>

SRFF_INSTANCE | UARTReceiver/bitsReceived<3>_MC.REG | UARTReceiver/bitsReceived<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<3>_MC.D | 7686 | ? | 0 | 0 | UARTReceiver/bitsReceived<3>_MC | NULL | NULL | UARTReceiver/bitsReceived<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<3>_MC.CE | 7689 | ? | 0 | 0 | UARTReceiver/bitsReceived<3>_MC | NULL | NULL | UARTReceiver/bitsReceived<3>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<3>_MC.Q | 7685 | ? | 0 | 0 | UARTReceiver/bitsReceived<3>_MC | NULL | NULL | UARTReceiver/bitsReceived<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | UARTReceiver/bitCounter<0>_MC | TopLevel_COPY_0_COPY_0 | 1280 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitCounter<0>_MC.SI | UARTReceiver/bitCounter<0>_MC | 0 | 11 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitCounter<0>_MC.D1 | 7694 | ? | 0 | 0 | UARTReceiver/bitCounter<0>_MC | NULL | NULL | UARTReceiver/bitCounter<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitCounter<0>_MC.D2 | 7693 | ? | 0 | 0 | UARTReceiver/bitCounter<0>_MC | NULL | NULL | UARTReceiver/bitCounter<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | N_PZ_185
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | N_PZ_185
SPPTERM | 8 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | UARTReceiver/bitCounter<0>_MC.CLKF | 7773 | ? | 0 | 0 | UARTReceiver/bitCounter<0>_MC | NULL | NULL | UARTReceiver/bitCounter<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM

SRFF_INSTANCE | UARTReceiver/bitCounter<0>_MC.REG | UARTReceiver/bitCounter<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitCounter<0>_MC.D | 7692 | ? | 0 | 0 | UARTReceiver/bitCounter<0>_MC | NULL | NULL | UARTReceiver/bitCounter<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | UARTReceiver/bitCounter<0>_MC.CLKF | 7773 | ? | 0 | 0 | UARTReceiver/bitCounter<0>_MC | NULL | NULL | UARTReceiver/bitCounter<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitCounter<0>_MC.Q | 7691 | ? | 0 | 0 | UARTReceiver/bitCounter<0>_MC | NULL | NULL | UARTReceiver/bitCounter<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | UARTReceiver/state_FSM_FFd1_MC | TopLevel_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/state_FSM_FFd1_MC.SI | UARTReceiver/state_FSM_FFd1_MC | 0 | 9 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/state_FSM_FFd1_MC.D1 | 7699 | ? | 0 | 0 | UARTReceiver/state_FSM_FFd1_MC | NULL | NULL | UARTReceiver/state_FSM_FFd1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/state_FSM_FFd1_MC.D2 | 7698 | ? | 0 | 0 | UARTReceiver/state_FSM_FFd1_MC | NULL | NULL | UARTReceiver/state_FSM_FFd1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
SPPTERM | 8 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | UARTReceiver/state_FSM_FFd1_MC.CLKF | 7772 | ? | 0 | 0 | UARTReceiver/state_FSM_FFd1_MC | NULL | NULL | UARTReceiver/state_FSM_FFd1_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM

SRFF_INSTANCE | UARTReceiver/state_FSM_FFd1_MC.REG | UARTReceiver/state_FSM_FFd1_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/state_FSM_FFd1_MC.D | 7697 | ? | 0 | 0 | UARTReceiver/state_FSM_FFd1_MC | NULL | NULL | UARTReceiver/state_FSM_FFd1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | UARTReceiver/state_FSM_FFd1_MC.CLKF | 7772 | ? | 0 | 0 | UARTReceiver/state_FSM_FFd1_MC | NULL | NULL | UARTReceiver/state_FSM_FFd1_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/state_FSM_FFd1_MC.Q | 7696 | ? | 0 | 0 | UARTReceiver/state_FSM_FFd1_MC | NULL | NULL | UARTReceiver/state_FSM_FFd1_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | UARTReceiver/state_FSM_FFd2_MC | TopLevel_COPY_0_COPY_0 | 1280 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/state_FSM_FFd2_MC.SI | UARTReceiver/state_FSM_FFd2_MC | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/state_FSM_FFd2_MC.D1 | 7704 | ? | 0 | 0 | UARTReceiver/state_FSM_FFd2_MC | NULL | NULL | UARTReceiver/state_FSM_FFd2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/state_FSM_FFd2_MC.D2 | 7703 | ? | 0 | 0 | UARTReceiver/state_FSM_FFd2_MC | NULL | NULL | UARTReceiver/state_FSM_FFd2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | N_PZ_211
SPPTERM | 2 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | N_PZ_211
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | UARTReceiver/state_FSM_FFd2_MC.CLKF | 7771 | ? | 0 | 0 | UARTReceiver/state_FSM_FFd2_MC | NULL | NULL | UARTReceiver/state_FSM_FFd2_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM

SRFF_INSTANCE | UARTReceiver/state_FSM_FFd2_MC.REG | UARTReceiver/state_FSM_FFd2_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/state_FSM_FFd2_MC.D | 7702 | ? | 0 | 0 | UARTReceiver/state_FSM_FFd2_MC | NULL | NULL | UARTReceiver/state_FSM_FFd2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | UARTReceiver/state_FSM_FFd2_MC.CLKF | 7771 | ? | 0 | 0 | UARTReceiver/state_FSM_FFd2_MC | NULL | NULL | UARTReceiver/state_FSM_FFd2_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/state_FSM_FFd2_MC.Q | 7701 | ? | 0 | 0 | UARTReceiver/state_FSM_FFd2_MC | NULL | NULL | UARTReceiver/state_FSM_FFd2_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | UARTReceiver/count<0>_MC | TopLevel_COPY_0_COPY_0 | 5376 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/count<0>_MC.SI | UARTReceiver/count<0>_MC | 0 | 11 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/count<0>_MC.D1 | 7709 | ? | 0 | 0 | UARTReceiver/count<0>_MC | NULL | NULL | UARTReceiver/count<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/count<0>_MC.D2 | 7708 | ? | 0 | 0 | UARTReceiver/count<0>_MC | NULL | NULL | UARTReceiver/count<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N_PZ_185
SPPTERM | 2 | IV_FALSE | UARTReceiver/count<0> | IV_TRUE | N_PZ_211
SPPTERM | 8 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | UARTReceiver/count<0>_MC.CLKF | 7770 | ? | 0 | 0 | UARTReceiver/count<0>_MC | NULL | NULL | UARTReceiver/count<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM

SRFF_INSTANCE | UARTReceiver/count<0>_MC.REG | UARTReceiver/count<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/count<0>_MC.D | 7707 | ? | 0 | 0 | UARTReceiver/count<0>_MC | NULL | NULL | UARTReceiver/count<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | UARTReceiver/count<0>_MC.CLKF | 7770 | ? | 0 | 0 | UARTReceiver/count<0>_MC | NULL | NULL | UARTReceiver/count<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/count<0>_MC.Q | 7706 | ? | 0 | 0 | UARTReceiver/count<0>_MC | NULL | NULL | UARTReceiver/count<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | UARTReceiver/count<1>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/count<1>_MC.SI | UARTReceiver/count<1>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/count<1>_MC.D1 | 7714 | ? | 0 | 0 | UARTReceiver/count<1>_MC | NULL | NULL | UARTReceiver/count<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/count<1>_MC.D2 | 7713 | ? | 0 | 0 | UARTReceiver/count<1>_MC | NULL | NULL | UARTReceiver/count<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | N_PZ_211
SPPTERM | 3 | IV_FALSE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count<1> | IV_FALSE | N_PZ_211

SRFF_INSTANCE | UARTReceiver/count<1>_MC.REG | UARTReceiver/count<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/count<1>_MC.D | 7712 | ? | 0 | 0 | UARTReceiver/count<1>_MC | NULL | NULL | UARTReceiver/count<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/count<1>_MC.Q | 7711 | ? | 0 | 0 | UARTReceiver/count<1>_MC | NULL | NULL | UARTReceiver/count<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_211_MC | TopLevel_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_211_MC.SI | N_PZ_211_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_211_MC.D1 | 7719 | ? | 0 | 0 | N_PZ_211_MC | NULL | NULL | N_PZ_211_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_211_MC.D2 | 7718 | ? | 0 | 0 | N_PZ_211_MC | NULL | NULL | N_PZ_211_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2
SPPTERM | 6 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitCounter<3>

SRFF_INSTANCE | N_PZ_211_MC.REG | N_PZ_211_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_211_MC.D | 7717 | ? | 0 | 0 | N_PZ_211_MC | NULL | NULL | N_PZ_211_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_211_MC.Q | 7716 | ? | 0 | 0 | N_PZ_211_MC | NULL | NULL | N_PZ_211_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | UARTReceiver/bitCounter<1>_MC | TopLevel_COPY_0_COPY_0 | 1280 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitCounter<1>_MC.SI | UARTReceiver/bitCounter<1>_MC | 0 | 12 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitCounter<1>_MC.D1 | 7724 | ? | 0 | 0 | UARTReceiver/bitCounter<1>_MC | NULL | NULL | UARTReceiver/bitCounter<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitCounter<1>_MC.D2 | 7723 | ? | 0 | 0 | UARTReceiver/bitCounter<1>_MC | NULL | NULL | UARTReceiver/bitCounter<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1>
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | N_PZ_185
SPPTERM | 3 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185
SPPTERM | 8 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | UARTReceiver/bitCounter<1>_MC.CLKF | 7759 | ? | 0 | 0 | UARTReceiver/bitCounter<1>_MC | NULL | NULL | UARTReceiver/bitCounter<1>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM

SRFF_INSTANCE | UARTReceiver/bitCounter<1>_MC.REG | UARTReceiver/bitCounter<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitCounter<1>_MC.D | 7722 | ? | 0 | 0 | UARTReceiver/bitCounter<1>_MC | NULL | NULL | UARTReceiver/bitCounter<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | UARTReceiver/bitCounter<1>_MC.CLKF | 7759 | ? | 0 | 0 | UARTReceiver/bitCounter<1>_MC | NULL | NULL | UARTReceiver/bitCounter<1>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitCounter<1>_MC.Q | 7721 | ? | 0 | 0 | UARTReceiver/bitCounter<1>_MC | NULL | NULL | UARTReceiver/bitCounter<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | UARTReceiver/count<2>_MC | TopLevel_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/count<2>_MC.SI | UARTReceiver/count<2>_MC | 0 | 10 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/count<2>_MC.D1 | 7729 | ? | 0 | 0 | UARTReceiver/count<2>_MC | NULL | NULL | UARTReceiver/count<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/count<2>_MC.D2 | 7728 | ? | 0 | 0 | UARTReceiver/count<2>_MC | NULL | NULL | UARTReceiver/count<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | N_PZ_211 | IV_TRUE | UARTReceiver/count<2>
SPPTERM | 3 | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count<1> | IV_FALSE | N_PZ_211
SPPTERM | 8 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | UARTReceiver/count<2>_MC.CLKF | 7758 | ? | 0 | 0 | UARTReceiver/count<2>_MC | NULL | NULL | UARTReceiver/count<2>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM

SRFF_INSTANCE | UARTReceiver/count<2>_MC.REG | UARTReceiver/count<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/count<2>_MC.D | 7727 | ? | 0 | 0 | UARTReceiver/count<2>_MC | NULL | NULL | UARTReceiver/count<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | UARTReceiver/count<2>_MC.CLKF | 7758 | ? | 0 | 0 | UARTReceiver/count<2>_MC | NULL | NULL | UARTReceiver/count<2>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/count<2>_MC.Q | 7726 | ? | 0 | 0 | UARTReceiver/count<2>_MC | NULL | NULL | UARTReceiver/count<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | UARTReceiver/count<3>_MC | TopLevel_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/count<3>_MC.SI | UARTReceiver/count<3>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/count<3>_MC.D1 | 7734 | ? | 0 | 0 | UARTReceiver/count<3>_MC | NULL | NULL | UARTReceiver/count<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/count<3>_MC.D2 | 7733 | ? | 0 | 0 | UARTReceiver/count<3>_MC | NULL | NULL | UARTReceiver/count<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | N_PZ_211 | IV_TRUE | UARTReceiver/count<3>
SPPTERM | 2 | IV_TRUE | UARTReceiver/count<3> | IV_TRUE | N_PZ_185
SPPTERM | 5 | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count<1> | IV_FALSE | N_PZ_211 | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | N_PZ_185

SRFF_INSTANCE | UARTReceiver/count<3>_MC.REG | UARTReceiver/count<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/count<3>_MC.D | 7732 | ? | 0 | 0 | UARTReceiver/count<3>_MC | NULL | NULL | UARTReceiver/count<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/count<3>_MC.Q | 7731 | ? | 0 | 0 | UARTReceiver/count<3>_MC | NULL | NULL | UARTReceiver/count<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_185_MC | TopLevel_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_185_MC.SI | N_PZ_185_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_185_MC.D1 | 7738 | ? | 0 | 0 | N_PZ_185_MC | NULL | NULL | N_PZ_185_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_185_MC.D2 | 7739 | ? | 0 | 0 | N_PZ_185_MC | NULL | NULL | N_PZ_185_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_185_MC.REG | N_PZ_185_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_185_MC.D | 7737 | ? | 0 | 0 | N_PZ_185_MC | NULL | NULL | N_PZ_185_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_185_MC.Q | 7736 | ? | 0 | 0 | N_PZ_185_MC | NULL | NULL | N_PZ_185_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | UARTReceiver/count<4>_MC | TopLevel_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/count<4>_MC.SI | UARTReceiver/count<4>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/count<4>_MC.D1 | 7744 | ? | 0 | 0 | UARTReceiver/count<4>_MC | NULL | NULL | UARTReceiver/count<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/count<4>_MC.D2 | 7743 | ? | 0 | 0 | UARTReceiver/count<4>_MC | NULL | NULL | UARTReceiver/count<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | N_PZ_211 | IV_TRUE | UARTReceiver/count<4>
SPPTERM | 5 | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count<1> | IV_FALSE | N_PZ_211 | IV_TRUE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3>

SRFF_INSTANCE | UARTReceiver/count<4>_MC.REG | UARTReceiver/count<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/count<4>_MC.D | 7742 | ? | 0 | 0 | UARTReceiver/count<4>_MC | NULL | NULL | UARTReceiver/count<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/count<4>_MC.Q | 7741 | ? | 0 | 0 | UARTReceiver/count<4>_MC | NULL | NULL | UARTReceiver/count<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | DivClock_MC | TopLevel_COPY_0_COPY_0 | 5376 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ClockDivider/XLXN_15 | 7750 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | ClockDivider/XLXN_15_MC.Q | ClockDivider/XLXN_15_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DivClock_MC.Q | 7968 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | DivClock_MC.SI | DivClock_MC | 0 | 1 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ClockDivider/XLXN_15 | 7750 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | ClockDivider/XLXN_15_MC.Q | ClockDivider/XLXN_15_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DivClock_MC.D1 | 7748 | ? | 0 | 0 | DivClock_MC | NULL | NULL | DivClock_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DivClock_MC.D2 | 7747 | ? | 0 | 0 | DivClock_MC | NULL | NULL | DivClock_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | DivClock_MC.CLKF | 7749 | ? | 0 | 0 | DivClock_MC | NULL | NULL | DivClock_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | ClockDivider/XLXN_15

SRFF_INSTANCE | DivClock_MC.REG | DivClock_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DivClock_MC.D | 7746 | ? | 0 | 0 | DivClock_MC | NULL | NULL | DivClock_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | DivClock_MC.CLKF | 7749 | ? | 0 | 0 | DivClock_MC | NULL | NULL | DivClock_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | ClockDivider/XLXN_15
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DivClock_MC.Q | 7756 | ? | 0 | 0 | DivClock_MC | NULL | NULL | DivClock_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | ClockDivider/XLXN_15_MC | TopLevel_COPY_0_COPY_0 | 5376 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Clock_II/FCLK | 7755 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | ClockDivider/XLXN_15 | 7750 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | ClockDivider/XLXN_15_MC.Q | ClockDivider/XLXN_15_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | ClockDivider/XLXN_15_MC.SI | ClockDivider/XLXN_15_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ClockDivider/XLXN_15_MC.D1 | 7754 | ? | 0 | 0 | ClockDivider/XLXN_15_MC | NULL | NULL | ClockDivider/XLXN_15_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ClockDivider/XLXN_15_MC.D2 | 7753 | ? | 0 | 0 | ClockDivider/XLXN_15_MC | NULL | NULL | ClockDivider/XLXN_15_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | ClockDivider/XLXN_15_MC.REG | ClockDivider/XLXN_15_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ClockDivider/XLXN_15_MC.D | 7752 | ? | 0 | 0 | ClockDivider/XLXN_15_MC | NULL | NULL | ClockDivider/XLXN_15_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | Clock_II/FCLK | 7755 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ClockDivider/XLXN_15_MC.Q | 7751 | ? | 0 | 0 | ClockDivider/XLXN_15_MC | NULL | NULL | ClockDivider/XLXN_15_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | UARTReceiver/bitCounter<2>_MC | TopLevel_COPY_0_COPY_0 | 1280 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitCounter<2>_MC.SI | UARTReceiver/bitCounter<2>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitCounter<2>_MC.D1 | 7764 | ? | 0 | 0 | UARTReceiver/bitCounter<2>_MC | NULL | NULL | UARTReceiver/bitCounter<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitCounter<2>_MC.D2 | 7763 | ? | 0 | 0 | UARTReceiver/bitCounter<2>_MC | NULL | NULL | UARTReceiver/bitCounter<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<2>
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2>
SPPTERM | 2 | IV_FALSE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2>
SPPTERM | 4 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2>
SPPTERM | 8 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>

SRFF_INSTANCE | UARTReceiver/bitCounter<2>_MC.REG | UARTReceiver/bitCounter<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitCounter<2>_MC.D | 7762 | ? | 0 | 0 | UARTReceiver/bitCounter<2>_MC | NULL | NULL | UARTReceiver/bitCounter<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitCounter<2>_MC.Q | 7761 | ? | 0 | 0 | UARTReceiver/bitCounter<2>_MC | NULL | NULL | UARTReceiver/bitCounter<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | UARTReceiver/bitCounter<3>_MC | TopLevel_COPY_0_COPY_0 | 1280 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitCounter<3>_MC.SI | UARTReceiver/bitCounter<3>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_211 | 7715 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_211_MC.Q | N_PZ_211_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitCounter<3>_MC.D1 | 7769 | ? | 0 | 0 | UARTReceiver/bitCounter<3>_MC | NULL | NULL | UARTReceiver/bitCounter<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitCounter<3>_MC.D2 | 7768 | ? | 0 | 0 | UARTReceiver/bitCounter<3>_MC | NULL | NULL | UARTReceiver/bitCounter<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<3>
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<3>
SPPTERM | 2 | IV_FALSE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<3>
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitCounter<3>
SPPTERM | 8 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | N_PZ_211 | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>

SRFF_INSTANCE | UARTReceiver/bitCounter<3>_MC.REG | UARTReceiver/bitCounter<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitCounter<3>_MC.D | 7767 | ? | 0 | 0 | UARTReceiver/bitCounter<3>_MC | NULL | NULL | UARTReceiver/bitCounter<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitCounter<3>_MC.Q | 7766 | ? | 0 | 0 | UARTReceiver/bitCounter<3>_MC | NULL | NULL | UARTReceiver/bitCounter<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | Received<1>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<1> | 7781 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<1>_MC.Q | UARTReceiver/bitsReceived<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<1>_MC.Q | 7972 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<1>_MC.SI | Received<1>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<1> | 7781 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<1>_MC.Q | UARTReceiver/bitsReceived<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<1>_MC.D1 | 7780 | ? | 0 | 0 | Received<1>_MC | NULL | NULL | Received<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<1>_MC.D2 | 7779 | ? | 0 | 0 | Received<1>_MC | NULL | NULL | Received<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<1>
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | Received<1>_MC.CE | 7787 | ? | 0 | 0 | Received<1>_MC | NULL | NULL | Received<1>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>

SRFF_INSTANCE | Received<1>_MC.REG | Received<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<1>_MC.D | 7778 | ? | 0 | 0 | Received<1>_MC | NULL | NULL | Received<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | Received<1>_MC.CE | 7787 | ? | 0 | 0 | Received<1>_MC | NULL | NULL | Received<1>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<1>_MC.Q | 7788 | ? | 0 | 0 | Received<1>_MC | NULL | NULL | Received<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | UARTReceiver/bitsReceived<1>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<1> | 7781 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<1>_MC.Q | UARTReceiver/bitsReceived<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<1>_MC.SI | UARTReceiver/bitsReceived<1>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<1>_MC.D1 | 7785 | ? | 0 | 0 | UARTReceiver/bitsReceived<1>_MC | NULL | NULL | UARTReceiver/bitsReceived<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<1>_MC.D2 | 7784 | ? | 0 | 0 | UARTReceiver/bitsReceived<1>_MC | NULL | NULL | UARTReceiver/bitsReceived<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | Data_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<1>_MC.CE | 7786 | ? | 0 | 0 | UARTReceiver/bitsReceived<1>_MC | NULL | NULL | UARTReceiver/bitsReceived<1>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>

SRFF_INSTANCE | UARTReceiver/bitsReceived<1>_MC.REG | UARTReceiver/bitsReceived<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<1>_MC.D | 7783 | ? | 0 | 0 | UARTReceiver/bitsReceived<1>_MC | NULL | NULL | UARTReceiver/bitsReceived<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<1>_MC.CE | 7786 | ? | 0 | 0 | UARTReceiver/bitsReceived<1>_MC | NULL | NULL | UARTReceiver/bitsReceived<1>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<1>_MC.Q | 7782 | ? | 0 | 0 | UARTReceiver/bitsReceived<1>_MC | NULL | NULL | UARTReceiver/bitsReceived<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | Received<2>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<2> | 7793 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<2>_MC.Q | UARTReceiver/bitsReceived<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<2>_MC.Q | 7974 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<2>_MC.SI | Received<2>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<2> | 7793 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<2>_MC.Q | UARTReceiver/bitsReceived<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<2>_MC.D1 | 7792 | ? | 0 | 0 | Received<2>_MC | NULL | NULL | Received<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<2>_MC.D2 | 7791 | ? | 0 | 0 | Received<2>_MC | NULL | NULL | Received<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<2>
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | Received<2>_MC.CE | 7799 | ? | 0 | 0 | Received<2>_MC | NULL | NULL | Received<2>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>

SRFF_INSTANCE | Received<2>_MC.REG | Received<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<2>_MC.D | 7790 | ? | 0 | 0 | Received<2>_MC | NULL | NULL | Received<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | Received<2>_MC.CE | 7799 | ? | 0 | 0 | Received<2>_MC | NULL | NULL | Received<2>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<2>_MC.Q | 7800 | ? | 0 | 0 | Received<2>_MC | NULL | NULL | Received<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | UARTReceiver/bitsReceived<2>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<2> | 7793 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<2>_MC.Q | UARTReceiver/bitsReceived<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<2>_MC.SI | UARTReceiver/bitsReceived<2>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<2>_MC.D1 | 7797 | ? | 0 | 0 | UARTReceiver/bitsReceived<2>_MC | NULL | NULL | UARTReceiver/bitsReceived<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<2>_MC.D2 | 7796 | ? | 0 | 0 | UARTReceiver/bitsReceived<2>_MC | NULL | NULL | UARTReceiver/bitsReceived<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | Data_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<2>_MC.CE | 7798 | ? | 0 | 0 | UARTReceiver/bitsReceived<2>_MC | NULL | NULL | UARTReceiver/bitsReceived<2>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>

SRFF_INSTANCE | UARTReceiver/bitsReceived<2>_MC.REG | UARTReceiver/bitsReceived<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<2>_MC.D | 7795 | ? | 0 | 0 | UARTReceiver/bitsReceived<2>_MC | NULL | NULL | UARTReceiver/bitsReceived<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<2>_MC.CE | 7798 | ? | 0 | 0 | UARTReceiver/bitsReceived<2>_MC | NULL | NULL | UARTReceiver/bitsReceived<2>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<2>_MC.Q | 7794 | ? | 0 | 0 | UARTReceiver/bitsReceived<2>_MC | NULL | NULL | UARTReceiver/bitsReceived<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | updateDisplay_MC | TopLevel_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | updateDisplay_MC.SI | updateDisplay_MC | 0 | 9 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | updateDisplay_MC.D1 | 7807 | ? | 0 | 0 | updateDisplay_MC | NULL | NULL | updateDisplay_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | updateDisplay_MC.D2 | 7806 | ? | 0 | 0 | updateDisplay_MC | NULL | NULL | updateDisplay_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_TRUE | updateDisplay
SPPTERM | 8 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4> | IV_FALSE | updateDisplay
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | updateDisplay_MC.CLKF | 7808 | ? | 0 | 0 | updateDisplay_MC | NULL | NULL | updateDisplay_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM

SRFF_INSTANCE | updateDisplay_MC.REG | updateDisplay_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | updateDisplay_MC.D | 7805 | ? | 0 | 0 | updateDisplay_MC | NULL | NULL | updateDisplay_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | updateDisplay_MC.CLKF | 7808 | ? | 0 | 0 | updateDisplay_MC | NULL | NULL | updateDisplay_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | updateDisplay_MC.Q | 7804 | ? | 0 | 0 | updateDisplay_MC | NULL | NULL | updateDisplay_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<0> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<0>_MC.Q | 7810 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<0>_MC.Q | Display<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<0> | 7811 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PrldHigh | Display<10>_MC | TopLevel_COPY_0_COPY_0 | 768 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<10>_MC.Q | 7866 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<10>_MC.Q | Display<10>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<10>_MC.SI | Display<10>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<10>_MC.D1 | 7814 | ? | 0 | 0 | Display<10>_MC | NULL | NULL | Display<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<10>_MC.D2 | 7813 | ? | 0 | 0 | Display<10>_MC | NULL | NULL | Display<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<6>_MC.UIM
SPPTERM | 2 | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<4>_MC.UIM

SRFF_INSTANCE | Display<10>_MC.REG | Display<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<10>_MC.D | 7812 | ? | 0 | 0 | Display<10>_MC | NULL | NULL | Display<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<10>_MC.Q | 7865 | ? | 0 | 0 | Display<10>_MC | NULL | NULL | Display<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | Received<7>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<7> | 7818 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<7>_MC.Q | UARTReceiver/bitsReceived<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 7825 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<7>_MC.Q | 7984 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<7>_MC.SI | Received<7>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<7> | 7818 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<7>_MC.Q | UARTReceiver/bitsReceived<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<7>_MC.D1 | 7817 | ? | 0 | 0 | Received<7>_MC | NULL | NULL | Received<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<7>_MC.D2 | 7816 | ? | 0 | 0 | Received<7>_MC | NULL | NULL | Received<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<7>
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | Received<7>_MC.CE | 7824 | ? | 0 | 0 | Received<7>_MC | NULL | NULL | Received<7>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>

SRFF_INSTANCE | Received<7>_MC.REG | Received<7>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<7>_MC.D | 7815 | ? | 0 | 0 | Received<7>_MC | NULL | NULL | Received<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 7825 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | Received<7>_MC.CE | 7824 | ? | 0 | 0 | Received<7>_MC | NULL | NULL | Received<7>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<7>_MC.Q | 7826 | ? | 0 | 0 | Received<7>_MC | NULL | NULL | Received<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | UARTReceiver/bitsReceived<7>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<7> | 7818 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<7>_MC.Q | UARTReceiver/bitsReceived<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<7>_MC.SI | UARTReceiver/bitsReceived<7>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<7>_MC.D1 | 7822 | ? | 0 | 0 | UARTReceiver/bitsReceived<7>_MC | NULL | NULL | UARTReceiver/bitsReceived<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<7>_MC.D2 | 7821 | ? | 0 | 0 | UARTReceiver/bitsReceived<7>_MC | NULL | NULL | UARTReceiver/bitsReceived<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | Data_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<7>_MC.CE | 7823 | ? | 0 | 0 | UARTReceiver/bitsReceived<7>_MC | NULL | NULL | UARTReceiver/bitsReceived<7>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>

SRFF_INSTANCE | UARTReceiver/bitsReceived<7>_MC.REG | UARTReceiver/bitsReceived<7>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<7>_MC.D | 7820 | ? | 0 | 0 | UARTReceiver/bitsReceived<7>_MC | NULL | NULL | UARTReceiver/bitsReceived<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<7>_MC.CE | 7823 | ? | 0 | 0 | UARTReceiver/bitsReceived<7>_MC | NULL | NULL | UARTReceiver/bitsReceived<7>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<7>_MC.Q | 7819 | ? | 0 | 0 | UARTReceiver/bitsReceived<7>_MC | NULL | NULL | UARTReceiver/bitsReceived<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | Received<6>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<6> | 7831 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<6>_MC.Q | UARTReceiver/bitsReceived<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 7825 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<6>_MC.Q | 7982 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<6>_MC.SI | Received<6>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<6> | 7831 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<6>_MC.Q | UARTReceiver/bitsReceived<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<6>_MC.D1 | 7830 | ? | 0 | 0 | Received<6>_MC | NULL | NULL | Received<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<6>_MC.D2 | 7829 | ? | 0 | 0 | Received<6>_MC | NULL | NULL | Received<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<6>
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | Received<6>_MC.CE | 7837 | ? | 0 | 0 | Received<6>_MC | NULL | NULL | Received<6>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>

SRFF_INSTANCE | Received<6>_MC.REG | Received<6>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<6>_MC.D | 7828 | ? | 0 | 0 | Received<6>_MC | NULL | NULL | Received<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 7825 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | Received<6>_MC.CE | 7837 | ? | 0 | 0 | Received<6>_MC | NULL | NULL | Received<6>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<6>_MC.Q | 7838 | ? | 0 | 0 | Received<6>_MC | NULL | NULL | Received<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | UARTReceiver/bitsReceived<6>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<6> | 7831 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<6>_MC.Q | UARTReceiver/bitsReceived<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<6>_MC.SI | UARTReceiver/bitsReceived<6>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<6>_MC.D1 | 7835 | ? | 0 | 0 | UARTReceiver/bitsReceived<6>_MC | NULL | NULL | UARTReceiver/bitsReceived<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<6>_MC.D2 | 7834 | ? | 0 | 0 | UARTReceiver/bitsReceived<6>_MC | NULL | NULL | UARTReceiver/bitsReceived<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | Data_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<6>_MC.CE | 7836 | ? | 0 | 0 | UARTReceiver/bitsReceived<6>_MC | NULL | NULL | UARTReceiver/bitsReceived<6>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>

SRFF_INSTANCE | UARTReceiver/bitsReceived<6>_MC.REG | UARTReceiver/bitsReceived<6>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<6>_MC.D | 7833 | ? | 0 | 0 | UARTReceiver/bitsReceived<6>_MC | NULL | NULL | UARTReceiver/bitsReceived<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<6>_MC.CE | 7836 | ? | 0 | 0 | UARTReceiver/bitsReceived<6>_MC | NULL | NULL | UARTReceiver/bitsReceived<6>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<6>_MC.Q | 7832 | ? | 0 | 0 | UARTReceiver/bitsReceived<6>_MC | NULL | NULL | UARTReceiver/bitsReceived<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | Received<5>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<5> | 7843 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<5>_MC.Q | UARTReceiver/bitsReceived<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 7825 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<5>_MC.Q | 7980 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<5>_MC.SI | Received<5>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<5> | 7843 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<5>_MC.Q | UARTReceiver/bitsReceived<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<5>_MC.D1 | 7842 | ? | 0 | 0 | Received<5>_MC | NULL | NULL | Received<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<5>_MC.D2 | 7841 | ? | 0 | 0 | Received<5>_MC | NULL | NULL | Received<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<5>
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | Received<5>_MC.CE | 7849 | ? | 0 | 0 | Received<5>_MC | NULL | NULL | Received<5>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>

SRFF_INSTANCE | Received<5>_MC.REG | Received<5>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<5>_MC.D | 7840 | ? | 0 | 0 | Received<5>_MC | NULL | NULL | Received<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 7825 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | Received<5>_MC.CE | 7849 | ? | 0 | 0 | Received<5>_MC | NULL | NULL | Received<5>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<5>_MC.Q | 7850 | ? | 0 | 0 | Received<5>_MC | NULL | NULL | Received<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | UARTReceiver/bitsReceived<5>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<5> | 7843 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<5>_MC.Q | UARTReceiver/bitsReceived<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<5>_MC.SI | UARTReceiver/bitsReceived<5>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<5>_MC.D1 | 7847 | ? | 0 | 0 | UARTReceiver/bitsReceived<5>_MC | NULL | NULL | UARTReceiver/bitsReceived<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<5>_MC.D2 | 7846 | ? | 0 | 0 | UARTReceiver/bitsReceived<5>_MC | NULL | NULL | UARTReceiver/bitsReceived<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | Data_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<5>_MC.CE | 7848 | ? | 0 | 0 | UARTReceiver/bitsReceived<5>_MC | NULL | NULL | UARTReceiver/bitsReceived<5>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>

SRFF_INSTANCE | UARTReceiver/bitsReceived<5>_MC.REG | UARTReceiver/bitsReceived<5>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<5>_MC.D | 7845 | ? | 0 | 0 | UARTReceiver/bitsReceived<5>_MC | NULL | NULL | UARTReceiver/bitsReceived<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<5>_MC.CE | 7848 | ? | 0 | 0 | UARTReceiver/bitsReceived<5>_MC | NULL | NULL | UARTReceiver/bitsReceived<5>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<5>_MC.Q | 7844 | ? | 0 | 0 | UARTReceiver/bitsReceived<5>_MC | NULL | NULL | UARTReceiver/bitsReceived<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | Received<4>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<4> | 7855 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<4>_MC.Q | UARTReceiver/bitsReceived<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<4>_MC.Q | 7978 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<4>_MC.SI | Received<4>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<4> | 7855 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<4>_MC.Q | UARTReceiver/bitsReceived<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<4>_MC.D1 | 7854 | ? | 0 | 0 | Received<4>_MC | NULL | NULL | Received<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<4>_MC.D2 | 7853 | ? | 0 | 0 | Received<4>_MC | NULL | NULL | Received<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<4>
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | Received<4>_MC.CE | 7861 | ? | 0 | 0 | Received<4>_MC | NULL | NULL | Received<4>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>

SRFF_INSTANCE | Received<4>_MC.REG | Received<4>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<4>_MC.D | 7852 | ? | 0 | 0 | Received<4>_MC | NULL | NULL | Received<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | Received<4>_MC.CE | 7861 | ? | 0 | 0 | Received<4>_MC | NULL | NULL | Received<4>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<4>_MC.Q | 7862 | ? | 0 | 0 | Received<4>_MC | NULL | NULL | Received<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | UARTReceiver/bitsReceived<4>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<4> | 7855 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<4>_MC.Q | UARTReceiver/bitsReceived<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<4>_MC.SI | UARTReceiver/bitsReceived<4>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/UIM | 7674 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | UARTReceiver/bitsReceived<4>_MC.D1 | 7859 | ? | 0 | 0 | UARTReceiver/bitsReceived<4>_MC | NULL | NULL | UARTReceiver/bitsReceived<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | UARTReceiver/bitsReceived<4>_MC.D2 | 7858 | ? | 0 | 0 | UARTReceiver/bitsReceived<4>_MC | NULL | NULL | UARTReceiver/bitsReceived<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | Data_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<4>_MC.CE | 7860 | ? | 0 | 0 | UARTReceiver/bitsReceived<4>_MC | NULL | NULL | UARTReceiver/bitsReceived<4>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>

SRFF_INSTANCE | UARTReceiver/bitsReceived<4>_MC.REG | UARTReceiver/bitsReceived<4>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | UARTReceiver/bitsReceived<4>_MC.D | 7857 | ? | 0 | 0 | UARTReceiver/bitsReceived<4>_MC | NULL | NULL | UARTReceiver/bitsReceived<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<4>_MC.CE | 7860 | ? | 0 | 0 | UARTReceiver/bitsReceived<4>_MC | NULL | NULL | UARTReceiver/bitsReceived<4>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<4>_MC.Q | 7856 | ? | 0 | 0 | UARTReceiver/bitsReceived<4>_MC | NULL | NULL | UARTReceiver/bitsReceived<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<10> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<10>_MC.Q | 7866 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<10>_MC.Q | Display<10>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<10> | 7867 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<10> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PrldHigh | Display<11>_MC | TopLevel_COPY_0_COPY_0 | 768 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<11>_MC.Q | 7873 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<11>_MC.Q | Display<11>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<11>_MC.SI | Display<11>_MC | 0 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<11>_MC.D1 | 7870 | ? | 0 | 0 | Display<11>_MC | NULL | NULL | Display<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<11>_MC.D2 | 7869 | ? | 0 | 0 | Display<11>_MC | NULL | NULL | Display<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM
SPPTERM | 2 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
SPPTERM | 2 | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Display<11>_MC.CLKF | 7871 | ? | 0 | 0 | Display<11>_MC | NULL | NULL | Display<11>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay

SRFF_INSTANCE | Display<11>_MC.REG | Display<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<11>_MC.D | 7868 | ? | 0 | 0 | Display<11>_MC | NULL | NULL | Display<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Display<11>_MC.CLKF | 7871 | ? | 0 | 0 | Display<11>_MC | NULL | NULL | Display<11>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<11>_MC.Q | 7872 | ? | 0 | 0 | Display<11>_MC | NULL | NULL | Display<11>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<11> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<11>_MC.Q | 7873 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<11>_MC.Q | Display<11>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<11> | 7874 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<11> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldHigh | Display<12>_MC | TopLevel_COPY_0_COPY_0 | 512 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<12>_MC.Q | 7880 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<12>_MC.Q | Display<12>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<12>_MC.SI | Display<12>_MC | 0 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<12>_MC.D1 | 7877 | ? | 0 | 0 | Display<12>_MC | NULL | NULL | Display<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<12>_MC.D2 | 7876 | ? | 0 | 0 | Display<12>_MC | NULL | NULL | Display<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_TRUE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Display<12>_MC.CLKF | 7878 | ? | 0 | 0 | Display<12>_MC | NULL | NULL | Display<12>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay

SRFF_INSTANCE | Display<12>_MC.REG | Display<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<12>_MC.D | 7875 | ? | 0 | 0 | Display<12>_MC | NULL | NULL | Display<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Display<12>_MC.CLKF | 7878 | ? | 0 | 0 | Display<12>_MC | NULL | NULL | Display<12>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<12>_MC.Q | 7879 | ? | 0 | 0 | Display<12>_MC | NULL | NULL | Display<12>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<12> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<12>_MC.Q | 7880 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<12>_MC.Q | Display<12>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<12> | 7881 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<12> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldHigh | Display<13>_MC | TopLevel_COPY_0_COPY_0 | 512 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<13>_MC.Q | 7887 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<13>_MC.Q | Display<13>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<13>_MC.SI | Display<13>_MC | 0 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<13>_MC.D1 | 7884 | ? | 0 | 0 | Display<13>_MC | NULL | NULL | Display<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<13>_MC.D2 | 7883 | ? | 0 | 0 | Display<13>_MC | NULL | NULL | Display<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Display<13>_MC.CLKF | 7885 | ? | 0 | 0 | Display<13>_MC | NULL | NULL | Display<13>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay

SRFF_INSTANCE | Display<13>_MC.REG | Display<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<13>_MC.D | 7882 | ? | 0 | 0 | Display<13>_MC | NULL | NULL | Display<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Display<13>_MC.CLKF | 7885 | ? | 0 | 0 | Display<13>_MC | NULL | NULL | Display<13>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<13>_MC.Q | 7886 | ? | 0 | 0 | Display<13>_MC | NULL | NULL | Display<13>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<13> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<13>_MC.Q | 7887 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<13>_MC.Q | Display<13>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<13> | 7888 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<13> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldHigh | Display<14>_MC | TopLevel_COPY_0_COPY_0 | 512 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<14>_MC.Q | 7893 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<14>_MC.Q | Display<14>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<14>_MC.SI | Display<14>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<14>_MC.D1 | 7891 | ? | 0 | 0 | Display<14>_MC | NULL | NULL | Display<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<14>_MC.D2 | 7890 | ? | 0 | 0 | Display<14>_MC | NULL | NULL | Display<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_TRUE | Received<5>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM

SRFF_INSTANCE | Display<14>_MC.REG | Display<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<14>_MC.D | 7889 | ? | 0 | 0 | Display<14>_MC | NULL | NULL | Display<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<14>_MC.Q | 7892 | ? | 0 | 0 | Display<14>_MC | NULL | NULL | Display<14>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<14> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<14>_MC.Q | 7893 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<14>_MC.Q | Display<14>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<14> | 7894 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<14> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldHigh | Display<15>_MC | TopLevel_COPY_0_COPY_0 | 512 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<15>_MC.Q | 7899 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<15>_MC.Q | Display<15>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<15>_MC.SI | Display<15>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<15>_MC.D1 | 7897 | ? | 0 | 0 | Display<15>_MC | NULL | NULL | Display<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<15>_MC.D2 | 7896 | ? | 0 | 0 | Display<15>_MC | NULL | NULL | Display<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_TRUE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM

SRFF_INSTANCE | Display<15>_MC.REG | Display<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<15>_MC.D | 7895 | ? | 0 | 0 | Display<15>_MC | NULL | NULL | Display<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<15>_MC.Q | 7898 | ? | 0 | 0 | Display<15>_MC | NULL | NULL | Display<15>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<15> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<15>_MC.Q | 7899 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<15>_MC.Q | Display<15>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<15> | 7900 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<15> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldHigh | Display<1>_MC | TopLevel_COPY_0_COPY_0 | 512 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<1>_MC.Q | 7914 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<1>_MC.Q | Display<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<1>_MC.SI | Display<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<1>_MC.D1 | 7903 | ? | 0 | 0 | Display<1>_MC | NULL | NULL | Display<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<1>_MC.D2 | 7902 | ? | 0 | 0 | Display<1>_MC | NULL | NULL | Display<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM

SRFF_INSTANCE | Display<1>_MC.REG | Display<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<1>_MC.D | 7901 | ? | 0 | 0 | Display<1>_MC | NULL | NULL | Display<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<1>_MC.Q | 7913 | ? | 0 | 0 | Display<1>_MC | NULL | NULL | Display<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | Received<0>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<0> | 7907 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<0>_MC.Q | UARTReceiver/bitsReceived<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Received<0>_MC.Q | 7970 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Received<0>_MC.SI | Received<0>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitsReceived<0> | 7907 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<0>_MC.Q | UARTReceiver/bitsReceived<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<0> | 7705 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<0>_MC.Q | UARTReceiver/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<1> | 7710 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<1>_MC.Q | UARTReceiver/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<2> | 7725 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<2>_MC.Q | UARTReceiver/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<3> | 7730 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<3>_MC.Q | UARTReceiver/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/count<4> | 7740 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/count<4>_MC.Q | UARTReceiver/count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Received<0>_MC.D1 | 7906 | ? | 0 | 0 | Received<0>_MC | NULL | NULL | Received<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Received<0>_MC.D2 | 7905 | ? | 0 | 0 | Received<0>_MC | NULL | NULL | Received<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<0>
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | Received<0>_MC.CE | 7910 | ? | 0 | 0 | Received<0>_MC | NULL | NULL | Received<0>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>

SRFF_INSTANCE | Received<0>_MC.REG | Received<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Received<0>_MC.D | 7904 | ? | 0 | 0 | Received<0>_MC | NULL | NULL | Received<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | Received<0>_MC.CE | 7910 | ? | 0 | 0 | Received<0>_MC | NULL | NULL | Received<0>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Received<0>_MC.Q | 7911 | ? | 0 | 0 | Received<0>_MC | NULL | NULL | Received<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | UARTReceiver/bitsReceived<0>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 7825 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Data_II/IREG | 7998 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | UARTReceiver/bitsReceived<0> | 7907 | ? | 0 | 8 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitsReceived<0>_MC.Q | UARTReceiver/bitsReceived<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | UARTReceiver/bitsReceived<0>_MC.SI | UARTReceiver/bitsReceived<0>_MC | 0 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<0> | 7690 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<0>_MC.Q | UARTReceiver/bitCounter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<1> | 7720 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<1>_MC.Q | UARTReceiver/bitCounter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 7735 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<2> | 7760 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<2>_MC.Q | UARTReceiver/bitCounter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/bitCounter<3> | 7765 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/bitCounter<3>_MC.Q | UARTReceiver/bitCounter<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<0>_MC.CE | 7909 | ? | 0 | 0 | UARTReceiver/bitsReceived<0>_MC | NULL | NULL | UARTReceiver/bitsReceived<0>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>

SRFF_INSTANCE | UARTReceiver/bitsReceived<0>_MC.REG | UARTReceiver/bitsReceived<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Data_II/IREG | 7998 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Data_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 7825 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | UARTReceiver/bitsReceived<0>_MC.CE | 7909 | ? | 0 | 0 | UARTReceiver/bitsReceived<0>_MC | NULL | NULL | UARTReceiver/bitsReceived<0>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | UARTReceiver/bitsReceived<0>_MC.Q | 7908 | ? | 0 | 0 | UARTReceiver/bitsReceived<0>_MC | NULL | NULL | UARTReceiver/bitsReceived<0>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<1> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<1>_MC.Q | 7914 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<1>_MC.Q | Display<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<1> | 7915 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PrldHigh | Display<2>_MC | TopLevel_COPY_0_COPY_0 | 768 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<2>_MC.Q | 7920 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<2>_MC.Q | Display<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<2>_MC.SI | Display<2>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<2>_MC.D1 | 7918 | ? | 0 | 0 | Display<2>_MC | NULL | NULL | Display<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<2>_MC.D2 | 7917 | ? | 0 | 0 | Display<2>_MC | NULL | NULL | Display<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
SPPTERM | 2 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<1>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<0>_MC.UIM

SRFF_INSTANCE | Display<2>_MC.REG | Display<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<2>_MC.D | 7916 | ? | 0 | 0 | Display<2>_MC | NULL | NULL | Display<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<2>_MC.Q | 7919 | ? | 0 | 0 | Display<2>_MC | NULL | NULL | Display<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<2> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<2>_MC.Q | 7920 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<2>_MC.Q | Display<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<2> | 7921 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PrldHigh | Display<3>_MC | TopLevel_COPY_0_COPY_0 | 768 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<3>_MC.Q | 7927 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<3>_MC.Q | Display<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<3>_MC.SI | Display<3>_MC | 0 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<3>_MC.D1 | 7924 | ? | 0 | 0 | Display<3>_MC | NULL | NULL | Display<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<3>_MC.D2 | 7923 | ? | 0 | 0 | Display<3>_MC | NULL | NULL | Display<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
SPPTERM | 2 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Display<3>_MC.CLKF | 7925 | ? | 0 | 0 | Display<3>_MC | NULL | NULL | Display<3>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay

SRFF_INSTANCE | Display<3>_MC.REG | Display<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<3>_MC.D | 7922 | ? | 0 | 0 | Display<3>_MC | NULL | NULL | Display<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Display<3>_MC.CLKF | 7925 | ? | 0 | 0 | Display<3>_MC | NULL | NULL | Display<3>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<3>_MC.Q | 7926 | ? | 0 | 0 | Display<3>_MC | NULL | NULL | Display<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<3> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<3>_MC.Q | 7927 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<3>_MC.Q | Display<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<3> | 7928 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldHigh | Display<4>_MC | TopLevel_COPY_0_COPY_0 | 512 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<4>_MC.Q | 7934 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<4>_MC.Q | Display<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<4>_MC.SI | Display<4>_MC | 0 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<4>_MC.D1 | 7931 | ? | 0 | 0 | Display<4>_MC | NULL | NULL | Display<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<4>_MC.D2 | 7930 | ? | 0 | 0 | Display<4>_MC | NULL | NULL | Display<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<1>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Display<4>_MC.CLKF | 7932 | ? | 0 | 0 | Display<4>_MC | NULL | NULL | Display<4>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay

SRFF_INSTANCE | Display<4>_MC.REG | Display<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<4>_MC.D | 7929 | ? | 0 | 0 | Display<4>_MC | NULL | NULL | Display<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Display<4>_MC.CLKF | 7932 | ? | 0 | 0 | Display<4>_MC | NULL | NULL | Display<4>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<4>_MC.Q | 7933 | ? | 0 | 0 | Display<4>_MC | NULL | NULL | Display<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<4> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<4>_MC.Q | 7934 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<4>_MC.Q | Display<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<4> | 7935 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldHigh | Display<5>_MC | TopLevel_COPY_0_COPY_0 | 512 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<5>_MC.Q | 7941 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<5>_MC.Q | Display<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<5>_MC.SI | Display<5>_MC | 0 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<5>_MC.D1 | 7938 | ? | 0 | 0 | Display<5>_MC | NULL | NULL | Display<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<5>_MC.D2 | 7937 | ? | 0 | 0 | Display<5>_MC | NULL | NULL | Display<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_TRUE | Received<2>_MC.UIM
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Display<5>_MC.CLKF | 7939 | ? | 0 | 0 | Display<5>_MC | NULL | NULL | Display<5>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay

SRFF_INSTANCE | Display<5>_MC.REG | Display<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<5>_MC.D | 7936 | ? | 0 | 0 | Display<5>_MC | NULL | NULL | Display<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Display<5>_MC.CLKF | 7939 | ? | 0 | 0 | Display<5>_MC | NULL | NULL | Display<5>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<5>_MC.Q | 7940 | ? | 0 | 0 | Display<5>_MC | NULL | NULL | Display<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<5> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<5>_MC.Q | 7941 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<5>_MC.Q | Display<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<5> | 7942 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldHigh | Display<6>_MC | TopLevel_COPY_0_COPY_0 | 512 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<6>_MC.Q | 7947 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<6>_MC.Q | Display<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<6>_MC.SI | Display<6>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<6>_MC.D1 | 7945 | ? | 0 | 0 | Display<6>_MC | NULL | NULL | Display<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<6>_MC.D2 | 7944 | ? | 0 | 0 | Display<6>_MC | NULL | NULL | Display<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<1>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM

SRFF_INSTANCE | Display<6>_MC.REG | Display<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<6>_MC.D | 7943 | ? | 0 | 0 | Display<6>_MC | NULL | NULL | Display<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<6>_MC.Q | 7946 | ? | 0 | 0 | Display<6>_MC | NULL | NULL | Display<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<6> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<6>_MC.Q | 7947 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<6>_MC.Q | Display<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<6> | 7948 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<6> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldHigh | Display<7>_MC | TopLevel_COPY_0_COPY_0 | 512 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<7>_MC.Q | 7953 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<7>_MC.Q | Display<7>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<7>_MC.SI | Display<7>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<3>_MC.UIM | 7777 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<1>_MC.UIM | 7789 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<2>_MC.UIM | 7801 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<0>_MC.UIM | 7912 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<7>_MC.D1 | 7951 | ? | 0 | 0 | Display<7>_MC | NULL | NULL | Display<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<7>_MC.D2 | 7950 | ? | 0 | 0 | Display<7>_MC | NULL | NULL | Display<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<1>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM

SRFF_INSTANCE | Display<7>_MC.REG | Display<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<7>_MC.D | 7949 | ? | 0 | 0 | Display<7>_MC | NULL | NULL | Display<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<7>_MC.Q | 7952 | ? | 0 | 0 | Display<7>_MC | NULL | NULL | Display<7>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<7> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<7>_MC.Q | 7953 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<7>_MC.Q | Display<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<7> | 7954 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<7> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv+PrldHigh | Display<8>_MC | TopLevel_COPY_0_COPY_0 | 768 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<8>_MC.Q | 7960 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<8>_MC.Q | Display<8>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<8>_MC.SI | Display<8>_MC | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<8>_MC.D1 | 7957 | ? | 0 | 0 | Display<8>_MC | NULL | NULL | Display<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<8>_MC.D2 | 7956 | ? | 0 | 0 | Display<8>_MC | NULL | NULL | Display<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM
SPPTERM | 2 | IV_TRUE | Received<7>_MC.UIM | IV_TRUE | Received<5>_MC.UIM
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Display<8>_MC.CLKF | 7958 | ? | 0 | 0 | Display<8>_MC | NULL | NULL | Display<8>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay

SRFF_INSTANCE | Display<8>_MC.REG | Display<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<8>_MC.D | 7955 | ? | 0 | 0 | Display<8>_MC | NULL | NULL | Display<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Display<8>_MC.CLKF | 7958 | ? | 0 | 0 | Display<8>_MC | NULL | NULL | Display<8>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<8>_MC.Q | 7959 | ? | 0 | 0 | Display<8>_MC | NULL | NULL | Display<8>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<8> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<8>_MC.Q | 7960 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<8>_MC.Q | Display<8>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<8> | 7961 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<8> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldHigh | Display<9>_MC | TopLevel_COPY_0_COPY_0 | 512 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Display<9>_MC.Q | 7966 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<9>_MC.Q | Display<9>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Display<9>_MC.SI | Display<9>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<7>_MC.UIM | 7827 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<6>_MC.UIM | 7839 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<5>_MC.UIM | 7851 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Received<4>_MC.UIM | 7863 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Display<9>_MC.D1 | 7964 | ? | 0 | 0 | Display<9>_MC | NULL | NULL | Display<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Display<9>_MC.D2 | 7963 | ? | 0 | 0 | Display<9>_MC | NULL | NULL | Display<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM

SRFF_INSTANCE | Display<9>_MC.REG | Display<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Display<9>_MC.D | 7962 | ? | 0 | 0 | Display<9>_MC | NULL | NULL | Display<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Display<9>_MC.Q | 7965 | ? | 0 | 0 | Display<9>_MC | NULL | NULL | Display<9>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Display<9> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Display<9>_MC.Q | 7966 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Display<9>_MC.Q | Display<9>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Display<9> | 7967 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Display<9> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | DivClock | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DivClock_MC.Q | 7968 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DivClock | 7969 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | DivClock | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<0> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<0>_MC.Q | 7970 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<0>_MC.Q | Received<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<0> | 7971 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<0> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<1> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<1>_MC.Q | 7972 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<1>_MC.Q | Received<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<1> | 7973 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<1> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<2> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<2>_MC.Q | 7974 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<2>_MC.Q | Received<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<2> | 7975 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<2> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<3> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<3>_MC.Q | 7976 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<3>_MC.Q | Received<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<3> | 7977 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<3> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<4> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<4>_MC.Q | 7978 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<4>_MC.Q | Received<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<4> | 7979 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<4> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<5> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<5>_MC.Q | 7980 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<5>_MC.Q | Received<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<5> | 7981 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<5> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<6> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<6>_MC.Q | 7982 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<6>_MC.Q | Received<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<6> | 7983 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<6> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | Received<7> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Received<7>_MC.Q | 7984 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | Received<7>_MC.Q | Received<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Received<7> | 7985 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | Received<7> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | State_debug<0>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | State_debug<0>_MC.Q | 7990 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | State_debug<0>_MC.Q | State_debug<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | State_debug<0>_MC.SI | State_debug<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd2 | 7700 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd2_MC.Q | UARTReceiver/state_FSM_FFd2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | State_debug<0>_MC.D1 | 7988 | ? | 0 | 0 | State_debug<0>_MC | NULL | NULL | State_debug<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | State_debug<0>_MC.D2 | 7987 | ? | 0 | 0 | State_debug<0>_MC | NULL | NULL | State_debug<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2
SPPTERM | 2 | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2

SRFF_INSTANCE | State_debug<0>_MC.REG | State_debug<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | State_debug<0>_MC.D | 7986 | ? | 0 | 0 | State_debug<0>_MC | NULL | NULL | State_debug<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | State_debug<0>_MC.Q | 7989 | ? | 0 | 0 | State_debug<0>_MC | NULL | NULL | State_debug<0>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | State_debug<0> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | State_debug<0>_MC.Q | 7990 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | State_debug<0>_MC.Q | State_debug<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | State_debug<0> | 7991 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | State_debug<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | State_debug<1>_MC | TopLevel_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | State_debug<1>_MC.Q | 7996 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | State_debug<1>_MC.Q | State_debug<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | State_debug<1>_MC.SI | State_debug<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | UARTReceiver/state_FSM_FFd1 | 7695 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | UARTReceiver/state_FSM_FFd1_MC.Q | UARTReceiver/state_FSM_FFd1_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | State_debug<1>_MC.D1 | 7993 | ? | 0 | 0 | State_debug<1>_MC | NULL | NULL | State_debug<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | UARTReceiver/state_FSM_FFd1
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | State_debug<1>_MC.D2 | 7994 | ? | 0 | 0 | State_debug<1>_MC | NULL | NULL | State_debug<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | State_debug<1>_MC.REG | State_debug<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | State_debug<1>_MC.D | 7992 | ? | 0 | 0 | State_debug<1>_MC | NULL | NULL | State_debug<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | State_debug<1>_MC.Q | 7995 | ? | 0 | 0 | State_debug<1>_MC | NULL | NULL | State_debug<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | State_debug<1> | TopLevel_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | State_debug<1>_MC.Q | 7996 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | State_debug<1>_MC.Q | State_debug<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | State_debug<1> | 7997 | PO | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | State_debug<1> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | TopLevel_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Display<1>_MC | 1 | NULL | 0 | Display<1> | 1 | 38 | 49152
FBPIN | 2 | Display<2>_MC | 1 | NULL | 0 | Display<2> | 1 | 37 | 49152
FBPIN | 3 | Display<6>_MC | 1 | NULL | 0 | Display<6> | 1 | 36 | 49152
FBPIN | 4 | UARTReceiver/bitCounter<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | UARTReceiver/bitCounter<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | UARTReceiver/count<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | UARTReceiver/state_FSM_FFd2_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | UARTReceiver/count<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | Display<7>_MC | 1 | NULL | 0 | Display<7> | 1 | 34 | 53248
FBPIN | 10 | Display<10>_MC | 1 | NULL | 0 | Display<10> | 1 | 33 | 53248
FBPIN | 11 | Display<9>_MC | 1 | NULL | 0 | Display<9> | 1 | 32 | 53248
FBPIN | 12 | Display<14>_MC | 1 | NULL | 0 | Display<14> | 1 | 31 | 53248
FBPIN | 13 | Display<15>_MC | 1 | NULL | 0 | Display<15> | 1 | 30 | 51200
FBPIN | 14 | UARTReceiver/state_FSM_FFd1_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | updateDisplay_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | ClockDivider/XLXN_15_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | TopLevel_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Display<0>_MC | 1 | NULL | 0 | Display<0> | 1 | 39 | 49152
FBPIN | 2 | Display<3>_MC | 1 | NULL | 0 | Display<3> | 1 | 40 | 49152
FBPIN | 3 | UARTReceiver/count<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | N_PZ_211_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | Display<4>_MC | 1 | NULL | 0 | Display<4> | 1 | 41 | 49152
FBPIN | 6 | Display<5>_MC | 1 | NULL | 0 | Display<5> | 1 | 42 | 49152
FBPIN | 7 | UARTReceiver/bitsReceived<1>_MC | 1 | Clock_II | 1 | NULL | 0 | 43 | 57344
FBPIN | 8 | Display<8>_MC | 1 | NULL | 0 | Display<8> | 1 | 44 | 57344
FBPIN | 9 | N_PZ_185_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | Display<11>_MC | 1 | NULL | 0 | Display<11> | 1 | 1 | 57344
FBPIN | 11 | UARTReceiver/bitCounter<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | Display<12>_MC | 1 | NULL | 0 | Display<12> | 1 | 2 | 49152
FBPIN | 13 | Display<13>_MC | 1 | NULL | 0 | Display<13> | 1 | 3 | 49152
FBPIN | 14 | UARTReceiver/bitCounter<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | UARTReceiver/count<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | UARTReceiver/count<1>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | TopLevel_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Received<0>_MC | 1 | NULL | 0 | Received<0> | 1 | 29 | 49152
FBPIN | 2 | Received<1>_MC | 1 | NULL | 0 | Received<1> | 1 | 28 | 49152
FBPIN | 3 | Received<2>_MC | 1 | NULL | 0 | Received<2> | 1 | 27 | 49152
FBPIN | 5 | UARTReceiver/bitsReceived<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | Received<3>_MC | 1 | NULL | 0 | Received<3> | 1 | 23 | 49152
FBPIN | 7 | UARTReceiver/bitsReceived<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | UARTReceiver/bitsReceived<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | UARTReceiver/bitsReceived<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | Received<4>_MC | 1 | NULL | 0 | Received<4> | 1 | 22 | 49152
FBPIN | 11 | State_debug<1>_MC | 1 | NULL | 0 | State_debug<1> | 1 | 21 | 49152
FBPIN | 12 | State_debug<0>_MC | 1 | NULL | 0 | State_debug<0> | 1 | 20 | 49152
FBPIN | 13 | UARTReceiver/bitsReceived<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | Debug_MC | 1 | NULL | 0 | Debug | 1 | 19 | 49152
FBPIN | 15 | DivClock_MC | 1 | NULL | 0 | DivClock | 1 | 18 | 49152
FBPIN | 16 | UARTReceiver/bitsReceived<2>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR4_ | TopLevel_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Received<5>_MC | 1 | NULL | 0 | Received<5> | 1 | 5 | 49152
FBPIN | 2 | Received<6>_MC | 1 | NULL | 0 | Received<6> | 1 | 6 | 49152
FBPIN | 7 | Received<7>_MC | 1 | NULL | 0 | Received<7> | 1 | 8 | 49152
FBPIN | 15 | UARTReceiver/bitsReceived<0>_MC | 1 | Data_II | 1 | NULL | 0 | 16 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR5_ | TopLevel_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | TopLevel_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | updateDisplay | 7803 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | updateDisplay_MC.Q | updateDisplay_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR1__ctinst/4 | 7864 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | updateDisplay

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | TopLevel_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR2__ctinst/4 | 7745 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | TopLevel_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR3__ctinst/4 | 7774 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | TopLevel_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DivClock_MC.UIM | 7757 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | DivClock_MC.Q | DivClock_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR4__ctinst/4 | 7825 | ? | 0 | 0 | TopLevel_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM

PLA | FOOBAR1_ | 42
PLA_TERM | 0 | 
SPPTERM | 2 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<6>_MC.UIM
PLA_TERM | 1 | 
SPPTERM | 2 | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM
PLA_TERM | 2 | 
SPPTERM | 3 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
PLA_TERM | 3 | 
SPPTERM | 3 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | updateDisplay
PLA_TERM | 5 | 
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
PLA_TERM | 6 | 
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_TRUE | Received<5>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
PLA_TERM | 7 | 
SPPTERM | 3 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM
PLA_TERM | 8 | 
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_TRUE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
PLA_TERM | 9 | 
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 10 | 
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
PLA_TERM | 11 | 
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
PLA_TERM | 12 | 
SPPTERM | 2 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
PLA_TERM | 13 | 
SPPTERM | 3 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<1>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 14 | 
SPPTERM | 3 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
PLA_TERM | 15 | 
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
PLA_TERM | 16 | 
SPPTERM | 3 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
PLA_TERM | 17 | 
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<1>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 18 | 
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
PLA_TERM | 19 | 
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
PLA_TERM | 20 | 
SPPTERM | 3 | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_TRUE | updateDisplay
PLA_TERM | 21 | 
SPPTERM | 8 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4> | IV_FALSE | updateDisplay
PLA_TERM | 22 | 
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
PLA_TERM | 23 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 24 | 
SPPTERM | 8 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 25 | 
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
PLA_TERM | 26 | 
SPPTERM | 2 | IV_TRUE | N_PZ_211 | IV_TRUE | UARTReceiver/count<2>
PLA_TERM | 27 | 
SPPTERM | 3 | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count<1> | IV_FALSE | N_PZ_211
PLA_TERM | 28 | 
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
PLA_TERM | 29 | 
SPPTERM | 7 | IV_TRUE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 30 | 
SPPTERM | 2 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | N_PZ_211
PLA_TERM | 31 | 
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
PLA_TERM | 32 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | N_PZ_211
PLA_TERM | 33 | 
SPPTERM | 1 | IV_TRUE | N_PZ_185
PLA_TERM | 34 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/count<0> | IV_TRUE | N_PZ_211
PLA_TERM | 35 | 
SPPTERM | 2 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | N_PZ_185
PLA_TERM | 36 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | N_PZ_185
PLA_TERM | 37 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1>
PLA_TERM | 38 | 
SPPTERM | 3 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185
PLA_TERM | 39 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | N_PZ_185
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
PLA_TERM | 52 | 
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM

PLA | FOOBAR2_ | 52
PLA_TERM | 0 | 
SPPTERM | 2 | IV_TRUE | Received<3>_MC.UIM | IV_TRUE | Received<1>_MC.UIM
PLA_TERM | 1 | 
SPPTERM | 2 | IV_TRUE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM
PLA_TERM | 2 | 
SPPTERM | 2 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM
PLA_TERM | 3 | 
SPPTERM | 2 | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
PLA_TERM | 5 | 
SPPTERM | 2 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
PLA_TERM | 6 | 
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_TRUE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
PLA_TERM | 7 | 
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
PLA_TERM | 8 | 
SPPTERM | 4 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_FALSE | Received<4>_MC.UIM
PLA_TERM | 9 | 
SPPTERM | 3 | IV_FALSE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | updateDisplay
PLA_TERM | 11 | 
SPPTERM | 3 | IV_FALSE | Received<6>_MC.UIM | IV_FALSE | Received<5>_MC.UIM | IV_TRUE | Received<4>_MC.UIM
PLA_TERM | 12 | 
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<2>_MC.UIM
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | updateDisplay
PLA_TERM | 14 | 
SPPTERM | 2 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM
PLA_TERM | 15 | 
SPPTERM | 2 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 16 | 
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_TRUE | Received<1>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 17 | 
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 18 | 
SPPTERM | 4 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_TRUE | Received<2>_MC.UIM | IV_FALSE | Received<0>_MC.UIM
PLA_TERM | 19 | 
SPPTERM | 3 | IV_FALSE | Received<3>_MC.UIM | IV_FALSE | Received<1>_MC.UIM | IV_TRUE | Received<2>_MC.UIM
PLA_TERM | 20 | 
SPPTERM | 3 | IV_FALSE | Received<1>_MC.UIM | IV_FALSE | Received<2>_MC.UIM | IV_TRUE | Received<0>_MC.UIM
PLA_TERM | 21 | 
SPPTERM | 2 | IV_TRUE | Received<7>_MC.UIM | IV_TRUE | Received<5>_MC.UIM
PLA_TERM | 22 | 
SPPTERM | 1 | IV_TRUE | updateDisplay
PLA_TERM | 23 | 
SPPTERM | 2 | IV_TRUE | Received<7>_MC.UIM | IV_TRUE | Received<6>_MC.UIM
PLA_TERM | 24 | 
SPPTERM | 3 | IV_FALSE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count<1> | IV_FALSE | N_PZ_211
PLA_TERM | 25 | 
SPPTERM | 1 | IV_TRUE | updateDisplay
PLA_TERM | 26 | 
SPPTERM | 3 | IV_TRUE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | N_PZ_211
PLA_TERM | 27 | 
SPPTERM | 2 | IV_TRUE | N_PZ_211 | IV_TRUE | UARTReceiver/count<4>
PLA_TERM | 28 | 
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
PLA_TERM | 29 | 
SPPTERM | 5 | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count<1> | IV_FALSE | N_PZ_211 | IV_TRUE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3>
PLA_TERM | 30 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<3>
PLA_TERM | 31 | 
SPPTERM | 1 | IV_TRUE | updateDisplay
PLA_TERM | 32 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<3>
PLA_TERM | 33 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
PLA_TERM | 34 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 35 | 
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitCounter<3>
PLA_TERM | 36 | 
SPPTERM | 2 | IV_FALSE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<3>
PLA_TERM | 37 | 
SPPTERM | 1 | IV_TRUE | updateDisplay
PLA_TERM | 38 | 
SPPTERM | 8 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | N_PZ_211 | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 39 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<2>
PLA_TERM | 40 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2>
PLA_TERM | 41 | 
SPPTERM | 8 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 42 | 
SPPTERM | 4 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2>
PLA_TERM | 43 | 
SPPTERM | 1 | IV_TRUE | updateDisplay
PLA_TERM | 44 | 
SPPTERM | 2 | IV_FALSE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2>
PLA_TERM | 45 | 
SPPTERM | 3 | IV_FALSE | Data_II/UIM | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2
PLA_TERM | 46 | 
SPPTERM | 1 | IV_TRUE | updateDisplay
PLA_TERM | 47 | 
SPPTERM | 6 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/bitCounter<1> | IV_FALSE | UARTReceiver/bitCounter<2> | IV_TRUE | UARTReceiver/bitCounter<3>
PLA_TERM | 48 | 
SPPTERM | 2 | IV_TRUE | UARTReceiver/count<3> | IV_TRUE | N_PZ_185
PLA_TERM | 49 | 
SPPTERM | 2 | IV_TRUE | N_PZ_211 | IV_TRUE | UARTReceiver/count<3>
PLA_TERM | 50 | 
SPPTERM | 5 | IV_TRUE | UARTReceiver/count<0> | IV_TRUE | UARTReceiver/count<1> | IV_FALSE | N_PZ_211 | IV_TRUE | UARTReceiver/count<2> | IV_FALSE | N_PZ_185
PLA_TERM | 51 | 
SPPTERM | 1 | IV_TRUE | Data_II/UIM

PLA | FOOBAR3_ | 22
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<0>
PLA_TERM | 1 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<1>
PLA_TERM | 2 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<2>
PLA_TERM | 3 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<3>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
PLA_TERM | 5 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<4>
PLA_TERM | 6 | 
SPPTERM | 2 | IV_FALSE | UARTReceiver/state_FSM_FFd1 | IV_TRUE | UARTReceiver/state_FSM_FFd2
PLA_TERM | 7 | 
SPPTERM | 2 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2
PLA_TERM | 10 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 13 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 16 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 22 | 
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
PLA_TERM | 25 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 28 | 
SPPTERM | 5 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
PLA_TERM | 31 | 
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
PLA_TERM | 34 | 
SPPTERM | 5 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_TRUE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
PLA_TERM | 37 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/state_FSM_FFd1
PLA_TERM | 46 | 
SPPTERM | 5 | IV_TRUE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | Data_II/UIM
PLA_TERM | 52 | 
SPPTERM | 1 | IV_TRUE | ClockDivider/XLXN_15
PLA_TERM | 55 | 
SPPTERM | 5 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_TRUE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>

PLA | FOOBAR4_ | 8
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<5>
PLA_TERM | 1 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<6>
PLA_TERM | 2 | 
SPPTERM | 1 | IV_TRUE | UARTReceiver/bitsReceived<7>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | DivClock_MC.UIM
PLA_TERM | 10 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 13 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 28 | 
SPPTERM | 7 | IV_TRUE | UARTReceiver/state_FSM_FFd1 | IV_FALSE | UARTReceiver/state_FSM_FFd2 | IV_FALSE | UARTReceiver/count<0> | IV_FALSE | UARTReceiver/count<1> | IV_FALSE | UARTReceiver/count<2> | IV_TRUE | UARTReceiver/count<3> | IV_FALSE | UARTReceiver/count<4>
PLA_TERM | 52 | 
SPPTERM | 5 | IV_FALSE | UARTReceiver/bitCounter<0> | IV_FALSE | UARTReceiver/bitCounter<1> | IV_TRUE | N_PZ_185 | IV_FALSE | UARTReceiver/bitCounter<2> | IV_FALSE | UARTReceiver/bitCounter<3>

BUSINFO | DISPLAY<15:0> | 16 | 0 | 1 | Display<0> | 15 | Display<10> | 5 | Display<11> | 4 | Display<12> | 3 | Display<13> | 2 | Display<14> | 1 | Display<15> | 0 | Display<1> | 14 | Display<2> | 13 | Display<3> | 12 | Display<4> | 11 | Display<5> | 10 | Display<6> | 9 | Display<7> | 8 | Display<8> | 7 | Display<9> | 6
BUSINFO | RECEIVED<7:0> | 8 | 0 | 1 | Received<0> | 7 | Received<1> | 6 | Received<2> | 5 | Received<3> | 4 | Received<4> | 3 | Received<5> | 2 | Received<6> | 1 | Received<7> | 0
BUSINFO | STATE_DEBUG<1:0> | 2 | 0 | 1 | State_debug<0> | 1 | State_debug<1> | 0

IOSTD | LVCMOS18
Clock | LVCMOS18
Data | LVCMOS18
Debug | LVCMOS18
Display<0> | LVCMOS18
Display<10> | LVCMOS18
Display<11> | LVCMOS18
Display<12> | LVCMOS18
Display<13> | LVCMOS18
Display<14> | LVCMOS18
Display<15> | LVCMOS18
Display<1> | LVCMOS18
Display<2> | LVCMOS18
Display<3> | LVCMOS18
Display<4> | LVCMOS18
Display<5> | LVCMOS18
Display<6> | LVCMOS18
Display<7> | LVCMOS18
Display<8> | LVCMOS18
Display<9> | LVCMOS18
DivClock | LVCMOS18
Received<0> | LVCMOS18
Received<1> | LVCMOS18
Received<2> | LVCMOS18
Received<3> | LVCMOS18
Received<4> | LVCMOS18
Received<5> | LVCMOS18
Received<6> | LVCMOS18
Received<7> | LVCMOS18
State_debug<0> | LVCMOS18
State_debug<1> | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | UARTReceiver/bitCounter<0> | NULL | 1 | Received<7>_MC.UIM | NULL | 2 | DivClock_MC.UIM | NULL | 3 | Received<5>_MC.UIM | NULL | 4 | UARTReceiver/count<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | UARTReceiver/count<3> | NULL | 6 | Received<1>_MC.UIM | NULL | 7 | Received<0>_MC.UIM | NULL | 8 | Received<3>_MC.UIM | NULL | 9 | Received<6>_MC.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | UARTReceiver/bitCounter<1> | NULL | 13 | UARTReceiver/count<4> | NULL | 14 | N_PZ_185 | NULL | 15 | UARTReceiver/count<0> | NULL | 17 | Data | 16
FB_ORDER_OF_INPUTS | FOOBAR1_ | 18 | Received<4>_MC.UIM | NULL | 19 | Received<2>_MC.UIM | NULL | 20 | updateDisplay | NULL | 21 | UARTReceiver/state_FSM_FFd1 | NULL | 27 | UARTReceiver/count<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 28 | N_PZ_211 | NULL | 29 | UARTReceiver/state_FSM_FFd2 | NULL

FB_IMUX_INDEX | FOOBAR1_ | 68 | 118 | 110 | 112 | 95 | 82 | 97 | 96 | 101 | 113 | 67 | -1 | -1 | 94 | 88 | 69 | -1 | 62 | 105 | 98 | 78 | 77 | -1 | -1 | -1 | -1 | -1 | 71 | 83 | 70 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | UARTReceiver/bitCounter<0> | NULL | 1 | Received<7>_MC.UIM | NULL | 2 | DivClock_MC.UIM | NULL | 3 | Received<5>_MC.UIM | NULL | 4 | UARTReceiver/count<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 5 | UARTReceiver/count<3> | NULL | 6 | Received<1>_MC.UIM | NULL | 7 | Received<0>_MC.UIM | NULL | 8 | Received<3>_MC.UIM | NULL | 9 | Received<6>_MC.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 10 | UARTReceiver/bitCounter<1> | NULL | 13 | UARTReceiver/count<4> | NULL | 14 | N_PZ_185 | NULL | 15 | UARTReceiver/count<0> | NULL | 17 | UARTReceiver/bitCounter<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 18 | Received<4>_MC.UIM | NULL | 19 | Received<2>_MC.UIM | NULL | 20 | updateDisplay | NULL | 21 | UARTReceiver/bitCounter<2> | NULL | 23 | UARTReceiver/state_FSM_FFd1 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 24 | Data | 16 | 27 | UARTReceiver/count<2> | NULL | 28 | N_PZ_211 | NULL | 29 | UARTReceiver/state_FSM_FFd2 | NULL

FB_IMUX_INDEX | FOOBAR2_ | 68 | 118 | 110 | 112 | 95 | 82 | 97 | 96 | 101 | 113 | 67 | -1 | -1 | 94 | 88 | 69 | -1 | 93 | 105 | 98 | 78 | 90 | -1 | 77 | 62 | -1 | -1 | 71 | 83 | 70 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | UARTReceiver/bitsReceived<4> | NULL | 1 | N_PZ_185 | NULL | 2 | DivClock_MC.UIM | NULL | 3 | UARTReceiver/count<2> | NULL | 4 | UARTReceiver/count<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 5 | UARTReceiver/count<3> | NULL | 6 | UARTReceiver/bitsReceived<2> | NULL | 8 | UARTReceiver/bitsReceived<3> | NULL | 9 | UARTReceiver/bitsReceived<0> | NULL | 10 | UARTReceiver/bitsReceived<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 13 | UARTReceiver/count<4> | NULL | 14 | UARTReceiver/bitCounter<1> | NULL | 15 | ClockDivider/XLXN_15 | NULL | 17 | UARTReceiver/bitCounter<3> | NULL | 18 | UARTReceiver/bitCounter<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 21 | UARTReceiver/bitCounter<2> | NULL | 22 | UARTReceiver/count<0> | NULL | 23 | UARTReceiver/state_FSM_FFd1 | NULL | 24 | Data | 16 | 29 | UARTReceiver/state_FSM_FFd2 | NULL

FB_IMUX_INDEX | FOOBAR3_ | 104 | 88 | 110 | 71 | 95 | 82 | 111 | -1 | 108 | 126 | 86 | -1 | -1 | 94 | 67 | 79 | -1 | 93 | 68 | -1 | -1 | 90 | 69 | 77 | 62 | -1 | -1 | -1 | -1 | 70 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | UARTReceiver/bitCounter<0> | NULL | 1 | N_PZ_185 | NULL | 2 | DivClock_MC.UIM | NULL | 3 | UARTReceiver/bitsReceived<5> | NULL | 4 | UARTReceiver/count<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 5 | UARTReceiver/count<3> | NULL | 6 | UARTReceiver/count<4> | NULL | 8 | UARTReceiver/bitCounter<3> | NULL | 9 | UARTReceiver/bitCounter<2> | NULL | 10 | UARTReceiver/bitsReceived<6> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 13 | UARTReceiver/count<2> | NULL | 14 | UARTReceiver/bitCounter<1> | NULL | 15 | UARTReceiver/bitsReceived<7> | NULL | 21 | UARTReceiver/state_FSM_FFd1 | NULL | 22 | UARTReceiver/count<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 29 | UARTReceiver/state_FSM_FFd2 | NULL

FB_IMUX_INDEX | FOOBAR4_ | 68 | 88 | 110 | 103 | 95 | 82 | 94 | -1 | 93 | 90 | 102 | -1 | -1 | 71 | 67 | 100 | -1 | -1 | -1 | -1 | -1 | 77 | 69 | -1 | -1 | -1 | -1 | -1 | -1 | 70 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | Clock | 0 | 0
