set_max_delay 4.0 -from {clk1 clk2} -through pin2 -fall_to port2 -ignore_clock_latency -probe -reset_path
