0.6
2017.4
Dec 15 2017
20:57:24
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_Instr_Dec.v,1637026895,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_alu.v,,tb_Instr_Dec,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_MCU_Main.v,1637035907,verilog,,,,tb_MCU_Main,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_alu.v,1636927154,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_reg_file.v,,tb_alu,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_data_mem.v,1637025165,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_program_memo.v,,tb_data_mem,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_data_memory.v,1631125579,verilog,,,,tb_data_memory,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_muxc.v,1636923545,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_MCU_Main.v,,tb_muxc,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_program_memo.v,1632088345,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_muxc.v,,tb_program_memo,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_reg_file.v,1633046056,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_data_mem.v,,tb_reg_file,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Branch_Detect.v,1636926572,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/DHS.v,,Branch_Detect,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/DHS.v,1636863810,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Data_memory.v,,DHS,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Data_memory.v,1636738862,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Instr_Dec.v,,Data_memory,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Instr_Dec.v,1637026899,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_A.v,,Instr_Dec,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MCU_MainUnit.v,1637037018,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_Instr_Dec.v,,MCU_MainUnit,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MCU_main.v,1636929243,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_A.v,,MCU_main,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_A.v,1636741028,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_B.v,,MUX_A,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_B.v,1636736637,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_C.v,,MUX_B,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_C.v,1636919605,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_D.v,,MUX_C,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_D.v,1636736725,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Program_memory.v,,MUX_D,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Program_memory.v,1636766844,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Register_file.v,,Program_memory,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Register_file.v,1636926572,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/adder.v,,Register_file,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/adder.v,1636585453,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/alu.v,,adder,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/alu.v,1636927502,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/const_unit.v,,alu,,,,,,,,
/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/const_unit.v,1636128920,verilog,,/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MCU_MainUnit.v,,const_unit,,,,,,,,
