<stg><name>compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2</name>


<trans_list>

<trans id="203" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_18, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_17, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_16, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:21 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader1:0 %i_5 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:2 %icmp_ln390 = icmp_eq  i5 %i_5, i5 19

]]></Node>
<StgValue><ssdm name="icmp_ln390"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:4 %add_ln390 = add i5 %i_5, i5 1

]]></Node>
<StgValue><ssdm name="add_ln390"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5 %br_ln390 = br i1 %icmp_ln390, void %.split4, void %.preheader.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln390"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
.split4:0 %trunc_ln391_cast = zext i5 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln391_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln390 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44

]]></Node>
<StgValue><ssdm name="specloopname_ln390"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:2 %connectivity_mask_0_addr = getelementptr i32 %connectivity_mask_0, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %connectivity_mask_1_addr = getelementptr i32 %connectivity_mask_1, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:4 %connectivity_mask_2_addr = getelementptr i32 %connectivity_mask_2, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:5 %connectivity_mask_3_addr = getelementptr i32 %connectivity_mask_3, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:6 %connectivity_mask_4_addr = getelementptr i32 %connectivity_mask_4, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:7 %connectivity_mask_5_addr = getelementptr i32 %connectivity_mask_5, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:8 %connectivity_mask_6_addr = getelementptr i32 %connectivity_mask_6, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:9 %connectivity_mask_7_addr = getelementptr i32 %connectivity_mask_7, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:10 %connectivity_mask_8_addr = getelementptr i32 %connectivity_mask_8, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:11 %connectivity_mask_9_addr = getelementptr i32 %connectivity_mask_9, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:12 %connectivity_mask_10_addr = getelementptr i32 %connectivity_mask_10, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:13 %connectivity_mask_11_addr = getelementptr i32 %connectivity_mask_11, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:14 %connectivity_mask_12_addr = getelementptr i32 %connectivity_mask_12, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:15 %connectivity_mask_13_addr = getelementptr i32 %connectivity_mask_13, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:16 %connectivity_mask_14_addr = getelementptr i32 %connectivity_mask_14, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:17 %connectivity_mask_15_addr = getelementptr i32 %connectivity_mask_15, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:18 %connectivity_mask_16_addr = getelementptr i32 %connectivity_mask_16, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:19 %connectivity_mask_17_addr = getelementptr i32 %connectivity_mask_17, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:20 %connectivity_mask_18_addr = getelementptr i32 %connectivity_mask_18, i64 0, i64 %trunc_ln391_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0">
<![CDATA[
.split4:21 %switch_ln391 = switch i5 %i_5, void %branch418, i5 0, void %branch400, i5 1, void %branch401, i5 2, void %branch402, i5 3, void %branch403, i5 4, void %branch404, i5 5, void %branch405, i5 6, void %branch406, i5 7, void %branch407, i5 8, void %branch408, i5 9, void %branch409, i5 10, void %branch410, i5 11, void %branch411, i5 12, void %branch412, i5 13, void %branch413, i5 14, void %branch414, i5 15, void %branch415, i5 16, void %branch416, i5 17, void %branch417

]]></Node>
<StgValue><ssdm name="switch_ln391"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
branch417:0 %connectivity_mask_17_load = load i7 %connectivity_mask_17_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="7">
<![CDATA[
branch416:0 %connectivity_mask_16_load = load i7 %connectivity_mask_16_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="7">
<![CDATA[
branch415:0 %connectivity_mask_15_load = load i7 %connectivity_mask_15_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
branch414:0 %connectivity_mask_14_load = load i7 %connectivity_mask_14_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="7">
<![CDATA[
branch413:0 %connectivity_mask_13_load = load i7 %connectivity_mask_13_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="7">
<![CDATA[
branch412:0 %connectivity_mask_12_load = load i7 %connectivity_mask_12_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7">
<![CDATA[
branch411:0 %connectivity_mask_11_load = load i7 %connectivity_mask_11_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="7">
<![CDATA[
branch410:0 %connectivity_mask_10_load = load i7 %connectivity_mask_10_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="7">
<![CDATA[
branch409:0 %connectivity_mask_9_load = load i7 %connectivity_mask_9_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="7">
<![CDATA[
branch408:0 %connectivity_mask_8_load = load i7 %connectivity_mask_8_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="7">
<![CDATA[
branch407:0 %connectivity_mask_7_load = load i7 %connectivity_mask_7_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="7">
<![CDATA[
branch406:0 %connectivity_mask_6_load = load i7 %connectivity_mask_6_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="7">
<![CDATA[
branch405:0 %connectivity_mask_5_load = load i7 %connectivity_mask_5_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="7">
<![CDATA[
branch404:0 %connectivity_mask_4_load = load i7 %connectivity_mask_4_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="7">
<![CDATA[
branch403:0 %connectivity_mask_3_load = load i7 %connectivity_mask_3_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="7">
<![CDATA[
branch402:0 %connectivity_mask_2_load = load i7 %connectivity_mask_2_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="7">
<![CDATA[
branch401:0 %connectivity_mask_1_load = load i7 %connectivity_mask_1_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="7">
<![CDATA[
branch400:0 %connectivity_mask_0_load = load i7 %connectivity_mask_0_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="!0"/>
<literal name="i_5" val="!1"/>
<literal name="i_5" val="!2"/>
<literal name="i_5" val="!3"/>
<literal name="i_5" val="!4"/>
<literal name="i_5" val="!5"/>
<literal name="i_5" val="!6"/>
<literal name="i_5" val="!7"/>
<literal name="i_5" val="!8"/>
<literal name="i_5" val="!9"/>
<literal name="i_5" val="!10"/>
<literal name="i_5" val="!11"/>
<literal name="i_5" val="!12"/>
<literal name="i_5" val="!13"/>
<literal name="i_5" val="!14"/>
<literal name="i_5" val="!15"/>
<literal name="i_5" val="!16"/>
<literal name="i_5" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="7">
<![CDATA[
branch418:0 %connectivity_mask_18_load = load i7 %connectivity_mask_18_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4301:0 %store_ln390 = store i5 %add_ln390, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln390"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.split4301:1 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
branch417:0 %connectivity_mask_17_load = load i7 %connectivity_mask_17_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch417:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="7">
<![CDATA[
branch416:0 %connectivity_mask_16_load = load i7 %connectivity_mask_16_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch416:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="7">
<![CDATA[
branch415:0 %connectivity_mask_15_load = load i7 %connectivity_mask_15_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch415:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
branch414:0 %connectivity_mask_14_load = load i7 %connectivity_mask_14_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch414:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="7">
<![CDATA[
branch413:0 %connectivity_mask_13_load = load i7 %connectivity_mask_13_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
branch413:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="7">
<![CDATA[
branch412:0 %connectivity_mask_12_load = load i7 %connectivity_mask_12_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch412:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7">
<![CDATA[
branch411:0 %connectivity_mask_11_load = load i7 %connectivity_mask_11_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch411:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="7">
<![CDATA[
branch410:0 %connectivity_mask_10_load = load i7 %connectivity_mask_10_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch410:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="7">
<![CDATA[
branch409:0 %connectivity_mask_9_load = load i7 %connectivity_mask_9_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch409:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="7">
<![CDATA[
branch408:0 %connectivity_mask_8_load = load i7 %connectivity_mask_8_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch408:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="7">
<![CDATA[
branch407:0 %connectivity_mask_7_load = load i7 %connectivity_mask_7_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch407:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="7">
<![CDATA[
branch406:0 %connectivity_mask_6_load = load i7 %connectivity_mask_6_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch406:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="7">
<![CDATA[
branch405:0 %connectivity_mask_5_load = load i7 %connectivity_mask_5_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch405:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="7">
<![CDATA[
branch404:0 %connectivity_mask_4_load = load i7 %connectivity_mask_4_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch404:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="7">
<![CDATA[
branch403:0 %connectivity_mask_3_load = load i7 %connectivity_mask_3_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch403:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="7">
<![CDATA[
branch402:0 %connectivity_mask_2_load = load i7 %connectivity_mask_2_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch402:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="7">
<![CDATA[
branch401:0 %connectivity_mask_1_load = load i7 %connectivity_mask_1_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch401:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="7">
<![CDATA[
branch400:0 %connectivity_mask_0_load = load i7 %connectivity_mask_0_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch400:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="!0"/>
<literal name="i_5" val="!1"/>
<literal name="i_5" val="!2"/>
<literal name="i_5" val="!3"/>
<literal name="i_5" val="!4"/>
<literal name="i_5" val="!5"/>
<literal name="i_5" val="!6"/>
<literal name="i_5" val="!7"/>
<literal name="i_5" val="!8"/>
<literal name="i_5" val="!9"/>
<literal name="i_5" val="!10"/>
<literal name="i_5" val="!11"/>
<literal name="i_5" val="!12"/>
<literal name="i_5" val="!13"/>
<literal name="i_5" val="!14"/>
<literal name="i_5" val="!15"/>
<literal name="i_5" val="!16"/>
<literal name="i_5" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="7">
<![CDATA[
branch418:0 %connectivity_mask_18_load = load i7 %connectivity_mask_18_addr

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="0"/>
<literal name="i_5" val="!0"/>
<literal name="i_5" val="!1"/>
<literal name="i_5" val="!2"/>
<literal name="i_5" val="!3"/>
<literal name="i_5" val="!4"/>
<literal name="i_5" val="!5"/>
<literal name="i_5" val="!6"/>
<literal name="i_5" val="!7"/>
<literal name="i_5" val="!8"/>
<literal name="i_5" val="!9"/>
<literal name="i_5" val="!10"/>
<literal name="i_5" val="!11"/>
<literal name="i_5" val="!12"/>
<literal name="i_5" val="!13"/>
<literal name="i_5" val="!14"/>
<literal name="i_5" val="!15"/>
<literal name="i_5" val="!16"/>
<literal name="i_5" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch418:1 %br_ln391 = br void %.split4302

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0">
<![CDATA[
.preheader.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0">
<![CDATA[
.split4302:0 %phi_ln391 = phi i32 %connectivity_mask_0_load, void %branch400, i32 %connectivity_mask_1_load, void %branch401, i32 %connectivity_mask_2_load, void %branch402, i32 %connectivity_mask_3_load, void %branch403, i32 %connectivity_mask_4_load, void %branch404, i32 %connectivity_mask_5_load, void %branch405, i32 %connectivity_mask_6_load, void %branch406, i32 %connectivity_mask_7_load, void %branch407, i32 %connectivity_mask_8_load, void %branch408, i32 %connectivity_mask_9_load, void %branch409, i32 %connectivity_mask_10_load, void %branch410, i32 %connectivity_mask_11_load, void %branch411, i32 %connectivity_mask_12_load, void %branch412, i32 %connectivity_mask_13_load, void %branch413, i32 %connectivity_mask_14_load, void %branch414, i32 %connectivity_mask_15_load, void %branch415, i32 %connectivity_mask_16_load, void %branch416, i32 %connectivity_mask_17_load, void %branch417, i32 %connectivity_mask_18_load, void %branch418

]]></Node>
<StgValue><ssdm name="phi_ln391"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4302:1 %add_ln391 = add i32 %phi_ln391, i32 1

]]></Node>
<StgValue><ssdm name="add_ln391"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0">
<![CDATA[
.split4302:2 %switch_ln391 = switch i5 %i_5, void %branch318, i5 0, void %branch300, i5 1, void %branch301, i5 2, void %branch302, i5 3, void %branch303, i5 4, void %branch304, i5 5, void %branch305, i5 6, void %branch306, i5 7, void %branch307, i5 8, void %branch308, i5 9, void %branch309, i5 10, void %branch310, i5 11, void %branch311, i5 12, void %branch312, i5 13, void %branch313, i5 14, void %branch314, i5 15, void %branch315, i5 16, void %branch316, i5 17, void %branch317

]]></Node>
<StgValue><ssdm name="switch_ln391"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch317:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_17_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch317:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch316:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_16_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch316:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch315:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_15_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch315:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch314:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_14_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch314:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch313:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_13_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch313:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch312:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_12_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch312:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch311:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_11_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch311:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch310:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_10_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch310:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch309:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_9_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch309:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch308:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_8_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch308:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch307:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_7_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch307:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch306:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_6_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch306:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch305:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_5_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch305:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch304:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_4_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch304:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch303:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_3_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch303:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch302:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_2_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch302:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch301:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_1_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch301:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch300:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_0_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch300:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="-1"/>
</and_exp><and_exp><literal name="i_5" val="-2"/>
</and_exp><and_exp><literal name="i_5" val="-3"/>
</and_exp><and_exp><literal name="i_5" val="-4"/>
</and_exp><and_exp><literal name="i_5" val="-5"/>
</and_exp><and_exp><literal name="i_5" val="-6"/>
</and_exp><and_exp><literal name="i_5" val="-7"/>
</and_exp><and_exp><literal name="i_5" val="-8"/>
</and_exp><and_exp><literal name="i_5" val="-9"/>
</and_exp><and_exp><literal name="i_5" val="-10"/>
</and_exp><and_exp><literal name="i_5" val="-11"/>
</and_exp><and_exp><literal name="i_5" val="-12"/>
</and_exp><and_exp><literal name="i_5" val="-13"/>
</and_exp><and_exp><literal name="i_5" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
branch318:0 %store_ln391 = store i32 %add_ln391, i7 %connectivity_mask_18_addr

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_5" val="-1"/>
</and_exp><and_exp><literal name="i_5" val="-2"/>
</and_exp><and_exp><literal name="i_5" val="-3"/>
</and_exp><and_exp><literal name="i_5" val="-4"/>
</and_exp><and_exp><literal name="i_5" val="-5"/>
</and_exp><and_exp><literal name="i_5" val="-6"/>
</and_exp><and_exp><literal name="i_5" val="-7"/>
</and_exp><and_exp><literal name="i_5" val="-8"/>
</and_exp><and_exp><literal name="i_5" val="-9"/>
</and_exp><and_exp><literal name="i_5" val="-10"/>
</and_exp><and_exp><literal name="i_5" val="-11"/>
</and_exp><and_exp><literal name="i_5" val="-12"/>
</and_exp><and_exp><literal name="i_5" val="-13"/>
</and_exp><and_exp><literal name="i_5" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch318:1 %br_ln391 = br void %.split4301

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
