#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "X:\iverilog\lib\ivl\system.vpi";
:vpi_module "X:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "X:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "X:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "X:\iverilog\lib\ivl\va_math.vpi";
S_0000022d143f4c30 .scope module, "tb" "tb" 2 4;
 .timescale -9 -10;
v0000022d143eb7c0_0 .var "cin", 0 0;
v0000022d143eb040_0 .var "clk", 0 0;
v0000022d1445f250_0 .net "cout", 0 0, L_0000022d14461490;  1 drivers
v0000022d1445f610_0 .var/i "i", 31 0;
v0000022d14460830_0 .var "i0", 3 0;
v0000022d1445efd0_0 .var "i1", 3 0;
v0000022d1445f110_0 .net "o", 3 0, L_0000022d14460970;  1 drivers
v0000022d1445f930_0 .var "reset", 0 0;
v0000022d144605b0 .array "test_vecs", 9 0, 8 0;
E_0000022d143f2c00 .event anyedge, v0000022d143eb7c0_0, v0000022d143ef440_0, v0000022d143ef3a0_0;
S_0000022d143f4dc0 .scope module, "u0" "rca" 2 56, 3 1 0, S_0000022d143f4c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
o0000022d144077a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022d143ef260_0 name=_ivl_37
v0000022d143ef3a0_0 .net "a", 3 0, v0000022d14460830_0;  1 drivers
v0000022d143ef440_0 .net "b", 3 0, v0000022d1445efd0_0;  1 drivers
v0000022d143ed640_0 .net "c", 2 0, L_0000022d1445f570;  1 drivers
RS_0000022d14406cf8 .resolv tri, L_0000022d143ecc20, v0000022d143eb7c0_0;
v0000022d143ed820_0 .net8 "cin", 0 0, RS_0000022d14406cf8;  2 drivers
v0000022d143eb2c0_0 .net "cout", 0 0, L_0000022d14461490;  alias, 1 drivers
v0000022d143eb4a0_0 .net "sum", 3 0, L_0000022d14460970;  alias, 1 drivers
L_0000022d14460010 .part v0000022d14460830_0, 0, 1;
L_0000022d1445f390 .part v0000022d1445efd0_0, 0, 1;
L_0000022d1445f890 .part v0000022d14460830_0, 1, 1;
L_0000022d1445f430 .part v0000022d1445efd0_0, 1, 1;
L_0000022d1445f070 .part L_0000022d1445f570, 0, 1;
L_0000022d1445f2f0 .part v0000022d14460830_0, 2, 1;
L_0000022d1445fc50 .part v0000022d1445efd0_0, 2, 1;
L_0000022d1445f4d0 .part L_0000022d1445f570, 1, 1;
L_0000022d1445fed0 .part v0000022d14460830_0, 3, 1;
L_0000022d14460150 .part v0000022d1445efd0_0, 3, 1;
L_0000022d1445f1b0 .part L_0000022d1445f570, 2, 1;
L_0000022d14460970 .concat8 [ 1 1 1 1], L_0000022d143ec750, L_0000022d143ebf70, L_0000022d143ec280, L_0000022d14461c70;
L_0000022d1445f570 .concat [ 1 1 1 0], o0000022d144077a8, L_0000022d143ec9f0, L_0000022d144611f0;
S_0000022d143adda0 .scope module, "u0" "fulladder" 3 3, 4 1 0, S_0000022d143f4dc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0000022d143ec670 .functor XOR 1, L_0000022d14460010, L_0000022d1445f390, C4<0>, C4<0>;
L_0000022d143ec750 .functor XOR 1, RS_0000022d14406cf8, L_0000022d143ec670, C4<0>, C4<0>;
L_0000022d143ebf00 .functor AND 1, L_0000022d14460010, L_0000022d1445f390, C4<1>, C4<1>;
L_0000022d143ec980 .functor AND 1, L_0000022d1445f390, RS_0000022d14406cf8, C4<1>, C4<1>;
L_0000022d143ec3d0 .functor AND 1, RS_0000022d14406cf8, L_0000022d14460010, C4<1>, C4<1>;
L_0000022d143ec1a0 .functor OR 1, L_0000022d143ebf00, L_0000022d143ec980, C4<0>, C4<0>;
L_0000022d143ecc20 .functor OR 1, L_0000022d143ec1a0, L_0000022d143ec3d0, C4<0>, C4<0>;
v0000022d143ee0e0_0 .net "A", 0 0, L_0000022d14460010;  1 drivers
v0000022d143ef080_0 .net "B", 0 0, L_0000022d1445f390;  1 drivers
v0000022d143ee7c0_0 .net8 "Ci", 0 0, RS_0000022d14406cf8;  alias, 2 drivers
v0000022d143ee860_0 .net8 "Co", 0 0, RS_0000022d14406cf8;  alias, 2 drivers
v0000022d143edb40_0 .net "S", 0 0, L_0000022d143ec750;  1 drivers
v0000022d143ee900_0 .net "w1", 0 0, L_0000022d143ec670;  1 drivers
v0000022d143edd20_0 .net "w2", 0 0, L_0000022d143ebf00;  1 drivers
v0000022d143eddc0_0 .net "w3", 0 0, L_0000022d143ec980;  1 drivers
v0000022d143eeea0_0 .net "w4", 0 0, L_0000022d143ec3d0;  1 drivers
v0000022d143ee400_0 .net "w5", 0 0, L_0000022d143ec1a0;  1 drivers
S_0000022d143adf30 .scope module, "u1" "fulladder" 3 4, 4 1 0, S_0000022d143f4dc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0000022d143ec2f0 .functor XOR 1, L_0000022d1445f890, L_0000022d1445f430, C4<0>, C4<0>;
L_0000022d143ebf70 .functor XOR 1, L_0000022d1445f070, L_0000022d143ec2f0, C4<0>, C4<0>;
L_0000022d143ec210 .functor AND 1, L_0000022d1445f890, L_0000022d1445f430, C4<1>, C4<1>;
L_0000022d143ec360 .functor AND 1, L_0000022d1445f430, L_0000022d1445f070, C4<1>, C4<1>;
L_0000022d143ec910 .functor AND 1, L_0000022d1445f070, L_0000022d1445f890, C4<1>, C4<1>;
L_0000022d143ec4b0 .functor OR 1, L_0000022d143ec210, L_0000022d143ec360, C4<0>, C4<0>;
L_0000022d143ec9f0 .functor OR 1, L_0000022d143ec4b0, L_0000022d143ec910, C4<0>, C4<0>;
v0000022d143ee9a0_0 .net "A", 0 0, L_0000022d1445f890;  1 drivers
v0000022d143ef4e0_0 .net "B", 0 0, L_0000022d1445f430;  1 drivers
v0000022d143eed60_0 .net "Ci", 0 0, L_0000022d1445f070;  1 drivers
v0000022d143ee180_0 .net "Co", 0 0, L_0000022d143ec9f0;  1 drivers
v0000022d143eecc0_0 .net "S", 0 0, L_0000022d143ebf70;  1 drivers
v0000022d143ee360_0 .net "w1", 0 0, L_0000022d143ec2f0;  1 drivers
v0000022d143ee4a0_0 .net "w2", 0 0, L_0000022d143ec210;  1 drivers
v0000022d143ee540_0 .net "w3", 0 0, L_0000022d143ec360;  1 drivers
v0000022d143ee220_0 .net "w4", 0 0, L_0000022d143ec910;  1 drivers
v0000022d143ede60_0 .net "w5", 0 0, L_0000022d143ec4b0;  1 drivers
S_0000022d143ae0c0 .scope module, "u2" "fulladder" 3 5, 4 1 0, S_0000022d143f4dc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0000022d143eca60 .functor XOR 1, L_0000022d1445f2f0, L_0000022d1445fc50, C4<0>, C4<0>;
L_0000022d143ec280 .functor XOR 1, L_0000022d1445f4d0, L_0000022d143eca60, C4<0>, C4<0>;
L_0000022d143ebfe0 .functor AND 1, L_0000022d1445f2f0, L_0000022d1445fc50, C4<1>, C4<1>;
L_0000022d143ec050 .functor AND 1, L_0000022d1445fc50, L_0000022d1445f4d0, C4<1>, C4<1>;
L_0000022d143ecad0 .functor AND 1, L_0000022d1445f4d0, L_0000022d1445f2f0, C4<1>, C4<1>;
L_0000022d143ecc90 .functor OR 1, L_0000022d143ebfe0, L_0000022d143ec050, C4<0>, C4<0>;
L_0000022d144611f0 .functor OR 1, L_0000022d143ecc90, L_0000022d143ecad0, C4<0>, C4<0>;
v0000022d143ee2c0_0 .net "A", 0 0, L_0000022d1445f2f0;  1 drivers
v0000022d143ee5e0_0 .net "B", 0 0, L_0000022d1445fc50;  1 drivers
v0000022d143ee680_0 .net "Ci", 0 0, L_0000022d1445f4d0;  1 drivers
v0000022d143eee00_0 .net "Co", 0 0, L_0000022d144611f0;  1 drivers
v0000022d143eea40_0 .net "S", 0 0, L_0000022d143ec280;  1 drivers
v0000022d143edf00_0 .net "w1", 0 0, L_0000022d143eca60;  1 drivers
v0000022d143edfa0_0 .net "w2", 0 0, L_0000022d143ebfe0;  1 drivers
v0000022d143ee720_0 .net "w3", 0 0, L_0000022d143ec050;  1 drivers
v0000022d143ed960_0 .net "w4", 0 0, L_0000022d143ecad0;  1 drivers
v0000022d143eeae0_0 .net "w5", 0 0, L_0000022d143ecc90;  1 drivers
S_0000022d143fdfe0 .scope module, "u3" "fulladder" 3 6, 4 1 0, S_0000022d143f4dc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Co";
L_0000022d14461c00 .functor XOR 1, L_0000022d1445fed0, L_0000022d14460150, C4<0>, C4<0>;
L_0000022d14461c70 .functor XOR 1, L_0000022d1445f1b0, L_0000022d14461c00, C4<0>, C4<0>;
L_0000022d14461880 .functor AND 1, L_0000022d1445fed0, L_0000022d14460150, C4<1>, C4<1>;
L_0000022d14461ab0 .functor AND 1, L_0000022d14460150, L_0000022d1445f1b0, C4<1>, C4<1>;
L_0000022d14461570 .functor AND 1, L_0000022d1445f1b0, L_0000022d1445fed0, C4<1>, C4<1>;
L_0000022d144615e0 .functor OR 1, L_0000022d14461880, L_0000022d14461ab0, C4<0>, C4<0>;
L_0000022d14461490 .functor OR 1, L_0000022d144615e0, L_0000022d14461570, C4<0>, C4<0>;
v0000022d143eef40_0 .net "A", 0 0, L_0000022d1445fed0;  1 drivers
v0000022d143eda00_0 .net "B", 0 0, L_0000022d14460150;  1 drivers
v0000022d143ed6e0_0 .net "Ci", 0 0, L_0000022d1445f1b0;  1 drivers
v0000022d143eeb80_0 .net "Co", 0 0, L_0000022d14461490;  alias, 1 drivers
v0000022d143eec20_0 .net "S", 0 0, L_0000022d14461c70;  1 drivers
v0000022d143ef120_0 .net "w1", 0 0, L_0000022d14461c00;  1 drivers
v0000022d143ed780_0 .net "w2", 0 0, L_0000022d14461880;  1 drivers
v0000022d143ef300_0 .net "w3", 0 0, L_0000022d14461ab0;  1 drivers
v0000022d143ef1c0_0 .net "w4", 0 0, L_0000022d14461570;  1 drivers
v0000022d143edaa0_0 .net "w5", 0 0, L_0000022d144615e0;  1 drivers
    .scope S_0000022d143f4c30;
T_0 ;
    %vpi_call 2 20 "$dumpfile", "rca_test.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022d143f4c30 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000022d143f4c30;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022d1445f930_0, 0, 1;
    %delay 125, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022d1445f930_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000022d143f4c30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022d143eb040_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000022d143f4c30;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0000022d143eb040_0;
    %inv;
    %store/vec4 v0000022d143eb040_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022d143f4c30;
T_4 ;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022d144605b0, 4, 0;
    %pushi/vec4 1, 0, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022d144605b0, 4, 0;
    %pushi/vec4 34, 0, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022d144605b0, 4, 0;
    %pushi/vec4 35, 0, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022d144605b0, 4, 0;
    %pushi/vec4 68, 0, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022d144605b0, 4, 0;
    %pushi/vec4 342, 0, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022d144605b0, 4, 0;
    %pushi/vec4 343, 0, 9;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022d144605b0, 4, 0;
    %pushi/vec4 410, 0, 9;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022d144605b0, 4, 0;
    %pushi/vec4 508, 0, 9;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022d144605b0, 4, 0;
    %pushi/vec4 509, 0, 9;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022d144605b0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000022d143f4c30;
T_5 ;
    %pushi/vec4 0, 0, 41;
    %split/vec4 32;
    %store/vec4 v0000022d1445f610_0, 0, 32;
    %split/vec4 1;
    %store/vec4 v0000022d143eb7c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000022d1445efd0_0, 0, 4;
    %store/vec4 v0000022d14460830_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0000022d143f4c30;
T_6 ;
    %delay 60, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022d1445f610_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000022d1445f610_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 100, 0;
    %ix/getv/s 4, v0000022d1445f610_0;
    %load/vec4a v0000022d144605b0, 4;
    %split/vec4 1;
    %store/vec4 v0000022d143eb7c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000022d1445efd0_0, 0, 4;
    %store/vec4 v0000022d14460830_0, 0, 4;
    %load/vec4 v0000022d1445f610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022d1445f610_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000022d143f4c30;
T_7 ;
    %wait E_0000022d143f2c00;
    %vpi_call 2 64 "$monitor", "At time = %t, i0=%b, i1=%b,cin=%b,Sum = %b,Carry %b", $time, v0000022d14460830_0, v0000022d1445efd0_0, v0000022d143eb7c0_0, v0000022d1445f110_0, v0000022d1445f250_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "rca_tb.v";
    "rca.v";
    "fulladder.v";
