/*Icron Technologies ***** Copyright 2015 All Rights Reserved. ******/
/**/
/**** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ****/
/* created by        : mohsen nahvi*/
/* generated by      : mohsenn*/
/* generated from    : W:\blackbird_last_component_tag\m_leon2-1.0.32-xst\regs\ids\leon2_regs.docx*/
/* IDesignSpec rev   : 6.6.28.0*/

/**** This code is generated with following settings ****/
/* Reg Width                  : 32*/
/* Address Unit               : 8*/
/* C++ Types int              : uint*/
/* Bus Type                   : APB*/
/* BigEndian                  : true*/
/* LittleEndian               : true*/
/* Dist. Decode and Readback  : false*/
/*--------------------------------------------------------------------------------------------------------------- */

           

          
/*  block   leon2  */  
        
            
#define LEON2_BASE 0x000        /* Peripheral LEON2 base address */
#define LEON2 ((uint8*)LEON2_BASE)        /* Peripheral LEON2 base pointer */
#define LEON2_MEM_CTRL_MCFG1_IO_BUS_WIDTH_OFFSET 27
#define LEON2_MEM_CTRL_MCFG1_IO_BUS_WIDTH_MASK 0x18000000
#define LEON2_MEM_CTRL_MCFG1_IO_BUS_WIDTH_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG1_BUS_RDY_EN_OFFSET 26
#define LEON2_MEM_CTRL_MCFG1_BUS_RDY_EN 0x4000000
#define LEON2_MEM_CTRL_MCFG1_BUS_RDY_EN_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG1_BUS_ERR_EN_OFFSET 25
#define LEON2_MEM_CTRL_MCFG1_BUS_ERR_EN 0x2000000
#define LEON2_MEM_CTRL_MCFG1_BUS_ERR_EN_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG1_IO_WS_OFFSET 20
#define LEON2_MEM_CTRL_MCFG1_IO_WS_MASK 0xF00000
#define LEON2_MEM_CTRL_MCFG1_IO_WS_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG1_IO_EN_OFFSET 19
#define LEON2_MEM_CTRL_MCFG1_IO_EN 0x80000
#define LEON2_MEM_CTRL_MCFG1_IO_EN_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG1_PROM_WR_EN_OFFSET 11
#define LEON2_MEM_CTRL_MCFG1_PROM_WR_EN 0x800
#define LEON2_MEM_CTRL_MCFG1_PROM_WR_EN_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG1_PROM_WIDTH_OFFSET 8
#define LEON2_MEM_CTRL_MCFG1_PROM_WIDTH_MASK 0x300
#define LEON2_MEM_CTRL_MCFG1_PROM_WIDTH_DEFAULT 0x3
#define LEON2_MEM_CTRL_MCFG1_PROM_WR_WS_OFFSET 4
#define LEON2_MEM_CTRL_MCFG1_PROM_WR_WS_MASK 0xF0
#define LEON2_MEM_CTRL_MCFG1_PROM_WR_WS_DEFAULT 0x1
#define LEON2_MEM_CTRL_MCFG1_PROM_RD_WS_OFFSET 0
#define LEON2_MEM_CTRL_MCFG1_PROM_RD_WS_MASK 0xF
#define LEON2_MEM_CTRL_MCFG1_PROM_RD_WS_DEFAULT 0x1
#define LEON2_MEM_CTRL_MCFG1_OFFSET 0x0
#define LEON2_MEM_CTRL_MCFG1_SIZE 0x4
#define LEON2_MEM_CTRL_MCFG1_ADDRESS 0x000
#define LEON2_MEM_CTRL_MCFG1_READMASK 0x1EF80BFF
#define LEON2_MEM_CTRL_MCFG1_WRITEMASK 0x1EF80BFF
#define LEON2_MEM_CTRL_MCFG1_VOLATILEMASK 0x0
#define LEON2_MEM_CTRL_MCFG1_RESETMASK 0x1EF80BFF
#define LEON2_MEM_CTRL_MCFG1_DEFAULT 0x00000311

#define LEON2_MEM_CTRL_MCFG2_SDRAM_REFRESH_OFFSET 31
#define LEON2_MEM_CTRL_MCFG2_SDRAM_REFRESH 0x80000000
#define LEON2_MEM_CTRL_MCFG2_SDRAM_REFRESH_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG2_SDRAM_TRP_OFFSET 30
#define LEON2_MEM_CTRL_MCFG2_SDRAM_TRP 0x40000000
#define LEON2_MEM_CTRL_MCFG2_SDRAM_TRP_DEFAULT 0x1
#define LEON2_MEM_CTRL_MCFG2_SDRAM_TRFC_OFFSET 27
#define LEON2_MEM_CTRL_MCFG2_SDRAM_TRFC_MASK 0x38000000
#define LEON2_MEM_CTRL_MCFG2_SDRAM_TRFC_DEFAULT 0x7
#define LEON2_MEM_CTRL_MCFG2_SDRAM_CAS_DLY_OFFSET 26
#define LEON2_MEM_CTRL_MCFG2_SDRAM_CAS_DLY 0x4000000
#define LEON2_MEM_CTRL_MCFG2_SDRAM_CAS_DLY_DEFAULT 0x1
#define LEON2_MEM_CTRL_MCFG2_SDRAM_BANK_SIZE_OFFSET 23
#define LEON2_MEM_CTRL_MCFG2_SDRAM_BANK_SIZE_MASK 0x3800000
#define LEON2_MEM_CTRL_MCFG2_SDRAM_BANK_SIZE_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG2_SDRAM_COL_SIZE_OFFSET 21
#define LEON2_MEM_CTRL_MCFG2_SDRAM_COL_SIZE_MASK 0x600000
#define LEON2_MEM_CTRL_MCFG2_SDRAM_COL_SIZE_DEFAULT 0x2
#define LEON2_MEM_CTRL_MCFG2_SDRAM_CMD_OFFSET 19
#define LEON2_MEM_CTRL_MCFG2_SDRAM_CMD_MASK 0x180000
#define LEON2_MEM_CTRL_MCFG2_SDRAM_CMD_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG2_SDRAM_64_OFFSET 18
#define LEON2_MEM_CTRL_MCFG2_SDRAM_64 0x40000
#define LEON2_MEM_CTRL_MCFG2_SDRAM_64_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG2_SDRAM_ENABLE_OFFSET 14
#define LEON2_MEM_CTRL_MCFG2_SDRAM_ENABLE 0x4000
#define LEON2_MEM_CTRL_MCFG2_SDRAM_ENABLE_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG2_SRAM_DISABLE_OFFSET 13
#define LEON2_MEM_CTRL_MCFG2_SRAM_DISABLE 0x2000
#define LEON2_MEM_CTRL_MCFG2_SRAM_DISABLE_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG2_RAM_BANK_SIZE_OFFSET 9
#define LEON2_MEM_CTRL_MCFG2_RAM_BANK_SIZE_MASK 0x1E00
#define LEON2_MEM_CTRL_MCFG2_RAM_BANK_SIZE_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG2_BUS_RDY_EN_OFFSET 7
#define LEON2_MEM_CTRL_MCFG2_BUS_RDY_EN 0x80
#define LEON2_MEM_CTRL_MCFG2_BUS_RDY_EN_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG2_RMW_OFFSET 6
#define LEON2_MEM_CTRL_MCFG2_RMW 0x40
#define LEON2_MEM_CTRL_MCFG2_RMW_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG2_RAM_WIDTH_OFFSET 4
#define LEON2_MEM_CTRL_MCFG2_RAM_WIDTH_MASK 0x30
#define LEON2_MEM_CTRL_MCFG2_RAM_WIDTH_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG2_RAM_WR_WS_OFFSET 2
#define LEON2_MEM_CTRL_MCFG2_RAM_WR_WS_MASK 0xC
#define LEON2_MEM_CTRL_MCFG2_RAM_WR_WS_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG2_RAM_RD_WS_OFFSET 0
#define LEON2_MEM_CTRL_MCFG2_RAM_RD_WS_MASK 0x3
#define LEON2_MEM_CTRL_MCFG2_RAM_RD_WS_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG2_OFFSET 0x4
#define LEON2_MEM_CTRL_MCFG2_SIZE 0x4
#define LEON2_MEM_CTRL_MCFG2_ADDRESS 0x004
#define LEON2_MEM_CTRL_MCFG2_READMASK 0xFFFC7EFF
#define LEON2_MEM_CTRL_MCFG2_WRITEMASK 0xFFFC7EFF
#define LEON2_MEM_CTRL_MCFG2_VOLATILEMASK 0x0
#define LEON2_MEM_CTRL_MCFG2_RESETMASK 0xFFFC7EFF
#define LEON2_MEM_CTRL_MCFG2_DEFAULT 0x7C400000

#define LEON2_MEM_CTRL_MCFG3_SDRAM_REFRESH_VAL_OFFSET 12
#define LEON2_MEM_CTRL_MCFG3_SDRAM_REFRESH_VAL_MASK 0x7FFF000
#define LEON2_MEM_CTRL_MCFG3_SDRAM_REFRESH_VAL_DEFAULT 0x0
#define LEON2_MEM_CTRL_MCFG3_OFFSET 0x8
#define LEON2_MEM_CTRL_MCFG3_SIZE 0x4
#define LEON2_MEM_CTRL_MCFG3_ADDRESS 0x008
#define LEON2_MEM_CTRL_MCFG3_READMASK 0x7FFF000
#define LEON2_MEM_CTRL_MCFG3_WRITEMASK 0x7FFF000
#define LEON2_MEM_CTRL_MCFG3_VOLATILEMASK 0x0
#define LEON2_MEM_CTRL_MCFG3_RESETMASK 0x7FFF000
#define LEON2_MEM_CTRL_MCFG3_DEFAULT 0x00000000

#define LEON2_AHB_STAT_AHB_FAILING_AHB_FAILING_OFFSET 0
#define LEON2_AHB_STAT_AHB_FAILING_AHB_FAILING_MASK 0xFFFFFFFF
#define LEON2_AHB_STAT_AHB_FAILING_AHB_FAILING_DEFAULT 0x0
#define LEON2_AHB_STAT_AHB_FAILING_OFFSET 0xC
#define LEON2_AHB_STAT_AHB_FAILING_SIZE 0x4
#define LEON2_AHB_STAT_AHB_FAILING_ADDRESS 0x00C
#define LEON2_AHB_STAT_AHB_FAILING_READMASK 0xFFFFFFFF
#define LEON2_AHB_STAT_AHB_FAILING_WRITEMASK 0xFFFFFFFF
#define LEON2_AHB_STAT_AHB_FAILING_VOLATILEMASK 0xFFFFFFFF
#define LEON2_AHB_STAT_AHB_FAILING_RESETMASK 0xFFFFFFFF
#define LEON2_AHB_STAT_AHB_FAILING_DEFAULT 0x00000000

#define LEON2_AHB_STAT_AHB_STATUS_ERROR_OFFSET 8
#define LEON2_AHB_STAT_AHB_STATUS_ERROR 0x100
#define LEON2_AHB_STAT_AHB_STATUS_ERROR_DEFAULT 0x0
#define LEON2_AHB_STAT_AHB_STATUS_RW_OFFSET 7
#define LEON2_AHB_STAT_AHB_STATUS_RW 0x80
#define LEON2_AHB_STAT_AHB_STATUS_RW_DEFAULT 0x0
#define LEON2_AHB_STAT_AHB_STATUS_HMASTER_OFFSET 3
#define LEON2_AHB_STAT_AHB_STATUS_HMASTER_MASK 0x78
#define LEON2_AHB_STAT_AHB_STATUS_HMASTER_DEFAULT 0x0
#define LEON2_AHB_STAT_AHB_STATUS_HSIZE_OFFSET 0
#define LEON2_AHB_STAT_AHB_STATUS_HSIZE_MASK 0x7
#define LEON2_AHB_STAT_AHB_STATUS_HSIZE_DEFAULT 0x0
#define LEON2_AHB_STAT_AHB_STATUS_OFFSET 0x10
#define LEON2_AHB_STAT_AHB_STATUS_SIZE 0x4
#define LEON2_AHB_STAT_AHB_STATUS_ADDRESS 0x010
#define LEON2_AHB_STAT_AHB_STATUS_READMASK 0x1FF
#define LEON2_AHB_STAT_AHB_STATUS_WRITEMASK 0x1FF
#define LEON2_AHB_STAT_AHB_STATUS_VOLATILEMASK 0x1FF
#define LEON2_AHB_STAT_AHB_STATUS_RESETMASK 0x1FF
#define LEON2_AHB_STAT_AHB_STATUS_DEFAULT 0x00000000

#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DREPL_OFFSET 30
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DREPL_MASK 0xC0000000
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DREPL_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_IREPL_OFFSET 28
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_IREPL_MASK 0x30000000
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_IREPL_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_ISETS_OFFSET 26
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_ISETS_MASK 0xC000000
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_ISETS_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DSETS_OFFSET 24
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DSETS_MASK 0x3000000
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DSETS_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DS_OFFSET 23
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DS 0x800000
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DS_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_FD_OFFSET 22
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_FD 0x400000
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_FD_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_FI_OFFSET 21
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_FI 0x200000
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_FI_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_IB_OFFSET 16
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_IB 0x10000
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_IB_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_IP_OFFSET 15
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_IP 0x8000
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_IP_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DP_OFFSET 14
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DP 0x4000
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DP_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DCF_OFFSET 5
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DCF 0x20
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DCF_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_ICF_OFFSET 4
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_ICF 0x10
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_ICF_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DCS_OFFSET 2
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DCS_MASK 0xC
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DCS_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_ICS_OFFSET 0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_ICS_MASK 0x3
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_ICS_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_OFFSET 0x14
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_SIZE 0x4
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_ADDRESS 0x014
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_READMASK 0xFF81C03F
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_WRITEMASK 0xE1003F
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_VOLATILEMASK 0xFF00C000
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_RESETMASK 0xFFE1C03F
#define LEON2_CACHE_CONTROLLER_CACHE_CONTROL_DEFAULT 0x00000000

#define LEON2_CACHE_CONTROLLER_POWER_DOWN_PD_OFFSET 0
#define LEON2_CACHE_CONTROLLER_POWER_DOWN_PD_MASK 0xFFFFFFFF
#define LEON2_CACHE_CONTROLLER_POWER_DOWN_PD_DEFAULT 0x0
#define LEON2_CACHE_CONTROLLER_POWER_DOWN_OFFSET 0x18
#define LEON2_CACHE_CONTROLLER_POWER_DOWN_SIZE 0x4
#define LEON2_CACHE_CONTROLLER_POWER_DOWN_ADDRESS 0x018
#define LEON2_CACHE_CONTROLLER_POWER_DOWN_READMASK 0x0
#define LEON2_CACHE_CONTROLLER_POWER_DOWN_WRITEMASK 0xFFFFFFFF
#define LEON2_CACHE_CONTROLLER_POWER_DOWN_VOLATILEMASK 0x0
#define LEON2_CACHE_CONTROLLER_POWER_DOWN_RESETMASK 0xFFFFFFFF
#define LEON2_CACHE_CONTROLLER_POWER_DOWN_DEFAULT 0x00000000

#define LEON2_WRITE_PROT_WRITE_PROT1_EN_OFFSET 31
#define LEON2_WRITE_PROT_WRITE_PROT1_EN 0x80000000
#define LEON2_WRITE_PROT_WRITE_PROT1_EN_DEFAULT 0x0
#define LEON2_WRITE_PROT_WRITE_PROT1_BP_OFFSET 30
#define LEON2_WRITE_PROT_WRITE_PROT1_BP 0x40000000
#define LEON2_WRITE_PROT_WRITE_PROT1_BP_DEFAULT 0x0
#define LEON2_WRITE_PROT_WRITE_PROT1_TAG_OFFSET 15
#define LEON2_WRITE_PROT_WRITE_PROT1_TAG_MASK 0x3FFF8000
#define LEON2_WRITE_PROT_WRITE_PROT1_TAG_DEFAULT 0x0
#define LEON2_WRITE_PROT_WRITE_PROT1_MASK_OFFSET 0
#define LEON2_WRITE_PROT_WRITE_PROT1_MASK_MASK 0x7FFF
#define LEON2_WRITE_PROT_WRITE_PROT1_MASK_DEFAULT 0x0
#define LEON2_WRITE_PROT_WRITE_PROT1_OFFSET 0x1C
#define LEON2_WRITE_PROT_WRITE_PROT1_SIZE 0x4
#define LEON2_WRITE_PROT_WRITE_PROT1_ADDRESS 0x01C
#define LEON2_WRITE_PROT_WRITE_PROT1_READMASK 0xFFFFFFFF
#define LEON2_WRITE_PROT_WRITE_PROT1_WRITEMASK 0x0
#define LEON2_WRITE_PROT_WRITE_PROT1_VOLATILEMASK 0xFFFFFFFF
#define LEON2_WRITE_PROT_WRITE_PROT1_RESETMASK 0xFFFFFFFF
#define LEON2_WRITE_PROT_WRITE_PROT1_DEFAULT 0x00000000

#define LEON2_WRITE_PROT_WRITE_PROT2_EN_OFFSET 31
#define LEON2_WRITE_PROT_WRITE_PROT2_EN 0x80000000
#define LEON2_WRITE_PROT_WRITE_PROT2_EN_DEFAULT 0x0
#define LEON2_WRITE_PROT_WRITE_PROT2_BP_OFFSET 30
#define LEON2_WRITE_PROT_WRITE_PROT2_BP 0x40000000
#define LEON2_WRITE_PROT_WRITE_PROT2_BP_DEFAULT 0x0
#define LEON2_WRITE_PROT_WRITE_PROT2_TAG_OFFSET 15
#define LEON2_WRITE_PROT_WRITE_PROT2_TAG_MASK 0x3FFF8000
#define LEON2_WRITE_PROT_WRITE_PROT2_TAG_DEFAULT 0x0
#define LEON2_WRITE_PROT_WRITE_PROT2_MASK_OFFSET 0
#define LEON2_WRITE_PROT_WRITE_PROT2_MASK_MASK 0x7FFF
#define LEON2_WRITE_PROT_WRITE_PROT2_MASK_DEFAULT 0x0
#define LEON2_WRITE_PROT_WRITE_PROT2_OFFSET 0x20
#define LEON2_WRITE_PROT_WRITE_PROT2_SIZE 0x4
#define LEON2_WRITE_PROT_WRITE_PROT2_ADDRESS 0x020
#define LEON2_WRITE_PROT_WRITE_PROT2_READMASK 0xFFFFFFFF
#define LEON2_WRITE_PROT_WRITE_PROT2_WRITEMASK 0x0
#define LEON2_WRITE_PROT_WRITE_PROT2_VOLATILEMASK 0xFFFFFFFF
#define LEON2_WRITE_PROT_WRITE_PROT2_RESETMASK 0xFFFFFFFF
#define LEON2_WRITE_PROT_WRITE_PROT2_DEFAULT 0x00000000

#define LEON2_LEON_CONFIG_DSU_OFFSET 30
#define LEON2_LEON_CONFIG_DSU 0x40000000
#define LEON2_LEON_CONFIG_DSU_DEFAULT 0x0
#define LEON2_LEON_CONFIG_SDRAM_CTRL_OFFSET 29
#define LEON2_LEON_CONFIG_SDRAM_CTRL 0x20000000
#define LEON2_LEON_CONFIG_SDRAM_CTRL_DEFAULT 0x0
#define LEON2_LEON_CONFIG_NUM_WP_OFFSET 26
#define LEON2_LEON_CONFIG_NUM_WP_MASK 0x1C000000
#define LEON2_LEON_CONFIG_NUM_WP_DEFAULT 0x0
#define LEON2_LEON_CONFIG_MAC_OFFSET 25
#define LEON2_LEON_CONFIG_MAC 0x2000000
#define LEON2_LEON_CONFIG_MAC_DEFAULT 0x0
#define LEON2_LEON_CONFIG_NWINDOWS_OFFSET 20
#define LEON2_LEON_CONFIG_NWINDOWS_MASK 0x1F00000
#define LEON2_LEON_CONFIG_NWINDOWS_DEFAULT 0x0
#define LEON2_LEON_CONFIG_ICSZ_OFFSET 17
#define LEON2_LEON_CONFIG_ICSZ_MASK 0xE0000
#define LEON2_LEON_CONFIG_ICSZ_DEFAULT 0x0
#define LEON2_LEON_CONFIG_ILSZ_OFFSET 15
#define LEON2_LEON_CONFIG_ILSZ_MASK 0x18000
#define LEON2_LEON_CONFIG_ILSZ_DEFAULT 0x0
#define LEON2_LEON_CONFIG_DCSZ_OFFSET 12
#define LEON2_LEON_CONFIG_DCSZ_MASK 0x7000
#define LEON2_LEON_CONFIG_DCSZ_DEFAULT 0x0
#define LEON2_LEON_CONFIG_DLSZ_OFFSET 10
#define LEON2_LEON_CONFIG_DLSZ_MASK 0xC00
#define LEON2_LEON_CONFIG_DLSZ_DEFAULT 0x0
#define LEON2_LEON_CONFIG_DIV_OFFSET 9
#define LEON2_LEON_CONFIG_DIV 0x200
#define LEON2_LEON_CONFIG_DIV_DEFAULT 0x0
#define LEON2_LEON_CONFIG_MUL_OFFSET 8
#define LEON2_LEON_CONFIG_MUL 0x100
#define LEON2_LEON_CONFIG_MUL_DEFAULT 0x0
#define LEON2_LEON_CONFIG_AHB_STAT_OFFSET 6
#define LEON2_LEON_CONFIG_AHB_STAT 0x40
#define LEON2_LEON_CONFIG_AHB_STAT_DEFAULT 0x0
#define LEON2_LEON_CONFIG_FPU_OFFSET 4
#define LEON2_LEON_CONFIG_FPU_MASK 0x30
#define LEON2_LEON_CONFIG_FPU_DEFAULT 0x0
#define LEON2_LEON_CONFIG_PCI_CORE_OFFSET 2
#define LEON2_LEON_CONFIG_PCI_CORE_MASK 0xC
#define LEON2_LEON_CONFIG_PCI_CORE_DEFAULT 0x0
#define LEON2_LEON_CONFIG_WRITE_PROT_OFFSET 0
#define LEON2_LEON_CONFIG_WRITE_PROT_MASK 0x3
#define LEON2_LEON_CONFIG_WRITE_PROT_DEFAULT 0x0
#define LEON2_LEON_CONFIG_OFFSET 0x24
#define LEON2_LEON_CONFIG_SIZE 0x4
#define LEON2_LEON_CONFIG_ADDRESS 0x024
#define LEON2_LEON_CONFIG_READMASK 0x7FFFFF7F
#define LEON2_LEON_CONFIG_WRITEMASK 0x0
#define LEON2_LEON_CONFIG_VOLATILEMASK 0x7FFFFF7F
#define LEON2_LEON_CONFIG_RESETMASK 0x7FFFFF7F
#define LEON2_LEON_CONFIG_DEFAULT 0x00000000

#define LEON2_TIMERS_TIMER1_COUNTER_COUNTER_OFFSET 0
#define LEON2_TIMERS_TIMER1_COUNTER_COUNTER_MASK 0xFFFFFF
#define LEON2_TIMERS_TIMER1_COUNTER_COUNTER_DEFAULT 0x0
#define LEON2_TIMERS_TIMER1_COUNTER_OFFSET 0x40
#define LEON2_TIMERS_TIMER1_COUNTER_SIZE 0x4
#define LEON2_TIMERS_TIMER1_COUNTER_ADDRESS 0x040
#define LEON2_TIMERS_TIMER1_COUNTER_READMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER1_COUNTER_WRITEMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER1_COUNTER_VOLATILEMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER1_COUNTER_RESETMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER1_COUNTER_DEFAULT 0x00000000

#define LEON2_TIMERS_TIMER1_RELOAD_RELOAD_OFFSET 0
#define LEON2_TIMERS_TIMER1_RELOAD_RELOAD_MASK 0xFFFFFF
#define LEON2_TIMERS_TIMER1_RELOAD_RELOAD_DEFAULT 0x0
#define LEON2_TIMERS_TIMER1_RELOAD_OFFSET 0x44
#define LEON2_TIMERS_TIMER1_RELOAD_SIZE 0x4
#define LEON2_TIMERS_TIMER1_RELOAD_ADDRESS 0x044
#define LEON2_TIMERS_TIMER1_RELOAD_READMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER1_RELOAD_WRITEMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER1_RELOAD_VOLATILEMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER1_RELOAD_RESETMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER1_RELOAD_DEFAULT 0x00000000

#define LEON2_TIMERS_TIMER1_CONTROL_LD_OFFSET 2
#define LEON2_TIMERS_TIMER1_CONTROL_LD 0x4
#define LEON2_TIMERS_TIMER1_CONTROL_LD_DEFAULT 0x0
#define LEON2_TIMERS_TIMER1_CONTROL_RL_OFFSET 1
#define LEON2_TIMERS_TIMER1_CONTROL_RL 0x2
#define LEON2_TIMERS_TIMER1_CONTROL_RL_DEFAULT 0x0
#define LEON2_TIMERS_TIMER1_CONTROL_EN_OFFSET 0
#define LEON2_TIMERS_TIMER1_CONTROL_EN 0x1
#define LEON2_TIMERS_TIMER1_CONTROL_EN_DEFAULT 0x0
#define LEON2_TIMERS_TIMER1_CONTROL_OFFSET 0x48
#define LEON2_TIMERS_TIMER1_CONTROL_SIZE 0x4
#define LEON2_TIMERS_TIMER1_CONTROL_ADDRESS 0x048
#define LEON2_TIMERS_TIMER1_CONTROL_READMASK 0x7
#define LEON2_TIMERS_TIMER1_CONTROL_WRITEMASK 0x7
#define LEON2_TIMERS_TIMER1_CONTROL_VOLATILEMASK 0x0
#define LEON2_TIMERS_TIMER1_CONTROL_RESETMASK 0x7
#define LEON2_TIMERS_TIMER1_CONTROL_DEFAULT 0x00000000

#define LEON2_TIMERS_WATCHDOG_COUNTER_COUNTER_OFFSET 0
#define LEON2_TIMERS_WATCHDOG_COUNTER_COUNTER_MASK 0xFFFFFF
#define LEON2_TIMERS_WATCHDOG_COUNTER_COUNTER_DEFAULT 0x0
#define LEON2_TIMERS_WATCHDOG_COUNTER_OFFSET 0x4C
#define LEON2_TIMERS_WATCHDOG_COUNTER_SIZE 0x4
#define LEON2_TIMERS_WATCHDOG_COUNTER_ADDRESS 0x04C
#define LEON2_TIMERS_WATCHDOG_COUNTER_READMASK 0xFFFFFF
#define LEON2_TIMERS_WATCHDOG_COUNTER_WRITEMASK 0xFFFFFF
#define LEON2_TIMERS_WATCHDOG_COUNTER_VOLATILEMASK 0xFFFFFF
#define LEON2_TIMERS_WATCHDOG_COUNTER_RESETMASK 0xFFFFFF
#define LEON2_TIMERS_WATCHDOG_COUNTER_DEFAULT 0x00000000

#define LEON2_TIMERS_TIMER2_COUNTER_COUNTER_OFFSET 0
#define LEON2_TIMERS_TIMER2_COUNTER_COUNTER_MASK 0xFFFFFF
#define LEON2_TIMERS_TIMER2_COUNTER_COUNTER_DEFAULT 0x0
#define LEON2_TIMERS_TIMER2_COUNTER_OFFSET 0x50
#define LEON2_TIMERS_TIMER2_COUNTER_SIZE 0x4
#define LEON2_TIMERS_TIMER2_COUNTER_ADDRESS 0x050
#define LEON2_TIMERS_TIMER2_COUNTER_READMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER2_COUNTER_WRITEMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER2_COUNTER_VOLATILEMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER2_COUNTER_RESETMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER2_COUNTER_DEFAULT 0x00000000

#define LEON2_TIMERS_TIMER2_RELOAD_RELOAD_OFFSET 0
#define LEON2_TIMERS_TIMER2_RELOAD_RELOAD_MASK 0xFFFFFF
#define LEON2_TIMERS_TIMER2_RELOAD_RELOAD_DEFAULT 0x0
#define LEON2_TIMERS_TIMER2_RELOAD_OFFSET 0x54
#define LEON2_TIMERS_TIMER2_RELOAD_SIZE 0x4
#define LEON2_TIMERS_TIMER2_RELOAD_ADDRESS 0x054
#define LEON2_TIMERS_TIMER2_RELOAD_READMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER2_RELOAD_WRITEMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER2_RELOAD_VOLATILEMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER2_RELOAD_RESETMASK 0xFFFFFF
#define LEON2_TIMERS_TIMER2_RELOAD_DEFAULT 0x00000000

#define LEON2_TIMERS_TIMER2_CONTROL_LD_OFFSET 2
#define LEON2_TIMERS_TIMER2_CONTROL_LD 0x4
#define LEON2_TIMERS_TIMER2_CONTROL_LD_DEFAULT 0x0
#define LEON2_TIMERS_TIMER2_CONTROL_RL_OFFSET 1
#define LEON2_TIMERS_TIMER2_CONTROL_RL 0x2
#define LEON2_TIMERS_TIMER2_CONTROL_RL_DEFAULT 0x0
#define LEON2_TIMERS_TIMER2_CONTROL_EN_OFFSET 0
#define LEON2_TIMERS_TIMER2_CONTROL_EN 0x1
#define LEON2_TIMERS_TIMER2_CONTROL_EN_DEFAULT 0x0
#define LEON2_TIMERS_TIMER2_CONTROL_OFFSET 0x58
#define LEON2_TIMERS_TIMER2_CONTROL_SIZE 0x4
#define LEON2_TIMERS_TIMER2_CONTROL_ADDRESS 0x058
#define LEON2_TIMERS_TIMER2_CONTROL_READMASK 0x7
#define LEON2_TIMERS_TIMER2_CONTROL_WRITEMASK 0x7
#define LEON2_TIMERS_TIMER2_CONTROL_VOLATILEMASK 0x0
#define LEON2_TIMERS_TIMER2_CONTROL_RESETMASK 0x7
#define LEON2_TIMERS_TIMER2_CONTROL_DEFAULT 0x00000000

#define LEON2_TIMERS_PRESCALER_COUNTER_COUNTER_OFFSET 0
#define LEON2_TIMERS_PRESCALER_COUNTER_COUNTER_MASK 0x3FF
#define LEON2_TIMERS_PRESCALER_COUNTER_COUNTER_DEFAULT 0x0
#define LEON2_TIMERS_PRESCALER_COUNTER_OFFSET 0x60
#define LEON2_TIMERS_PRESCALER_COUNTER_SIZE 0x4
#define LEON2_TIMERS_PRESCALER_COUNTER_ADDRESS 0x060
#define LEON2_TIMERS_PRESCALER_COUNTER_READMASK 0x3FF
#define LEON2_TIMERS_PRESCALER_COUNTER_WRITEMASK 0x3FF
#define LEON2_TIMERS_PRESCALER_COUNTER_VOLATILEMASK 0x3FF
#define LEON2_TIMERS_PRESCALER_COUNTER_RESETMASK 0x3FF
#define LEON2_TIMERS_PRESCALER_COUNTER_DEFAULT 0x00000000

#define LEON2_TIMERS_PRESCALER_RELOAD_RELOAD_OFFSET 0
#define LEON2_TIMERS_PRESCALER_RELOAD_RELOAD_MASK 0x3FF
#define LEON2_TIMERS_PRESCALER_RELOAD_RELOAD_DEFAULT 0x0
#define LEON2_TIMERS_PRESCALER_RELOAD_OFFSET 0x64
#define LEON2_TIMERS_PRESCALER_RELOAD_SIZE 0x4
#define LEON2_TIMERS_PRESCALER_RELOAD_ADDRESS 0x064
#define LEON2_TIMERS_PRESCALER_RELOAD_READMASK 0x3FF
#define LEON2_TIMERS_PRESCALER_RELOAD_WRITEMASK 0x3FF
#define LEON2_TIMERS_PRESCALER_RELOAD_VOLATILEMASK 0x3FF
#define LEON2_TIMERS_PRESCALER_RELOAD_RESETMASK 0x3FF
#define LEON2_TIMERS_PRESCALER_RELOAD_DEFAULT 0x00000000

#define LEON2_UARTS_UART1_DATA_DATA_OFFSET 0
#define LEON2_UARTS_UART1_DATA_DATA_MASK 0xFF
#define LEON2_UARTS_UART1_DATA_DATA_DEFAULT 0x0
#define LEON2_UARTS_UART1_DATA_OFFSET 0x70
#define LEON2_UARTS_UART1_DATA_SIZE 0x4
#define LEON2_UARTS_UART1_DATA_ADDRESS 0x070
#define LEON2_UARTS_UART1_DATA_READMASK 0xFF
#define LEON2_UARTS_UART1_DATA_WRITEMASK 0xFF
#define LEON2_UARTS_UART1_DATA_VOLATILEMASK 0xFF
#define LEON2_UARTS_UART1_DATA_RESETMASK 0xFF
#define LEON2_UARTS_UART1_DATA_DEFAULT 0x00000000

#define LEON2_UARTS_UART1_STATUS_FE_OFFSET 6
#define LEON2_UARTS_UART1_STATUS_FE 0x40
#define LEON2_UARTS_UART1_STATUS_FE_DEFAULT 0x0
#define LEON2_UARTS_UART1_STATUS_PE_OFFSET 5
#define LEON2_UARTS_UART1_STATUS_PE 0x20
#define LEON2_UARTS_UART1_STATUS_PE_DEFAULT 0x0
#define LEON2_UARTS_UART1_STATUS_OV_OFFSET 4
#define LEON2_UARTS_UART1_STATUS_OV 0x10
#define LEON2_UARTS_UART1_STATUS_OV_DEFAULT 0x0
#define LEON2_UARTS_UART1_STATUS_BR_OFFSET 3
#define LEON2_UARTS_UART1_STATUS_BR 0x8
#define LEON2_UARTS_UART1_STATUS_BR_DEFAULT 0x0
#define LEON2_UARTS_UART1_STATUS_TH_OFFSET 2
#define LEON2_UARTS_UART1_STATUS_TH 0x4
#define LEON2_UARTS_UART1_STATUS_TH_DEFAULT 0x0
#define LEON2_UARTS_UART1_STATUS_TS_OFFSET 1
#define LEON2_UARTS_UART1_STATUS_TS 0x2
#define LEON2_UARTS_UART1_STATUS_TS_DEFAULT 0x0
#define LEON2_UARTS_UART1_STATUS_DR_OFFSET 0
#define LEON2_UARTS_UART1_STATUS_DR 0x1
#define LEON2_UARTS_UART1_STATUS_DR_DEFAULT 0x0
#define LEON2_UARTS_UART1_STATUS_OFFSET 0x74
#define LEON2_UARTS_UART1_STATUS_SIZE 0x4
#define LEON2_UARTS_UART1_STATUS_ADDRESS 0x074
#define LEON2_UARTS_UART1_STATUS_READMASK 0x7F
#define LEON2_UARTS_UART1_STATUS_WRITEMASK 0x0
#define LEON2_UARTS_UART1_STATUS_VOLATILEMASK 0x7F
#define LEON2_UARTS_UART1_STATUS_RESETMASK 0x7F
#define LEON2_UARTS_UART1_STATUS_DEFAULT 0x00000000

#define LEON2_UARTS_UART1_CONTROL_EC_OFFSET 8
#define LEON2_UARTS_UART1_CONTROL_EC 0x100
#define LEON2_UARTS_UART1_CONTROL_EC_DEFAULT 0x0
#define LEON2_UARTS_UART1_CONTROL_LB_OFFSET 7
#define LEON2_UARTS_UART1_CONTROL_LB 0x80
#define LEON2_UARTS_UART1_CONTROL_LB_DEFAULT 0x0
#define LEON2_UARTS_UART1_CONTROL_FL_OFFSET 6
#define LEON2_UARTS_UART1_CONTROL_FL 0x40
#define LEON2_UARTS_UART1_CONTROL_FL_DEFAULT 0x0
#define LEON2_UARTS_UART1_CONTROL_PE_OFFSET 5
#define LEON2_UARTS_UART1_CONTROL_PE 0x20
#define LEON2_UARTS_UART1_CONTROL_PE_DEFAULT 0x0
#define LEON2_UARTS_UART1_CONTROL_PS_OFFSET 4
#define LEON2_UARTS_UART1_CONTROL_PS 0x10
#define LEON2_UARTS_UART1_CONTROL_PS_DEFAULT 0x0
#define LEON2_UARTS_UART1_CONTROL_TI_OFFSET 3
#define LEON2_UARTS_UART1_CONTROL_TI 0x8
#define LEON2_UARTS_UART1_CONTROL_TI_DEFAULT 0x0
#define LEON2_UARTS_UART1_CONTROL_RI_OFFSET 2
#define LEON2_UARTS_UART1_CONTROL_RI 0x4
#define LEON2_UARTS_UART1_CONTROL_RI_DEFAULT 0x0
#define LEON2_UARTS_UART1_CONTROL_TE_OFFSET 1
#define LEON2_UARTS_UART1_CONTROL_TE 0x2
#define LEON2_UARTS_UART1_CONTROL_TE_DEFAULT 0x0
#define LEON2_UARTS_UART1_CONTROL_RE_OFFSET 0
#define LEON2_UARTS_UART1_CONTROL_RE 0x1
#define LEON2_UARTS_UART1_CONTROL_RE_DEFAULT 0x0
#define LEON2_UARTS_UART1_CONTROL_OFFSET 0x78
#define LEON2_UARTS_UART1_CONTROL_SIZE 0x4
#define LEON2_UARTS_UART1_CONTROL_ADDRESS 0x078
#define LEON2_UARTS_UART1_CONTROL_READMASK 0x1FF
#define LEON2_UARTS_UART1_CONTROL_WRITEMASK 0x1FF
#define LEON2_UARTS_UART1_CONTROL_VOLATILEMASK 0x0
#define LEON2_UARTS_UART1_CONTROL_RESETMASK 0x1FF
#define LEON2_UARTS_UART1_CONTROL_DEFAULT 0x00000000

#define LEON2_UARTS_UART1_SCALER_SCALER_OFFSET 0
#define LEON2_UARTS_UART1_SCALER_SCALER_MASK 0xFFF
#define LEON2_UARTS_UART1_SCALER_SCALER_DEFAULT 0x0
#define LEON2_UARTS_UART1_SCALER_OFFSET 0x7C
#define LEON2_UARTS_UART1_SCALER_SIZE 0x4
#define LEON2_UARTS_UART1_SCALER_ADDRESS 0x07C
#define LEON2_UARTS_UART1_SCALER_READMASK 0xFFF
#define LEON2_UARTS_UART1_SCALER_WRITEMASK 0xFFF
#define LEON2_UARTS_UART1_SCALER_VOLATILEMASK 0x0
#define LEON2_UARTS_UART1_SCALER_RESETMASK 0xFFF
#define LEON2_UARTS_UART1_SCALER_DEFAULT 0x00000000

#define LEON2_UARTS_UART2_DATA_DATA_OFFSET 0
#define LEON2_UARTS_UART2_DATA_DATA_MASK 0xFF
#define LEON2_UARTS_UART2_DATA_DATA_DEFAULT 0x0
#define LEON2_UARTS_UART2_DATA_OFFSET 0x80
#define LEON2_UARTS_UART2_DATA_SIZE 0x4
#define LEON2_UARTS_UART2_DATA_ADDRESS 0x080
#define LEON2_UARTS_UART2_DATA_READMASK 0xFF
#define LEON2_UARTS_UART2_DATA_WRITEMASK 0xFF
#define LEON2_UARTS_UART2_DATA_VOLATILEMASK 0xFF
#define LEON2_UARTS_UART2_DATA_RESETMASK 0xFF
#define LEON2_UARTS_UART2_DATA_DEFAULT 0x00000000

#define LEON2_UARTS_UART2_STATUS_FE_OFFSET 6
#define LEON2_UARTS_UART2_STATUS_FE 0x40
#define LEON2_UARTS_UART2_STATUS_FE_DEFAULT 0x0
#define LEON2_UARTS_UART2_STATUS_PE_OFFSET 5
#define LEON2_UARTS_UART2_STATUS_PE 0x20
#define LEON2_UARTS_UART2_STATUS_PE_DEFAULT 0x0
#define LEON2_UARTS_UART2_STATUS_OV_OFFSET 4
#define LEON2_UARTS_UART2_STATUS_OV 0x10
#define LEON2_UARTS_UART2_STATUS_OV_DEFAULT 0x0
#define LEON2_UARTS_UART2_STATUS_BR_OFFSET 3
#define LEON2_UARTS_UART2_STATUS_BR 0x8
#define LEON2_UARTS_UART2_STATUS_BR_DEFAULT 0x0
#define LEON2_UARTS_UART2_STATUS_TH_OFFSET 2
#define LEON2_UARTS_UART2_STATUS_TH 0x4
#define LEON2_UARTS_UART2_STATUS_TH_DEFAULT 0x0
#define LEON2_UARTS_UART2_STATUS_TS_OFFSET 1
#define LEON2_UARTS_UART2_STATUS_TS 0x2
#define LEON2_UARTS_UART2_STATUS_TS_DEFAULT 0x0
#define LEON2_UARTS_UART2_STATUS_DR_OFFSET 0
#define LEON2_UARTS_UART2_STATUS_DR 0x1
#define LEON2_UARTS_UART2_STATUS_DR_DEFAULT 0x0
#define LEON2_UARTS_UART2_STATUS_OFFSET 0x84
#define LEON2_UARTS_UART2_STATUS_SIZE 0x4
#define LEON2_UARTS_UART2_STATUS_ADDRESS 0x084
#define LEON2_UARTS_UART2_STATUS_READMASK 0x7F
#define LEON2_UARTS_UART2_STATUS_WRITEMASK 0x0
#define LEON2_UARTS_UART2_STATUS_VOLATILEMASK 0x7F
#define LEON2_UARTS_UART2_STATUS_RESETMASK 0x7F
#define LEON2_UARTS_UART2_STATUS_DEFAULT 0x00000000

#define LEON2_UARTS_UART2_CONTROL_EC_OFFSET 8
#define LEON2_UARTS_UART2_CONTROL_EC 0x100
#define LEON2_UARTS_UART2_CONTROL_EC_DEFAULT 0x0
#define LEON2_UARTS_UART2_CONTROL_LB_OFFSET 7
#define LEON2_UARTS_UART2_CONTROL_LB 0x80
#define LEON2_UARTS_UART2_CONTROL_LB_DEFAULT 0x0
#define LEON2_UARTS_UART2_CONTROL_FL_OFFSET 6
#define LEON2_UARTS_UART2_CONTROL_FL 0x40
#define LEON2_UARTS_UART2_CONTROL_FL_DEFAULT 0x0
#define LEON2_UARTS_UART2_CONTROL_PE_OFFSET 5
#define LEON2_UARTS_UART2_CONTROL_PE 0x20
#define LEON2_UARTS_UART2_CONTROL_PE_DEFAULT 0x0
#define LEON2_UARTS_UART2_CONTROL_PS_OFFSET 4
#define LEON2_UARTS_UART2_CONTROL_PS 0x10
#define LEON2_UARTS_UART2_CONTROL_PS_DEFAULT 0x0
#define LEON2_UARTS_UART2_CONTROL_TI_OFFSET 3
#define LEON2_UARTS_UART2_CONTROL_TI 0x8
#define LEON2_UARTS_UART2_CONTROL_TI_DEFAULT 0x0
#define LEON2_UARTS_UART2_CONTROL_RI_OFFSET 2
#define LEON2_UARTS_UART2_CONTROL_RI 0x4
#define LEON2_UARTS_UART2_CONTROL_RI_DEFAULT 0x0
#define LEON2_UARTS_UART2_CONTROL_TE_OFFSET 1
#define LEON2_UARTS_UART2_CONTROL_TE 0x2
#define LEON2_UARTS_UART2_CONTROL_TE_DEFAULT 0x0
#define LEON2_UARTS_UART2_CONTROL_RE_OFFSET 0
#define LEON2_UARTS_UART2_CONTROL_RE 0x1
#define LEON2_UARTS_UART2_CONTROL_RE_DEFAULT 0x0
#define LEON2_UARTS_UART2_CONTROL_OFFSET 0x88
#define LEON2_UARTS_UART2_CONTROL_SIZE 0x4
#define LEON2_UARTS_UART2_CONTROL_ADDRESS 0x088
#define LEON2_UARTS_UART2_CONTROL_READMASK 0x1FF
#define LEON2_UARTS_UART2_CONTROL_WRITEMASK 0x1FF
#define LEON2_UARTS_UART2_CONTROL_VOLATILEMASK 0x0
#define LEON2_UARTS_UART2_CONTROL_RESETMASK 0x1FF
#define LEON2_UARTS_UART2_CONTROL_DEFAULT 0x00000000

#define LEON2_UARTS_UART2_SCALER_SCALER_OFFSET 0
#define LEON2_UARTS_UART2_SCALER_SCALER_MASK 0xFFF
#define LEON2_UARTS_UART2_SCALER_SCALER_DEFAULT 0x0
#define LEON2_UARTS_UART2_SCALER_OFFSET 0x8C
#define LEON2_UARTS_UART2_SCALER_SIZE 0x4
#define LEON2_UARTS_UART2_SCALER_ADDRESS 0x08C
#define LEON2_UARTS_UART2_SCALER_READMASK 0xFFF
#define LEON2_UARTS_UART2_SCALER_WRITEMASK 0xFFF
#define LEON2_UARTS_UART2_SCALER_VOLATILEMASK 0x0
#define LEON2_UARTS_UART2_SCALER_RESETMASK 0xFFF
#define LEON2_UARTS_UART2_SCALER_DEFAULT 0x00000000

#define LEON2_IRQCTRL_INT_MASK_ILEVEL_OFFSET 17
#define LEON2_IRQCTRL_INT_MASK_ILEVEL_MASK 0xFFFE0000
#define LEON2_IRQCTRL_INT_MASK_ILEVEL_DEFAULT 0x0
#define LEON2_IRQCTRL_INT_MASK_IMASK_OFFSET 1
#define LEON2_IRQCTRL_INT_MASK_IMASK_MASK 0xFFFE
#define LEON2_IRQCTRL_INT_MASK_IMASK_DEFAULT 0x0
#define LEON2_IRQCTRL_INT_MASK_OFFSET 0x90
#define LEON2_IRQCTRL_INT_MASK_SIZE 0x4
#define LEON2_IRQCTRL_INT_MASK_ADDRESS 0x090
#define LEON2_IRQCTRL_INT_MASK_READMASK 0xFFFEFFFE
#define LEON2_IRQCTRL_INT_MASK_WRITEMASK 0xFFFEFFFE
#define LEON2_IRQCTRL_INT_MASK_VOLATILEMASK 0x0
#define LEON2_IRQCTRL_INT_MASK_RESETMASK 0xFFFEFFFE
#define LEON2_IRQCTRL_INT_MASK_DEFAULT 0x00000000

#define LEON2_IRQCTRL_INT_PENDING_IPEND_OFFSET 1
#define LEON2_IRQCTRL_INT_PENDING_IPEND_MASK 0xFFFE
#define LEON2_IRQCTRL_INT_PENDING_IPEND_DEFAULT 0x0
#define LEON2_IRQCTRL_INT_PENDING_OFFSET 0x94
#define LEON2_IRQCTRL_INT_PENDING_SIZE 0x4
#define LEON2_IRQCTRL_INT_PENDING_ADDRESS 0x094
#define LEON2_IRQCTRL_INT_PENDING_READMASK 0xFFFE
#define LEON2_IRQCTRL_INT_PENDING_WRITEMASK 0x0
#define LEON2_IRQCTRL_INT_PENDING_VOLATILEMASK 0xFFFE
#define LEON2_IRQCTRL_INT_PENDING_RESETMASK 0xFFFE
#define LEON2_IRQCTRL_INT_PENDING_DEFAULT 0x00000000

#define LEON2_IRQCTRL_INT_FORCE_IFORCE_OFFSET 1
#define LEON2_IRQCTRL_INT_FORCE_IFORCE_MASK 0xFFFE
#define LEON2_IRQCTRL_INT_FORCE_IFORCE_DEFAULT 0x0
#define LEON2_IRQCTRL_INT_FORCE_OFFSET 0x98
#define LEON2_IRQCTRL_INT_FORCE_SIZE 0x4
#define LEON2_IRQCTRL_INT_FORCE_ADDRESS 0x098
#define LEON2_IRQCTRL_INT_FORCE_READMASK 0xFFFE
#define LEON2_IRQCTRL_INT_FORCE_WRITEMASK 0x0
#define LEON2_IRQCTRL_INT_FORCE_VOLATILEMASK 0xFFFE
#define LEON2_IRQCTRL_INT_FORCE_RESETMASK 0xFFFE
#define LEON2_IRQCTRL_INT_FORCE_DEFAULT 0x00000000

#define LEON2_IRQCTRL_INT_CLEAR_ICLEAR_OFFSET 1
#define LEON2_IRQCTRL_INT_CLEAR_ICLEAR_MASK 0xFFFE
#define LEON2_IRQCTRL_INT_CLEAR_ICLEAR_DEFAULT 0x0
#define LEON2_IRQCTRL_INT_CLEAR_OFFSET 0x9C
#define LEON2_IRQCTRL_INT_CLEAR_SIZE 0x4
#define LEON2_IRQCTRL_INT_CLEAR_ADDRESS 0x09C
#define LEON2_IRQCTRL_INT_CLEAR_READMASK 0xFFFE
#define LEON2_IRQCTRL_INT_CLEAR_WRITEMASK 0xFFFE
#define LEON2_IRQCTRL_INT_CLEAR_VOLATILEMASK 0x0
#define LEON2_IRQCTRL_INT_CLEAR_RESETMASK 0xFFFE
#define LEON2_IRQCTRL_INT_CLEAR_DEFAULT 0x00000000

#define LEON2_IO_PORT_IO_VAL_IOVAL_OFFSET 0
#define LEON2_IO_PORT_IO_VAL_IOVAL_MASK 0xFFFF
#define LEON2_IO_PORT_IO_VAL_IOVAL_DEFAULT 0x0
#define LEON2_IO_PORT_IO_VAL_OFFSET 0xA0
#define LEON2_IO_PORT_IO_VAL_SIZE 0x4
#define LEON2_IO_PORT_IO_VAL_ADDRESS 0x0A0
#define LEON2_IO_PORT_IO_VAL_READMASK 0xFFFF
#define LEON2_IO_PORT_IO_VAL_WRITEMASK 0xFFFF
#define LEON2_IO_PORT_IO_VAL_VOLATILEMASK 0xFFFF
#define LEON2_IO_PORT_IO_VAL_RESETMASK 0xFFFF
#define LEON2_IO_PORT_IO_VAL_DEFAULT 0x00000000

#define LEON2_IO_PORT_IO_DIR_IODIR_OFFSET 0
#define LEON2_IO_PORT_IO_DIR_IODIR_MASK 0x3FFFF
#define LEON2_IO_PORT_IO_DIR_IODIR_DEFAULT 0x0
#define LEON2_IO_PORT_IO_DIR_OFFSET 0xA4
#define LEON2_IO_PORT_IO_DIR_SIZE 0x4
#define LEON2_IO_PORT_IO_DIR_ADDRESS 0x0A4
#define LEON2_IO_PORT_IO_DIR_READMASK 0x3FFFF
#define LEON2_IO_PORT_IO_DIR_WRITEMASK 0x3FFFF
#define LEON2_IO_PORT_IO_DIR_VOLATILEMASK 0x0
#define LEON2_IO_PORT_IO_DIR_RESETMASK 0x3FFFF
#define LEON2_IO_PORT_IO_DIR_DEFAULT 0x00000000

#define LEON2_IO_PORT_IO_INT_CFG_EN3_OFFSET 31
#define LEON2_IO_PORT_IO_INT_CFG_EN3 0x80000000
#define LEON2_IO_PORT_IO_INT_CFG_EN3_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_LE3_OFFSET 30
#define LEON2_IO_PORT_IO_INT_CFG_LE3 0x40000000
#define LEON2_IO_PORT_IO_INT_CFG_LE3_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_PL3_OFFSET 29
#define LEON2_IO_PORT_IO_INT_CFG_PL3 0x20000000
#define LEON2_IO_PORT_IO_INT_CFG_PL3_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_ISEL3_OFFSET 24
#define LEON2_IO_PORT_IO_INT_CFG_ISEL3_MASK 0x1F000000
#define LEON2_IO_PORT_IO_INT_CFG_ISEL3_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_EN2_OFFSET 23
#define LEON2_IO_PORT_IO_INT_CFG_EN2 0x800000
#define LEON2_IO_PORT_IO_INT_CFG_EN2_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_LE2_OFFSET 22
#define LEON2_IO_PORT_IO_INT_CFG_LE2 0x400000
#define LEON2_IO_PORT_IO_INT_CFG_LE2_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_PL2_OFFSET 21
#define LEON2_IO_PORT_IO_INT_CFG_PL2 0x200000
#define LEON2_IO_PORT_IO_INT_CFG_PL2_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_ISEL2_OFFSET 16
#define LEON2_IO_PORT_IO_INT_CFG_ISEL2_MASK 0x1F0000
#define LEON2_IO_PORT_IO_INT_CFG_ISEL2_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_EN1_OFFSET 15
#define LEON2_IO_PORT_IO_INT_CFG_EN1 0x8000
#define LEON2_IO_PORT_IO_INT_CFG_EN1_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_LE1_OFFSET 14
#define LEON2_IO_PORT_IO_INT_CFG_LE1 0x4000
#define LEON2_IO_PORT_IO_INT_CFG_LE1_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_PL1_OFFSET 13
#define LEON2_IO_PORT_IO_INT_CFG_PL1 0x2000
#define LEON2_IO_PORT_IO_INT_CFG_PL1_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_ISEL1_OFFSET 8
#define LEON2_IO_PORT_IO_INT_CFG_ISEL1_MASK 0x1F00
#define LEON2_IO_PORT_IO_INT_CFG_ISEL1_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_EN0_OFFSET 7
#define LEON2_IO_PORT_IO_INT_CFG_EN0 0x80
#define LEON2_IO_PORT_IO_INT_CFG_EN0_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_LE0_OFFSET 6
#define LEON2_IO_PORT_IO_INT_CFG_LE0 0x40
#define LEON2_IO_PORT_IO_INT_CFG_LE0_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_PL0_OFFSET 5
#define LEON2_IO_PORT_IO_INT_CFG_PL0 0x20
#define LEON2_IO_PORT_IO_INT_CFG_PL0_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_ISEL0_OFFSET 0
#define LEON2_IO_PORT_IO_INT_CFG_ISEL0_MASK 0x1F
#define LEON2_IO_PORT_IO_INT_CFG_ISEL0_DEFAULT 0x0
#define LEON2_IO_PORT_IO_INT_CFG_OFFSET 0xA8
#define LEON2_IO_PORT_IO_INT_CFG_SIZE 0x4
#define LEON2_IO_PORT_IO_INT_CFG_ADDRESS 0x0A8
#define LEON2_IO_PORT_IO_INT_CFG_READMASK 0xFFFFFFFF
#define LEON2_IO_PORT_IO_INT_CFG_WRITEMASK 0xFFFFFFFF
#define LEON2_IO_PORT_IO_INT_CFG_VOLATILEMASK 0x0
#define LEON2_IO_PORT_IO_INT_CFG_RESETMASK 0xFFFFFFFF
#define LEON2_IO_PORT_IO_INT_CFG_DEFAULT 0x00000000

#define LEON2_IRQCTRL2_INT_MASK_IMASK_OFFSET 0
#define LEON2_IRQCTRL2_INT_MASK_IMASK_MASK 0xFFFFFFFF
#define LEON2_IRQCTRL2_INT_MASK_IMASK_DEFAULT 0x0
#define LEON2_IRQCTRL2_INT_MASK_OFFSET 0xB0
#define LEON2_IRQCTRL2_INT_MASK_SIZE 0x4
#define LEON2_IRQCTRL2_INT_MASK_ADDRESS 0x0B0
#define LEON2_IRQCTRL2_INT_MASK_READMASK 0xFFFFFFFF
#define LEON2_IRQCTRL2_INT_MASK_WRITEMASK 0xFFFFFFFF
#define LEON2_IRQCTRL2_INT_MASK_VOLATILEMASK 0x0
#define LEON2_IRQCTRL2_INT_MASK_RESETMASK 0xFFFFFFFF
#define LEON2_IRQCTRL2_INT_MASK_DEFAULT 0x00000000

#define LEON2_IRQCTRL2_INT_PENDING_IPEND_OFFSET 0
#define LEON2_IRQCTRL2_INT_PENDING_IPEND_MASK 0xFFFFFFFF
#define LEON2_IRQCTRL2_INT_PENDING_IPEND_DEFAULT 0x0
#define LEON2_IRQCTRL2_INT_PENDING_OFFSET 0xB4
#define LEON2_IRQCTRL2_INT_PENDING_SIZE 0x4
#define LEON2_IRQCTRL2_INT_PENDING_ADDRESS 0x0B4
#define LEON2_IRQCTRL2_INT_PENDING_READMASK 0xFFFFFFFF
#define LEON2_IRQCTRL2_INT_PENDING_WRITEMASK 0x0
#define LEON2_IRQCTRL2_INT_PENDING_VOLATILEMASK 0xFFFFFFFF
#define LEON2_IRQCTRL2_INT_PENDING_RESETMASK 0xFFFFFFFF
#define LEON2_IRQCTRL2_INT_PENDING_DEFAULT 0x00000000

#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_ICLEAR_OFFSET 6
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_ICLEAR_MASK 0xFFFFFFC0
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_ICLEAR_DEFAULT 0x0
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_IP_OR_ICLEAR_OFFSET 5
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_IP_OR_ICLEAR 0x20
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_IP_OR_ICLEAR_DEFAULT 0x0
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_IRL_OR_ICLEAR_OFFSET 0
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_IRL_OR_ICLEAR_MASK 0x1F
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_IRL_OR_ICLEAR_DEFAULT 0x0
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_OFFSET 0xB8
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_SIZE 0x4
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_ADDRESS 0x0B8
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_READMASK 0xFFFFFFFF
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_WRITEMASK 0xFFFFFFFF
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_VOLATILEMASK 0x3F
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_RESETMASK 0xFFFFFFFF
#define LEON2_IRQCTRL2_INT_STATUS_CLEAR_DEFAULT 0x00000000

#define LEON2_DSU_UART_DSU_STATUS_FE_OFFSET 6
#define LEON2_DSU_UART_DSU_STATUS_FE 0x40
#define LEON2_DSU_UART_DSU_STATUS_FE_DEFAULT 0x0
#define LEON2_DSU_UART_DSU_STATUS_OV_OFFSET 4
#define LEON2_DSU_UART_DSU_STATUS_OV 0x10
#define LEON2_DSU_UART_DSU_STATUS_OV_DEFAULT 0x0
#define LEON2_DSU_UART_DSU_STATUS_TH_OFFSET 2
#define LEON2_DSU_UART_DSU_STATUS_TH 0x4
#define LEON2_DSU_UART_DSU_STATUS_TH_DEFAULT 0x0
#define LEON2_DSU_UART_DSU_STATUS_TS_OFFSET 1
#define LEON2_DSU_UART_DSU_STATUS_TS 0x2
#define LEON2_DSU_UART_DSU_STATUS_TS_DEFAULT 0x0
#define LEON2_DSU_UART_DSU_STATUS_DR_OFFSET 0
#define LEON2_DSU_UART_DSU_STATUS_DR 0x1
#define LEON2_DSU_UART_DSU_STATUS_DR_DEFAULT 0x0
#define LEON2_DSU_UART_DSU_STATUS_OFFSET 0xC4
#define LEON2_DSU_UART_DSU_STATUS_SIZE 0x4
#define LEON2_DSU_UART_DSU_STATUS_ADDRESS 0x0C4
#define LEON2_DSU_UART_DSU_STATUS_READMASK 0x57
#define LEON2_DSU_UART_DSU_STATUS_WRITEMASK 0x0
#define LEON2_DSU_UART_DSU_STATUS_VOLATILEMASK 0x57
#define LEON2_DSU_UART_DSU_STATUS_RESETMASK 0x57
#define LEON2_DSU_UART_DSU_STATUS_DEFAULT 0x00000000

#define LEON2_DSU_UART_DSU_CONTROL_BL_OFFSET 1
#define LEON2_DSU_UART_DSU_CONTROL_BL 0x2
#define LEON2_DSU_UART_DSU_CONTROL_BL_DEFAULT 0x0
#define LEON2_DSU_UART_DSU_CONTROL_EN_OFFSET 0
#define LEON2_DSU_UART_DSU_CONTROL_EN 0x1
#define LEON2_DSU_UART_DSU_CONTROL_EN_DEFAULT 0x0
#define LEON2_DSU_UART_DSU_CONTROL_OFFSET 0xC8
#define LEON2_DSU_UART_DSU_CONTROL_SIZE 0x4
#define LEON2_DSU_UART_DSU_CONTROL_ADDRESS 0x0C8
#define LEON2_DSU_UART_DSU_CONTROL_READMASK 0x3
#define LEON2_DSU_UART_DSU_CONTROL_WRITEMASK 0x3
#define LEON2_DSU_UART_DSU_CONTROL_VOLATILEMASK 0x0
#define LEON2_DSU_UART_DSU_CONTROL_RESETMASK 0x3
#define LEON2_DSU_UART_DSU_CONTROL_DEFAULT 0x00000000

#define LEON2_DSU_UART_DSU_SCALER_SCALER_OFFSET 0
#define LEON2_DSU_UART_DSU_SCALER_SCALER_MASK 0x3FFF
#define LEON2_DSU_UART_DSU_SCALER_SCALER_DEFAULT 0x0
#define LEON2_DSU_UART_DSU_SCALER_OFFSET 0xCC
#define LEON2_DSU_UART_DSU_SCALER_SIZE 0x4
#define LEON2_DSU_UART_DSU_SCALER_ADDRESS 0x0CC
#define LEON2_DSU_UART_DSU_SCALER_READMASK 0x3FFF
#define LEON2_DSU_UART_DSU_SCALER_WRITEMASK 0x3FFF
#define LEON2_DSU_UART_DSU_SCALER_VOLATILEMASK 0x3FFF
#define LEON2_DSU_UART_DSU_SCALER_RESETMASK 0x3FFF
#define LEON2_DSU_UART_DSU_SCALER_DEFAULT 0x00000000

           

#ifndef __ASSEMBLER__
   typedef struct {
        
   
        uint32 mcfg1;        
        
   
        uint32 mcfg2;        
        
   
        uint32 mcfg3;        
   
            }  leon2_mem_ctrl;

           

   typedef struct {
        
   
        uint32 ahb_failing;        
        
   
        uint32 ahb_status;        
   
            }  leon2_ahb_stat;

           

   typedef struct {
        
   
        uint32 cache_control;        
        
   
        uint32 power_down;        
   
            }  leon2_cache_controller;

           

   typedef struct {
        
   
        uint32 write_prot1;        
        
   
        uint32 write_prot2;        
   
            }  leon2_write_prot;

           

   typedef struct {
        
   
        uint32 timer1_counter;        
        
   
        uint32 timer1_reload;        
        
   
        uint32 timer1_control;        
        
   
        uint32 watchdog_counter;        
        
   
        uint32 timer2_counter;        
        
   
        uint32 timer2_reload;        
        
   
        uint32 timer2_control;        
        
      uint8 filler8[0x4];
   
        uint32 prescaler_counter;        
        
   
        uint32 prescaler_reload;        
   
            }  leon2_timers;

           

   typedef struct {
        
   
        uint32 uart1_data;        
        
   
        uint32 uart1_status;        
        
   
        uint32 uart1_control;        
        
   
        uint32 uart1_scaler;        
        
   
        uint32 uart2_data;        
        
   
        uint32 uart2_status;        
        
   
        uint32 uart2_control;        
        
   
        uint32 uart2_scaler;        
   
            }  leon2_uarts;

           

   typedef struct {
        
   
        uint32 int_mask;        
        
   
        uint32 int_pending;        
        
   
        uint32 int_force;        
        
   
        uint32 int_clear;        
   
            }  leon2_irqctrl;

           

   typedef struct {
        
   
        uint32 io_val;        
        
   
        uint32 io_dir;        
        
   
        uint32 io_int_cfg;        
   
            }  leon2_io_port;

           

   typedef struct {
        
   
        uint32 int_mask;        
        
   
        uint32 int_pending;        
        
   
        uint32 int_status_clear;        
   
            }  leon2_irqctrl2;

           

   typedef struct {
        
   
        uint32 dsu_status;        
        
   
        uint32 dsu_control;        
        
   
        uint32 dsu_scaler;        
   
            }  leon2_dsu_uart;

   typedef struct {
   
        union {
                                 leon2_mem_ctrl mem_ctrlinstance;
                                 uint8 filler[0xC];
        } mem_ctrlinst;
   
        union {
                                 leon2_ahb_stat ahb_statinstance;
                                 uint8 filler[0x8];
        } ahb_statinst;
   
        union {
                                 leon2_cache_controller cache_controllerinstance;
                                 uint8 filler[0x8];
        } cache_controllerinst;
   
        union {
                                 leon2_write_prot write_protinstance;
                                 uint8 filler[0x8];
        } write_protinst;
        
      uint8 filler5[0x1];
   
        uint32 leon_config;         
                                
     uint8 filler6[0x18];
                                
   
        union {
                                 leon2_timers timersinstance;
                                 uint8 filler[0x28];
        } timersinst; 
                                
     uint8 filler7[0x8];
                                
   
        union {
                                 leon2_uarts uartsinstance;
                                 uint8 filler[0x20];
        } uartsinst;
   
        union {
                                 leon2_irqctrl irqctrlinstance;
                                 uint8 filler[0x10];
        } irqctrlinst;
   
        union {
                                 leon2_io_port io_portinstance;
                                 uint8 filler[0xC];
        } io_portinst; 
                                
     uint8 filler10[0x4];
                                
   
        union {
                                 leon2_irqctrl2 irqctrl2instance;
                                 uint8 filler[0xC];
        } irqctrl2inst; 
                                
     uint8 filler11[0x8];
                                
   
        union {
                                 leon2_dsu_uart dsu_uartinstance;
                                 uint8 filler[0xC];
        } dsu_uartinst;
   
      uint8 filler15[0x30];
   
            }  leon2;/* end Block leon2 */

                        
                        /* end */
                    
#endif // __ASSEMBLER__
