{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649014589591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649014589591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 16:36:29 2022 " "Processing started: Sun Apr 03 16:36:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649014589591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649014589591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bloco_operacional -c bloco_operacional " "Command: quartus_map --read_settings_files=on --write_settings_files=off bloco_operacional -c bloco_operacional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649014589591 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649014590341 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux bloco_operacional.vhd " "Entity \"mux\" obtained from \"bloco_operacional.vhd\" instead of from Quartus II megafunction library" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 87 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1649014591162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_operacional.vhd 10 5 " "Found 10 design units, including 5 entities, in source file bloco_operacional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloco_operacional-behavior_bloco_operacional " "Found design unit 1: bloco_operacional-behavior_bloco_operacional" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649014591162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux-behavior_mux " "Found design unit 2: mux-behavior_mux" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649014591162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 data_op-behavior_data_op " "Found design unit 3: data_op-behavior_data_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649014591162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ULA-Behavior " "Found design unit 4: ULA-Behavior" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649014591162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 RF_Rp-behavior_RF_Rp " "Found design unit 5: RF_Rp-behavior_RF_Rp" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 178 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649014591162 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloco_operacional " "Found entity 1: bloco_operacional" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649014591162 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649014591162 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_op " "Found entity 3: data_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649014591162 ""} { "Info" "ISGN_ENTITY_NAME" "4 ULA " "Found entity 4: ULA" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649014591162 ""} { "Info" "ISGN_ENTITY_NAME" "5 RF_Rp " "Found entity 5: RF_Rp" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649014591162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649014591162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloco_operacional " "Elaborating entity \"bloco_operacional\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649014591232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:m " "Elaborating entity \"mux\" for hierarchy \"mux:m\"" {  } { { "bloco_operacional.vhd" "m" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649014591232 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m0 bloco_operacional.vhd(99) " "VHDL Process Statement warning at bloco_operacional.vhd(99): signal \"m0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 bloco_operacional.vhd(101) " "VHDL Process Statement warning at bloco_operacional.vhd(101): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2 bloco_operacional.vhd(103) " "VHDL Process Statement warning at bloco_operacional.vhd(103): signal \"m2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mo bloco_operacional.vhd(97) " "VHDL Process Statement warning at bloco_operacional.vhd(97): inferring latch(es) for signal or variable \"mo\", which holds its previous value in one or more paths through the process" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[0\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[0\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[1\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[1\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[2\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[2\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[3\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[3\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[4\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[4\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[5\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[5\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[6\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[6\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[7\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[7\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[8\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[8\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[9\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[9\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[10\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[10\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[11\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[11\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[12\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[12\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[13\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[13\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[14\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[14\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[15\] bloco_operacional.vhd(97) " "Inferred latch for \"mo\[15\]\" at bloco_operacional.vhd(97)" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|mux:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_op data_op:RF " "Elaborating entity \"data_op\" for hierarchy \"data_op:RF\"" {  } { { "bloco_operacional.vhd" "RF" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649014591242 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_Rp bloco_operacional.vhd(128) " "Verilog HDL or VHDL warning at bloco_operacional.vhd(128): object \"addr_Rp\" assigned a value but never read" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_addr bloco_operacional.vhd(132) " "VHDL Process Statement warning at bloco_operacional.vhd(132): signal \"W_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rp_addr bloco_operacional.vhd(133) " "VHDL Process Statement warning at bloco_operacional.vhd(133): signal \"Rp_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rq_addr bloco_operacional.vhd(134) " "VHDL Process Statement warning at bloco_operacional.vhd(134): signal \"Rq_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rq_rd bloco_operacional.vhd(135) " "VHDL Process Statement warning at bloco_operacional.vhd(135): signal \"Rq_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rp_rd bloco_operacional.vhd(137) " "VHDL Process Statement warning at bloco_operacional.vhd(137): signal \"Rp_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_wr bloco_operacional.vhd(139) " "VHDL Process Statement warning at bloco_operacional.vhd(139): signal \"W_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591242 "|bloco_operacional|data_op:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:OP " "Elaborating entity \"ULA\" for hierarchy \"ULA:OP\"" {  } { { "bloco_operacional.vhd" "OP" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649014591251 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A bloco_operacional.vhd(160) " "VHDL Process Statement warning at bloco_operacional.vhd(160): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591251 "|bloco_operacional|ULA:OP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A bloco_operacional.vhd(162) " "VHDL Process Statement warning at bloco_operacional.vhd(162): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591251 "|bloco_operacional|ULA:OP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B bloco_operacional.vhd(162) " "VHDL Process Statement warning at bloco_operacional.vhd(162): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591251 "|bloco_operacional|ULA:OP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A bloco_operacional.vhd(164) " "VHDL Process Statement warning at bloco_operacional.vhd(164): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591251 "|bloco_operacional|ULA:OP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B bloco_operacional.vhd(164) " "VHDL Process Statement warning at bloco_operacional.vhd(164): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649014591251 "|bloco_operacional|ULA:OP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_Rp RF_Rp:Porta_nor " "Elaborating entity \"RF_Rp\" for hierarchy \"RF_Rp:Porta_nor\"" {  } { { "bloco_operacional.vhd" "Porta_nor" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649014591251 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[0\] " "Converted tri-state buffer \"ULA:OP\|O\[0\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[1\] " "Converted tri-state buffer \"ULA:OP\|O\[1\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[2\] " "Converted tri-state buffer \"ULA:OP\|O\[2\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[3\] " "Converted tri-state buffer \"ULA:OP\|O\[3\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[4\] " "Converted tri-state buffer \"ULA:OP\|O\[4\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[5\] " "Converted tri-state buffer \"ULA:OP\|O\[5\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[6\] " "Converted tri-state buffer \"ULA:OP\|O\[6\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[7\] " "Converted tri-state buffer \"ULA:OP\|O\[7\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[8\] " "Converted tri-state buffer \"ULA:OP\|O\[8\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[9\] " "Converted tri-state buffer \"ULA:OP\|O\[9\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[10\] " "Converted tri-state buffer \"ULA:OP\|O\[10\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[11\] " "Converted tri-state buffer \"ULA:OP\|O\[11\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[12\] " "Converted tri-state buffer \"ULA:OP\|O\[12\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[13\] " "Converted tri-state buffer \"ULA:OP\|O\[13\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[14\] " "Converted tri-state buffer \"ULA:OP\|O\[14\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ULA:OP\|O\[15\] " "Converted tri-state buffer \"ULA:OP\|O\[15\]\" feeding internal logic into a wire" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 151 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649014591552 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1649014591552 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_op:RF\|reg " "RAM logic \"data_op:RF\|reg\" is uninferred due to asynchronous read logic" {  } { { "bloco_operacional.vhd" "reg" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 126 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1649014591622 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1649014591622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[0\] " "Latch mux:m\|mo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592221 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[1\] " "Latch mux:m\|mo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592221 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[2\] " "Latch mux:m\|mo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592221 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[3\] " "Latch mux:m\|mo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592221 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[4\] " "Latch mux:m\|mo\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592221 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[5\] " "Latch mux:m\|mo\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592221 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[6\] " "Latch mux:m\|mo\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592221 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[7\] " "Latch mux:m\|mo\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592221 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[8\] " "Latch mux:m\|mo\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592221 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[9\] " "Latch mux:m\|mo\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592221 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[10\] " "Latch mux:m\|mo\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592221 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[11\] " "Latch mux:m\|mo\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592221 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[12\] " "Latch mux:m\|mo\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592231 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[13\] " "Latch mux:m\|mo\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592231 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[14\] " "Latch mux:m\|mo\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592231 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:m\|mo\[15\] " "Latch mux:m\|mo\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RF_s1_op " "Ports D and ENA on the latch are fed by the same signal RF_s1_op" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649014592231 ""}  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 97 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649014592231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1649014592541 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649014594151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649014594151 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RF_Rp_addr_op\[0\] " "No output dependent on input pin \"RF_Rp_addr_op\[0\]\"" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649014594262 "|bloco_operacional|RF_Rp_addr_op[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RF_Rp_addr_op\[1\] " "No output dependent on input pin \"RF_Rp_addr_op\[1\]\"" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649014594262 "|bloco_operacional|RF_Rp_addr_op[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RF_Rp_addr_op\[2\] " "No output dependent on input pin \"RF_Rp_addr_op\[2\]\"" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649014594262 "|bloco_operacional|RF_Rp_addr_op[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RF_Rp_addr_op\[3\] " "No output dependent on input pin \"RF_Rp_addr_op\[3\]\"" {  } { { "bloco_operacional.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/OPERACIONAL/bloco_operacional.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649014594262 "|bloco_operacional|RF_Rp_addr_op[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1649014594262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "640 " "Implemented 640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649014594262 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649014594262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "579 " "Implemented 579 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1649014594262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649014594262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649014594291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 16:36:34 2022 " "Processing ended: Sun Apr 03 16:36:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649014594291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649014594291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649014594291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649014594291 ""}
