$date
	Fri Mar 14 22:56:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_add_sub_4bit $end
$var wire 1 ! Z_o $end
$var wire 1 " V_o $end
$var wire 4 # S_o [3:0] $end
$var wire 1 $ N_o $end
$var wire 1 % C_o $end
$var reg 4 & A_i [3:0] $end
$var reg 4 ' B_i [3:0] $end
$var reg 1 ( add_sub $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
b10 '
b1 &
0%
0$
b11 #
0"
0!
$end
#1
1%
0"
0$
b1 #
1(
b11 &
#2
0%
0"
1$
b1010 #
0(
b1 '
b1001 &
#3
1"
0$
1%
b111 #
1(
b10 '
#4
1$
0%
b1010 #
0(
b101 '
b101 &
