#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Apr 13 15:53:03 2024
# Process ID: 25644
# Current directory: E:/Accelerator/Accelerator_time
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19208 E:\Accelerator\Accelerator_time\Accelerator.xpr
# Log file: E:/Accelerator/Accelerator_time/vivado.log
# Journal file: E:/Accelerator/Accelerator_time\vivado.jou
# Running On: DESKTOP-JO2RAF5, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project E:/Accelerator/Accelerator_time/Accelerator.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/Accelerator/Accelerator_Test_Windows' since last save.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/Accelerator/ip_repo/Accelerator_Control_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/ip_package_rtl/CNN_Control'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/IP_design/CNN_Control/CNN_Control_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/Accelerator/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/IP_design/Windows_Data_Convert_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/Accelerator_Control_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Digital_IC_design/dpu_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 1281.203 ; gain = 58.992
update_compile_order -fileset sources_1
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_1
set_property -dict [list CONFIG.divisor_width {8} CONFIG.FlowControl {NonBlocking} CONFIG.latency_configuration {Manual} CONFIG.latency {0} CONFIG.fractional_width {8}] [get_ips div_gen_1]
generate_target {instantiation_template} [get_files e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_1'...
generate_target all [get_files  e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_1'...
catch { config_ip_cache -export [get_ips -all div_gen_1] }
export_ip_user_files -of_objects [get_files e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
create_ip_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1381.020 ; gain = 0.000
launch_runs div_gen_1_synth_1 -jobs 8
[Sat Apr 13 16:02:30 2024] Launched div_gen_1_synth_1...
Run output will be captured here: E:/Accelerator/Accelerator_time/Accelerator.runs/div_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci] -directory E:/Accelerator/Accelerator_time/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir E:/Accelerator/Accelerator_time/Accelerator.ip_user_files -ipstatic_source_dir E:/Accelerator/Accelerator_time/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Accelerator/Accelerator_time/Accelerator.cache/compile_simlib/modelsim} {questa=E:/Accelerator/Accelerator_time/Accelerator.cache/compile_simlib/questa} {riviera=E:/Accelerator/Accelerator_time/Accelerator.cache/compile_simlib/riviera} {activehdl=E:/Accelerator/Accelerator_time/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Vivado 12-5457] ref source:E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CNN_Accelerator_system_Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'div_gen_1' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [xilinx.com:ip:ila:6.2-6] /CNN_ACCELERATOR/ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [xilinx.com:ip:ila:6.2-6] /ila_readresult: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [xilinx.com:ip:ila:6.2-6] /ila_dmaread: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [xilinx.com:ip:ila:6.2-6] /ila_dma: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/Accelerator_time/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Accelerator/Accelerator_time/Accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CNN_Accelerator_system_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/Accelerator_time/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_12 -L processing_system7_vip_v1_0_14 -L xilinx_vip -prj CNN_Accelerator_system_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/fifo_result/sim/fifo_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_result
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/fifo_weightfc/sim/fifo_weightfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_weightfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/fifo_weight/sim/fifo_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_weight
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/picture_fifo_0/sim/picture_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picture_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:136]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:141]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:154]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:158]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:160]
WARNING: [VRFC 10-3380] identifier 'CONV_Load_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:171]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:174]
WARNING: [VRFC 10-3380] identifier 'CONV_Load_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:175]
WARNING: [VRFC 10-3380] identifier 'CONV_Load_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:177]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:195]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:197]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:198]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:213]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:223]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:228]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:229]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:238]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:247]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:251]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:252]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:256]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:257]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:277]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:281]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:298]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:300]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:334]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:338]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:339]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:342]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:343]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:345]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:346]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:349]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:350]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:360]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:364]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:366]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:381]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:385]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:388]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:427]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:428]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:433]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:443]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:451]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:454]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:456]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:459]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:476]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:480]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:492]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:495]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:497]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:509]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:513]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:515]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:571]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:572]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:592]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:593]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:597]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:598]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:602]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:620]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:625]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:626]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:629]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:630]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:638]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:643]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:646]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:652]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:656]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:660]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:662]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator_system_Test
WARNING: [VRFC 10-2938] 'mlast' is already implicitly declared on line 183 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:188]
WARNING: [VRFC 10-2938] 'mready' is already implicitly declared on line 184 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:189]
WARNING: [VRFC 10-2938] 'mvalid' is already implicitly declared on line 179 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:190]
WARNING: [VRFC 10-2938] 'mstrb' is already implicitly declared on line 181 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:191]
WARNING: [VRFC 10-2938] 'mkeep' is already implicitly declared on line 182 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:192]
WARNING: [VRFC 10-2938] 'moutdata' is already implicitly declared on line 180 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:193]
WARNING: [VRFC 10-2938] 'plast' is already implicitly declared on line 173 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:217]
WARNING: [VRFC 10-2938] 'pready' is already implicitly declared on line 170 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:218]
WARNING: [VRFC 10-2938] 'pvalid' is already implicitly declared on line 174 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:219]
WARNING: [VRFC 10-3248] data object 'mstrb' is already declared [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:221]
WARNING: [VRFC 10-9364] second declaration of 'mstrb' is ignored [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:221]
WARNING: [VRFC 10-2938] 'pdata' is already implicitly declared on line 171 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:222]
WARNING: [VRFC 10-2938] 'm1_axis_tdata' is already implicitly declared on line 357 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:385]
WARNING: [VRFC 10-2938] 'm1_axis_tlast' is already implicitly declared on line 355 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:386]
WARNING: [VRFC 10-2938] 'm1_axis_tready' is already implicitly declared on line 356 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:387]
WARNING: [VRFC 10-2938] 'm1_axis_tvalid' is already implicitly declared on line 354 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:388]
WARNING: [VRFC 10-2938] 'kenerl_size' is already implicitly declared on line 340 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:408]
WARNING: [VRFC 10-2938] 'm2_axis_tdata' is already implicitly declared on line 364 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:497]
WARNING: [VRFC 10-2938] 'm2_axis_tlast' is already implicitly declared on line 362 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:498]
WARNING: [VRFC 10-2938] 'm2_axis_tready' is already implicitly declared on line 363 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:499]
WARNING: [VRFC 10-2938] 'm2_axis_tvalid' is already implicitly declared on line 361 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:500]
WARNING: [VRFC 10-2938] 's3_axis_tdata' is already implicitly declared on line 370 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:573]
WARNING: [VRFC 10-2938] 's3_axis_tlast' is already implicitly declared on line 373 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:574]
WARNING: [VRFC 10-2938] 's3_axis_tready' is already implicitly declared on line 368 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:575]
WARNING: [VRFC 10-2938] 's3_axis_tvalid' is already implicitly declared on line 369 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:576]
WARNING: [VRFC 10-2938] 's3_axis_tstrb' is already implicitly declared on line 372 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:577]
WARNING: [VRFC 10-2938] 's3_axis_tkeep' is already implicitly declared on line 371 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:578]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:243]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:276]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:286]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:297]
WARNING: [VRFC 10-3380] identifier 'fp_1' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:412]
WARNING: [VRFC 10-3380] identifier 'fp_3' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:413]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj CNN_Accelerator_system_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1463.344 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/Accelerator_time/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Accelerator_system_Test_behav xil_defaultlib.CNN_Accelerator_system_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Accelerator_system_Test_behav xil_defaultlib.CNN_Accelerator_system_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <div_gen_1> not found while processing module instance <Mean_Pool_divider> [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:86]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Accelerator/Accelerator_time/Accelerator.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Accelerator/Accelerator_time/Accelerator.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1473.902 ; gain = 53.836
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference Accelerator_block_design_CNN_Control_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'image' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'result' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'weight' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'weightfc' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'image': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'result': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'weight': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'weightfc': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/ip_package_rtl/CNN_Control'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/IP_design/CNN_Control/CNN_Control_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/Accelerator/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/IP_design/Windows_Data_Convert_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/Accelerator_Control_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Digital_IC_design/dpu_ip'.
Reading block design file <E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_result
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_picture_window
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_weight
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_weight_full
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - RESULT_DATA_FIFO1
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - WEIGHT_FULLCON_FIFO
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - WEIGHT_CONV_ACT_FULLCON_FIFO
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - INACT_DATA_FIFO
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /CNN_ACCELERATOR/ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - PICTURE_DATA_FIFO
Adding component instance block -- xilinx.com:module_ref:Windows_Data_Convert_v1_0:1.0 - Windows_Data_Convert_0
Adding component instance block -- xilinx.com:module_ref:CNN_Control:1.0 - CNN_Control_1
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_readresult
INFO: [xilinx.com:ip:ila:6.2-6] /ila_readresult: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_dmaread
INFO: [xilinx.com:ip:ila:6.2-6] /ila_dmaread: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_dma
INFO: [xilinx.com:ip:ila:6.2-6] /ila_dma: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Successfully read diagram <Accelerator_block_design> from block design file <E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd>
Upgrading 'E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd'
INFO: [IP_Flow 19-3420] Updated Accelerator_block_design_CNN_Control_1_0 to use current project options
Wrote  : <E:\Accelerator\Accelerator_time\Accelerator.srcs\sources_1\bd\Accelerator_block_design\Accelerator_block_design.bd> 
Wrote  : <E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/bd/Accelerator_block_design/ui/bd_ab2a7024.ui> 
upgrade_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1659.742 ; gain = 172.047
update_module_reference: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1659.742 ; gain = 172.047
export_ip_user_files -of_objects  [get_files e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci] -no_script -reset -force -quiet
remove_files  -fileset div_gen_1 e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci
INFO: [Project 1-386] Moving file 'e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci' from fileset 'div_gen_1' to fileset 'sources_1'.
file delete -force e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1
file delete -force e:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/div_gen_1
close_bd_design [get_bd_designs Accelerator_block_design]
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_1
set_property -dict [list CONFIG.divisor_width {8} CONFIG.latency_configuration {Manual} CONFIG.latency {0} CONFIG.fractional_width {8}] [get_ips div_gen_1]
generate_target {instantiation_template} [get_files e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_1'...
generate_target all [get_files  e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_1'...
catch { config_ip_cache -export [get_ips -all div_gen_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP div_gen_1, cache-ID = c8eca222438a79c5; cache size = 631.054 MB.
export_ip_user_files -of_objects [get_files e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci'
export_simulation -of_objects [get_files e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci] -directory E:/Accelerator/Accelerator_time/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir E:/Accelerator/Accelerator_time/Accelerator.ip_user_files -ipstatic_source_dir E:/Accelerator/Accelerator_time/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Accelerator/Accelerator_time/Accelerator.cache/compile_simlib/modelsim} {questa=E:/Accelerator/Accelerator_time/Accelerator.cache/compile_simlib/questa} {riviera=E:/Accelerator/Accelerator_time/Accelerator.cache/compile_simlib/riviera} {activehdl=E:/Accelerator/Accelerator_time/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
generate_target all [get_files  e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_1'...
export_ip_user_files -of_objects [get_files e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci] -directory E:/Accelerator/Accelerator_time/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir E:/Accelerator/Accelerator_time/Accelerator.ip_user_files -ipstatic_source_dir E:/Accelerator/Accelerator_time/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Accelerator/Accelerator_time/Accelerator.cache/compile_simlib/modelsim} {questa=E:/Accelerator/Accelerator_time/Accelerator.cache/compile_simlib/questa} {riviera=E:/Accelerator/Accelerator_time/Accelerator.cache/compile_simlib/riviera} {activehdl=E:/Accelerator/Accelerator_time/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference Accelerator_block_design_CNN_Control_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'image' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'result' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'weight' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'weightfc' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'image': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'result': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'weight': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'weightfc': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/ip_package_rtl/CNN_Control'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/IP_design/CNN_Control/CNN_Control_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/Accelerator/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/IP_design/Windows_Data_Convert_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/Accelerator_Control_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Digital_IC_design/dpu_ip'.
Reading block design file <E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_result
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_picture_window
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_picture_window/M_AXIS_MM2S. Setting parameter on /axi_dma_picture_window/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_weight
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_weight/M_AXIS_MM2S. Setting parameter on /axi_dma_weight/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_weight_full
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_weight_full/M_AXIS_MM2S. Setting parameter on /axi_dma_weight_full/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - RESULT_DATA_FIFO1
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - WEIGHT_FULLCON_FIFO
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - WEIGHT_CONV_ACT_FULLCON_FIFO
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - INACT_DATA_FIFO
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /CNN_ACCELERATOR/ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - PICTURE_DATA_FIFO
Adding component instance block -- xilinx.com:module_ref:Windows_Data_Convert_v1_0:1.0 - Windows_Data_Convert_0
Adding component instance block -- xilinx.com:module_ref:CNN_Control:1.0 - CNN_Control_1
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_readresult
INFO: [xilinx.com:ip:ila:6.2-6] /ila_readresult: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_dmaread
INFO: [xilinx.com:ip:ila:6.2-6] /ila_dmaread: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_dma
INFO: [xilinx.com:ip:ila:6.2-6] /ila_dma: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Successfully read diagram <Accelerator_block_design> from block design file <E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd>
Upgrading 'E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd'
INFO: [IP_Flow 19-3420] Updated Accelerator_block_design_CNN_Control_1_0 to use current project options
Wrote  : <E:\Accelerator\Accelerator_time\Accelerator.srcs\sources_1\bd\Accelerator_block_design\Accelerator_block_design.bd> 
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1963.008 ; gain = 81.742
update_module_reference: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1963.008 ; gain = 81.742
update_module_reference Accelerator_block_design_CNN_Control_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'image' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'result' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'weight' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'weightfc' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-3158] Bus Interface 'image': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'result': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'weight': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'weightfc': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/ip_package_rtl/CNN_Control'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/IP_design/CNN_Control/CNN_Control_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/Accelerator/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Accelerator/IP_design/Windows_Data_Convert_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Accelerator/ip_repo/Accelerator_Control_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Digital_IC_design/dpu_ip'.
Upgrading 'E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/bd/Accelerator_block_design/Accelerator_block_design.bd'
INFO: [IP_Flow 19-3420] Updated Accelerator_block_design_CNN_Control_1_0 to use current project options
Wrote  : <E:\Accelerator\Accelerator_time\Accelerator.srcs\sources_1\bd\Accelerator_block_design\Accelerator_block_design.bd> 
update_compile_order -fileset sources_1
INFO: [Vivado 12-5457] ref source:E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci
generate_target Simulation [get_files e:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/ip/div_gen_1/div_gen_1.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_1'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CNN_Accelerator_system_Test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Accelerator/Accelerator_time/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'E:/Accelerator/Accelerator_time/Accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CNN_Accelerator_system_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Accelerator/Accelerator_time/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_12 -L processing_system7_vip_v1_0_14 -L xilinx_vip -prj CNN_Accelerator_system_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/fifo_result/sim/fifo_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_result
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/fifo_weightfc/sim/fifo_weightfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_weightfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/fifo_weight/sim/fifo_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_weight
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/picture_fifo_0/sim/picture_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picture_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:136]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:141]
WARNING: [VRFC 10-3380] identifier 'CONV_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:144]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:154]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:158]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:160]
WARNING: [VRFC 10-3380] identifier 'CONV_Load_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:171]
WARNING: [VRFC 10-3380] identifier 'CONV_State' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:174]
WARNING: [VRFC 10-3380] identifier 'CONV_Load_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:175]
WARNING: [VRFC 10-3380] identifier 'CONV_Load_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:177]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:195]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:197]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:198]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:199]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:213]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:223]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:224]
WARNING: [VRFC 10-3380] identifier 'CONV_Weight_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:228]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:229]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:238]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:247]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:251]
WARNING: [VRFC 10-3380] identifier 'CONV_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:252]
WARNING: [VRFC 10-3380] identifier 'CONV_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:256]
WARNING: [VRFC 10-3380] identifier 'CONV_Finish' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:257]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:277]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:281]
WARNING: [VRFC 10-3380] identifier 'CONV_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:283]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:298]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:300]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:332]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:333]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:334]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:338]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:339]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:342]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:343]
WARNING: [VRFC 10-3380] identifier 'RELU_Only_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:345]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:346]
WARNING: [VRFC 10-3380] identifier 'RELU_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:349]
WARNING: [VRFC 10-3380] identifier 'RELU_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:350]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:360]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:364]
WARNING: [VRFC 10-3380] identifier 'RELU_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:366]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:372]
WARNING: [VRFC 10-3380] identifier 'RELU_In_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:375]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:381]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:385]
WARNING: [VRFC 10-3380] identifier 'RELU_Finish' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:388]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:427]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:428]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:433]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:443]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:450]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:451]
WARNING: [VRFC 10-3380] identifier 'POOL_Image_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:454]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:456]
WARNING: [VRFC 10-3380] identifier 'POOL_Finish' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:459]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:476]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:480]
WARNING: [VRFC 10-3380] identifier 'POOL_Max_MeanValid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:483]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:492]
WARNING: [VRFC 10-3380] identifier 'POOL_Start_Control' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:495]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:497]
WARNING: [VRFC 10-3380] identifier 'POOL_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:500]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:509]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:513]
WARNING: [VRFC 10-3380] identifier 'POOL_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:515]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:571]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:572]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:592]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:593]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:597]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight_Ready' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:598]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Finish' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:602]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:619]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:620]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:625]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:626]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Act' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:629]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Weight' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:630]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:638]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:643]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:646]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:652]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:656]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:660]
WARNING: [VRFC 10-3380] identifier 'FULLCON_Refresh' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/CNN_Accelerator.v:662]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Conv_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Conv_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Conv_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/FullCon_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/FullCon_PE_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullCon_PE_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Pool_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pool_PE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_Array_Control
WARNING: [VRFC 10-3380] identifier 'Pool_out_valid' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Pooling_Array_Control.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pooling_SystolicArray
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Pooling_SystolicArray.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/new/Relu_Array_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu_Array_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_M00_AXIS
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_M00_AXIS.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/Windows_Data_Convert_v1_0_S01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Windows_Data_Convert_v1_0_S01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/windows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module windows
WARNING: [VRFC 10-2938] 'divider_out_valid' is already implicitly declared on line 112 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/windows.v:115]
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [E:/Accelerator/Accelerator_time/Accelerator.srcs/sources_1/imports/window_ip/windows.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_Accelerator_system_Test
WARNING: [VRFC 10-2938] 'mlast' is already implicitly declared on line 183 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:188]
WARNING: [VRFC 10-2938] 'mready' is already implicitly declared on line 184 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:189]
WARNING: [VRFC 10-2938] 'mvalid' is already implicitly declared on line 179 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:190]
WARNING: [VRFC 10-2938] 'mstrb' is already implicitly declared on line 181 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:191]
WARNING: [VRFC 10-2938] 'mkeep' is already implicitly declared on line 182 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:192]
WARNING: [VRFC 10-2938] 'moutdata' is already implicitly declared on line 180 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:193]
WARNING: [VRFC 10-2938] 'plast' is already implicitly declared on line 173 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:217]
WARNING: [VRFC 10-2938] 'pready' is already implicitly declared on line 170 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:218]
WARNING: [VRFC 10-2938] 'pvalid' is already implicitly declared on line 174 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:219]
WARNING: [VRFC 10-3248] data object 'mstrb' is already declared [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:221]
WARNING: [VRFC 10-9364] second declaration of 'mstrb' is ignored [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:221]
WARNING: [VRFC 10-2938] 'pdata' is already implicitly declared on line 171 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:222]
WARNING: [VRFC 10-2938] 'm1_axis_tdata' is already implicitly declared on line 357 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:385]
WARNING: [VRFC 10-2938] 'm1_axis_tlast' is already implicitly declared on line 355 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:386]
WARNING: [VRFC 10-2938] 'm1_axis_tready' is already implicitly declared on line 356 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:387]
WARNING: [VRFC 10-2938] 'm1_axis_tvalid' is already implicitly declared on line 354 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:388]
WARNING: [VRFC 10-2938] 'kenerl_size' is already implicitly declared on line 340 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:408]
WARNING: [VRFC 10-2938] 'm2_axis_tdata' is already implicitly declared on line 364 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:497]
WARNING: [VRFC 10-2938] 'm2_axis_tlast' is already implicitly declared on line 362 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:498]
WARNING: [VRFC 10-2938] 'm2_axis_tready' is already implicitly declared on line 363 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:499]
WARNING: [VRFC 10-2938] 'm2_axis_tvalid' is already implicitly declared on line 361 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:500]
WARNING: [VRFC 10-2938] 's3_axis_tdata' is already implicitly declared on line 370 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:573]
WARNING: [VRFC 10-2938] 's3_axis_tlast' is already implicitly declared on line 373 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:574]
WARNING: [VRFC 10-2938] 's3_axis_tready' is already implicitly declared on line 368 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:575]
WARNING: [VRFC 10-2938] 's3_axis_tvalid' is already implicitly declared on line 369 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:576]
WARNING: [VRFC 10-2938] 's3_axis_tstrb' is already implicitly declared on line 372 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:577]
WARNING: [VRFC 10-2938] 's3_axis_tkeep' is already implicitly declared on line 371 [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:578]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:243]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:276]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:286]
WARNING: [VRFC 10-3380] identifier 'fp_2' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:297]
WARNING: [VRFC 10-3380] identifier 'fp_1' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:412]
WARNING: [VRFC 10-3380] identifier 'fp_3' is used before its declaration [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:413]
"xvhdl --incr --relax -prj CNN_Accelerator_system_Test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Accelerator/Accelerator_time/Accelerator.gen/sources_1/ip/div_gen_1/sim/div_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_1'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2034.469 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Accelerator/Accelerator_time/Accelerator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Accelerator_system_Test_behav xil_defaultlib.CNN_Accelerator_system_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CNN_Accelerator_system_Test_behav xil_defaultlib.CNN_Accelerator_system_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Conv_Kernel_Num' [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:341]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Pool_Kernel_Size' [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:342]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Pool_Kernel_Num' [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'FULLCON_Input_Size' [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'FULLCON_Output_Size' [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:345]
WARNING: [VRFC 10-3091] actual bit length 80 differs from formal bit length 64 for port 'weightfc_tdata' [E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/new/CNN_Accelerator_system_Test.v:364]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S01_AX...
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_registered=1)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=7)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=5)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=3)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=8,bus_div=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9)(1,0)(1,0...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.windows(KERNEL_SIZE=4,DATA_HORIZ...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_S00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0_M00_AX...
Compiling module xil_defaultlib.Windows_Data_Convert_v1_0(DATA_H...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.picture_fifo_0
Compiling module xil_defaultlib.Conv_PE(DATA_WIDTH=8)
Compiling module xil_defaultlib.Conv_SystolicArray_default
Compiling module xil_defaultlib.Conv_Array_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.Relu
Compiling module xil_defaultlib.Relu_Array_Control(Relu_Num=4)
Compiling module xil_defaultlib.Pool_PE
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=16...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=15...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=14...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=13...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=12...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=11...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=10...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=9)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_sinit_va...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17)(1,0)(1,...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_1_arch of entity xil_defaultlib.div_gen_1 [div_gen_1_default]
Compiling module xil_defaultlib.Pooling_SystolicArray(DATA_WIDTH...
Compiling module xil_defaultlib.Pooling_Array_Control_default
Compiling module xil_defaultlib.FullCon_PE(DATA_WIDTH=8,OutData_...
Compiling module xil_defaultlib.FullCon_PE_Control(DATA_WIDTH=8,...
Compiling module xil_defaultlib.CNN_Accelerator(CONV_KERNEL_SIZE...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,USE...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_weight
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_weightfc
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.fifo_result
Compiling module xil_defaultlib.CNN_Accelerator_system_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNN_Accelerator_system_Test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2042.059 ; gain = 7.590
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Accelerator/Accelerator_time/Accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CNN_Accelerator_system_Test_behav -key {Behavioral:sim_1:Functional:CNN_Accelerator_system_Test} -tclbatch {CNN_Accelerator_system_Test.tcl} -view {E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/imports/behav/window_tb/window_tb_behav.wcfg} -view {E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/imports/behav/cnn/CNN_Accelerator_tb_behav.wcfg} -view {E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/imports/behav/conv/conv_tb_behav.wcfg} -view {E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/imports/behav/window_tb/windows_data_axi_test_behav.wcfg} -view {E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/imports/CNN_System_tb/CNN_Accelerator_system_Test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/imports/behav/window_tb/window_tb_behav.wcfg
WARNING: Simulation object /conv_tb/convtb/clk was not found in the design.
WARNING: Simulation object /conv_tb/convtb/rstn was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/\Vertical[3].Horizontal[0].wire_outWtPs  was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/\Vertical[3].Horizontal[1].wire_outWtPs  was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/\Vertical[3].Horizontal[2].wire_outWtPs  was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/\Vertical[3].Horizontal[3].wire_outWtPs  was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Conv_Array_0/reg_outWtPs[3] was not found in the design.
WARNING: Simulation object /conv_tb/convtb/Sum_valid was not found in the design.
WARNING: Simulation object /conv_tb/convtb/io_outSum was not found in the design.
WARNING: Simulation object /conv_tb/convtb/start was not found in the design.
WARNING: Simulation object /conv_tb/convtb/state was not found in the design.
open_wave_config E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/imports/behav/cnn/CNN_Accelerator_tb_behav.wcfg
WARNING: Simulation object /CNN_Accelerator_tb/CNN_Accelerator_00/CONV_00/clk was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/CNN_Accelerator_00/CONV_00/rstn was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/CNN_Accelerator_00/POOL/start was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/CNN_Accelerator_00/POOL/io_Max_MeanValid was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/CNN_Accelerator_00/POOL/io_outSum was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/CNN_Accelerator_00/POOL/pool_finish was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/CNN_Accelerator_00/POOL/out_valid was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/CNN_Accelerator_00/POOL/state was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/fifo_act/s_axis_aresetn was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/fifo_act/s_axis_aclk was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/fifo_act/s_axis_tvalid was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/fifo_act/s_axis_tready was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/fifo_act/s_axis_tdata was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/fifo_act/s_axis_tlast was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/fifo_act/m_axis_tvalid was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/fifo_act/m_axis_tready was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/fifo_act/m_axis_tdata was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/fifo_act/m_axis_tlast was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/CNN_Accelerator_00/result_tready was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/CNN_Accelerator_00/result_tvalid was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/CNN_Accelerator_00/result_tdata was not found in the design.
WARNING: Simulation object /CNN_Accelerator_tb/CNN_Accelerator_00/cnn_done was not found in the design.
open_wave_config E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/imports/behav/conv/conv_tb_behav.wcfg
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/aclk was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/aresetn was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_awaddr was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_awprot was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_awvalid was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_awready was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_wdata was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_wstrb was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_wvalid was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_wready was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_bresp was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_bvalid was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_bready was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_araddr was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_arprot was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_arvalid was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_arready was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_rdata was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_rresp was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_rvalid was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/m_axi_rready was not found in the design.
WARNING: Simulation object /Test_Windows_data_tb/u_design_axi_vip_wrapper/Windows_data_Test_i/axi_vip_0/M_AXI was not found in the design.
open_wave_config E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/imports/behav/window_tb/windows_data_axi_test_behav.wcfg
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_aclk was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_aresetn was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tready was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tdata was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tstrb was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tlast was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/s00_axis_tvalid was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_aclk was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_aresetn was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tvalid was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tdata was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tstrb was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tkeep was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tlast was not found in the design.
WARNING: Simulation object /axis_windows_tb/test_aix_windows/m00_axis_tready was not found in the design.
open_wave_config E:/Accelerator/Accelerator_time/Accelerator.srcs/sim_1/imports/CNN_System_tb/CNN_Accelerator_system_Test_behav.wcfg
source CNN_Accelerator_system_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_act.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_act/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_166  Scope: CNN_Accelerator_system_Test.fifo_act.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_221  Scope: CNN_Accelerator_system_Test.fifo0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_weight_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_weight_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_530  Scope: CNN_Accelerator_system_Test.fifo_weight_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_weightfc_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_weightfc_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_587  Scope: CNN_Accelerator_system_Test.fifo_weightfc_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. CNN_Accelerator_system_Test.fifo_result_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /CNN_Accelerator_system_Test/fifo_result_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_644  Scope: CNN_Accelerator_system_Test.fifo_result_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: F:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2188.395 ; gain = 146.336
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CNN_Accelerator_system_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2188.395 ; gain = 153.926
run all
current_wave_config {CNN_Accelerator_system_Test_behav.wcfg}
CNN_Accelerator_system_Test_behav.wcfg
add_wave {{/CNN_Accelerator_system_Test/CNN_Accelerator_00/result_tready}} {{/CNN_Accelerator_system_Test/CNN_Accelerator_00/result_tvalid}} {{/CNN_Accelerator_system_Test/CNN_Accelerator_00/result_tlast}} {{/CNN_Accelerator_system_Test/CNN_Accelerator_00/result_tdata}} 
relaunch_sim
