MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  94.60ps 94.60ps 94.60ps 94.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  94.40ps 94.40ps 94.40ps 94.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  102.70ps 102.70ps 102.70ps 102.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  93.20ps 93.20ps 93.20ps 93.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  75.70ps 75.70ps 75.70ps 75.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  91.20ps 91.20ps 91.20ps 91.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  99.00ps 99.00ps 99.00ps 99.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  95.30ps 95.30ps 95.30ps 95.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  86.30ps 86.30ps 86.30ps 86.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  82.20ps 82.20ps 82.20ps 82.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  101.20ps 101.20ps 101.20ps 101.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  85.00ps 85.00ps 85.00ps 85.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  101.00ps 101.00ps 101.00ps 101.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  96.60ps 96.60ps 96.60ps 96.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  89.60ps 89.60ps 89.60ps 89.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  81.40ps 81.40ps 81.40ps 81.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  94.50ps 94.50ps 94.50ps 94.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  88.20ps 88.20ps 88.20ps 88.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  94.20ps 94.20ps 94.20ps 94.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  89.90ps 89.90ps 89.90ps 89.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  90.10ps 90.10ps 90.10ps 90.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  93.60ps 93.60ps 93.60ps 93.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  86.80ps 86.80ps 86.80ps 86.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  89.90ps 89.90ps 89.90ps 89.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  98.70ps 98.70ps 98.70ps 98.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  102.40ps 102.40ps 102.40ps 102.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  81.20ps 81.20ps 81.20ps 81.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  91.60ps 91.60ps 91.60ps 91.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  87.10ps 87.10ps 87.10ps 87.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  88.90ps 88.90ps 88.90ps 88.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  105.80ps 105.80ps 105.80ps 105.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  106.30ps 106.30ps 106.30ps 106.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  73.30ps 73.30ps 73.30ps 73.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  83.20ps 83.20ps 83.20ps 83.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  86.70ps 86.70ps 86.70ps 86.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  79.70ps 79.70ps 79.70ps 79.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  93.30ps 93.30ps 93.30ps 93.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  88.30ps 88.30ps 88.30ps 88.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  81.70ps 81.70ps 81.70ps 81.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  73.60ps 73.60ps 73.60ps 73.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  79.40ps 79.40ps 79.40ps 79.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  79.70ps 79.70ps 79.70ps 79.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  99.10ps 99.10ps 99.10ps 99.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  62.60ps 62.60ps 62.60ps 62.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  88.90ps 88.90ps 88.90ps 88.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  81.20ps 81.20ps 81.20ps 81.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  81.10ps 81.10ps 81.10ps 81.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  79.80ps 79.80ps 79.80ps 79.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  84.80ps 84.80ps 84.80ps 84.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  95.70ps 95.70ps 95.70ps 95.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  80.90ps 80.90ps 80.90ps 80.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  82.60ps 82.60ps 82.60ps 82.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  81.10ps 81.10ps 81.10ps 81.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  72.70ps 72.70ps 72.70ps 72.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  71.40ps 71.40ps 71.40ps 71.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  68.50ps 68.50ps 68.50ps 68.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  79.50ps 79.50ps 79.50ps 79.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  77.90ps 77.90ps 77.90ps 77.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  76.10ps 76.10ps 76.10ps 76.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  55.30ps 55.30ps 55.30ps 55.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  57.30ps 57.30ps 57.30ps 57.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  83.70ps 83.70ps 83.70ps 83.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  89.80ps 89.80ps 89.80ps 89.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  59.90ps 59.90ps 59.90ps 59.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  90.00ps 90.00ps 90.00ps 90.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  75.30ps 75.30ps 75.30ps 75.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  63.30ps 63.30ps 63.30ps 63.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  75.90ps 75.90ps 75.90ps 75.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  82.70ps 82.70ps 82.70ps 82.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  65.60ps 65.60ps 65.60ps 65.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  75.90ps 75.90ps 75.90ps 75.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  50.80ps 50.80ps 50.80ps 50.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  65.70ps 65.70ps 65.70ps 65.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  62.00ps 62.00ps 62.00ps 62.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  61.70ps 61.70ps 61.70ps 61.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  62.30ps 62.30ps 62.30ps 62.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  62.00ps 62.00ps 62.00ps 62.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  90.70ps 90.70ps 90.70ps 90.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  74.20ps 74.20ps 74.20ps 74.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  65.00ps 65.00ps 65.00ps 65.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  81.10ps 81.10ps 81.10ps 81.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  65.20ps 65.20ps 65.20ps 65.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  87.30ps 87.30ps 87.30ps 87.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  57.60ps 57.60ps 57.60ps 57.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  72.30ps 72.30ps 72.30ps 72.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  77.80ps 77.80ps 77.80ps 77.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  74.80ps 74.80ps 74.80ps 74.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  57.50ps 57.50ps 57.50ps 57.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  59.60ps 59.60ps 59.60ps 59.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  78.50ps 78.50ps 78.50ps 78.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  69.00ps 69.00ps 69.00ps 69.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  54.20ps 54.20ps 54.20ps 54.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  54.90ps 54.90ps 54.90ps 54.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  58.30ps 58.30ps 58.30ps 58.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  75.70ps 75.70ps 75.70ps 75.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  48.40ps 48.40ps 48.40ps 48.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  56.00ps 56.00ps 56.00ps 56.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  49.70ps 49.70ps 49.70ps 49.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  49.50ps 49.50ps 49.50ps 49.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  48.60ps 48.60ps 48.60ps 48.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  48.90ps 48.90ps 48.90ps 48.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  48.50ps 48.50ps 48.50ps 48.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  48.20ps 48.20ps 48.20ps 48.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  62.30ps 62.30ps 62.30ps 62.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  57.70ps 57.70ps 57.70ps 57.70ps 0pf view_tc
MacroModel pin init_reg_reg/CLK  39.30ps 39.30ps 39.30ps 39.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  44.40ps 44.40ps 44.40ps 44.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  43.70ps 43.70ps 43.70ps 43.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  35.40ps 35.40ps 35.40ps 35.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  55.40ps 55.40ps 55.40ps 55.40ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  40.70ps 40.70ps 40.70ps 40.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  51.60ps 51.60ps 51.60ps 51.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  38.40ps 38.40ps 38.40ps 38.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  46.60ps 46.60ps 46.60ps 46.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  18.80ps 18.80ps 18.80ps 18.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  14.80ps 14.80ps 14.80ps 14.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  15.30ps 15.30ps 15.30ps 15.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  25.50ps 25.50ps 25.50ps 25.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  25.10ps 25.10ps 25.10ps 25.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  24.60ps 24.60ps 24.60ps 24.60ps 0pf view_tc
MacroModel pin next_reg_reg/CLK  63.40ps 63.40ps 63.40ps 63.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  21.40ps 21.40ps 21.40ps 21.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  13.20ps 13.20ps 13.20ps 13.20ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  20.70ps 20.70ps 20.70ps 20.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  20.60ps 20.60ps 20.60ps 20.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  18.40ps 18.40ps 18.40ps 18.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  16.70ps 16.70ps 16.70ps 16.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  16.10ps 16.10ps 16.10ps 16.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  15.80ps 15.80ps 15.80ps 15.80ps 0pf view_tc
