// Seed: 1463657132
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_3;
  module_2 modCall_1 (
      id_1,
      id_3
  );
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
  always id_3 = id_1;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3 = id_1 == 1;
  assign module_3.id_1 = 0;
  assign id_3 = 1;
endmodule
module module_3 (
    output supply0 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  assign id_0 = id_1;
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  wire id_5, id_6, id_7;
endmodule
