/*
 *-----------------------------------------------------------------------------
 * Copyright 2020 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *-----------------------------------------------------------------------------
 *
 * DO NOT EDIT THIS FILE, IT WAS MACHINE GENERATED
 * by tn945302 on Fri Jan 17 11:06:48 2020 using:
 *
 *  $ ./merge_regs.py --always-add-macro --max 70 --macro (rev) --compare-template (RADIO20708_MAJORREV(rev) >= ${ver}) --non-register-regex JTAG_ --extended-version-checks RF_20708_REV_ID -o /projects/dot11_acsim_ext_irvbca/work/tun/DRIVER/KUDU_BRANCH_17_10/components/phy/old/wlc_radioreg_20708.h ./data/radio_regs/20708_majorrev0_registers.h
 *
 * $Id$
 */
/* FILE-CSTYLED */

#ifndef WLC_RADIOREG_20708_H_
#define WLC_RADIOREG_20708_H_

#include "wlc_phy_int.h"

/* Constants */
#define JTAG_20708_SHIFT 9
#define JTAG_20708_CR0   (0x0 << JTAG_20708_SHIFT)
#define JTAG_20708_CR1   (0x1 << JTAG_20708_SHIFT)
#define JTAG_20708_CR2   (0x2 << JTAG_20708_SHIFT)
#define JTAG_20708_CR3   (0x3 << JTAG_20708_SHIFT)
#define JTAG_20708_PLL0  (0x4 << JTAG_20708_SHIFT)
#define JTAG_20708_PLL1  (0x5 << JTAG_20708_SHIFT)
#define JTAG_20708_ALL   (0x6 << JTAG_20708_SHIFT)

/* Register RF_20708_REV_ID */
#define RF0_20708_REV_ID(rev)             ((RADIO20708_MAJORREV(rev) >= 1) ? INVALID_ADDRESS : (0x0 | JTAG_20708_CR0))
#define RF1_20708_REV_ID(rev)             ((RADIO20708_MAJORREV(rev) >= 1) ? INVALID_ADDRESS : (0x0 | JTAG_20708_CR1))
#define RF2_20708_REV_ID(rev)             ((RADIO20708_MAJORREV(rev) >= 1) ? INVALID_ADDRESS : (0x0 | JTAG_20708_CR2))
#define RF3_20708_REV_ID(rev)             ((RADIO20708_MAJORREV(rev) >= 1) ? INVALID_ADDRESS : (0x0 | JTAG_20708_CR3))
#define RFP0_20708_REV_ID(rev)            ((RADIO20708_MAJORREV(rev) >= 1) ? INVALID_ADDRESS : (0x0 | JTAG_20708_PLL0))
#define RFP1_20708_REV_ID(rev)            ((RADIO20708_MAJORREV(rev) >= 1) ? INVALID_ADDRESS : (0x0 | JTAG_20708_PLL1))
#define RFP2_20708_REV_ID(rev)            INVALID_ADDRESS
#define RFP3_20708_REV_ID(rev)            INVALID_ADDRESS
#define RFX_20708_REV_ID(rev)             ((RADIO20708_MAJORREV(rev) >= 1) ? INVALID_ADDRESS : (0x0 | JTAG_20708_ALL))
#define RF_20708_REV_ID_rev_id_SHIFT(rev) 0
#define RF_20708_REV_ID_rev_id_MASK(rev)  ((RADIO20708_MAJORREV(rev) >= 1) ? INVALID_MASK : 0xff)

/* Register RF_20708_DEV_ID */
#define RF0_20708_DEV_ID(rev)             (0x1 | JTAG_20708_CR0)
#define RF1_20708_DEV_ID(rev)             (0x1 | JTAG_20708_CR1)
#define RF2_20708_DEV_ID(rev)             (0x1 | JTAG_20708_CR2)
#define RF3_20708_DEV_ID(rev)             (0x1 | JTAG_20708_CR3)
#define RFP0_20708_DEV_ID(rev)            (0x1 | JTAG_20708_PLL0)
#define RFP1_20708_DEV_ID(rev)            (0x1 | JTAG_20708_PLL1)
#define RFP2_20708_DEV_ID(rev)            INVALID_ADDRESS
#define RFP3_20708_DEV_ID(rev)            INVALID_ADDRESS
#define RFX_20708_DEV_ID(rev)             (0x1 | JTAG_20708_ALL)
#define RF_20708_DEV_ID_dev_id_SHIFT(rev) 0
#define RF_20708_DEV_ID_dev_id_MASK(rev)  0xffff

/* Register RF_20708_READOVERRIDES */
#define RF0_20708_READOVERRIDES(rev)                        (0x2 | JTAG_20708_CR0)
#define RF1_20708_READOVERRIDES(rev)                        (0x2 | JTAG_20708_CR1)
#define RF2_20708_READOVERRIDES(rev)                        (0x2 | JTAG_20708_CR2)
#define RF3_20708_READOVERRIDES(rev)                        (0x2 | JTAG_20708_CR3)
#define RFP0_20708_READOVERRIDES(rev)                       (0x2 | JTAG_20708_PLL0)
#define RFP1_20708_READOVERRIDES(rev)                       (0x2 | JTAG_20708_PLL1)
#define RFP2_20708_READOVERRIDES(rev)                       INVALID_ADDRESS
#define RFP3_20708_READOVERRIDES(rev)                       INVALID_ADDRESS
#define RFX_20708_READOVERRIDES(rev)                        (0x2 | JTAG_20708_ALL)
#define RF_20708_READOVERRIDES_ReadOverrides_reg_SHIFT(rev) 0
#define RF_20708_READOVERRIDES_ReadOverrides_reg_MASK(rev)  0x1

/* Register RF_20708_CORE_INFO */
#define RF0_20708_CORE_INFO(rev)                (0x3 | JTAG_20708_CR0)
#define RF1_20708_CORE_INFO(rev)                (0x3 | JTAG_20708_CR1)
#define RF2_20708_CORE_INFO(rev)                (0x3 | JTAG_20708_CR2)
#define RF3_20708_CORE_INFO(rev)                (0x3 | JTAG_20708_CR3)
#define RFP0_20708_CORE_INFO(rev)               (0x3 | JTAG_20708_PLL0)
#define RFP1_20708_CORE_INFO(rev)               (0x3 | JTAG_20708_PLL1)
#define RFP2_20708_CORE_INFO(rev)               INVALID_ADDRESS
#define RFP3_20708_CORE_INFO(rev)               INVALID_ADDRESS
#define RFX_20708_CORE_INFO(rev)                (0x3 | JTAG_20708_ALL)
#define RF_20708_CORE_INFO_core_type_SHIFT(rev) 4
#define RF_20708_CORE_INFO_core_type_MASK(rev)  0xf0
#define RF_20708_CORE_INFO_core_id_SHIFT(rev)   0
#define RF_20708_CORE_INFO_core_id_MASK(rev)    0xf

/* Register RF_20708_CONFIG_CORE01 */
#define RF0_20708_CONFIG_CORE01(rev)                 (0x4 | JTAG_20708_CR0)
#define RF1_20708_CONFIG_CORE01(rev)                 (0x4 | JTAG_20708_CR1)
#define RF2_20708_CONFIG_CORE01(rev)                 (0x4 | JTAG_20708_CR2)
#define RF3_20708_CONFIG_CORE01(rev)                 (0x4 | JTAG_20708_CR3)
#define RFP0_20708_CONFIG_CORE01(rev)                (0x4 | JTAG_20708_PLL0)
#define RFP1_20708_CONFIG_CORE01(rev)                (0x4 | JTAG_20708_PLL1)
#define RFP2_20708_CONFIG_CORE01(rev)                INVALID_ADDRESS
#define RFP3_20708_CONFIG_CORE01(rev)                INVALID_ADDRESS
#define RFX_20708_CONFIG_CORE01(rev)                 (0x4 | JTAG_20708_ALL)
#define RF_20708_CONFIG_CORE01_info_core0_SHIFT(rev) 0
#define RF_20708_CONFIG_CORE01_info_core0_MASK(rev)  0xff
#define RF_20708_CONFIG_CORE01_info_core1_SHIFT(rev) 8
#define RF_20708_CONFIG_CORE01_info_core1_MASK(rev)  0xff00

/* Register RF_20708_CONFIG_CORE23 */
#define RF0_20708_CONFIG_CORE23(rev)                 (0x5 | JTAG_20708_CR0)
#define RF1_20708_CONFIG_CORE23(rev)                 (0x5 | JTAG_20708_CR1)
#define RF2_20708_CONFIG_CORE23(rev)                 (0x5 | JTAG_20708_CR2)
#define RF3_20708_CONFIG_CORE23(rev)                 (0x5 | JTAG_20708_CR3)
#define RFP0_20708_CONFIG_CORE23(rev)                (0x5 | JTAG_20708_PLL0)
#define RFP1_20708_CONFIG_CORE23(rev)                (0x5 | JTAG_20708_PLL1)
#define RFP2_20708_CONFIG_CORE23(rev)                INVALID_ADDRESS
#define RFP3_20708_CONFIG_CORE23(rev)                INVALID_ADDRESS
#define RFX_20708_CONFIG_CORE23(rev)                 (0x5 | JTAG_20708_ALL)
#define RF_20708_CONFIG_CORE23_info_core2_SHIFT(rev) 0
#define RF_20708_CONFIG_CORE23_info_core2_MASK(rev)  0xff
#define RF_20708_CONFIG_CORE23_info_core3_SHIFT(rev) 8
#define RF_20708_CONFIG_CORE23_info_core3_MASK(rev)  0xff00

/* Register RF_20708_CONFIG_CORE45 */
#define RF0_20708_CONFIG_CORE45(rev)                 (0x6 | JTAG_20708_CR0)
#define RF1_20708_CONFIG_CORE45(rev)                 (0x6 | JTAG_20708_CR1)
#define RF2_20708_CONFIG_CORE45(rev)                 (0x6 | JTAG_20708_CR2)
#define RF3_20708_CONFIG_CORE45(rev)                 (0x6 | JTAG_20708_CR3)
#define RFP0_20708_CONFIG_CORE45(rev)                (0x6 | JTAG_20708_PLL0)
#define RFP1_20708_CONFIG_CORE45(rev)                (0x6 | JTAG_20708_PLL1)
#define RFP2_20708_CONFIG_CORE45(rev)                INVALID_ADDRESS
#define RFP3_20708_CONFIG_CORE45(rev)                INVALID_ADDRESS
#define RFX_20708_CONFIG_CORE45(rev)                 (0x6 | JTAG_20708_ALL)
#define RF_20708_CONFIG_CORE45_info_core4_SHIFT(rev) 0
#define RF_20708_CONFIG_CORE45_info_core4_MASK(rev)  0xff
#define RF_20708_CONFIG_CORE45_info_core5_SHIFT(rev) 8
#define RF_20708_CONFIG_CORE45_info_core5_MASK(rev)  0xff00

/* Register RF_20708_CONFIG_CORE67 */
#define RF0_20708_CONFIG_CORE67(rev)                 (0x7 | JTAG_20708_CR0)
#define RF1_20708_CONFIG_CORE67(rev)                 (0x7 | JTAG_20708_CR1)
#define RF2_20708_CONFIG_CORE67(rev)                 (0x7 | JTAG_20708_CR2)
#define RF3_20708_CONFIG_CORE67(rev)                 (0x7 | JTAG_20708_CR3)
#define RFP0_20708_CONFIG_CORE67(rev)                (0x7 | JTAG_20708_PLL0)
#define RFP1_20708_CONFIG_CORE67(rev)                (0x7 | JTAG_20708_PLL1)
#define RFP2_20708_CONFIG_CORE67(rev)                INVALID_ADDRESS
#define RFP3_20708_CONFIG_CORE67(rev)                INVALID_ADDRESS
#define RFX_20708_CONFIG_CORE67(rev)                 (0x7 | JTAG_20708_ALL)
#define RF_20708_CONFIG_CORE67_info_core6_SHIFT(rev) 0
#define RF_20708_CONFIG_CORE67_info_core6_MASK(rev)  0xff
#define RF_20708_CONFIG_CORE67_info_core7_SHIFT(rev) 8
#define RF_20708_CONFIG_CORE67_info_core7_MASK(rev)  0xff00

/* Register RF_20708_CONFIG_INFO_PLL */
#define RF0_20708_CONFIG_INFO_PLL(rev)                     (0x8 | JTAG_20708_CR0)
#define RF1_20708_CONFIG_INFO_PLL(rev)                     (0x8 | JTAG_20708_CR1)
#define RF2_20708_CONFIG_INFO_PLL(rev)                     (0x8 | JTAG_20708_CR2)
#define RF3_20708_CONFIG_INFO_PLL(rev)                     (0x8 | JTAG_20708_CR3)
#define RFP0_20708_CONFIG_INFO_PLL(rev)                    (0x8 | JTAG_20708_PLL0)
#define RFP1_20708_CONFIG_INFO_PLL(rev)                    (0x8 | JTAG_20708_PLL1)
#define RFP2_20708_CONFIG_INFO_PLL(rev)                    INVALID_ADDRESS
#define RFP3_20708_CONFIG_INFO_PLL(rev)                    INVALID_ADDRESS
#define RFX_20708_CONFIG_INFO_PLL(rev)                     (0x8 | JTAG_20708_ALL)
#define RF_20708_CONFIG_INFO_PLL_info_pll_SHIFT(rev)       0
#define RF_20708_CONFIG_INFO_PLL_info_pll_MASK(rev)        0xff
#define RF_20708_CONFIG_INFO_PLL_info_low_power_SHIFT(rev) 8
#define RF_20708_CONFIG_INFO_PLL_info_low_power_MASK(rev)  0xff00

/* Register RF_20708_CONFIG_RXDIV0 */
#define RF0_20708_CONFIG_RXDIV0(rev)               (0x9 | JTAG_20708_CR0)
#define RF1_20708_CONFIG_RXDIV0(rev)               (0x9 | JTAG_20708_CR1)
#define RF2_20708_CONFIG_RXDIV0(rev)               (0x9 | JTAG_20708_CR2)
#define RF3_20708_CONFIG_RXDIV0(rev)               (0x9 | JTAG_20708_CR3)
#define RFP0_20708_CONFIG_RXDIV0(rev)              (0x9 | JTAG_20708_PLL0)
#define RFP1_20708_CONFIG_RXDIV0(rev)              (0x9 | JTAG_20708_PLL1)
#define RFP2_20708_CONFIG_RXDIV0(rev)              INVALID_ADDRESS
#define RFP3_20708_CONFIG_RXDIV0(rev)              INVALID_ADDRESS
#define RFX_20708_CONFIG_RXDIV0(rev)               (0x9 | JTAG_20708_ALL)
#define RF_20708_CONFIG_RXDIV0_rx_div00_SHIFT(rev) 0
#define RF_20708_CONFIG_RXDIV0_rx_div00_MASK(rev)  0xff
#define RF_20708_CONFIG_RXDIV0_rx_div01_SHIFT(rev) 8
#define RF_20708_CONFIG_RXDIV0_rx_div01_MASK(rev)  0xff00

/* Register RF_20708_CONFIG_RXDIV1 */
#define RF0_20708_CONFIG_RXDIV1(rev)               (0xa | JTAG_20708_CR0)
#define RF1_20708_CONFIG_RXDIV1(rev)               (0xa | JTAG_20708_CR1)
#define RF2_20708_CONFIG_RXDIV1(rev)               (0xa | JTAG_20708_CR2)
#define RF3_20708_CONFIG_RXDIV1(rev)               (0xa | JTAG_20708_CR3)
#define RFP0_20708_CONFIG_RXDIV1(rev)              (0xa | JTAG_20708_PLL0)
#define RFP1_20708_CONFIG_RXDIV1(rev)              (0xa | JTAG_20708_PLL1)
#define RFP2_20708_CONFIG_RXDIV1(rev)              INVALID_ADDRESS
#define RFP3_20708_CONFIG_RXDIV1(rev)              INVALID_ADDRESS
#define RFX_20708_CONFIG_RXDIV1(rev)               (0xa | JTAG_20708_ALL)
#define RF_20708_CONFIG_RXDIV1_rx_div02_SHIFT(rev) 0
#define RF_20708_CONFIG_RXDIV1_rx_div02_MASK(rev)  0xff
#define RF_20708_CONFIG_RXDIV1_rx_div03_SHIFT(rev) 8
#define RF_20708_CONFIG_RXDIV1_rx_div03_MASK(rev)  0xff00

/* Register RF_20708_CONFIG_RXDIV2 */
#define RF0_20708_CONFIG_RXDIV2(rev)               (0xb | JTAG_20708_CR0)
#define RF1_20708_CONFIG_RXDIV2(rev)               (0xb | JTAG_20708_CR1)
#define RF2_20708_CONFIG_RXDIV2(rev)               (0xb | JTAG_20708_CR2)
#define RF3_20708_CONFIG_RXDIV2(rev)               (0xb | JTAG_20708_CR3)
#define RFP0_20708_CONFIG_RXDIV2(rev)              (0xb | JTAG_20708_PLL0)
#define RFP1_20708_CONFIG_RXDIV2(rev)              (0xb | JTAG_20708_PLL1)
#define RFP2_20708_CONFIG_RXDIV2(rev)              INVALID_ADDRESS
#define RFP3_20708_CONFIG_RXDIV2(rev)              INVALID_ADDRESS
#define RFX_20708_CONFIG_RXDIV2(rev)               (0xb | JTAG_20708_ALL)
#define RF_20708_CONFIG_RXDIV2_rx_div04_SHIFT(rev) 0
#define RF_20708_CONFIG_RXDIV2_rx_div04_MASK(rev)  0xff
#define RF_20708_CONFIG_RXDIV2_rx_div05_SHIFT(rev) 8
#define RF_20708_CONFIG_RXDIV2_rx_div05_MASK(rev)  0xff00

/* Register RF_20708_CONFIG_RXDIV3 */
#define RF0_20708_CONFIG_RXDIV3(rev)                (0xc | JTAG_20708_CR0)
#define RF1_20708_CONFIG_RXDIV3(rev)                (0xc | JTAG_20708_CR1)
#define RF2_20708_CONFIG_RXDIV3(rev)                (0xc | JTAG_20708_CR2)
#define RF3_20708_CONFIG_RXDIV3(rev)                (0xc | JTAG_20708_CR3)
#define RFP0_20708_CONFIG_RXDIV3(rev)               (0xc | JTAG_20708_PLL0)
#define RFP1_20708_CONFIG_RXDIV3(rev)               (0xc | JTAG_20708_PLL1)
#define RFP2_20708_CONFIG_RXDIV3(rev)               INVALID_ADDRESS
#define RFP3_20708_CONFIG_RXDIV3(rev)               INVALID_ADDRESS
#define RFX_20708_CONFIG_RXDIV3(rev)                (0xc | JTAG_20708_ALL)
#define RF_20708_CONFIG_RXDIV3_minor_rev_SHIFT(rev) 0
#define RF_20708_CONFIG_RXDIV3_minor_rev_MASK(rev)  0xff
#define RF_20708_CONFIG_RXDIV3_major_rev_SHIFT(rev) 8
#define RF_20708_CONFIG_RXDIV3_major_rev_MASK(rev)  0xff00

/* Register RF_20708_LPF_NOTCH_REG1 */
#define RF0_20708_LPF_NOTCH_REG1(rev)                   (0xd | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_REG1(rev)                   (0xd | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_REG1(rev)                   (0xd | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_REG1(rev)                   (0xd | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_REG1(rev)                  INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_REG1(rev)                  INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_REG1(rev)                  INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_REG1(rev)                  INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_REG1(rev)                   (0xd | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_REG1_lpf_notch_c0_SHIFT(rev) 4
#define RF_20708_LPF_NOTCH_REG1_lpf_notch_c0_MASK(rev)  0x3f0
#define RF_20708_LPF_NOTCH_REG1_lpf_notch_c1_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_REG1_lpf_notch_c1_MASK(rev)  0xf
#define RF_20708_LPF_NOTCH_REG1_lpf_notch_c2_SHIFT(rev) 10
#define RF_20708_LPF_NOTCH_REG1_lpf_notch_c2_MASK(rev)  0x3c00

/* Register RF_20708_LPF_NOTCH_REG2 */
#define RF0_20708_LPF_NOTCH_REG2(rev)                   (0xe | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_REG2(rev)                   (0xe | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_REG2(rev)                   (0xe | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_REG2(rev)                   (0xe | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_REG2(rev)                  INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_REG2(rev)                  INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_REG2(rev)                  INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_REG2(rev)                  INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_REG2(rev)                   (0xe | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_REG2_lpf_notch_g1_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_REG2_lpf_notch_g1_MASK(rev)  0x3ff

/* Register RF_20708_LPF_NOTCH_REG5 */
#define RF0_20708_LPF_NOTCH_REG5(rev)                      (0xf | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_REG5(rev)                      (0xf | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_REG5(rev)                      (0xf | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_REG5(rev)                      (0xf | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_REG5(rev)                     INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_REG5(rev)                     INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_REG5(rev)                     INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_REG5(rev)                     INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_REG5(rev)                      (0xf | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_REG5_lpf_notch_g1_cm_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_REG5_lpf_notch_g1_cm_MASK(rev)  0x3ff

/* Register RF_20708_LPF_NOTCH_REG3 */
#define RF0_20708_LPF_NOTCH_REG3(rev)                   (0x10 | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_REG3(rev)                   (0x10 | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_REG3(rev)                   (0x10 | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_REG3(rev)                   (0x10 | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_REG3(rev)                  INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_REG3(rev)                  INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_REG3(rev)                  INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_REG3(rev)                  INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_REG3(rev)                   (0x10 | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_REG3_lpf_notch_g2_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_REG3_lpf_notch_g2_MASK(rev)  0x3ff

/* Register RF_20708_LPF_NOTCH_REG4 */
#define RF0_20708_LPF_NOTCH_REG4(rev)                   (0x11 | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_REG4(rev)                   (0x11 | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_REG4(rev)                   (0x11 | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_REG4(rev)                   (0x11 | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_REG4(rev)                  INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_REG4(rev)                  INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_REG4(rev)                  INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_REG4(rev)                  INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_REG4(rev)                   (0x11 | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_REG4_lpf_notch_g3_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_REG4_lpf_notch_g3_MASK(rev)  0x3ff

/* Register RF_20708_LPF_NOTCH_REG6 */
#define RF0_20708_LPF_NOTCH_REG6(rev)                              (0x12 | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_REG6(rev)                              (0x12 | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_REG6(rev)                              (0x12 | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_REG6(rev)                              (0x12 | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_REG6(rev)                             INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_REG6(rev)                             INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_REG6(rev)                             INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_REG6(rev)                             INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_REG6(rev)                              (0x12 | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_REG6_lpf_notch_sel_5g_out_gm_SHIFT(rev) 1
#define RF_20708_LPF_NOTCH_REG6_lpf_notch_sel_5g_out_gm_MASK(rev)  0x2
#define RF_20708_LPF_NOTCH_REG6_lpf_notch_sel_2g_out_gm_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_REG6_lpf_notch_sel_2g_out_gm_MASK(rev)  0x1

/* Register RF_20708_LPF_NOTCH_OVR1 */
#define RF0_20708_LPF_NOTCH_OVR1(rev)                          (0x13 | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_OVR1(rev)                          (0x13 | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_OVR1(rev)                          (0x13 | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_OVR1(rev)                          (0x13 | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_OVR1(rev)                         INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_OVR1(rev)                         INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_OVR1(rev)                         INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_OVR1(rev)                         INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_OVR1(rev)                          (0x13 | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_g1_cm_SHIFT(rev) 5
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_g1_cm_MASK(rev)  0x20
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_c0_SHIFT(rev)    3
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_c0_MASK(rev)     0x8
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_c1_SHIFT(rev)    2
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_c1_MASK(rev)     0x4
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_c2_SHIFT(rev)    4
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_c2_MASK(rev)     0x10
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_g1_SHIFT(rev)    1
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_g1_MASK(rev)     0x2
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_g2_SHIFT(rev)    0
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_g2_MASK(rev)     0x1
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_g3_SHIFT(rev)    6
#define RF_20708_LPF_NOTCH_OVR1_ovr_lpf_notch_g3_MASK(rev)     0x40

/* Register RF_20708_RX_TOP_REG2 */
#define RF0_20708_RX_TOP_REG2(rev)                     (0x14 | JTAG_20708_CR0)
#define RF1_20708_RX_TOP_REG2(rev)                     (0x14 | JTAG_20708_CR1)
#define RF2_20708_RX_TOP_REG2(rev)                     (0x14 | JTAG_20708_CR2)
#define RF3_20708_RX_TOP_REG2(rev)                     (0x14 | JTAG_20708_CR3)
#define RFP0_20708_RX_TOP_REG2(rev)                    INVALID_ADDRESS
#define RFP1_20708_RX_TOP_REG2(rev)                    INVALID_ADDRESS
#define RFP2_20708_RX_TOP_REG2(rev)                    INVALID_ADDRESS
#define RFP3_20708_RX_TOP_REG2(rev)                    INVALID_ADDRESS
#define RFX_20708_RX_TOP_REG2(rev)                     (0x14 | JTAG_20708_ALL)
#define RF_20708_RX_TOP_REG2_rx_iip2cal_I_d_SHIFT(rev) 0
#define RF_20708_RX_TOP_REG2_rx_iip2cal_I_d_MASK(rev)  0x3f
#define RF_20708_RX_TOP_REG2_rx_iip2cal_I_u_SHIFT(rev) 6
#define RF_20708_RX_TOP_REG2_rx_iip2cal_I_u_MASK(rev)  0xfc0

/* Register RF_20708_RX_TOP_REG3 */
#define RF0_20708_RX_TOP_REG3(rev)                     (0x15 | JTAG_20708_CR0)
#define RF1_20708_RX_TOP_REG3(rev)                     (0x15 | JTAG_20708_CR1)
#define RF2_20708_RX_TOP_REG3(rev)                     (0x15 | JTAG_20708_CR2)
#define RF3_20708_RX_TOP_REG3(rev)                     (0x15 | JTAG_20708_CR3)
#define RFP0_20708_RX_TOP_REG3(rev)                    INVALID_ADDRESS
#define RFP1_20708_RX_TOP_REG3(rev)                    INVALID_ADDRESS
#define RFP2_20708_RX_TOP_REG3(rev)                    INVALID_ADDRESS
#define RFP3_20708_RX_TOP_REG3(rev)                    INVALID_ADDRESS
#define RFX_20708_RX_TOP_REG3(rev)                     (0x15 | JTAG_20708_ALL)
#define RF_20708_RX_TOP_REG3_rx_ldo_hpm_SHIFT(rev)     12
#define RF_20708_RX_TOP_REG3_rx_ldo_hpm_MASK(rev)      0x1000
#define RF_20708_RX_TOP_REG3_rx_iip2cal_Q_d_SHIFT(rev) 0
#define RF_20708_RX_TOP_REG3_rx_iip2cal_Q_d_MASK(rev)  0x3f
#define RF_20708_RX_TOP_REG3_rx_iip2cal_Q_u_SHIFT(rev) 6
#define RF_20708_RX_TOP_REG3_rx_iip2cal_Q_u_MASK(rev)  0xfc0

/* Register RF_20708_RX_TOP_REG1 */
#define RF0_20708_RX_TOP_REG1(rev)                      (0x16 | JTAG_20708_CR0)
#define RF1_20708_RX_TOP_REG1(rev)                      (0x16 | JTAG_20708_CR1)
#define RF2_20708_RX_TOP_REG1(rev)                      (0x16 | JTAG_20708_CR2)
#define RF3_20708_RX_TOP_REG1(rev)                      (0x16 | JTAG_20708_CR3)
#define RFP0_20708_RX_TOP_REG1(rev)                     INVALID_ADDRESS
#define RFP1_20708_RX_TOP_REG1(rev)                     INVALID_ADDRESS
#define RFP2_20708_RX_TOP_REG1(rev)                     INVALID_ADDRESS
#define RFP3_20708_RX_TOP_REG1(rev)                     INVALID_ADDRESS
#define RFX_20708_RX_TOP_REG1(rev)                      (0x16 | JTAG_20708_ALL)
#define RF_20708_RX_TOP_REG1_rx_iip2cal_pu_SHIFT(rev)   1
#define RF_20708_RX_TOP_REG1_rx_iip2cal_pu_MASK(rev)    0x2
#define RF_20708_RX_TOP_REG1_rx_ldo_artload_SHIFT(rev)  6
#define RF_20708_RX_TOP_REG1_rx_ldo_artload_MASK(rev)   0xc0
#define RF_20708_RX_TOP_REG1_rx_iip2cal_Vref_SHIFT(rev) 2
#define RF_20708_RX_TOP_REG1_rx_iip2cal_Vref_MASK(rev)  0x3c

/* Register RF_20708_TX2G_MISC_CFG1 */
#define RF0_20708_TX2G_MISC_CFG1(rev)                             (0x17 | JTAG_20708_CR0)
#define RF1_20708_TX2G_MISC_CFG1(rev)                             (0x17 | JTAG_20708_CR1)
#define RF2_20708_TX2G_MISC_CFG1(rev)                             (0x17 | JTAG_20708_CR2)
#define RF3_20708_TX2G_MISC_CFG1(rev)                             (0x17 | JTAG_20708_CR3)
#define RFP0_20708_TX2G_MISC_CFG1(rev)                            INVALID_ADDRESS
#define RFP1_20708_TX2G_MISC_CFG1(rev)                            INVALID_ADDRESS
#define RFP2_20708_TX2G_MISC_CFG1(rev)                            INVALID_ADDRESS
#define RFP3_20708_TX2G_MISC_CFG1(rev)                            INVALID_ADDRESS
#define RFX_20708_TX2G_MISC_CFG1(rev)                             (0x17 | JTAG_20708_ALL)
#define RF_20708_TX2G_MISC_CFG1_tx_tssi_ctrl_sel_MSB_SHIFT(rev)   1
#define RF_20708_TX2G_MISC_CFG1_tx_tssi_ctrl_sel_MSB_MASK(rev)    0x2
#define RF_20708_TX2G_MISC_CFG1_tx_tssi_ctrl_sel_SHIFT(rev)       5
#define RF_20708_TX2G_MISC_CFG1_tx_tssi_ctrl_sel_MASK(rev)        0x20
#define RF_20708_TX2G_MISC_CFG1_tx_tssi_ctrl_range_SHIFT(rev)     0
#define RF_20708_TX2G_MISC_CFG1_tx_tssi_ctrl_range_MASK(rev)      0x1
#define RF_20708_TX2G_MISC_CFG1_tx_tssi_ctrl_bias_SHIFT(rev)      3
#define RF_20708_TX2G_MISC_CFG1_tx_tssi_ctrl_bias_MASK(rev)       0x18
#define RF_20708_TX2G_MISC_CFG1_tx_tssi_ctrl_range_MSB_SHIFT(rev) 6
#define RF_20708_TX2G_MISC_CFG1_tx_tssi_ctrl_range_MSB_MASK(rev)  0xc0

/* Register RF_20708_TX2G_CFG1_OVR */
#define RF0_20708_TX2G_CFG1_OVR(rev)                                  (0x18 | JTAG_20708_CR0)
#define RF1_20708_TX2G_CFG1_OVR(rev)                                  (0x18 | JTAG_20708_CR1)
#define RF2_20708_TX2G_CFG1_OVR(rev)                                  (0x18 | JTAG_20708_CR2)
#define RF3_20708_TX2G_CFG1_OVR(rev)                                  (0x18 | JTAG_20708_CR3)
#define RFP0_20708_TX2G_CFG1_OVR(rev)                                 INVALID_ADDRESS
#define RFP1_20708_TX2G_CFG1_OVR(rev)                                 INVALID_ADDRESS
#define RFP2_20708_TX2G_CFG1_OVR(rev)                                 INVALID_ADDRESS
#define RFP3_20708_TX2G_CFG1_OVR(rev)                                 INVALID_ADDRESS
#define RFX_20708_TX2G_CFG1_OVR(rev)                                  (0x18 | JTAG_20708_ALL)
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_pad_bias_reset_cas_SHIFT(rev) 15
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_pad_bias_reset_cas_MASK(rev)  0x8000
#define RF_20708_TX2G_CFG1_OVR_ovr_pad_pu_SHIFT(rev)                  13
#define RF_20708_TX2G_CFG1_OVR_ovr_pad_pu_MASK(rev)                   0x2000
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_gc_branch_SHIFT(rev)       2
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_gc_branch_MASK(rev)        0x4
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_bias_reset_lo_SHIFT(rev)   8
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_bias_reset_lo_MASK(rev)    0x100
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_pad_bias_reset_gm_SHIFT(rev)  14
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_pad_bias_reset_gm_MASK(rev)   0x4000
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_bias_reset_cas_SHIFT(rev)  6
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_bias_reset_cas_MASK(rev)   0x40
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_gc_SHIFT(rev)              12
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_gc_MASK(rev)               0x1000
#define RF_20708_TX2G_CFG1_OVR_ovr_pad_gc_SHIFT(rev)                  7
#define RF_20708_TX2G_CFG1_OVR_ovr_pad_gc_MASK(rev)                   0x80
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_pu_SHIFT(rev)              0
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_pu_MASK(rev)               0x1
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_gc_cas_SHIFT(rev)          1
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_gc_cas_MASK(rev)           0x2
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_bias_reset_bb_SHIFT(rev)   9
#define RF_20708_TX2G_CFG1_OVR_ovr_txdb_mx_bias_reset_bb_MASK(rev)    0x200
#define RF_20708_TX2G_CFG1_OVR_ovr_tx_fb_bypass_SHIFT(rev)            10
#define RF_20708_TX2G_CFG1_OVR_ovr_tx_fb_bypass_MASK(rev)             0x400

/* Register RF_20708_RXDB_WRSSI1_REG0 */
#define RF0_20708_RXDB_WRSSI1_REG0(rev)                                 (0x19 | JTAG_20708_CR0)
#define RF1_20708_RXDB_WRSSI1_REG0(rev)                                 (0x19 | JTAG_20708_CR1)
#define RF2_20708_RXDB_WRSSI1_REG0(rev)                                 (0x19 | JTAG_20708_CR2)
#define RF3_20708_RXDB_WRSSI1_REG0(rev)                                 (0x19 | JTAG_20708_CR3)
#define RFP0_20708_RXDB_WRSSI1_REG0(rev)                                INVALID_ADDRESS
#define RFP1_20708_RXDB_WRSSI1_REG0(rev)                                INVALID_ADDRESS
#define RFP2_20708_RXDB_WRSSI1_REG0(rev)                                INVALID_ADDRESS
#define RFP3_20708_RXDB_WRSSI1_REG0(rev)                                INVALID_ADDRESS
#define RFX_20708_RXDB_WRSSI1_REG0(rev)                                 (0x19 | JTAG_20708_ALL)
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_highest_pu_SHIFT(rev)     9
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_highest_pu_MASK(rev)      0x200
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_pu_SHIFT(rev)             4
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_pu_MASK(rev)              0x10
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_higher_pu_SHIFT(rev)      8
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_higher_pu_MASK(rev)       0x100
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_mid_pu_SHIFT(rev)         6
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_mid_pu_MASK(rev)          0x40
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_gpaio_enable_SHIFT(rev)   0
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_gpaio_enable_MASK(rev)    0x1
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_drive_strength_SHIFT(rev) 1
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_drive_strength_MASK(rev)  0x2
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_high_pu_SHIFT(rev)        7
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_high_pu_MASK(rev)         0x80
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_low_pu_SHIFT(rev)         5
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_low_pu_MASK(rev)          0x20
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_atten_SHIFT(rev)          2
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_atten_MASK(rev)           0xc
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_sel_path_SHIFT(rev)       10
#define RF_20708_RXDB_WRSSI1_REG0_rxdb_wrssi1_sel_path_MASK(rev)        0x400

/* Register RF_20708_LOGEN_CORE_REG5 */
#define RF0_20708_LOGEN_CORE_REG5(rev)                            (0x1a | JTAG_20708_CR0)
#define RF1_20708_LOGEN_CORE_REG5(rev)                            (0x1a | JTAG_20708_CR1)
#define RF2_20708_LOGEN_CORE_REG5(rev)                            (0x1a | JTAG_20708_CR2)
#define RF3_20708_LOGEN_CORE_REG5(rev)                            (0x1a | JTAG_20708_CR3)
#define RFP0_20708_LOGEN_CORE_REG5(rev)                           INVALID_ADDRESS
#define RFP1_20708_LOGEN_CORE_REG5(rev)                           INVALID_ADDRESS
#define RFP2_20708_LOGEN_CORE_REG5(rev)                           INVALID_ADDRESS
#define RFP3_20708_LOGEN_CORE_REG5(rev)                           INVALID_ADDRESS
#define RFX_20708_LOGEN_CORE_REG5(rev)                            (0x1a | JTAG_20708_ALL)
#define RF_20708_LOGEN_CORE_REG5_logen_core_mux_sel_SHIFT(rev)    3
#define RF_20708_LOGEN_CORE_REG5_logen_core_mux_sel_MASK(rev)     0x8
#define RF_20708_LOGEN_CORE_REG5_logen_2g_extra_SHIFT(rev)        0
#define RF_20708_LOGEN_CORE_REG5_logen_2g_extra_MASK(rev)         0x7
#define RF_20708_LOGEN_CORE_REG5_logen_core_mux_pu_SHIFT(rev)     8
#define RF_20708_LOGEN_CORE_REG5_logen_core_mux_pu_MASK(rev)      0x100
#define RF_20708_LOGEN_CORE_REG5_logen_core_lophase_pd_SHIFT(rev) 9
#define RF_20708_LOGEN_CORE_REG5_logen_core_lophase_pd_MASK(rev)  0x200

/* Register RF_20708_TXDB_REG0 */
#define RF0_20708_TXDB_REG0(rev)                             (0x1b | JTAG_20708_CR0)
#define RF1_20708_TXDB_REG0(rev)                             (0x1b | JTAG_20708_CR1)
#define RF2_20708_TXDB_REG0(rev)                             (0x1b | JTAG_20708_CR2)
#define RF3_20708_TXDB_REG0(rev)                             (0x1b | JTAG_20708_CR3)
#define RFP0_20708_TXDB_REG0(rev)                            INVALID_ADDRESS
#define RFP1_20708_TXDB_REG0(rev)                            INVALID_ADDRESS
#define RFP2_20708_TXDB_REG0(rev)                            INVALID_ADDRESS
#define RFP3_20708_TXDB_REG0(rev)                            INVALID_ADDRESS
#define RFX_20708_TXDB_REG0(rev)                             (0x1b | JTAG_20708_ALL)
#define RF_20708_TXDB_REG0_tx_pad_band_sel_SHIFT(rev)        5
#define RF_20708_TXDB_REG0_tx_pad_band_sel_MASK(rev)         0x20
#define RF_20708_TXDB_REG0_txdb_coupler_pu_SHIFT(rev)        2
#define RF_20708_TXDB_REG0_txdb_coupler_pu_MASK(rev)         0x4
#define RF_20708_TXDB_REG0_txdb_coupler_pad_atten_SHIFT(rev) 0
#define RF_20708_TXDB_REG0_txdb_coupler_pad_atten_MASK(rev)  0x3

/* Register RF_20708_RXADC_CFG10 */
#define RF0_20708_RXADC_CFG10(rev)                                 (0x1c | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG10(rev)                                 (0x1c | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG10(rev)                                 (0x1c | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG10(rev)                                 (0x1c | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG10(rev)                                INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG10(rev)                                INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG10(rev)                                INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG10(rev)                                INVALID_ADDRESS
#define RFX_20708_RXADC_CFG10(rev)                                 (0x1c | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG10_rxadc_loopbacksw_series_en_SHIFT(rev) 2
#define RF_20708_RXADC_CFG10_rxadc_loopbacksw_series_en_MASK(rev)  0xc
#define RF_20708_RXADC_CFG10_rxadc_ber_det_mode_SHIFT(rev)         4
#define RF_20708_RXADC_CFG10_rxadc_ber_det_mode_MASK(rev)          0x10
#define RF_20708_RXADC_CFG10_rxadc_resetn_outI_SHIFT(rev)          7
#define RF_20708_RXADC_CFG10_rxadc_resetn_outI_MASK(rev)           0x80
#define RF_20708_RXADC_CFG10_rxadc_resetn_outQ_SHIFT(rev)          6
#define RF_20708_RXADC_CFG10_rxadc_resetn_outQ_MASK(rev)           0x40
#define RF_20708_RXADC_CFG10_rxadc_sel_clk2x_SHIFT(rev)            8
#define RF_20708_RXADC_CFG10_rxadc_sel_clk2x_MASK(rev)             0x100
#define RF_20708_RXADC_CFG10_rxadc_loopbacksw_shunt_en_SHIFT(rev)  0
#define RF_20708_RXADC_CFG10_rxadc_loopbacksw_shunt_en_MASK(rev)   0x3
#define RF_20708_RXADC_CFG10_rxadc_ber_det_th_SHIFT(rev)           9
#define RF_20708_RXADC_CFG10_rxadc_ber_det_th_MASK(rev)            0xe00

/* Register RF_20708_LPF_NOTCH_LUT1 */
#define RF0_20708_LPF_NOTCH_LUT1(rev)                         (0x1d | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_LUT1(rev)                         (0x1d | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_LUT1(rev)                         (0x1d | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_LUT1(rev)                         (0x1d | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_LUT1(rev)                        INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_LUT1(rev)                        INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_LUT1(rev)                        INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_LUT1(rev)                        INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_LUT1(rev)                         (0x1d | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_LUT1_lpf_notch_g1_step0_SHIFT(rev) 6
#define RF_20708_LPF_NOTCH_LUT1_lpf_notch_g1_step0_MASK(rev)  0xffc0
#define RF_20708_LPF_NOTCH_LUT1_lpf_notch_c0_step0_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_LUT1_lpf_notch_c0_step0_MASK(rev)  0x3f

/* Register RF_20708_LPF_NOTCH_LUT4 */
#define RF0_20708_LPF_NOTCH_LUT4(rev)                         (0x1e | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_LUT4(rev)                         (0x1e | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_LUT4(rev)                         (0x1e | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_LUT4(rev)                         (0x1e | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_LUT4(rev)                        INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_LUT4(rev)                        INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_LUT4(rev)                        INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_LUT4(rev)                        INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_LUT4(rev)                         (0x1e | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_LUT4_lpf_notch_g1_step1_SHIFT(rev) 6
#define RF_20708_LPF_NOTCH_LUT4_lpf_notch_g1_step1_MASK(rev)  0xffc0
#define RF_20708_LPF_NOTCH_LUT4_lpf_notch_c0_step1_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_LUT4_lpf_notch_c0_step1_MASK(rev)  0x3f

/* Register RF_20708_LPF_NOTCH_LUT7 */
#define RF0_20708_LPF_NOTCH_LUT7(rev)                         (0x1f | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_LUT7(rev)                         (0x1f | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_LUT7(rev)                         (0x1f | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_LUT7(rev)                         (0x1f | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_LUT7(rev)                        INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_LUT7(rev)                        INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_LUT7(rev)                        INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_LUT7(rev)                        INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_LUT7(rev)                         (0x1f | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_LUT7_lpf_notch_g1_step2_SHIFT(rev) 6
#define RF_20708_LPF_NOTCH_LUT7_lpf_notch_g1_step2_MASK(rev)  0xffc0
#define RF_20708_LPF_NOTCH_LUT7_lpf_notch_c0_step2_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_LUT7_lpf_notch_c0_step2_MASK(rev)  0x3f

/* Register RF_20708_LPF_NOTCH_LUT10 */
#define RF0_20708_LPF_NOTCH_LUT10(rev)                         (0x20 | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_LUT10(rev)                         (0x20 | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_LUT10(rev)                         (0x20 | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_LUT10(rev)                         (0x20 | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_LUT10(rev)                        INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_LUT10(rev)                        INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_LUT10(rev)                        INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_LUT10(rev)                        INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_LUT10(rev)                         (0x20 | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_LUT10_lpf_notch_g1_step3_SHIFT(rev) 6
#define RF_20708_LPF_NOTCH_LUT10_lpf_notch_g1_step3_MASK(rev)  0xffc0
#define RF_20708_LPF_NOTCH_LUT10_lpf_notch_c0_step3_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_LUT10_lpf_notch_c0_step3_MASK(rev)  0x3f

/* Register RF_20708_LPF_NOTCH_LUT2 */
#define RF0_20708_LPF_NOTCH_LUT2(rev)                         (0x21 | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_LUT2(rev)                         (0x21 | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_LUT2(rev)                         (0x21 | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_LUT2(rev)                         (0x21 | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_LUT2(rev)                        INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_LUT2(rev)                        INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_LUT2(rev)                        INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_LUT2(rev)                        INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_LUT2(rev)                         (0x21 | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_LUT2_lpf_notch_g2_step0_SHIFT(rev) 4
#define RF_20708_LPF_NOTCH_LUT2_lpf_notch_g2_step0_MASK(rev)  0x3ff0
#define RF_20708_LPF_NOTCH_LUT2_lpf_notch_c1_step0_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_LUT2_lpf_notch_c1_step0_MASK(rev)  0xf

/* Register RF_20708_LPF_NOTCH_LUT5 */
#define RF0_20708_LPF_NOTCH_LUT5(rev)                         (0x22 | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_LUT5(rev)                         (0x22 | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_LUT5(rev)                         (0x22 | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_LUT5(rev)                         (0x22 | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_LUT5(rev)                        INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_LUT5(rev)                        INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_LUT5(rev)                        INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_LUT5(rev)                        INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_LUT5(rev)                         (0x22 | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_LUT5_lpf_notch_g2_step1_SHIFT(rev) 4
#define RF_20708_LPF_NOTCH_LUT5_lpf_notch_g2_step1_MASK(rev)  0x3ff0
#define RF_20708_LPF_NOTCH_LUT5_lpf_notch_c1_step1_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_LUT5_lpf_notch_c1_step1_MASK(rev)  0xf

/* Register RF_20708_LPF_NOTCH_LUT8 */
#define RF0_20708_LPF_NOTCH_LUT8(rev)                         (0x23 | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_LUT8(rev)                         (0x23 | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_LUT8(rev)                         (0x23 | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_LUT8(rev)                         (0x23 | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_LUT8(rev)                        INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_LUT8(rev)                        INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_LUT8(rev)                        INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_LUT8(rev)                        INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_LUT8(rev)                         (0x23 | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_LUT8_lpf_notch_g2_step2_SHIFT(rev) 4
#define RF_20708_LPF_NOTCH_LUT8_lpf_notch_g2_step2_MASK(rev)  0x3ff0
#define RF_20708_LPF_NOTCH_LUT8_lpf_notch_c1_step2_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_LUT8_lpf_notch_c1_step2_MASK(rev)  0xf

/* Register RF_20708_LPF_NOTCH_LUT11 */
#define RF0_20708_LPF_NOTCH_LUT11(rev)                         (0x24 | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_LUT11(rev)                         (0x24 | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_LUT11(rev)                         (0x24 | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_LUT11(rev)                         (0x24 | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_LUT11(rev)                        INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_LUT11(rev)                        INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_LUT11(rev)                        INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_LUT11(rev)                        INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_LUT11(rev)                         (0x24 | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_LUT11_lpf_notch_g2_step3_SHIFT(rev) 4
#define RF_20708_LPF_NOTCH_LUT11_lpf_notch_g2_step3_MASK(rev)  0x3ff0
#define RF_20708_LPF_NOTCH_LUT11_lpf_notch_c1_step3_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_LUT11_lpf_notch_c1_step3_MASK(rev)  0xf

/* Register RF_20708_LPF_NOTCH_LUT3 */
#define RF0_20708_LPF_NOTCH_LUT3(rev)                         (0x25 | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_LUT3(rev)                         (0x25 | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_LUT3(rev)                         (0x25 | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_LUT3(rev)                         (0x25 | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_LUT3(rev)                        INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_LUT3(rev)                        INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_LUT3(rev)                        INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_LUT3(rev)                        INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_LUT3(rev)                         (0x25 | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_LUT3_lpf_notch_c2_step0_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_LUT3_lpf_notch_c2_step0_MASK(rev)  0xf
#define RF_20708_LPF_NOTCH_LUT3_lpf_notch_g3_step0_SHIFT(rev) 4
#define RF_20708_LPF_NOTCH_LUT3_lpf_notch_g3_step0_MASK(rev)  0x3ff0

/* Register RF_20708_LPF_NOTCH_LUT6 */
#define RF0_20708_LPF_NOTCH_LUT6(rev)                         (0x26 | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_LUT6(rev)                         (0x26 | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_LUT6(rev)                         (0x26 | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_LUT6(rev)                         (0x26 | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_LUT6(rev)                        INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_LUT6(rev)                        INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_LUT6(rev)                        INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_LUT6(rev)                        INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_LUT6(rev)                         (0x26 | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_LUT6_lpf_notch_c2_step1_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_LUT6_lpf_notch_c2_step1_MASK(rev)  0xf
#define RF_20708_LPF_NOTCH_LUT6_lpf_notch_g3_step1_SHIFT(rev) 4
#define RF_20708_LPF_NOTCH_LUT6_lpf_notch_g3_step1_MASK(rev)  0x3ff0

/* Register RF_20708_LPF_NOTCH_LUT9 */
#define RF0_20708_LPF_NOTCH_LUT9(rev)                         (0x27 | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_LUT9(rev)                         (0x27 | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_LUT9(rev)                         (0x27 | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_LUT9(rev)                         (0x27 | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_LUT9(rev)                        INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_LUT9(rev)                        INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_LUT9(rev)                        INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_LUT9(rev)                        INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_LUT9(rev)                         (0x27 | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_LUT9_lpf_notch_c2_step2_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_LUT9_lpf_notch_c2_step2_MASK(rev)  0xf
#define RF_20708_LPF_NOTCH_LUT9_lpf_notch_g3_step2_SHIFT(rev) 4
#define RF_20708_LPF_NOTCH_LUT9_lpf_notch_g3_step2_MASK(rev)  0x3ff0

/* Register RF_20708_LOGEN_REG3 */
#define RF0_20708_LOGEN_REG3(rev)                     (0x28 | JTAG_20708_CR0)
#define RF1_20708_LOGEN_REG3(rev)                     INVALID_ADDRESS
#define RF2_20708_LOGEN_REG3(rev)                     INVALID_ADDRESS
#define RF3_20708_LOGEN_REG3(rev)                     INVALID_ADDRESS
#define RFP0_20708_LOGEN_REG3(rev)                    INVALID_ADDRESS
#define RFP1_20708_LOGEN_REG3(rev)                    INVALID_ADDRESS
#define RFP2_20708_LOGEN_REG3(rev)                    INVALID_ADDRESS
#define RFP3_20708_LOGEN_REG3(rev)                    INVALID_ADDRESS
#define RFX_20708_LOGEN_REG3(rev)                     INVALID_ADDRESS
#define RF_20708_LOGEN_REG3_logen_div2_set_SHIFT(rev) 10
#define RF_20708_LOGEN_REG3_logen_div2_set_MASK(rev)  0x400

/* Register RF_20708_TXDB_CFG1_OVR */
#define RF0_20708_TXDB_CFG1_OVR(rev)                             (0x29 | JTAG_20708_CR0)
#define RF1_20708_TXDB_CFG1_OVR(rev)                             (0x29 | JTAG_20708_CR1)
#define RF2_20708_TXDB_CFG1_OVR(rev)                             (0x29 | JTAG_20708_CR2)
#define RF3_20708_TXDB_CFG1_OVR(rev)                             (0x29 | JTAG_20708_CR3)
#define RFP0_20708_TXDB_CFG1_OVR(rev)                            INVALID_ADDRESS
#define RFP1_20708_TXDB_CFG1_OVR(rev)                            INVALID_ADDRESS
#define RFP2_20708_TXDB_CFG1_OVR(rev)                            INVALID_ADDRESS
#define RFP3_20708_TXDB_CFG1_OVR(rev)                            INVALID_ADDRESS
#define RFX_20708_TXDB_CFG1_OVR(rev)                             (0x29 | JTAG_20708_ALL)
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_tssi_ctrl_pu_SHIFT(rev)    11
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_tssi_ctrl_pu_MASK(rev)     0x800
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_fb_Ratt_SHIFT(rev)         0
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_fb_Ratt_MASK(rev)          0x1
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_pad_band_sel_SHIFT(rev)    2
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_pad_band_sel_MASK(rev)     0x4
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_tssi_ctrl_range_SHIFT(rev) 10
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_tssi_ctrl_range_MASK(rev)  0x400
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_fb_Catt_SHIFT(rev)         1
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_fb_Catt_MASK(rev)          0x2
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_tssi_ctrl_sel_SHIFT(rev)   4
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_tssi_ctrl_sel_MASK(rev)    0x10
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_bias_pu_SHIFT(rev)         15
#define RF_20708_TXDB_CFG1_OVR_ovr_tx_bias_pu_MASK(rev)          0x8000

/* Register RF_20708_LPF_NOTCH_LUT12 */
#define RF0_20708_LPF_NOTCH_LUT12(rev)                         (0x2b | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_LUT12(rev)                         (0x2b | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_LUT12(rev)                         (0x2b | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_LUT12(rev)                         (0x2b | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_LUT12(rev)                        INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_LUT12(rev)                        INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_LUT12(rev)                        INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_LUT12(rev)                        INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_LUT12(rev)                         (0x2b | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_LUT12_lpf_notch_g3_step3_SHIFT(rev) 4
#define RF_20708_LPF_NOTCH_LUT12_lpf_notch_g3_step3_MASK(rev)  0x3ff0
#define RF_20708_LPF_NOTCH_LUT12_lpf_notch_c2_step3_SHIFT(rev) 0
#define RF_20708_LPF_NOTCH_LUT12_lpf_notch_c2_step3_MASK(rev)  0xf

/* Register RF_20708_LPF_NOTCH_CONTROL2 */
#define RF0_20708_LPF_NOTCH_CONTROL2(rev)                  (0x2c | JTAG_20708_CR0)
#define RF1_20708_LPF_NOTCH_CONTROL2(rev)                  (0x2c | JTAG_20708_CR1)
#define RF2_20708_LPF_NOTCH_CONTROL2(rev)                  (0x2c | JTAG_20708_CR2)
#define RF3_20708_LPF_NOTCH_CONTROL2(rev)                  (0x2c | JTAG_20708_CR3)
#define RFP0_20708_LPF_NOTCH_CONTROL2(rev)                 INVALID_ADDRESS
#define RFP1_20708_LPF_NOTCH_CONTROL2(rev)                 INVALID_ADDRESS
#define RFP2_20708_LPF_NOTCH_CONTROL2(rev)                 INVALID_ADDRESS
#define RFP3_20708_LPF_NOTCH_CONTROL2(rev)                 INVALID_ADDRESS
#define RFX_20708_LPF_NOTCH_CONTROL2(rev)                  (0x2c | JTAG_20708_ALL)
#define RF_20708_LPF_NOTCH_CONTROL2_lpf_rc_bw_SHIFT(rev)   0
#define RF_20708_LPF_NOTCH_CONTROL2_lpf_rc_bw_MASK(rev)    0xf
#define RF_20708_LPF_NOTCH_CONTROL2_lpf_rc_gain_SHIFT(rev) 4
#define RF_20708_LPF_NOTCH_CONTROL2_lpf_rc_gain_MASK(rev)  0xf0

/* Register RF_20708_TX2G_MIX_REG4 */
#define RF0_20708_TX2G_MIX_REG4(rev)                   (0x2d | JTAG_20708_CR0)
#define RF1_20708_TX2G_MIX_REG4(rev)                   (0x2d | JTAG_20708_CR1)
#define RF2_20708_TX2G_MIX_REG4(rev)                   (0x2d | JTAG_20708_CR2)
#define RF3_20708_TX2G_MIX_REG4(rev)                   (0x2d | JTAG_20708_CR3)
#define RFP0_20708_TX2G_MIX_REG4(rev)                  INVALID_ADDRESS
#define RFP1_20708_TX2G_MIX_REG4(rev)                  INVALID_ADDRESS
#define RFP2_20708_TX2G_MIX_REG4(rev)                  INVALID_ADDRESS
#define RFP3_20708_TX2G_MIX_REG4(rev)                  INVALID_ADDRESS
#define RFX_20708_TX2G_MIX_REG4(rev)                   (0x2d | JTAG_20708_ALL)
#define RF_20708_TX2G_MIX_REG4_txdb_mx_tune_SHIFT(rev) 0
#define RF_20708_TX2G_MIX_REG4_txdb_mx_tune_MASK(rev)  0xf

/* Register RF_20708_RXDB_WRSSI1_REG1 */
#define RF0_20708_RXDB_WRSSI1_REG1(rev)                                   (0x2e | JTAG_20708_CR0)
#define RF1_20708_RXDB_WRSSI1_REG1(rev)                                   (0x2e | JTAG_20708_CR1)
#define RF2_20708_RXDB_WRSSI1_REG1(rev)                                   (0x2e | JTAG_20708_CR2)
#define RF3_20708_RXDB_WRSSI1_REG1(rev)                                   (0x2e | JTAG_20708_CR3)
#define RFP0_20708_RXDB_WRSSI1_REG1(rev)                                  INVALID_ADDRESS
#define RFP1_20708_RXDB_WRSSI1_REG1(rev)                                  INVALID_ADDRESS
#define RFP2_20708_RXDB_WRSSI1_REG1(rev)                                  INVALID_ADDRESS
#define RFP3_20708_RXDB_WRSSI1_REG1(rev)                                  INVALID_ADDRESS
#define RFX_20708_RXDB_WRSSI1_REG1(rev)                                   (0x2e | JTAG_20708_ALL)
#define RF_20708_RXDB_WRSSI1_REG1_rxdb_wrssi1_threshold_low_SHIFT(rev)    0
#define RF_20708_RXDB_WRSSI1_REG1_rxdb_wrssi1_threshold_low_MASK(rev)     0xf
#define RF_20708_RXDB_WRSSI1_REG1_rxdb_wrssi1_threshold_mid_SHIFT(rev)    4
#define RF_20708_RXDB_WRSSI1_REG1_rxdb_wrssi1_threshold_mid_MASK(rev)     0xf0
#define RF_20708_RXDB_WRSSI1_REG1_rxdb_wrssi1_threshold_high_SHIFT(rev)   8
#define RF_20708_RXDB_WRSSI1_REG1_rxdb_wrssi1_threshold_high_MASK(rev)    0xf00
#define RF_20708_RXDB_WRSSI1_REG1_rxdb_wrssi1_threshold_higher_SHIFT(rev) 12
#define RF_20708_RXDB_WRSSI1_REG1_rxdb_wrssi1_threshold_higher_MASK(rev)  0xf000

/* Register RF_20708_RXADC_CAP0_ADC1_STAT */
#define RF0_20708_RXADC_CAP0_ADC1_STAT(rev)                          (0x3b | JTAG_20708_CR0)
#define RF1_20708_RXADC_CAP0_ADC1_STAT(rev)                          (0x3b | JTAG_20708_CR1)
#define RF2_20708_RXADC_CAP0_ADC1_STAT(rev)                          (0x3b | JTAG_20708_CR2)
#define RF3_20708_RXADC_CAP0_ADC1_STAT(rev)                          (0x3b | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CAP0_ADC1_STAT(rev)                         INVALID_ADDRESS
#define RFP1_20708_RXADC_CAP0_ADC1_STAT(rev)                         INVALID_ADDRESS
#define RFP2_20708_RXADC_CAP0_ADC1_STAT(rev)                         INVALID_ADDRESS
#define RFP3_20708_RXADC_CAP0_ADC1_STAT(rev)                         INVALID_ADDRESS
#define RFX_20708_RXADC_CAP0_ADC1_STAT(rev)                          (0x3b | JTAG_20708_ALL)
#define RF_20708_RXADC_CAP0_ADC1_STAT_o_coeff_cap0_adc1_I_SHIFT(rev) 0
#define RF_20708_RXADC_CAP0_ADC1_STAT_o_coeff_cap0_adc1_I_MASK(rev)  0xff
#define RF_20708_RXADC_CAP0_ADC1_STAT_o_coeff_cap0_adc1_Q_SHIFT(rev) 8
#define RF_20708_RXADC_CAP0_ADC1_STAT_o_coeff_cap0_adc1_Q_MASK(rev)  0xff00

/* Register RF_20708_RXADC_CAP1_ADC1_STAT */
#define RF0_20708_RXADC_CAP1_ADC1_STAT(rev)                          (0x3c | JTAG_20708_CR0)
#define RF1_20708_RXADC_CAP1_ADC1_STAT(rev)                          (0x3c | JTAG_20708_CR1)
#define RF2_20708_RXADC_CAP1_ADC1_STAT(rev)                          (0x3c | JTAG_20708_CR2)
#define RF3_20708_RXADC_CAP1_ADC1_STAT(rev)                          (0x3c | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CAP1_ADC1_STAT(rev)                         INVALID_ADDRESS
#define RFP1_20708_RXADC_CAP1_ADC1_STAT(rev)                         INVALID_ADDRESS
#define RFP2_20708_RXADC_CAP1_ADC1_STAT(rev)                         INVALID_ADDRESS
#define RFP3_20708_RXADC_CAP1_ADC1_STAT(rev)                         INVALID_ADDRESS
#define RFX_20708_RXADC_CAP1_ADC1_STAT(rev)                          (0x3c | JTAG_20708_ALL)
#define RF_20708_RXADC_CAP1_ADC1_STAT_o_coeff_cap1_adc1_I_SHIFT(rev) 0
#define RF_20708_RXADC_CAP1_ADC1_STAT_o_coeff_cap1_adc1_I_MASK(rev)  0xff
#define RF_20708_RXADC_CAP1_ADC1_STAT_o_coeff_cap1_adc1_Q_SHIFT(rev) 8
#define RF_20708_RXADC_CAP1_ADC1_STAT_o_coeff_cap1_adc1_Q_MASK(rev)  0xff00

/* Register RF_20708_LPF_REG1 */
#define RF0_20708_LPF_REG1(rev)              (0x3d | JTAG_20708_CR0)
#define RF1_20708_LPF_REG1(rev)              (0x3d | JTAG_20708_CR1)
#define RF2_20708_LPF_REG1(rev)              (0x3d | JTAG_20708_CR2)
#define RF3_20708_LPF_REG1(rev)              (0x3d | JTAG_20708_CR3)
#define RFP0_20708_LPF_REG1(rev)             INVALID_ADDRESS
#define RFP1_20708_LPF_REG1(rev)             INVALID_ADDRESS
#define RFP2_20708_LPF_REG1(rev)             INVALID_ADDRESS
#define RFP3_20708_LPF_REG1(rev)             INVALID_ADDRESS
#define RFX_20708_LPF_REG1(rev)              (0x3d | JTAG_20708_ALL)
#define RF_20708_LPF_REG1_lpf_g32_SHIFT(rev) 0
#define RF_20708_LPF_REG1_lpf_g32_MASK(rev)  0x1fff

/* Register RF_20708_LPF_REG2 */
#define RF0_20708_LPF_REG2(rev)              (0x3e | JTAG_20708_CR0)
#define RF1_20708_LPF_REG2(rev)              (0x3e | JTAG_20708_CR1)
#define RF2_20708_LPF_REG2(rev)              (0x3e | JTAG_20708_CR2)
#define RF3_20708_LPF_REG2(rev)              (0x3e | JTAG_20708_CR3)
#define RFP0_20708_LPF_REG2(rev)             INVALID_ADDRESS
#define RFP1_20708_LPF_REG2(rev)             INVALID_ADDRESS
#define RFP2_20708_LPF_REG2(rev)             INVALID_ADDRESS
#define RFP3_20708_LPF_REG2(rev)             INVALID_ADDRESS
#define RFX_20708_LPF_REG2(rev)              (0x3e | JTAG_20708_ALL)
#define RF_20708_LPF_REG2_lpf_g33_SHIFT(rev) 0
#define RF_20708_LPF_REG2_lpf_g33_MASK(rev)  0x1fff

/* Register RF_20708_LPF_REG3 */
#define RF0_20708_LPF_REG3(rev)              (0x3f | JTAG_20708_CR0)
#define RF1_20708_LPF_REG3(rev)              (0x3f | JTAG_20708_CR1)
#define RF2_20708_LPF_REG3(rev)              (0x3f | JTAG_20708_CR2)
#define RF3_20708_LPF_REG3(rev)              (0x3f | JTAG_20708_CR3)
#define RFP0_20708_LPF_REG3(rev)             INVALID_ADDRESS
#define RFP1_20708_LPF_REG3(rev)             INVALID_ADDRESS
#define RFP2_20708_LPF_REG3(rev)             INVALID_ADDRESS
#define RFP3_20708_LPF_REG3(rev)             INVALID_ADDRESS
#define RFX_20708_LPF_REG3(rev)              (0x3f | JTAG_20708_ALL)
#define RF_20708_LPF_REG3_lpf_g34_SHIFT(rev) 0
#define RF_20708_LPF_REG3_lpf_g34_MASK(rev)  0x1fff

/* Register RF_20708_LPF_REG4 */
#define RF0_20708_LPF_REG4(rev)              (0x40 | JTAG_20708_CR0)
#define RF1_20708_LPF_REG4(rev)              (0x40 | JTAG_20708_CR1)
#define RF2_20708_LPF_REG4(rev)              (0x40 | JTAG_20708_CR2)
#define RF3_20708_LPF_REG4(rev)              (0x40 | JTAG_20708_CR3)
#define RFP0_20708_LPF_REG4(rev)             INVALID_ADDRESS
#define RFP1_20708_LPF_REG4(rev)             INVALID_ADDRESS
#define RFP2_20708_LPF_REG4(rev)             INVALID_ADDRESS
#define RFP3_20708_LPF_REG4(rev)             INVALID_ADDRESS
#define RFX_20708_LPF_REG4(rev)              (0x40 | JTAG_20708_ALL)
#define RF_20708_LPF_REG4_lpf_g43_SHIFT(rev) 0
#define RF_20708_LPF_REG4_lpf_g43_MASK(rev)  0x1fff

/* Register RF_20708_RXADC_CAP2_ADC1_STAT */
#define RF0_20708_RXADC_CAP2_ADC1_STAT(rev)                          (0x41 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CAP2_ADC1_STAT(rev)                          (0x41 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CAP2_ADC1_STAT(rev)                          (0x41 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CAP2_ADC1_STAT(rev)                          (0x41 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CAP2_ADC1_STAT(rev)                         INVALID_ADDRESS
#define RFP1_20708_RXADC_CAP2_ADC1_STAT(rev)                         INVALID_ADDRESS
#define RFP2_20708_RXADC_CAP2_ADC1_STAT(rev)                         INVALID_ADDRESS
#define RFP3_20708_RXADC_CAP2_ADC1_STAT(rev)                         INVALID_ADDRESS
#define RFX_20708_RXADC_CAP2_ADC1_STAT(rev)                          (0x41 | JTAG_20708_ALL)
#define RF_20708_RXADC_CAP2_ADC1_STAT_o_coeff_cap2_adc1_I_SHIFT(rev) 0
#define RF_20708_RXADC_CAP2_ADC1_STAT_o_coeff_cap2_adc1_I_MASK(rev)  0xff
#define RF_20708_RXADC_CAP2_ADC1_STAT_o_coeff_cap2_adc1_Q_SHIFT(rev) 8
#define RF_20708_RXADC_CAP2_ADC1_STAT_o_coeff_cap2_adc1_Q_MASK(rev)  0xff00

/* Register RF_20708_LPF_REG6 */
#define RF0_20708_LPF_REG6(rev)                      (0x42 | JTAG_20708_CR0)
#define RF1_20708_LPF_REG6(rev)                      (0x42 | JTAG_20708_CR1)
#define RF2_20708_LPF_REG6(rev)                      (0x42 | JTAG_20708_CR2)
#define RF3_20708_LPF_REG6(rev)                      (0x42 | JTAG_20708_CR3)
#define RFP0_20708_LPF_REG6(rev)                     INVALID_ADDRESS
#define RFP1_20708_LPF_REG6(rev)                     INVALID_ADDRESS
#define RFP2_20708_LPF_REG6(rev)                     INVALID_ADDRESS
#define RFP3_20708_LPF_REG6(rev)                     INVALID_ADDRESS
#define RFX_20708_LPF_REG6(rev)                      (0x42 | JTAG_20708_ALL)
#define RF_20708_LPF_REG6_lpf_cmref_half_SHIFT(rev)  2
#define RF_20708_LPF_REG6_lpf_cmref_half_MASK(rev)   0xfc
#define RF_20708_LPF_REG6_lpf_bias_pu_SHIFT(rev)     1
#define RF_20708_LPF_REG6_lpf_bias_pu_MASK(rev)      0x2
#define RF_20708_LPF_REG6_lpf_bq_pu_SHIFT(rev)       0
#define RF_20708_LPF_REG6_lpf_bq_pu_MASK(rev)        0x1
#define RF_20708_LPF_REG6_lpf_bq_cmref_gm_SHIFT(rev) 8
#define RF_20708_LPF_REG6_lpf_bq_cmref_gm_MASK(rev)  0x100
#define RF_20708_LPF_REG6_lpf_opamp4_bias_SHIFT(rev) 9
#define RF_20708_LPF_REG6_lpf_opamp4_bias_MASK(rev)  0x7e00

/* Register RF_20708_LPF_REG7 */
#define RF0_20708_LPF_REG7(rev)                        (0x43 | JTAG_20708_CR0)
#define RF1_20708_LPF_REG7(rev)                        (0x43 | JTAG_20708_CR1)
#define RF2_20708_LPF_REG7(rev)                        (0x43 | JTAG_20708_CR2)
#define RF3_20708_LPF_REG7(rev)                        (0x43 | JTAG_20708_CR3)
#define RFP0_20708_LPF_REG7(rev)                       INVALID_ADDRESS
#define RFP1_20708_LPF_REG7(rev)                       INVALID_ADDRESS
#define RFP2_20708_LPF_REG7(rev)                       INVALID_ADDRESS
#define RFP3_20708_LPF_REG7(rev)                       INVALID_ADDRESS
#define RFX_20708_LPF_REG7(rev)                        (0x43 | JTAG_20708_ALL)
#define RF_20708_LPF_REG7_lpf_sw_test_balls_SHIFT(rev) 0
#define RF_20708_LPF_REG7_lpf_sw_test_balls_MASK(rev)  0x1
#define RF_20708_LPF_REG7_lpf_sw_bq1_bq2_SHIFT(rev)    2
#define RF_20708_LPF_REG7_lpf_sw_bq1_bq2_MASK(rev)     0x4
#define RF_20708_LPF_REG7_lpf_sw_bq2_adc_SHIFT(rev)    7
#define RF_20708_LPF_REG7_lpf_sw_bq2_adc_MASK(rev)     0x80
#define RF_20708_LPF_REG7_lpf_sw_dac_rc_SHIFT(rev)     4
#define RF_20708_LPF_REG7_lpf_sw_dac_rc_MASK(rev)      0x10
#define RF_20708_LPF_REG7_lpf_sw_bq1_adc_SHIFT(rev)    3
#define RF_20708_LPF_REG7_lpf_sw_bq1_adc_MASK(rev)     0x8
#define RF_20708_LPF_REG7_lpf_sw_bq2_rc_SHIFT(rev)     6
#define RF_20708_LPF_REG7_lpf_sw_bq2_rc_MASK(rev)      0x40
#define RF_20708_LPF_REG7_lpf_c42_SHIFT(rev)           8
#define RF_20708_LPF_REG7_lpf_c42_MASK(rev)            0x1f00
#define RF_20708_LPF_REG7_lpf_sw_dac_bq2_SHIFT(rev)    5
#define RF_20708_LPF_REG7_lpf_sw_dac_bq2_MASK(rev)     0x20
#define RF_20708_LPF_REG7_lpf_sw_aux_adc_SHIFT(rev)    1
#define RF_20708_LPF_REG7_lpf_sw_aux_adc_MASK(rev)     0x2

/* Register RF_20708_LPF_REG8 */
#define RF0_20708_LPF_REG8(rev)                          (0x44 | JTAG_20708_CR0)
#define RF1_20708_LPF_REG8(rev)                          (0x44 | JTAG_20708_CR1)
#define RF2_20708_LPF_REG8(rev)                          (0x44 | JTAG_20708_CR2)
#define RF3_20708_LPF_REG8(rev)                          (0x44 | JTAG_20708_CR3)
#define RFP0_20708_LPF_REG8(rev)                         INVALID_ADDRESS
#define RFP1_20708_LPF_REG8(rev)                         INVALID_ADDRESS
#define RFP2_20708_LPF_REG8(rev)                         INVALID_ADDRESS
#define RFP3_20708_LPF_REG8(rev)                         INVALID_ADDRESS
#define RFX_20708_LPF_REG8(rev)                          (0x44 | JTAG_20708_ALL)
#define RF_20708_LPF_REG8_lpf_sw_test_gpaio_SHIFT(rev)   0
#define RF_20708_LPF_REG8_lpf_sw_test_gpaio_MASK(rev)    0xf
#define RF_20708_LPF_REG8_lpf_sw_adc_test_SHIFT(rev)     4
#define RF_20708_LPF_REG8_lpf_sw_adc_test_MASK(rev)      0xf0
#define RF_20708_LPF_REG8_lpf_sel_5g_cmref_gm_SHIFT(rev) 9
#define RF_20708_LPF_REG8_lpf_sel_5g_cmref_gm_MASK(rev)  0x200

/* Register RF_20708_LPF_REG9 */
#define RF0_20708_LPF_REG9(rev)                     (0x45 | JTAG_20708_CR0)
#define RF1_20708_LPF_REG9(rev)                     (0x45 | JTAG_20708_CR1)
#define RF2_20708_LPF_REG9(rev)                     (0x45 | JTAG_20708_CR2)
#define RF3_20708_LPF_REG9(rev)                     (0x45 | JTAG_20708_CR3)
#define RFP0_20708_LPF_REG9(rev)                    INVALID_ADDRESS
#define RFP1_20708_LPF_REG9(rev)                    INVALID_ADDRESS
#define RFP2_20708_LPF_REG9(rev)                    INVALID_ADDRESS
#define RFP3_20708_LPF_REG9(rev)                    INVALID_ADDRESS
#define RFX_20708_LPF_REG9(rev)                     (0x45 | JTAG_20708_ALL)
#define RF_20708_LPF_REG9_lpf_sw_rc_test_SHIFT(rev) 0
#define RF_20708_LPF_REG9_lpf_sw_rc_test_MASK(rev)  0xffff

/* Register RF_20708_LPF_REG10 */
#define RF0_20708_LPF_REG10(rev)                      (0x46 | JTAG_20708_CR0)
#define RF1_20708_LPF_REG10(rev)                      (0x46 | JTAG_20708_CR1)
#define RF2_20708_LPF_REG10(rev)                      (0x46 | JTAG_20708_CR2)
#define RF3_20708_LPF_REG10(rev)                      (0x46 | JTAG_20708_CR3)
#define RFP0_20708_LPF_REG10(rev)                     INVALID_ADDRESS
#define RFP1_20708_LPF_REG10(rev)                     INVALID_ADDRESS
#define RFP2_20708_LPF_REG10(rev)                     INVALID_ADDRESS
#define RFP3_20708_LPF_REG10(rev)                     INVALID_ADDRESS
#define RFX_20708_LPF_REG10(rev)                      (0x46 | JTAG_20708_ALL)
#define RF_20708_LPF_REG10_lpf_sw_test_bq2_SHIFT(rev) 0
#define RF_20708_LPF_REG10_lpf_sw_test_bq2_MASK(rev)  0xffff

/* Register RF_20708_LPF_REG11 */
#define RF0_20708_LPF_REG11(rev)                      (0x47 | JTAG_20708_CR0)
#define RF1_20708_LPF_REG11(rev)                      (0x47 | JTAG_20708_CR1)
#define RF2_20708_LPF_REG11(rev)                      (0x47 | JTAG_20708_CR2)
#define RF3_20708_LPF_REG11(rev)                      (0x47 | JTAG_20708_CR3)
#define RFP0_20708_LPF_REG11(rev)                     INVALID_ADDRESS
#define RFP1_20708_LPF_REG11(rev)                     INVALID_ADDRESS
#define RFP2_20708_LPF_REG11(rev)                     INVALID_ADDRESS
#define RFP3_20708_LPF_REG11(rev)                     INVALID_ADDRESS
#define RFX_20708_LPF_REG11(rev)                      (0x47 | JTAG_20708_ALL)
#define RF_20708_LPF_REG11_lpf_opamp3_bias_SHIFT(rev) 0
#define RF_20708_LPF_REG11_lpf_opamp3_bias_MASK(rev)  0x3f

/* Register RF_20708_LPF_REG12 */
#define RF0_20708_LPF_REG12(rev)                (0x48 | JTAG_20708_CR0)
#define RF1_20708_LPF_REG12(rev)                (0x48 | JTAG_20708_CR1)
#define RF2_20708_LPF_REG12(rev)                (0x48 | JTAG_20708_CR2)
#define RF3_20708_LPF_REG12(rev)                (0x48 | JTAG_20708_CR3)
#define RFP0_20708_LPF_REG12(rev)               INVALID_ADDRESS
#define RFP1_20708_LPF_REG12(rev)               INVALID_ADDRESS
#define RFP2_20708_LPF_REG12(rev)               INVALID_ADDRESS
#define RFP3_20708_LPF_REG12(rev)               INVALID_ADDRESS
#define RFX_20708_LPF_REG12(rev)                (0x48 | JTAG_20708_ALL)
#define RF_20708_LPF_REG12_lpf_spare_SHIFT(rev) 0
#define RF_20708_LPF_REG12_lpf_spare_MASK(rev)  0xf

/* Register RF_20708_LPF_GMULT_BQ2 */
#define RF0_20708_LPF_GMULT_BQ2(rev)                    (0x49 | JTAG_20708_CR0)
#define RF1_20708_LPF_GMULT_BQ2(rev)                    (0x49 | JTAG_20708_CR1)
#define RF2_20708_LPF_GMULT_BQ2(rev)                    (0x49 | JTAG_20708_CR2)
#define RF3_20708_LPF_GMULT_BQ2(rev)                    (0x49 | JTAG_20708_CR3)
#define RFP0_20708_LPF_GMULT_BQ2(rev)                   INVALID_ADDRESS
#define RFP1_20708_LPF_GMULT_BQ2(rev)                   INVALID_ADDRESS
#define RFP2_20708_LPF_GMULT_BQ2(rev)                   INVALID_ADDRESS
#define RFP3_20708_LPF_GMULT_BQ2(rev)                   INVALID_ADDRESS
#define RFX_20708_LPF_GMULT_BQ2(rev)                    (0x49 | JTAG_20708_ALL)
#define RF_20708_LPF_GMULT_BQ2_lpf_gmult_bq2_SHIFT(rev) 0
#define RF_20708_LPF_GMULT_BQ2_lpf_gmult_bq2_MASK(rev)  0xffff

/* Register RF_20708_LPF_GMULT_RC */
#define RF0_20708_LPF_GMULT_RC(rev)                   (0x4a | JTAG_20708_CR0)
#define RF1_20708_LPF_GMULT_RC(rev)                   (0x4a | JTAG_20708_CR1)
#define RF2_20708_LPF_GMULT_RC(rev)                   (0x4a | JTAG_20708_CR2)
#define RF3_20708_LPF_GMULT_RC(rev)                   (0x4a | JTAG_20708_CR3)
#define RFP0_20708_LPF_GMULT_RC(rev)                  INVALID_ADDRESS
#define RFP1_20708_LPF_GMULT_RC(rev)                  INVALID_ADDRESS
#define RFP2_20708_LPF_GMULT_RC(rev)                  INVALID_ADDRESS
#define RFP3_20708_LPF_GMULT_RC(rev)                  INVALID_ADDRESS
#define RFX_20708_LPF_GMULT_RC(rev)                   (0x4a | JTAG_20708_ALL)
#define RF_20708_LPF_GMULT_RC_lpf_gmult_rc_SHIFT(rev) 0
#define RF_20708_LPF_GMULT_RC_lpf_gmult_rc_MASK(rev)  0xffff

/* Register RF_20708_LPF_GMULT_RC_BW */
#define RF0_20708_LPF_GMULT_RC_BW(rev)                      (0x4b | JTAG_20708_CR0)
#define RF1_20708_LPF_GMULT_RC_BW(rev)                      (0x4b | JTAG_20708_CR1)
#define RF2_20708_LPF_GMULT_RC_BW(rev)                      (0x4b | JTAG_20708_CR2)
#define RF3_20708_LPF_GMULT_RC_BW(rev)                      (0x4b | JTAG_20708_CR3)
#define RFP0_20708_LPF_GMULT_RC_BW(rev)                     INVALID_ADDRESS
#define RFP1_20708_LPF_GMULT_RC_BW(rev)                     INVALID_ADDRESS
#define RFP2_20708_LPF_GMULT_RC_BW(rev)                     INVALID_ADDRESS
#define RFP3_20708_LPF_GMULT_RC_BW(rev)                     INVALID_ADDRESS
#define RFX_20708_LPF_GMULT_RC_BW(rev)                      (0x4b | JTAG_20708_ALL)
#define RF_20708_LPF_GMULT_RC_BW_lpf_gmult_rc_bw_SHIFT(rev) 0
#define RF_20708_LPF_GMULT_RC_BW_lpf_gmult_rc_bw_MASK(rev)  0xf

/* Register RF_20708_LPF_OVR1 */
#define RF0_20708_LPF_OVR1(rev)                                  (0x4c | JTAG_20708_CR0)
#define RF1_20708_LPF_OVR1(rev)                                  (0x4c | JTAG_20708_CR1)
#define RF2_20708_LPF_OVR1(rev)                                  (0x4c | JTAG_20708_CR2)
#define RF3_20708_LPF_OVR1(rev)                                  (0x4c | JTAG_20708_CR3)
#define RFP0_20708_LPF_OVR1(rev)                                 INVALID_ADDRESS
#define RFP1_20708_LPF_OVR1(rev)                                 INVALID_ADDRESS
#define RFP2_20708_LPF_OVR1(rev)                                 INVALID_ADDRESS
#define RFP3_20708_LPF_OVR1(rev)                                 INVALID_ADDRESS
#define RFX_20708_LPF_OVR1(rev)                                  (0x4c | JTAG_20708_ALL)
#define RF_20708_LPF_OVR1_ovr_lpf_notch_sel_2g_out_gm_SHIFT(rev) 14
#define RF_20708_LPF_OVR1_ovr_lpf_notch_sel_2g_out_gm_MASK(rev)  0x4000
#define RF_20708_LPF_OVR1_ovr_lpf_sw_dac_rc_SHIFT(rev)           13
#define RF_20708_LPF_OVR1_ovr_lpf_sw_dac_rc_MASK(rev)            0x2000
#define RF_20708_LPF_OVR1_ovr_lpf_sw_bq2_rc_SHIFT(rev)           11
#define RF_20708_LPF_OVR1_ovr_lpf_sw_bq2_rc_MASK(rev)            0x800
#define RF_20708_LPF_OVR1_ovr_lpf_opamp4_bias_SHIFT(rev)         9
#define RF_20708_LPF_OVR1_ovr_lpf_opamp4_bias_MASK(rev)          0x200
#define RF_20708_LPF_OVR1_ovr_lpf_bias_pu_SHIFT(rev)             1
#define RF_20708_LPF_OVR1_ovr_lpf_bias_pu_MASK(rev)              0x2
#define RF_20708_LPF_OVR1_ovr_lpf_c42_SHIFT(rev)                 7
#define RF_20708_LPF_OVR1_ovr_lpf_c42_MASK(rev)                  0x80
#define RF_20708_LPF_OVR1_ovr_lpf_sw_dac_bq2_SHIFT(rev)          12
#define RF_20708_LPF_OVR1_ovr_lpf_sw_dac_bq2_MASK(rev)           0x1000
#define RF_20708_LPF_OVR1_ovr_lpf_rc_bw_SHIFT(rev)               15
#define RF_20708_LPF_OVR1_ovr_lpf_rc_bw_MASK(rev)                0x8000
#define RF_20708_LPF_OVR1_ovr_lpf_opamp3_bias_SHIFT(rev)         8
#define RF_20708_LPF_OVR1_ovr_lpf_opamp3_bias_MASK(rev)          0x100
#define RF_20708_LPF_OVR1_ovr_lpf_g32_SHIFT(rev)                 3
#define RF_20708_LPF_OVR1_ovr_lpf_g32_MASK(rev)                  0x8
#define RF_20708_LPF_OVR1_ovr_lpf_g33_SHIFT(rev)                 4
#define RF_20708_LPF_OVR1_ovr_lpf_g33_MASK(rev)                  0x10
#define RF_20708_LPF_OVR1_ovr_lpf_g34_SHIFT(rev)                 5
#define RF_20708_LPF_OVR1_ovr_lpf_g34_MASK(rev)                  0x20
#define RF_20708_LPF_OVR1_ovr_lpf_g43_SHIFT(rev)                 6
#define RF_20708_LPF_OVR1_ovr_lpf_g43_MASK(rev)                  0x40
#define RF_20708_LPF_OVR1_ovr_lpf_notch_sel_5g_out_gm_SHIFT(rev) 0
#define RF_20708_LPF_OVR1_ovr_lpf_notch_sel_5g_out_gm_MASK(rev)  0x1
#define RF_20708_LPF_OVR1_ovr_lpf_sw_bq2_adc_SHIFT(rev)          10
#define RF_20708_LPF_OVR1_ovr_lpf_sw_bq2_adc_MASK(rev)           0x400
#define RF_20708_LPF_OVR1_ovr_lpf_bq_pu_SHIFT(rev)               2
#define RF_20708_LPF_OVR1_ovr_lpf_bq_pu_MASK(rev)                0x4

/* Register RF_20708_LPF_OVR2 */
#define RF0_20708_LPF_OVR2(rev)                              (0x4d | JTAG_20708_CR0)
#define RF1_20708_LPF_OVR2(rev)                              (0x4d | JTAG_20708_CR1)
#define RF2_20708_LPF_OVR2(rev)                              (0x4d | JTAG_20708_CR2)
#define RF3_20708_LPF_OVR2(rev)                              (0x4d | JTAG_20708_CR3)
#define RFP0_20708_LPF_OVR2(rev)                             INVALID_ADDRESS
#define RFP1_20708_LPF_OVR2(rev)                             INVALID_ADDRESS
#define RFP2_20708_LPF_OVR2(rev)                             INVALID_ADDRESS
#define RFP3_20708_LPF_OVR2(rev)                             INVALID_ADDRESS
#define RFX_20708_LPF_OVR2(rev)                              (0x4d | JTAG_20708_ALL)
#define RF_20708_LPF_OVR2_ovr_lpf_rc_gain_SHIFT(rev)         4
#define RF_20708_LPF_OVR2_ovr_lpf_rc_gain_MASK(rev)          0x10
#define RF_20708_LPF_OVR2_ovr_lpf_sw_bq1_bq2_SHIFT(rev)      1
#define RF_20708_LPF_OVR2_ovr_lpf_sw_bq1_bq2_MASK(rev)       0x2
#define RF_20708_LPF_OVR2_ovr_lpf_bq_cmref_gm_SHIFT(rev)     3
#define RF_20708_LPF_OVR2_ovr_lpf_bq_cmref_gm_MASK(rev)      0x8
#define RF_20708_LPF_OVR2_ovr_lpf_sw_bq1_adc_SHIFT(rev)      0
#define RF_20708_LPF_OVR2_ovr_lpf_sw_bq1_adc_MASK(rev)       0x1
#define RF_20708_LPF_OVR2_ovr_lpf_sel_5g_cmref_gm_SHIFT(rev) 5
#define RF_20708_LPF_OVR2_ovr_lpf_sel_5g_cmref_gm_MASK(rev)  0x20
#define RF_20708_LPF_OVR2_ovr_lpf_sw_aux_adc_SHIFT(rev)      2
#define RF_20708_LPF_OVR2_ovr_lpf_sw_aux_adc_MASK(rev)       0x4

/* Register RF_20708_AUXPGA_CFG1 */
#define RF0_20708_AUXPGA_CFG1(rev)                         (0x4e | JTAG_20708_CR0)
#define RF1_20708_AUXPGA_CFG1(rev)                         (0x4e | JTAG_20708_CR1)
#define RF2_20708_AUXPGA_CFG1(rev)                         (0x4e | JTAG_20708_CR2)
#define RF3_20708_AUXPGA_CFG1(rev)                         (0x4e | JTAG_20708_CR3)
#define RFP0_20708_AUXPGA_CFG1(rev)                        INVALID_ADDRESS
#define RFP1_20708_AUXPGA_CFG1(rev)                        INVALID_ADDRESS
#define RFP2_20708_AUXPGA_CFG1(rev)                        INVALID_ADDRESS
#define RFP3_20708_AUXPGA_CFG1(rev)                        INVALID_ADDRESS
#define RFX_20708_AUXPGA_CFG1(rev)                         (0x4e | JTAG_20708_ALL)
#define RF_20708_AUXPGA_CFG1_auxpga_i_sel_input_SHIFT(rev) 1
#define RF_20708_AUXPGA_CFG1_auxpga_i_sel_input_MASK(rev)  0xe
#define RF_20708_AUXPGA_CFG1_auxpga_i_pu_SHIFT(rev)        0
#define RF_20708_AUXPGA_CFG1_auxpga_i_pu_MASK(rev)         0x1
#define RF_20708_AUXPGA_CFG1_auxpga_i_sel_gain_SHIFT(rev)  8
#define RF_20708_AUXPGA_CFG1_auxpga_i_sel_gain_MASK(rev)   0x700
#define RF_20708_AUXPGA_CFG1_auxpga_i_vcm_ctrl_SHIFT(rev)  4
#define RF_20708_AUXPGA_CFG1_auxpga_i_vcm_ctrl_MASK(rev)   0x30
#define RF_20708_AUXPGA_CFG1_auxpga_i_bias_ctrl_SHIFT(rev) 12
#define RF_20708_AUXPGA_CFG1_auxpga_i_bias_ctrl_MASK(rev)  0x3000

/* Register RF_20708_AUXPGA_VMID */
#define RF0_20708_AUXPGA_VMID(rev)                        (0x4f | JTAG_20708_CR0)
#define RF1_20708_AUXPGA_VMID(rev)                        (0x4f | JTAG_20708_CR1)
#define RF2_20708_AUXPGA_VMID(rev)                        (0x4f | JTAG_20708_CR2)
#define RF3_20708_AUXPGA_VMID(rev)                        (0x4f | JTAG_20708_CR3)
#define RFP0_20708_AUXPGA_VMID(rev)                       INVALID_ADDRESS
#define RFP1_20708_AUXPGA_VMID(rev)                       INVALID_ADDRESS
#define RFP2_20708_AUXPGA_VMID(rev)                       INVALID_ADDRESS
#define RFP3_20708_AUXPGA_VMID(rev)                       INVALID_ADDRESS
#define RFX_20708_AUXPGA_VMID(rev)                        (0x4f | JTAG_20708_ALL)
#define RF_20708_AUXPGA_VMID_auxpga2BT_en_SHIFT(rev)      10
#define RF_20708_AUXPGA_VMID_auxpga2BT_en_MASK(rev)       0x400
#define RF_20708_AUXPGA_VMID_auxpga_i_sel_vmid_SHIFT(rev) 0
#define RF_20708_AUXPGA_VMID_auxpga_i_sel_vmid_MASK(rev)  0x3ff

/* Register RF_20708_AUXPGA_OVR1 */
#define RF0_20708_AUXPGA_OVR1(rev)                             (0x50 | JTAG_20708_CR0)
#define RF1_20708_AUXPGA_OVR1(rev)                             (0x50 | JTAG_20708_CR1)
#define RF2_20708_AUXPGA_OVR1(rev)                             (0x50 | JTAG_20708_CR2)
#define RF3_20708_AUXPGA_OVR1(rev)                             (0x50 | JTAG_20708_CR3)
#define RFP0_20708_AUXPGA_OVR1(rev)                            INVALID_ADDRESS
#define RFP1_20708_AUXPGA_OVR1(rev)                            INVALID_ADDRESS
#define RFP2_20708_AUXPGA_OVR1(rev)                            INVALID_ADDRESS
#define RFP3_20708_AUXPGA_OVR1(rev)                            INVALID_ADDRESS
#define RFX_20708_AUXPGA_OVR1(rev)                             (0x50 | JTAG_20708_ALL)
#define RF_20708_AUXPGA_OVR1_ovr_auxpga_i_sel_vmid_SHIFT(rev)  0
#define RF_20708_AUXPGA_OVR1_ovr_auxpga_i_sel_vmid_MASK(rev)   0x1
#define RF_20708_AUXPGA_OVR1_ovr_auxpga_i_sel_input_SHIFT(rev) 3
#define RF_20708_AUXPGA_OVR1_ovr_auxpga_i_sel_input_MASK(rev)  0x8
#define RF_20708_AUXPGA_OVR1_ovr_auxpga_i_sel_gain_SHIFT(rev)  2
#define RF_20708_AUXPGA_OVR1_ovr_auxpga_i_sel_gain_MASK(rev)   0x4
#define RF_20708_AUXPGA_OVR1_ovr_auxpga_i_pu_SHIFT(rev)        1
#define RF_20708_AUXPGA_OVR1_ovr_auxpga_i_pu_MASK(rev)         0x2

/* Register RF_20708_TESTBUF_CFG1 */
#define RF0_20708_TESTBUF_CFG1(rev)                            (0x51 | JTAG_20708_CR0)
#define RF1_20708_TESTBUF_CFG1(rev)                            (0x51 | JTAG_20708_CR1)
#define RF2_20708_TESTBUF_CFG1(rev)                            (0x51 | JTAG_20708_CR2)
#define RF3_20708_TESTBUF_CFG1(rev)                            (0x51 | JTAG_20708_CR3)
#define RFP0_20708_TESTBUF_CFG1(rev)                           INVALID_ADDRESS
#define RFP1_20708_TESTBUF_CFG1(rev)                           INVALID_ADDRESS
#define RFP2_20708_TESTBUF_CFG1(rev)                           INVALID_ADDRESS
#define RFP3_20708_TESTBUF_CFG1(rev)                           INVALID_ADDRESS
#define RFX_20708_TESTBUF_CFG1(rev)                            (0x51 | JTAG_20708_ALL)
#define RF_20708_TESTBUF_CFG1_testbuf_sel_test_port_SHIFT(rev) 4
#define RF_20708_TESTBUF_CFG1_testbuf_sel_test_port_MASK(rev)  0x70
#define RF_20708_TESTBUF_CFG1_testbuf_PU_SHIFT(rev)            0
#define RF_20708_TESTBUF_CFG1_testbuf_PU_MASK(rev)             0x1
#define RF_20708_TESTBUF_CFG1_testbuf_GPIO_EN_SHIFT(rev)       1
#define RF_20708_TESTBUF_CFG1_testbuf_GPIO_EN_MASK(rev)        0x2

/* Register RF_20708_TESTBUF_OVR1 */
#define RF0_20708_TESTBUF_OVR1(rev)                                (0x52 | JTAG_20708_CR0)
#define RF1_20708_TESTBUF_OVR1(rev)                                (0x52 | JTAG_20708_CR1)
#define RF2_20708_TESTBUF_OVR1(rev)                                (0x52 | JTAG_20708_CR2)
#define RF3_20708_TESTBUF_OVR1(rev)                                (0x52 | JTAG_20708_CR3)
#define RFP0_20708_TESTBUF_OVR1(rev)                               INVALID_ADDRESS
#define RFP1_20708_TESTBUF_OVR1(rev)                               INVALID_ADDRESS
#define RFP2_20708_TESTBUF_OVR1(rev)                               INVALID_ADDRESS
#define RFP3_20708_TESTBUF_OVR1(rev)                               INVALID_ADDRESS
#define RFX_20708_TESTBUF_OVR1(rev)                                (0x52 | JTAG_20708_ALL)
#define RF_20708_TESTBUF_OVR1_ovr_testbuf_PU_SHIFT(rev)            0
#define RF_20708_TESTBUF_OVR1_ovr_testbuf_PU_MASK(rev)             0x1
#define RF_20708_TESTBUF_OVR1_ovr_testbuf_sel_test_port_SHIFT(rev) 1
#define RF_20708_TESTBUF_OVR1_ovr_testbuf_sel_test_port_MASK(rev)  0x2

/* Register RF_20708_PMU_CFG1 */
#define RF0_20708_PMU_CFG1(rev)                            (0x53 | JTAG_20708_CR0)
#define RF1_20708_PMU_CFG1(rev)                            (0x53 | JTAG_20708_CR1)
#define RF2_20708_PMU_CFG1(rev)                            (0x53 | JTAG_20708_CR2)
#define RF3_20708_PMU_CFG1(rev)                            (0x53 | JTAG_20708_CR3)
#define RFP0_20708_PMU_CFG1(rev)                           INVALID_ADDRESS
#define RFP1_20708_PMU_CFG1(rev)                           INVALID_ADDRESS
#define RFP2_20708_PMU_CFG1(rev)                           INVALID_ADDRESS
#define RFP3_20708_PMU_CFG1(rev)                           INVALID_ADDRESS
#define RFX_20708_PMU_CFG1(rev)                            (0x53 | JTAG_20708_ALL)
#define RF_20708_PMU_CFG1_wlpmu_TXldo_pu_SHIFT(rev)        7
#define RF_20708_PMU_CFG1_wlpmu_TXldo_pu_MASK(rev)         0x80
#define RF_20708_PMU_CFG1_wlpmu_LOGENLDO_load_SHIFT(rev)   1
#define RF_20708_PMU_CFG1_wlpmu_LOGENLDO_load_MASK(rev)    0x2
#define RF_20708_PMU_CFG1_wlpmu_LOGENldo_bypass_SHIFT(rev) 6
#define RF_20708_PMU_CFG1_wlpmu_LOGENldo_bypass_MASK(rev)  0x40
#define RF_20708_PMU_CFG1_wlpmu_LOGENldo_pu_SHIFT(rev)     5
#define RF_20708_PMU_CFG1_wlpmu_LOGENldo_pu_MASK(rev)      0x20
#define RF_20708_PMU_CFG1_wlpmu_LDO_bypass_en_SHIFT(rev)   0
#define RF_20708_PMU_CFG1_wlpmu_LDO_bypass_en_MASK(rev)    0x1
#define RF_20708_PMU_CFG1_wlpmu_maxdel_SHIFT(rev)          12
#define RF_20708_PMU_CFG1_wlpmu_maxdel_MASK(rev)           0x1000
#define RF_20708_PMU_CFG1_wlpmu_TXldo_bypass_SHIFT(rev)    8
#define RF_20708_PMU_CFG1_wlpmu_TXldo_bypass_MASK(rev)     0x100
#define RF_20708_PMU_CFG1_wlpmu_LOGENldo_hpm_SHIFT(rev)    4
#define RF_20708_PMU_CFG1_wlpmu_LOGENldo_hpm_MASK(rev)     0x10
#define RF_20708_PMU_CFG1_wlpmu_AFEldo_pu_SHIFT(rev)       9
#define RF_20708_PMU_CFG1_wlpmu_AFEldo_pu_MASK(rev)        0x200
#define RF_20708_PMU_CFG1_wlpmu_nodel_SHIFT(rev)           11
#define RF_20708_PMU_CFG1_wlpmu_nodel_MASK(rev)            0x800
#define RF_20708_PMU_CFG1_wlpmu_AFEldo_bypass_SHIFT(rev)   10
#define RF_20708_PMU_CFG1_wlpmu_AFEldo_bypass_MASK(rev)    0x400

/* Register RF_20708_PMU_OP1 */
#define RF0_20708_PMU_OP1(rev)                         (0x54 | JTAG_20708_CR0)
#define RF1_20708_PMU_OP1(rev)                         (0x54 | JTAG_20708_CR1)
#define RF2_20708_PMU_OP1(rev)                         (0x54 | JTAG_20708_CR2)
#define RF3_20708_PMU_OP1(rev)                         (0x54 | JTAG_20708_CR3)
#define RFP0_20708_PMU_OP1(rev)                        INVALID_ADDRESS
#define RFP1_20708_PMU_OP1(rev)                        INVALID_ADDRESS
#define RFP2_20708_PMU_OP1(rev)                        INVALID_ADDRESS
#define RFP3_20708_PMU_OP1(rev)                        INVALID_ADDRESS
#define RFX_20708_PMU_OP1(rev)                         (0x54 | JTAG_20708_ALL)
#define RF_20708_PMU_OP1_wlpmu_tsten_SHIFT(rev)        3
#define RF_20708_PMU_OP1_wlpmu_tsten_MASK(rev)         0x8
#define RF_20708_PMU_OP1_wlpmu_TXldo_adj_SHIFT(rev)    10
#define RF_20708_PMU_OP1_wlpmu_TXldo_adj_MASK(rev)     0x1c00
#define RF_20708_PMU_OP1_wlpmu_AFEldo_adj_SHIFT(rev)   13
#define RF_20708_PMU_OP1_wlpmu_AFEldo_adj_MASK(rev)    0xe000
#define RF_20708_PMU_OP1_wlpmu_mux_tsel_SHIFT(rev)     0
#define RF_20708_PMU_OP1_wlpmu_mux_tsel_MASK(rev)      0x3
#define RF_20708_PMU_OP1_wlpmu_LOGENldo_adj_SHIFT(rev) 7
#define RF_20708_PMU_OP1_wlpmu_LOGENldo_adj_MASK(rev)  0x380

/* Register RF_20708_PMU_CFG2 */
#define RF0_20708_PMU_CFG2(rev)                                (0x55 | JTAG_20708_CR0)
#define RF1_20708_PMU_CFG2(rev)                                (0x55 | JTAG_20708_CR1)
#define RF2_20708_PMU_CFG2(rev)                                (0x55 | JTAG_20708_CR2)
#define RF3_20708_PMU_CFG2(rev)                                (0x55 | JTAG_20708_CR3)
#define RFP0_20708_PMU_CFG2(rev)                               INVALID_ADDRESS
#define RFP1_20708_PMU_CFG2(rev)                               INVALID_ADDRESS
#define RFP2_20708_PMU_CFG2(rev)                               INVALID_ADDRESS
#define RFP3_20708_PMU_CFG2(rev)                               INVALID_ADDRESS
#define RFX_20708_PMU_CFG2(rev)                                (0x55 | JTAG_20708_ALL)
#define RF_20708_PMU_CFG2_wlpmu_ldo1p6_pd_lowZ_SHIFT(rev)      0
#define RF_20708_PMU_CFG2_wlpmu_ldo1p6_pd_lowZ_MASK(rev)       0x1
#define RF_20708_PMU_CFG2_wlpmu_logenldo_artload_SHIFT(rev)    10
#define RF_20708_PMU_CFG2_wlpmu_logenldo_artload_MASK(rev)     0xc00
#define RF_20708_PMU_CFG2_wlpmu_txldo_artload_SHIFT(rev)       13
#define RF_20708_PMU_CFG2_wlpmu_txldo_artload_MASK(rev)        0x6000
#define RF_20708_PMU_CFG2_wlpmu_afeldo_artload_SHIFT(rev)      4
#define RF_20708_PMU_CFG2_wlpmu_afeldo_artload_MASK(rev)       0x30
#define RF_20708_PMU_CFG2_wlpmu_logenldo_LPF_shortb_SHIFT(rev) 7
#define RF_20708_PMU_CFG2_wlpmu_logenldo_LPF_shortb_MASK(rev)  0x80

/* Register RF_20708_PMU_CFG3 */
#define RF0_20708_PMU_CFG3(rev)                                (0x56 | JTAG_20708_CR0)
#define RF1_20708_PMU_CFG3(rev)                                (0x56 | JTAG_20708_CR1)
#define RF2_20708_PMU_CFG3(rev)                                (0x56 | JTAG_20708_CR2)
#define RF3_20708_PMU_CFG3(rev)                                (0x56 | JTAG_20708_CR3)
#define RFP0_20708_PMU_CFG3(rev)                               INVALID_ADDRESS
#define RFP1_20708_PMU_CFG3(rev)                               INVALID_ADDRESS
#define RFP2_20708_PMU_CFG3(rev)                               INVALID_ADDRESS
#define RFP3_20708_PMU_CFG3(rev)                               INVALID_ADDRESS
#define RFX_20708_PMU_CFG3(rev)                                (0x56 | JTAG_20708_ALL)
#define RF_20708_PMU_CFG3_vref_select_SHIFT(rev)               5
#define RF_20708_PMU_CFG3_vref_select_MASK(rev)                0x20
#define RF_20708_PMU_CFG3_wlpmu_spare_bit20_SHIFT(rev)         4
#define RF_20708_PMU_CFG3_wlpmu_spare_bit20_MASK(rev)          0x10
#define RF_20708_PMU_CFG3_wlpmu_spare_bit23_SHIFT(rev)         1
#define RF_20708_PMU_CFG3_wlpmu_spare_bit23_MASK(rev)          0x2
#define RF_20708_PMU_CFG3_wlpmu_Txldo_hpm_SHIFT(rev)           2
#define RF_20708_PMU_CFG3_wlpmu_Txldo_hpm_MASK(rev)            0x4
#define RF_20708_PMU_CFG3_wlpmu_spare_bit_26_SHIFT(rev)        0
#define RF_20708_PMU_CFG3_wlpmu_spare_bit_26_MASK(rev)         0x1
#define RF_20708_PMU_CFG3_wlpmu_spare_bits_37_to_31_SHIFT(rev) 6
#define RF_20708_PMU_CFG3_wlpmu_spare_bits_37_to_31_MASK(rev)  0x1fc0
#define RF_20708_PMU_CFG3_wlpmu_AFEldo_hpm_SHIFT(rev)          3
#define RF_20708_PMU_CFG3_wlpmu_AFEldo_hpm_MASK(rev)           0x8

/* Register RF_20708_PMU_CFG4 */
#define RF0_20708_PMU_CFG4(rev)                       (0x57 | JTAG_20708_CR0)
#define RF1_20708_PMU_CFG4(rev)                       (0x57 | JTAG_20708_CR1)
#define RF2_20708_PMU_CFG4(rev)                       (0x57 | JTAG_20708_CR2)
#define RF3_20708_PMU_CFG4(rev)                       (0x57 | JTAG_20708_CR3)
#define RFP0_20708_PMU_CFG4(rev)                      INVALID_ADDRESS
#define RFP1_20708_PMU_CFG4(rev)                      INVALID_ADDRESS
#define RFP2_20708_PMU_CFG4(rev)                      INVALID_ADDRESS
#define RFP3_20708_PMU_CFG4(rev)                      INVALID_ADDRESS
#define RFX_20708_PMU_CFG4(rev)                       (0x57 | JTAG_20708_ALL)
#define RF_20708_PMU_CFG4_wlpmu_ldo1p6_adj_SHIFT(rev) 3
#define RF_20708_PMU_CFG4_wlpmu_ldo1p6_adj_MASK(rev)  0x78
#define RF_20708_PMU_CFG4_wlpmu_en_SHIFT(rev)         2
#define RF_20708_PMU_CFG4_wlpmu_en_MASK(rev)          0x4

/* Register RF_20708_LDO1P65_STAT */
#define RF0_20708_LDO1P65_STAT(rev)                      (0x58 | JTAG_20708_CR0)
#define RF1_20708_LDO1P65_STAT(rev)                      (0x58 | JTAG_20708_CR1)
#define RF2_20708_LDO1P65_STAT(rev)                      (0x58 | JTAG_20708_CR2)
#define RF3_20708_LDO1P65_STAT(rev)                      (0x58 | JTAG_20708_CR3)
#define RFP0_20708_LDO1P65_STAT(rev)                     INVALID_ADDRESS
#define RFP1_20708_LDO1P65_STAT(rev)                     INVALID_ADDRESS
#define RFP2_20708_LDO1P65_STAT(rev)                     INVALID_ADDRESS
#define RFP3_20708_LDO1P65_STAT(rev)                     INVALID_ADDRESS
#define RFX_20708_LDO1P65_STAT(rev)                      (0x58 | JTAG_20708_ALL)
#define RF_20708_LDO1P65_STAT_wlpmu_ldo1p6_pu_SHIFT(rev) 8
#define RF_20708_LDO1P65_STAT_wlpmu_ldo1p6_pu_MASK(rev)  0x100

/* Register RF_20708_PMU_OVR1 */
#define RF0_20708_PMU_OVR1(rev)                            (0x59 | JTAG_20708_CR0)
#define RF1_20708_PMU_OVR1(rev)                            (0x59 | JTAG_20708_CR1)
#define RF2_20708_PMU_OVR1(rev)                            (0x59 | JTAG_20708_CR2)
#define RF3_20708_PMU_OVR1(rev)                            (0x59 | JTAG_20708_CR3)
#define RFP0_20708_PMU_OVR1(rev)                           INVALID_ADDRESS
#define RFP1_20708_PMU_OVR1(rev)                           INVALID_ADDRESS
#define RFP2_20708_PMU_OVR1(rev)                           INVALID_ADDRESS
#define RFP3_20708_PMU_OVR1(rev)                           INVALID_ADDRESS
#define RFX_20708_PMU_OVR1(rev)                            (0x59 | JTAG_20708_ALL)
#define RF_20708_PMU_OVR1_ovr_wlpmu_en_SHIFT(rev)          4
#define RF_20708_PMU_OVR1_ovr_wlpmu_en_MASK(rev)           0x10
#define RF_20708_PMU_OVR1_ovr_wlpmu_LOGENldo_pu_SHIFT(rev) 8
#define RF_20708_PMU_OVR1_ovr_wlpmu_LOGENldo_pu_MASK(rev)  0x100
#define RF_20708_PMU_OVR1_ovr_wlpmu_ldo1p6_pu_SHIFT(rev)   10
#define RF_20708_PMU_OVR1_ovr_wlpmu_ldo1p6_pu_MASK(rev)    0x400
#define RF_20708_PMU_OVR1_ovr_wlpmu_TXldo_pu_SHIFT(rev)    7
#define RF_20708_PMU_OVR1_ovr_wlpmu_TXldo_pu_MASK(rev)     0x80
#define RF_20708_PMU_OVR1_ovr_wlpmu_AFEldo_pu_SHIFT(rev)   6
#define RF_20708_PMU_OVR1_ovr_wlpmu_AFEldo_pu_MASK(rev)    0x40

/* Register RF_20708_IQCAL_CFG1 */
#define RF0_20708_IQCAL_CFG1(rev)                           (0x5a | JTAG_20708_CR0)
#define RF1_20708_IQCAL_CFG1(rev)                           (0x5a | JTAG_20708_CR1)
#define RF2_20708_IQCAL_CFG1(rev)                           (0x5a | JTAG_20708_CR2)
#define RF3_20708_IQCAL_CFG1(rev)                           (0x5a | JTAG_20708_CR3)
#define RFP0_20708_IQCAL_CFG1(rev)                          INVALID_ADDRESS
#define RFP1_20708_IQCAL_CFG1(rev)                          INVALID_ADDRESS
#define RFP2_20708_IQCAL_CFG1(rev)                          INVALID_ADDRESS
#define RFP3_20708_IQCAL_CFG1(rev)                          INVALID_ADDRESS
#define RFX_20708_IQCAL_CFG1(rev)                           (0x5a | JTAG_20708_ALL)
#define RF_20708_IQCAL_CFG1_iqcal_tssi_GPIO_ctrl_SHIFT(rev) 8
#define RF_20708_IQCAL_CFG1_iqcal_tssi_GPIO_ctrl_MASK(rev)  0x300
#define RF_20708_IQCAL_CFG1_iqcal_PU_tssi_SHIFT(rev)        0
#define RF_20708_IQCAL_CFG1_iqcal_PU_tssi_MASK(rev)         0x1
#define RF_20708_IQCAL_CFG1_iqcal_sel_ext_tssi_SHIFT(rev)   2
#define RF_20708_IQCAL_CFG1_iqcal_sel_ext_tssi_MASK(rev)    0x4
#define RF_20708_IQCAL_CFG1_iqcal_sel_sw_SHIFT(rev)         4
#define RF_20708_IQCAL_CFG1_iqcal_sel_sw_MASK(rev)          0xf0
#define RF_20708_IQCAL_CFG1_iqcal_PU_iqcal_SHIFT(rev)       1
#define RF_20708_IQCAL_CFG1_iqcal_PU_iqcal_MASK(rev)        0x2
#define RF_20708_IQCAL_CFG1_loopback_hpc_reset_SHIFT(rev)   10
#define RF_20708_IQCAL_CFG1_loopback_hpc_reset_MASK(rev)    0x400

/* Register RF_20708_IQCAL_CFG2 */
#define RF0_20708_IQCAL_CFG2(rev)                           (0x5b | JTAG_20708_CR0)
#define RF1_20708_IQCAL_CFG2(rev)                           (0x5b | JTAG_20708_CR1)
#define RF2_20708_IQCAL_CFG2(rev)                           (0x5b | JTAG_20708_CR2)
#define RF3_20708_IQCAL_CFG2(rev)                           (0x5b | JTAG_20708_CR3)
#define RFP0_20708_IQCAL_CFG2(rev)                          INVALID_ADDRESS
#define RFP1_20708_IQCAL_CFG2(rev)                          INVALID_ADDRESS
#define RFP2_20708_IQCAL_CFG2(rev)                          INVALID_ADDRESS
#define RFP3_20708_IQCAL_CFG2(rev)                          INVALID_ADDRESS
#define RFX_20708_IQCAL_CFG2(rev)                           (0x5b | JTAG_20708_ALL)
#define RF_20708_IQCAL_CFG2_iqcal_tssi_cm_center_SHIFT(rev) 0
#define RF_20708_IQCAL_CFG2_iqcal_tssi_cm_center_MASK(rev)  0x3
#define RF_20708_IQCAL_CFG2_etssi_rc_filt_bw_SHIFT(rev)     8
#define RF_20708_IQCAL_CFG2_etssi_rc_filt_bw_MASK(rev)      0x700

/* Register RF_20708_TXDAC_REG4 */
#define RF0_20708_TXDAC_REG4(rev)                               (0x5c | JTAG_20708_CR0)
#define RF1_20708_TXDAC_REG4(rev)                               (0x5c | JTAG_20708_CR1)
#define RF2_20708_TXDAC_REG4(rev)                               (0x5c | JTAG_20708_CR2)
#define RF3_20708_TXDAC_REG4(rev)                               (0x5c | JTAG_20708_CR3)
#define RFP0_20708_TXDAC_REG4(rev)                              INVALID_ADDRESS
#define RFP1_20708_TXDAC_REG4(rev)                              INVALID_ADDRESS
#define RFP2_20708_TXDAC_REG4(rev)                              INVALID_ADDRESS
#define RFP3_20708_TXDAC_REG4(rev)                              INVALID_ADDRESS
#define RFX_20708_TXDAC_REG4(rev)                               (0x5c | JTAG_20708_ALL)
#define RF_20708_TXDAC_REG4_i_config_IQDAC_spare_mid_SHIFT(rev) 0
#define RF_20708_TXDAC_REG4_i_config_IQDAC_spare_mid_MASK(rev)  0xffff

/* Register RF_20708_IQCAL_IDAC */
#define RF0_20708_IQCAL_IDAC(rev)                      (0x5d | JTAG_20708_CR0)
#define RF1_20708_IQCAL_IDAC(rev)                      (0x5d | JTAG_20708_CR1)
#define RF2_20708_IQCAL_IDAC(rev)                      (0x5d | JTAG_20708_CR2)
#define RF3_20708_IQCAL_IDAC(rev)                      (0x5d | JTAG_20708_CR3)
#define RFP0_20708_IQCAL_IDAC(rev)                     INVALID_ADDRESS
#define RFP1_20708_IQCAL_IDAC(rev)                     INVALID_ADDRESS
#define RFP2_20708_IQCAL_IDAC(rev)                     INVALID_ADDRESS
#define RFP3_20708_IQCAL_IDAC(rev)                     INVALID_ADDRESS
#define RFX_20708_IQCAL_IDAC(rev)                      (0x5d | JTAG_20708_ALL)
#define RF_20708_IQCAL_IDAC_iqcal_tssi_bias_SHIFT(rev) 0
#define RF_20708_IQCAL_IDAC_iqcal_tssi_bias_MASK(rev)  0xf
#define RF_20708_IQCAL_IDAC_iqcal_idac_SHIFT(rev)      4
#define RF_20708_IQCAL_IDAC_iqcal_idac_MASK(rev)       0x30

/* Register RF_20708_IQCAL_GAIN_RFB */
#define RF0_20708_IQCAL_GAIN_RFB(rev)                (0x5e | JTAG_20708_CR0)
#define RF1_20708_IQCAL_GAIN_RFB(rev)                (0x5e | JTAG_20708_CR1)
#define RF2_20708_IQCAL_GAIN_RFB(rev)                (0x5e | JTAG_20708_CR2)
#define RF3_20708_IQCAL_GAIN_RFB(rev)                (0x5e | JTAG_20708_CR3)
#define RFP0_20708_IQCAL_GAIN_RFB(rev)               INVALID_ADDRESS
#define RFP1_20708_IQCAL_GAIN_RFB(rev)               INVALID_ADDRESS
#define RFP2_20708_IQCAL_GAIN_RFB(rev)               INVALID_ADDRESS
#define RFP3_20708_IQCAL_GAIN_RFB(rev)               INVALID_ADDRESS
#define RFX_20708_IQCAL_GAIN_RFB(rev)                (0x5e | JTAG_20708_ALL)
#define RF_20708_IQCAL_GAIN_RFB_iqcal_rfb_SHIFT(rev) 0
#define RF_20708_IQCAL_GAIN_RFB_iqcal_rfb_MASK(rev)  0x1fff

/* Register RF_20708_IQCAL_GAIN_RIN */
#define RF0_20708_IQCAL_GAIN_RIN(rev)                (0x5f | JTAG_20708_CR0)
#define RF1_20708_IQCAL_GAIN_RIN(rev)                (0x5f | JTAG_20708_CR1)
#define RF2_20708_IQCAL_GAIN_RIN(rev)                (0x5f | JTAG_20708_CR2)
#define RF3_20708_IQCAL_GAIN_RIN(rev)                (0x5f | JTAG_20708_CR3)
#define RFP0_20708_IQCAL_GAIN_RIN(rev)               INVALID_ADDRESS
#define RFP1_20708_IQCAL_GAIN_RIN(rev)               INVALID_ADDRESS
#define RFP2_20708_IQCAL_GAIN_RIN(rev)               INVALID_ADDRESS
#define RFP3_20708_IQCAL_GAIN_RIN(rev)               INVALID_ADDRESS
#define RFX_20708_IQCAL_GAIN_RIN(rev)                (0x5f | JTAG_20708_ALL)
#define RF_20708_IQCAL_GAIN_RIN_iqcal_rin_SHIFT(rev) 0
#define RF_20708_IQCAL_GAIN_RIN_iqcal_rin_MASK(rev)  0x1fff

/* Register RF_20708_IQCAL_CFG4 */
#define RF0_20708_IQCAL_CFG4(rev)                 (0x60 | JTAG_20708_CR0)
#define RF1_20708_IQCAL_CFG4(rev)                 (0x60 | JTAG_20708_CR1)
#define RF2_20708_IQCAL_CFG4(rev)                 (0x60 | JTAG_20708_CR2)
#define RF3_20708_IQCAL_CFG4(rev)                 (0x60 | JTAG_20708_CR3)
#define RFP0_20708_IQCAL_CFG4(rev)                INVALID_ADDRESS
#define RFP1_20708_IQCAL_CFG4(rev)                INVALID_ADDRESS
#define RFP2_20708_IQCAL_CFG4(rev)                INVALID_ADDRESS
#define RFP3_20708_IQCAL_CFG4(rev)                INVALID_ADDRESS
#define RFX_20708_IQCAL_CFG4(rev)                 (0x60 | JTAG_20708_ALL)
#define RF_20708_IQCAL_CFG4_iqcal2adc_SHIFT(rev)  1
#define RF_20708_IQCAL_CFG4_iqcal2adc_MASK(rev)   0x2
#define RF_20708_IQCAL_CFG4_auxpga2adc_SHIFT(rev) 0
#define RF_20708_IQCAL_CFG4_auxpga2adc_MASK(rev)  0x1

/* Register RF_20708_IQCAL_CFG5 */
#define RF0_20708_IQCAL_CFG5(rev)                        (0x61 | JTAG_20708_CR0)
#define RF1_20708_IQCAL_CFG5(rev)                        (0x61 | JTAG_20708_CR1)
#define RF2_20708_IQCAL_CFG5(rev)                        (0x61 | JTAG_20708_CR2)
#define RF3_20708_IQCAL_CFG5(rev)                        (0x61 | JTAG_20708_CR3)
#define RFP0_20708_IQCAL_CFG5(rev)                       INVALID_ADDRESS
#define RFP1_20708_IQCAL_CFG5(rev)                       INVALID_ADDRESS
#define RFP2_20708_IQCAL_CFG5(rev)                       INVALID_ADDRESS
#define RFP3_20708_IQCAL_CFG5(rev)                       INVALID_ADDRESS
#define RFX_20708_IQCAL_CFG5(rev)                        (0x61 | JTAG_20708_ALL)
#define RF_20708_IQCAL_CFG5_wbpga_cmref_iqbuf_SHIFT(rev) 1
#define RF_20708_IQCAL_CFG5_wbpga_cmref_iqbuf_MASK(rev)  0x2
#define RF_20708_IQCAL_CFG5_wbpga_pu_SHIFT(rev)          3
#define RF_20708_IQCAL_CFG5_wbpga_pu_MASK(rev)           0x8
#define RF_20708_IQCAL_CFG5_loopback_bias_pu_SHIFT(rev)  2
#define RF_20708_IQCAL_CFG5_loopback_bias_pu_MASK(rev)   0x4
#define RF_20708_IQCAL_CFG5_wbpga_cmref_half_SHIFT(rev)  0
#define RF_20708_IQCAL_CFG5_wbpga_cmref_half_MASK(rev)   0x1

/* Register RF_20708_IQCAL_CFG6 */
#define RF0_20708_IQCAL_CFG6(rev)                  (0x62 | JTAG_20708_CR0)
#define RF1_20708_IQCAL_CFG6(rev)                  (0x62 | JTAG_20708_CR1)
#define RF2_20708_IQCAL_CFG6(rev)                  (0x62 | JTAG_20708_CR2)
#define RF3_20708_IQCAL_CFG6(rev)                  (0x62 | JTAG_20708_CR3)
#define RFP0_20708_IQCAL_CFG6(rev)                 INVALID_ADDRESS
#define RFP1_20708_IQCAL_CFG6(rev)                 INVALID_ADDRESS
#define RFP2_20708_IQCAL_CFG6(rev)                 INVALID_ADDRESS
#define RFP3_20708_IQCAL_CFG6(rev)                 INVALID_ADDRESS
#define RFX_20708_IQCAL_CFG6(rev)                  (0x62 | JTAG_20708_ALL)
#define RF_20708_IQCAL_CFG6_wbpga_cmref_SHIFT(rev) 6
#define RF_20708_IQCAL_CFG6_wbpga_cmref_MASK(rev)  0xfc0
#define RF_20708_IQCAL_CFG6_wbpga_bias_SHIFT(rev)  0
#define RF_20708_IQCAL_CFG6_wbpga_bias_MASK(rev)   0x3f

/* Register RF_20708_IQCAL_OVR1 */
#define RF0_20708_IQCAL_OVR1(rev)                           (0x63 | JTAG_20708_CR0)
#define RF1_20708_IQCAL_OVR1(rev)                           (0x63 | JTAG_20708_CR1)
#define RF2_20708_IQCAL_OVR1(rev)                           (0x63 | JTAG_20708_CR2)
#define RF3_20708_IQCAL_OVR1(rev)                           (0x63 | JTAG_20708_CR3)
#define RFP0_20708_IQCAL_OVR1(rev)                          INVALID_ADDRESS
#define RFP1_20708_IQCAL_OVR1(rev)                          INVALID_ADDRESS
#define RFP2_20708_IQCAL_OVR1(rev)                          INVALID_ADDRESS
#define RFP3_20708_IQCAL_OVR1(rev)                          INVALID_ADDRESS
#define RFX_20708_IQCAL_OVR1(rev)                           (0x63 | JTAG_20708_ALL)
#define RF_20708_IQCAL_OVR1_ovr_iqcal_PU_tssi_SHIFT(rev)    0
#define RF_20708_IQCAL_OVR1_ovr_iqcal_PU_tssi_MASK(rev)     0x1
#define RF_20708_IQCAL_OVR1_ovr_loopback_bias_pu_SHIFT(rev) 1
#define RF_20708_IQCAL_OVR1_ovr_loopback_bias_pu_MASK(rev)  0x2

/* Register RF_20708_TXDAC_REG5 */
#define RF0_20708_TXDAC_REG5(rev)                                (0x64 | JTAG_20708_CR0)
#define RF1_20708_TXDAC_REG5(rev)                                (0x64 | JTAG_20708_CR1)
#define RF2_20708_TXDAC_REG5(rev)                                (0x64 | JTAG_20708_CR2)
#define RF3_20708_TXDAC_REG5(rev)                                (0x64 | JTAG_20708_CR3)
#define RFP0_20708_TXDAC_REG5(rev)                               INVALID_ADDRESS
#define RFP1_20708_TXDAC_REG5(rev)                               INVALID_ADDRESS
#define RFP2_20708_TXDAC_REG5(rev)                               INVALID_ADDRESS
#define RFP3_20708_TXDAC_REG5(rev)                               INVALID_ADDRESS
#define RFX_20708_TXDAC_REG5(rev)                                (0x64 | JTAG_20708_ALL)
#define RF_20708_TXDAC_REG5_i_config_IQDAC_spare_high_SHIFT(rev) 0
#define RF_20708_TXDAC_REG5_i_config_IQDAC_spare_high_MASK(rev)  0xffff

/* Register RF_20708_PMU_CFG5 */
#define RF0_20708_PMU_CFG5(rev)                                (0x65 | JTAG_20708_CR0)
#define RF1_20708_PMU_CFG5(rev)                                (0x65 | JTAG_20708_CR1)
#define RF2_20708_PMU_CFG5(rev)                                (0x65 | JTAG_20708_CR2)
#define RF3_20708_PMU_CFG5(rev)                                (0x65 | JTAG_20708_CR3)
#define RFP0_20708_PMU_CFG5(rev)                               INVALID_ADDRESS
#define RFP1_20708_PMU_CFG5(rev)                               INVALID_ADDRESS
#define RFP2_20708_PMU_CFG5(rev)                               INVALID_ADDRESS
#define RFP3_20708_PMU_CFG5(rev)                               INVALID_ADDRESS
#define RFX_20708_PMU_CFG5(rev)                                (0x65 | JTAG_20708_ALL)
#define RF_20708_PMU_CFG5_wlpmu_spare_bits_52_to_38_SHIFT(rev) 0
#define RF_20708_PMU_CFG5_wlpmu_spare_bits_52_to_38_MASK(rev)  0x7fff

/* Register RF_20708_AFEDIV_REG6 */
#define RF0_20708_AFEDIV_REG6(rev)                        (0x66 | JTAG_20708_CR0)
#define RF1_20708_AFEDIV_REG6(rev)                        INVALID_ADDRESS
#define RF2_20708_AFEDIV_REG6(rev)                        INVALID_ADDRESS
#define RF3_20708_AFEDIV_REG6(rev)                        (0x66 | JTAG_20708_CR3)
#define RFP0_20708_AFEDIV_REG6(rev)                       INVALID_ADDRESS
#define RFP1_20708_AFEDIV_REG6(rev)                       INVALID_ADDRESS
#define RFP2_20708_AFEDIV_REG6(rev)                       INVALID_ADDRESS
#define RFP3_20708_AFEDIV_REG6(rev)                       INVALID_ADDRESS
#define RFX_20708_AFEDIV_REG6(rev)                        INVALID_ADDRESS
#define RF_20708_AFEDIV_REG6_afediv_force_rstb_SHIFT(rev) 7
#define RF_20708_AFEDIV_REG6_afediv_force_rstb_MASK(rev)  0x80

/* Register RF_20708_AFEDIV_REG6_OVR */
#define RF0_20708_AFEDIV_REG6_OVR(rev)                            (0x67 | JTAG_20708_CR0)
#define RF1_20708_AFEDIV_REG6_OVR(rev)                            INVALID_ADDRESS
#define RF2_20708_AFEDIV_REG6_OVR(rev)                            INVALID_ADDRESS
#define RF3_20708_AFEDIV_REG6_OVR(rev)                            (0x67 | JTAG_20708_CR3)
#define RFP0_20708_AFEDIV_REG6_OVR(rev)                           INVALID_ADDRESS
#define RFP1_20708_AFEDIV_REG6_OVR(rev)                           INVALID_ADDRESS
#define RFP2_20708_AFEDIV_REG6_OVR(rev)                           INVALID_ADDRESS
#define RFP3_20708_AFEDIV_REG6_OVR(rev)                           INVALID_ADDRESS
#define RFX_20708_AFEDIV_REG6_OVR(rev)                            INVALID_ADDRESS
#define RF_20708_AFEDIV_REG6_OVR_ovr_afediv_force_rstb_SHIFT(rev) 0
#define RF_20708_AFEDIV_REG6_OVR_ovr_afediv_force_rstb_MASK(rev)  0x1

/* Register RF_20708_TXDAC_REG6 */
#define RF0_20708_TXDAC_REG6(rev)                               (0x68 | JTAG_20708_CR0)
#define RF1_20708_TXDAC_REG6(rev)                               (0x68 | JTAG_20708_CR1)
#define RF2_20708_TXDAC_REG6(rev)                               (0x68 | JTAG_20708_CR2)
#define RF3_20708_TXDAC_REG6(rev)                               (0x68 | JTAG_20708_CR3)
#define RFP0_20708_TXDAC_REG6(rev)                              INVALID_ADDRESS
#define RFP1_20708_TXDAC_REG6(rev)                              INVALID_ADDRESS
#define RFP2_20708_TXDAC_REG6(rev)                              INVALID_ADDRESS
#define RFP3_20708_TXDAC_REG6(rev)                              INVALID_ADDRESS
#define RFX_20708_TXDAC_REG6(rev)                               (0x68 | JTAG_20708_ALL)
#define RF_20708_TXDAC_REG6_iqdac_buf_vocmrefsel_SHIFT(rev)     0
#define RF_20708_TXDAC_REG6_iqdac_buf_vocmrefsel_MASK(rev)      0x3
#define RF_20708_TXDAC_REG6_iqdac_buf_Lpbck_Shunt_En_SHIFT(rev) 2
#define RF_20708_TXDAC_REG6_iqdac_buf_Lpbck_Shunt_En_MASK(rev)  0x4
#define RF_20708_TXDAC_REG6_IQDAC_atp_SHIFT(rev)                3
#define RF_20708_TXDAC_REG6_IQDAC_atp_MASK(rev)                 0x1ff8

/* Register RF_20708_TXDAC_REG7 */
#define RF0_20708_TXDAC_REG7(rev)                             (0x69 | JTAG_20708_CR0)
#define RF1_20708_TXDAC_REG7(rev)                             (0x69 | JTAG_20708_CR1)
#define RF2_20708_TXDAC_REG7(rev)                             (0x69 | JTAG_20708_CR2)
#define RF3_20708_TXDAC_REG7(rev)                             (0x69 | JTAG_20708_CR3)
#define RFP0_20708_TXDAC_REG7(rev)                            INVALID_ADDRESS
#define RFP1_20708_TXDAC_REG7(rev)                            INVALID_ADDRESS
#define RFP2_20708_TXDAC_REG7(rev)                            INVALID_ADDRESS
#define RFP3_20708_TXDAC_REG7(rev)                            INVALID_ADDRESS
#define RFX_20708_TXDAC_REG7(rev)                             (0x69 | JTAG_20708_ALL)
#define RF_20708_TXDAC_REG7_iqdac_buf_bias_cur_SHIFT(rev)     0
#define RF_20708_TXDAC_REG7_iqdac_buf_bias_cur_MASK(rev)      0x7
#define RF_20708_TXDAC_REG7_iqdac_buf_biasing_trim_SHIFT(rev) 3
#define RF_20708_TXDAC_REG7_iqdac_buf_biasing_trim_MASK(rev)  0x7f8

/* Register RF_20708_RX2G_REG4 */
#define RF0_20708_RX2G_REG4(rev)                        (0x6a | JTAG_20708_CR0)
#define RF1_20708_RX2G_REG4(rev)                        (0x6a | JTAG_20708_CR1)
#define RF2_20708_RX2G_REG4(rev)                        (0x6a | JTAG_20708_CR2)
#define RF3_20708_RX2G_REG4(rev)                        (0x6a | JTAG_20708_CR3)
#define RFP0_20708_RX2G_REG4(rev)                       INVALID_ADDRESS
#define RFP1_20708_RX2G_REG4(rev)                       INVALID_ADDRESS
#define RFP2_20708_RX2G_REG4(rev)                       INVALID_ADDRESS
#define RFP3_20708_RX2G_REG4(rev)                       INVALID_ADDRESS
#define RFX_20708_RX2G_REG4(rev)                        (0x6a | JTAG_20708_ALL)
#define RF_20708_RX2G_REG4_rx_ldo_pu_SHIFT(rev)         1
#define RF_20708_RX2G_REG4_rx_ldo_pu_MASK(rev)          0x2
#define RF_20708_RX2G_REG4_rx_ldo_out_en_SHIFT(rev)     6
#define RF_20708_RX2G_REG4_rx_ldo_out_en_MASK(rev)      0x40
#define RF_20708_RX2G_REG4_rx2g_lna_tr_rx_en_SHIFT(rev) 5
#define RF_20708_RX2G_REG4_rx2g_lna_tr_rx_en_MASK(rev)  0x20
#define RF_20708_RX2G_REG4_rx_ldo_adj_SHIFT(rev)        2
#define RF_20708_RX2G_REG4_rx_ldo_adj_MASK(rev)         0x1c
#define RF_20708_RX2G_REG4_rx_ldo_byp_SHIFT(rev)        0
#define RF_20708_RX2G_REG4_rx_ldo_byp_MASK(rev)         0x1

/* Register RF_20708_RXADC_GAIN_CAL */
#define RF0_20708_RXADC_GAIN_CAL(rev)                        (0x6b | JTAG_20708_CR0)
#define RF1_20708_RXADC_GAIN_CAL(rev)                        (0x6b | JTAG_20708_CR1)
#define RF2_20708_RXADC_GAIN_CAL(rev)                        (0x6b | JTAG_20708_CR2)
#define RF3_20708_RXADC_GAIN_CAL(rev)                        (0x6b | JTAG_20708_CR3)
#define RFP0_20708_RXADC_GAIN_CAL(rev)                       INVALID_ADDRESS
#define RFP1_20708_RXADC_GAIN_CAL(rev)                       INVALID_ADDRESS
#define RFP2_20708_RXADC_GAIN_CAL(rev)                       INVALID_ADDRESS
#define RFP3_20708_RXADC_GAIN_CAL(rev)                       INVALID_ADDRESS
#define RFX_20708_RXADC_GAIN_CAL(rev)                        (0x6b | JTAG_20708_ALL)
#define RF_20708_RXADC_GAIN_CAL_o_gain_cal_done_I_SHIFT(rev) 0
#define RF_20708_RXADC_GAIN_CAL_o_gain_cal_done_I_MASK(rev)  0x3
#define RF_20708_RXADC_GAIN_CAL_o_gain_cal_done_Q_SHIFT(rev) 2
#define RF_20708_RXADC_GAIN_CAL_o_gain_cal_done_Q_MASK(rev)  0xc
#define RF_20708_RXADC_GAIN_CAL_o_gain_cal_out_I_SHIFT(rev)  4
#define RF_20708_RXADC_GAIN_CAL_o_gain_cal_out_I_MASK(rev)   0x1f0
#define RF_20708_RXADC_GAIN_CAL_o_gain_cal_out_Q_SHIFT(rev)  9
#define RF_20708_RXADC_GAIN_CAL_o_gain_cal_out_Q_MASK(rev)   0x3e00

/* Register RF_20708_RX2G_CFG1_OVR */
#define RF0_20708_RX2G_CFG1_OVR(rev)                            (0x6c | JTAG_20708_CR0)
#define RF1_20708_RX2G_CFG1_OVR(rev)                            (0x6c | JTAG_20708_CR1)
#define RF2_20708_RX2G_CFG1_OVR(rev)                            (0x6c | JTAG_20708_CR2)
#define RF3_20708_RX2G_CFG1_OVR(rev)                            (0x6c | JTAG_20708_CR3)
#define RFP0_20708_RX2G_CFG1_OVR(rev)                           INVALID_ADDRESS
#define RFP1_20708_RX2G_CFG1_OVR(rev)                           INVALID_ADDRESS
#define RFP2_20708_RX2G_CFG1_OVR(rev)                           INVALID_ADDRESS
#define RFP3_20708_RX2G_CFG1_OVR(rev)                           INVALID_ADDRESS
#define RFX_20708_RX2G_CFG1_OVR(rev)                            (0x6c | JTAG_20708_ALL)
#define RF_20708_RX2G_CFG1_OVR_ovr_rxdb_lna2g_bypass_SHIFT(rev) 0
#define RF_20708_RX2G_CFG1_OVR_ovr_rxdb_lna2g_bypass_MASK(rev)  0x1
#define RF_20708_RX2G_CFG1_OVR_ovr_rx_ldo_pu_SHIFT(rev)         6
#define RF_20708_RX2G_CFG1_OVR_ovr_rx_ldo_pu_MASK(rev)          0x40

/* Register RF_20708_RXADC_CFG11 */
#define RF0_20708_RXADC_CFG11(rev)                (0x6d | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG11(rev)                (0x6d | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG11(rev)                (0x6d | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG11(rev)                (0x6d | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG11(rev)               INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG11(rev)               INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG11(rev)               INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG11(rev)               INVALID_ADDRESS
#define RFX_20708_RXADC_CFG11(rev)                (0x6d | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG11_rxadc_ref_SHIFT(rev) 0
#define RF_20708_RXADC_CFG11_rxadc_ref_MASK(rev)  0xffff

/* Register RF_20708_RX5G_REG1 */
#define RF0_20708_RX5G_REG1(rev)                         (0x6e | JTAG_20708_CR0)
#define RF1_20708_RX5G_REG1(rev)                         (0x6e | JTAG_20708_CR1)
#define RF2_20708_RX5G_REG1(rev)                         (0x6e | JTAG_20708_CR2)
#define RF3_20708_RX5G_REG1(rev)                         (0x6e | JTAG_20708_CR3)
#define RFP0_20708_RX5G_REG1(rev)                        INVALID_ADDRESS
#define RFP1_20708_RX5G_REG1(rev)                        INVALID_ADDRESS
#define RFP2_20708_RX5G_REG1(rev)                        INVALID_ADDRESS
#define RFP3_20708_RX5G_REG1(rev)                        INVALID_ADDRESS
#define RFX_20708_RX5G_REG1(rev)                         (0x6e | JTAG_20708_ALL)
#define RF_20708_RX5G_REG1_rx5g_lna_tr_rx_en_SHIFT(rev)  11
#define RF_20708_RX5G_REG1_rx5g_lna_tr_rx_en_MASK(rev)   0x800
#define RF_20708_RX5G_REG1_rxdb_lna_pu_pulse_SHIFT(rev)  6
#define RF_20708_RX5G_REG1_rxdb_lna_pu_pulse_MASK(rev)   0x40
#define RF_20708_RX5G_REG1_rxdb_lna_out_short_SHIFT(rev) 4
#define RF_20708_RX5G_REG1_rxdb_lna_out_short_MASK(rev)  0x10
#define RF_20708_RX5G_REG1_rxdb_lna_gc_SHIFT(rev)        1
#define RF_20708_RX5G_REG1_rxdb_lna_gc_MASK(rev)         0xe
#define RF_20708_RX5G_REG1_rxdb_lna5g_bypass_SHIFT(rev)  0
#define RF_20708_RX5G_REG1_rxdb_lna5g_bypass_MASK(rev)   0x1
#define RF_20708_RX5G_REG1_rxdb_lna_rout_SHIFT(rev)      7
#define RF_20708_RX5G_REG1_rxdb_lna_rout_MASK(rev)       0x780
#define RF_20708_RX5G_REG1_rxdb_lna_pu_SHIFT(rev)        5
#define RF_20708_RX5G_REG1_rxdb_lna_pu_MASK(rev)         0x20
#define RF_20708_RX5G_REG1_rxdb_lna_tune_SHIFT(rev)      12
#define RF_20708_RX5G_REG1_rxdb_lna_tune_MASK(rev)       0xf000

/* Register RF_20708_RX5G_REG2 */
#define RF0_20708_RX5G_REG2(rev)                                (0x6f | JTAG_20708_CR0)
#define RF1_20708_RX5G_REG2(rev)                                (0x6f | JTAG_20708_CR1)
#define RF2_20708_RX5G_REG2(rev)                                (0x6f | JTAG_20708_CR2)
#define RF3_20708_RX5G_REG2(rev)                                (0x6f | JTAG_20708_CR3)
#define RFP0_20708_RX5G_REG2(rev)                               INVALID_ADDRESS
#define RFP1_20708_RX5G_REG2(rev)                               INVALID_ADDRESS
#define RFP2_20708_RX5G_REG2(rev)                               INVALID_ADDRESS
#define RFP3_20708_RX5G_REG2(rev)                               INVALID_ADDRESS
#define RFX_20708_RX5G_REG2(rev)                                (0x6f | JTAG_20708_ALL)
#define RF_20708_RX5G_REG2_rxdb_lna_cc_SHIFT(rev)               4
#define RF_20708_RX5G_REG2_rxdb_lna_cc_MASK(rev)                0xf0
#define RF_20708_RX5G_REG2_rxdb_lna2g_bypass_SHIFT(rev)         0
#define RF_20708_RX5G_REG2_rxdb_lna2g_bypass_MASK(rev)          0x1
#define RF_20708_RX5G_REG2_rxdb_lna_auxpath_en_SHIFT(rev)       3
#define RF_20708_RX5G_REG2_rxdb_lna_auxpath_en_MASK(rev)        0x8
#define RF_20708_RX5G_REG2_rxdb_lna_ibias_ptat_slope_SHIFT(rev) 13
#define RF_20708_RX5G_REG2_rxdb_lna_ibias_ptat_slope_MASK(rev)  0xe000

/* Register RF_20708_RXADC_CFG12 */
#define RF0_20708_RXADC_CFG12(rev)                   (0x70 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG12(rev)                   (0x70 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG12(rev)                   (0x70 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG12(rev)                   (0x70 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG12(rev)                  INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG12(rev)                  INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG12(rev)                  INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG12(rev)                  INVALID_ADDRESS
#define RFX_20708_RXADC_CFG12(rev)                   (0x70 | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG12_rxadc_calbyp_SHIFT(rev) 8
#define RF_20708_RXADC_CFG12_rxadc_calbyp_MASK(rev)  0xff00
#define RF_20708_RXADC_CFG12_rxadc_clk_SHIFT(rev)    0
#define RF_20708_RXADC_CFG12_rxadc_clk_MASK(rev)     0xff

/* Register RF_20708_RX5G_WRSSI1 */
#define RF0_20708_RX5G_WRSSI1(rev)                                    (0x71 | JTAG_20708_CR0)
#define RF1_20708_RX5G_WRSSI1(rev)                                    (0x71 | JTAG_20708_CR1)
#define RF2_20708_RX5G_WRSSI1(rev)                                    (0x71 | JTAG_20708_CR2)
#define RF3_20708_RX5G_WRSSI1(rev)                                    (0x71 | JTAG_20708_CR3)
#define RFP0_20708_RX5G_WRSSI1(rev)                                   INVALID_ADDRESS
#define RFP1_20708_RX5G_WRSSI1(rev)                                   INVALID_ADDRESS
#define RFP2_20708_RX5G_WRSSI1(rev)                                   INVALID_ADDRESS
#define RFP3_20708_RX5G_WRSSI1(rev)                                   INVALID_ADDRESS
#define RFX_20708_RX5G_WRSSI1(rev)                                    (0x71 | JTAG_20708_ALL)
#define RF_20708_RX5G_WRSSI1_rxdb_wrssi1_threshold_highest_SHIFT(rev) 0
#define RF_20708_RX5G_WRSSI1_rxdb_wrssi1_threshold_highest_MASK(rev)  0xf

/* Register RF_20708_RX5G_REG4 */
#define RF0_20708_RX5G_REG4(rev)                                   (0x72 | JTAG_20708_CR0)
#define RF1_20708_RX5G_REG4(rev)                                   (0x72 | JTAG_20708_CR1)
#define RF2_20708_RX5G_REG4(rev)                                   (0x72 | JTAG_20708_CR2)
#define RF3_20708_RX5G_REG4(rev)                                   (0x72 | JTAG_20708_CR3)
#define RFP0_20708_RX5G_REG4(rev)                                  INVALID_ADDRESS
#define RFP1_20708_RX5G_REG4(rev)                                  INVALID_ADDRESS
#define RFP2_20708_RX5G_REG4(rev)                                  INVALID_ADDRESS
#define RFP3_20708_RX5G_REG4(rev)                                  INVALID_ADDRESS
#define RFX_20708_RX5G_REG4(rev)                                   (0x72 | JTAG_20708_ALL)
#define RF_20708_RX5G_REG4_rxdb_gm_ibias_ptat_slope_SHIFT(rev)     9
#define RF_20708_RX5G_REG4_rxdb_gm_ibias_ptat_slope_MASK(rev)      0xe00
#define RF_20708_RX5G_REG4_rxdb_gm_cc_SHIFT(rev)                   4
#define RF_20708_RX5G_REG4_rxdb_gm_cc_MASK(rev)                    0x1f0
#define RF_20708_RX5G_REG4_rxdb_gm_loopback_en_auxpath_SHIFT(rev)  12
#define RF_20708_RX5G_REG4_rxdb_gm_loopback_en_auxpath_MASK(rev)   0x1000
#define RF_20708_RX5G_REG4_rxdb_coup_loopback_attn_SHIFT(rev)      1
#define RF_20708_RX5G_REG4_rxdb_coup_loopback_attn_MASK(rev)       0x6
#define RF_20708_RX5G_REG4_rxdb_gm_loopback_en_mainpath_SHIFT(rev) 13
#define RF_20708_RX5G_REG4_rxdb_gm_loopback_en_mainpath_MASK(rev)  0x2000
#define RF_20708_RX5G_REG4_rxdb_gm_bypass_SHIFT(rev)               0
#define RF_20708_RX5G_REG4_rxdb_gm_bypass_MASK(rev)                0x1
#define RF_20708_RX5G_REG4_rxdb_coup_loopback_en_SHIFT(rev)        3
#define RF_20708_RX5G_REG4_rxdb_coup_loopback_en_MASK(rev)         0x8
#define RF_20708_RX5G_REG4_rxdb_gm_pu_SHIFT(rev)                   14
#define RF_20708_RX5G_REG4_rxdb_gm_pu_MASK(rev)                    0x4000

/* Register RF_20708_RX5G_REG5 */
#define RF0_20708_RX5G_REG5(rev)                           (0x73 | JTAG_20708_CR0)
#define RF1_20708_RX5G_REG5(rev)                           (0x73 | JTAG_20708_CR1)
#define RF2_20708_RX5G_REG5(rev)                           (0x73 | JTAG_20708_CR2)
#define RF3_20708_RX5G_REG5(rev)                           (0x73 | JTAG_20708_CR3)
#define RFP0_20708_RX5G_REG5(rev)                          INVALID_ADDRESS
#define RFP1_20708_RX5G_REG5(rev)                          INVALID_ADDRESS
#define RFP2_20708_RX5G_REG5(rev)                          INVALID_ADDRESS
#define RFP3_20708_RX5G_REG5(rev)                          INVALID_ADDRESS
#define RFX_20708_RX5G_REG5(rev)                           (0x73 | JTAG_20708_ALL)
#define RF_20708_RX5G_REG5_rxdb_sel2g5g_loadind_SHIFT(rev) 0
#define RF_20708_RX5G_REG5_rxdb_sel2g5g_loadind_MASK(rev)  0x1
#define RF_20708_RX5G_REG5_rxdb_mix_pu_SHIFT(rev)          3
#define RF_20708_RX5G_REG5_rxdb_mix_pu_MASK(rev)           0x8
#define RF_20708_RX5G_REG5_rxdb_mix_dc_level_SHIFT(rev)    4
#define RF_20708_RX5G_REG5_rxdb_mix_dc_level_MASK(rev)     0x30
#define RF_20708_RX5G_REG5_rxdb_lna_epapd_attn_SHIFT(rev)  6
#define RF_20708_RX5G_REG5_rxdb_lna_epapd_attn_MASK(rev)   0x3c0
#define RF_20708_RX5G_REG5_rxdb_gm_gc_SHIFT(rev)           10
#define RF_20708_RX5G_REG5_rxdb_gm_gc_MASK(rev)            0xc00
#define RF_20708_RX5G_REG5_rxdb_mix_Cin_tune_SHIFT(rev)    1
#define RF_20708_RX5G_REG5_rxdb_mix_Cin_tune_MASK(rev)     0x6
#define RF_20708_RX5G_REG5_rxdb_lna5g_epapd_en_SHIFT(rev)  12
#define RF_20708_RX5G_REG5_rxdb_lna5g_epapd_en_MASK(rev)   0x1000

/* Register RF_20708_RX5G_REG6 */
#define RF0_20708_RX5G_REG6(rev)                          (0x74 | JTAG_20708_CR0)
#define RF1_20708_RX5G_REG6(rev)                          (0x74 | JTAG_20708_CR1)
#define RF2_20708_RX5G_REG6(rev)                          (0x74 | JTAG_20708_CR2)
#define RF3_20708_RX5G_REG6(rev)                          (0x74 | JTAG_20708_CR3)
#define RFP0_20708_RX5G_REG6(rev)                         INVALID_ADDRESS
#define RFP1_20708_RX5G_REG6(rev)                         INVALID_ADDRESS
#define RFP2_20708_RX5G_REG6(rev)                         INVALID_ADDRESS
#define RFP3_20708_RX5G_REG6(rev)                         INVALID_ADDRESS
#define RFX_20708_RX5G_REG6(rev)                          (0x74 | JTAG_20708_ALL)
#define RF_20708_RX5G_REG6_rxdb_lna2g_epapd_en_SHIFT(rev) 10
#define RF_20708_RX5G_REG6_rxdb_lna2g_epapd_en_MASK(rev)  0x400
#define RF_20708_RX5G_REG6_rxdb_lna5g_bias_en_SHIFT(rev)  14
#define RF_20708_RX5G_REG6_rxdb_lna5g_bias_en_MASK(rev)   0x4000
#define RF_20708_RX5G_REG6_rxdb_lna2g_bias_en_SHIFT(rev)  8
#define RF_20708_RX5G_REG6_rxdb_lna2g_bias_en_MASK(rev)   0x100

/* Register RF_20708_RXADC_CFG13 */
#define RF0_20708_RXADC_CFG13(rev)                  (0x75 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG13(rev)                  (0x75 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG13(rev)                  (0x75 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG13(rev)                  (0x75 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG13(rev)                 INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG13(rev)                 INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG13(rev)                 INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG13(rev)                 INVALID_ADDRESS
#define RFX_20708_RXADC_CFG13(rev)                  (0x75 | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG13_rxadc_spare_SHIFT(rev) 0
#define RF_20708_RXADC_CFG13_rxadc_spare_MASK(rev)  0xffff

/* Register RF_20708_RXDB_CFG1_OVR */
#define RF0_20708_RXDB_CFG1_OVR(rev)                             (0x76 | JTAG_20708_CR0)
#define RF1_20708_RXDB_CFG1_OVR(rev)                             (0x76 | JTAG_20708_CR1)
#define RF2_20708_RXDB_CFG1_OVR(rev)                             (0x76 | JTAG_20708_CR2)
#define RF3_20708_RXDB_CFG1_OVR(rev)                             (0x76 | JTAG_20708_CR3)
#define RFP0_20708_RXDB_CFG1_OVR(rev)                            INVALID_ADDRESS
#define RFP1_20708_RXDB_CFG1_OVR(rev)                            INVALID_ADDRESS
#define RFP2_20708_RXDB_CFG1_OVR(rev)                            INVALID_ADDRESS
#define RFP3_20708_RXDB_CFG1_OVR(rev)                            INVALID_ADDRESS
#define RFX_20708_RXDB_CFG1_OVR(rev)                             (0x76 | JTAG_20708_ALL)
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna2g_bias_en_SHIFT(rev) 14
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna2g_bias_en_MASK(rev)  0x4000
#define RF_20708_RXDB_CFG1_OVR_ovr_rx2g_lna_tr_rx_en_SHIFT(rev)  2
#define RF_20708_RXDB_CFG1_OVR_ovr_rx2g_lna_tr_rx_en_MASK(rev)   0x4
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna_out_short_SHIFT(rev) 1
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna_out_short_MASK(rev)  0x2
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna5g_bypass_SHIFT(rev)  4
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna5g_bypass_MASK(rev)   0x10
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna_rout_SHIFT(rev)      6
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna_rout_MASK(rev)       0x40
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_gm_pu_SHIFT(rev)         12
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_gm_pu_MASK(rev)          0x1000
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_gm_bypass_SHIFT(rev)     8
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_gm_bypass_MASK(rev)      0x100
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna_gc_SHIFT(rev)        7
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna_gc_MASK(rev)         0x80
#define RF_20708_RXDB_CFG1_OVR_ovr_rx5g_lna_tr_rx_en_SHIFT(rev)  13
#define RF_20708_RXDB_CFG1_OVR_ovr_rx5g_lna_tr_rx_en_MASK(rev)   0x2000
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_wrssi_enable_SHIFT(rev)  11
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_wrssi_enable_MASK(rev)   0x800
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna_pu_pulse_SHIFT(rev)  3
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna_pu_pulse_MASK(rev)   0x8
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna5g_bias_en_SHIFT(rev) 15
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna5g_bias_en_MASK(rev)  0x8000
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna_pu_SHIFT(rev)        0
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_lna_pu_MASK(rev)         0x1
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_mix_pu_SHIFT(rev)        5
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_mix_pu_MASK(rev)         0x20
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_gm_gc_SHIFT(rev)         9
#define RF_20708_RXDB_CFG1_OVR_ovr_rxdb_gm_gc_MASK(rev)          0x200

/* Register RF_20708_TXDAC_REG8 */
#define RF0_20708_TXDAC_REG8(rev)                      (0x77 | JTAG_20708_CR0)
#define RF1_20708_TXDAC_REG8(rev)                      (0x77 | JTAG_20708_CR1)
#define RF2_20708_TXDAC_REG8(rev)                      (0x77 | JTAG_20708_CR2)
#define RF3_20708_TXDAC_REG8(rev)                      (0x77 | JTAG_20708_CR3)
#define RFP0_20708_TXDAC_REG8(rev)                     INVALID_ADDRESS
#define RFP1_20708_TXDAC_REG8(rev)                     INVALID_ADDRESS
#define RFP2_20708_TXDAC_REG8(rev)                     INVALID_ADDRESS
#define RFP3_20708_TXDAC_REG8(rev)                     INVALID_ADDRESS
#define RFX_20708_TXDAC_REG8(rev)                      (0x77 | JTAG_20708_ALL)
#define RF_20708_TXDAC_REG8_iqdac_bias_reg0_SHIFT(rev) 0
#define RF_20708_TXDAC_REG8_iqdac_bias_reg0_MASK(rev)  0xffff

/* Register RF_20708_TIA_REG1 */
#define RF0_20708_TIA_REG1(rev)              (0x78 | JTAG_20708_CR0)
#define RF1_20708_TIA_REG1(rev)              (0x78 | JTAG_20708_CR1)
#define RF2_20708_TIA_REG1(rev)              (0x78 | JTAG_20708_CR2)
#define RF3_20708_TIA_REG1(rev)              (0x78 | JTAG_20708_CR3)
#define RFP0_20708_TIA_REG1(rev)             INVALID_ADDRESS
#define RFP1_20708_TIA_REG1(rev)             INVALID_ADDRESS
#define RFP2_20708_TIA_REG1(rev)             INVALID_ADDRESS
#define RFP3_20708_TIA_REG1(rev)             INVALID_ADDRESS
#define RFX_20708_TIA_REG1(rev)              (0x78 | JTAG_20708_ALL)
#define RF_20708_TIA_REG1_tia_g11_SHIFT(rev) 0
#define RF_20708_TIA_REG1_tia_g11_MASK(rev)  0x1fff

/* Register RF_20708_TIA_REG2 */
#define RF0_20708_TIA_REG2(rev)              (0x79 | JTAG_20708_CR0)
#define RF1_20708_TIA_REG2(rev)              (0x79 | JTAG_20708_CR1)
#define RF2_20708_TIA_REG2(rev)              (0x79 | JTAG_20708_CR2)
#define RF3_20708_TIA_REG2(rev)              (0x79 | JTAG_20708_CR3)
#define RFP0_20708_TIA_REG2(rev)             INVALID_ADDRESS
#define RFP1_20708_TIA_REG2(rev)             INVALID_ADDRESS
#define RFP2_20708_TIA_REG2(rev)             INVALID_ADDRESS
#define RFP3_20708_TIA_REG2(rev)             INVALID_ADDRESS
#define RFX_20708_TIA_REG2(rev)              (0x79 | JTAG_20708_ALL)
#define RF_20708_TIA_REG2_tia_g12_SHIFT(rev) 0
#define RF_20708_TIA_REG2_tia_g12_MASK(rev)  0x1fff

/* Register RF_20708_TIA_REG3 */
#define RF0_20708_TIA_REG3(rev)              (0x7a | JTAG_20708_CR0)
#define RF1_20708_TIA_REG3(rev)              (0x7a | JTAG_20708_CR1)
#define RF2_20708_TIA_REG3(rev)              (0x7a | JTAG_20708_CR2)
#define RF3_20708_TIA_REG3(rev)              (0x7a | JTAG_20708_CR3)
#define RFP0_20708_TIA_REG3(rev)             INVALID_ADDRESS
#define RFP1_20708_TIA_REG3(rev)             INVALID_ADDRESS
#define RFP2_20708_TIA_REG3(rev)             INVALID_ADDRESS
#define RFP3_20708_TIA_REG3(rev)             INVALID_ADDRESS
#define RFX_20708_TIA_REG3(rev)              (0x7a | JTAG_20708_ALL)
#define RF_20708_TIA_REG3_tia_g21_SHIFT(rev) 0
#define RF_20708_TIA_REG3_tia_g21_MASK(rev)  0x1fff

/* Register RF_20708_TIA_REG4 */
#define RF0_20708_TIA_REG4(rev)              (0x7b | JTAG_20708_CR0)
#define RF1_20708_TIA_REG4(rev)              (0x7b | JTAG_20708_CR1)
#define RF2_20708_TIA_REG4(rev)              (0x7b | JTAG_20708_CR2)
#define RF3_20708_TIA_REG4(rev)              (0x7b | JTAG_20708_CR3)
#define RFP0_20708_TIA_REG4(rev)             INVALID_ADDRESS
#define RFP1_20708_TIA_REG4(rev)             INVALID_ADDRESS
#define RFP2_20708_TIA_REG4(rev)             INVALID_ADDRESS
#define RFP3_20708_TIA_REG4(rev)             INVALID_ADDRESS
#define RFX_20708_TIA_REG4(rev)              (0x7b | JTAG_20708_ALL)
#define RF_20708_TIA_REG4_tia_g22_SHIFT(rev) 0
#define RF_20708_TIA_REG4_tia_g22_MASK(rev)  0x1fff

/* Register RF_20708_TIA_REG5 */
#define RF0_20708_TIA_REG5(rev)                      (0x7c | JTAG_20708_CR0)
#define RF1_20708_TIA_REG5(rev)                      (0x7c | JTAG_20708_CR1)
#define RF2_20708_TIA_REG5(rev)                      (0x7c | JTAG_20708_CR2)
#define RF3_20708_TIA_REG5(rev)                      (0x7c | JTAG_20708_CR3)
#define RFP0_20708_TIA_REG5(rev)                     INVALID_ADDRESS
#define RFP1_20708_TIA_REG5(rev)                     INVALID_ADDRESS
#define RFP2_20708_TIA_REG5(rev)                     INVALID_ADDRESS
#define RFP3_20708_TIA_REG5(rev)                     INVALID_ADDRESS
#define RFX_20708_TIA_REG5(rev)                      (0x7c | JTAG_20708_ALL)
#define RF_20708_TIA_REG5_tia_opamp1_bias_SHIFT(rev) 0
#define RF_20708_TIA_REG5_tia_opamp1_bias_MASK(rev)  0x3f
#define RF_20708_TIA_REG5_tia_spare_SHIFT(rev)       12
#define RF_20708_TIA_REG5_tia_spare_MASK(rev)        0xf000
#define RF_20708_TIA_REG5_tia_opamp2_bias_SHIFT(rev) 6
#define RF_20708_TIA_REG5_tia_opamp2_bias_MASK(rev)  0xfc0

/* Register RF_20708_TIA_REG6 */
#define RF0_20708_TIA_REG6(rev)                     (0x7d | JTAG_20708_CR0)
#define RF1_20708_TIA_REG6(rev)                     (0x7d | JTAG_20708_CR1)
#define RF2_20708_TIA_REG6(rev)                     (0x7d | JTAG_20708_CR2)
#define RF3_20708_TIA_REG6(rev)                     (0x7d | JTAG_20708_CR3)
#define RFP0_20708_TIA_REG6(rev)                    INVALID_ADDRESS
#define RFP1_20708_TIA_REG6(rev)                    INVALID_ADDRESS
#define RFP2_20708_TIA_REG6(rev)                    INVALID_ADDRESS
#define RFP3_20708_TIA_REG6(rev)                    INVALID_ADDRESS
#define RFX_20708_TIA_REG6(rev)                     (0x7d | JTAG_20708_ALL)
#define RF_20708_TIA_REG6_tia_c11_SHIFT(rev)        0
#define RF_20708_TIA_REG6_tia_c11_MASK(rev)         0x1f
#define RF_20708_TIA_REG6_tia_cmref_half_SHIFT(rev) 10
#define RF_20708_TIA_REG6_tia_cmref_half_MASK(rev)  0xfc00

/* Register RF_20708_TIA_REG7 */
#define RF0_20708_TIA_REG7(rev)                  (0x7e | JTAG_20708_CR0)
#define RF1_20708_TIA_REG7(rev)                  (0x7e | JTAG_20708_CR1)
#define RF2_20708_TIA_REG7(rev)                  (0x7e | JTAG_20708_CR2)
#define RF3_20708_TIA_REG7(rev)                  (0x7e | JTAG_20708_CR3)
#define RFP0_20708_TIA_REG7(rev)                 INVALID_ADDRESS
#define RFP1_20708_TIA_REG7(rev)                 INVALID_ADDRESS
#define RFP2_20708_TIA_REG7(rev)                 INVALID_ADDRESS
#define RFP3_20708_TIA_REG7(rev)                 INVALID_ADDRESS
#define RFX_20708_TIA_REG7(rev)                  (0x7e | JTAG_20708_ALL)
#define RF_20708_TIA_REG7_tia_pu_SHIFT(rev)      1
#define RF_20708_TIA_REG7_tia_pu_MASK(rev)       0x2
#define RF_20708_TIA_REG7_tia_bias_pu_SHIFT(rev) 0
#define RF_20708_TIA_REG7_tia_bias_pu_MASK(rev)  0x1

/* Register RF_20708_TIA_REG8 */
#define RF0_20708_TIA_REG8(rev)                      (0x7f | JTAG_20708_CR0)
#define RF1_20708_TIA_REG8(rev)                      (0x7f | JTAG_20708_CR1)
#define RF2_20708_TIA_REG8(rev)                      (0x7f | JTAG_20708_CR2)
#define RF3_20708_TIA_REG8(rev)                      (0x7f | JTAG_20708_CR3)
#define RFP0_20708_TIA_REG8(rev)                     INVALID_ADDRESS
#define RFP1_20708_TIA_REG8(rev)                     INVALID_ADDRESS
#define RFP2_20708_TIA_REG8(rev)                     INVALID_ADDRESS
#define RFP3_20708_TIA_REG8(rev)                     INVALID_ADDRESS
#define RFX_20708_TIA_REG8(rev)                      (0x7f | JTAG_20708_ALL)
#define RF_20708_TIA_REG8_tia_sw_test_bq1_SHIFT(rev) 0
#define RF_20708_TIA_REG8_tia_sw_test_bq1_MASK(rev)  0xffff

/* Register RF_20708_TIA_DCDAC_REG1 */
#define RF0_20708_TIA_DCDAC_REG1(rev)                  (0x80 | JTAG_20708_CR0)
#define RF1_20708_TIA_DCDAC_REG1(rev)                  (0x80 | JTAG_20708_CR1)
#define RF2_20708_TIA_DCDAC_REG1(rev)                  (0x80 | JTAG_20708_CR2)
#define RF3_20708_TIA_DCDAC_REG1(rev)                  (0x80 | JTAG_20708_CR3)
#define RFP0_20708_TIA_DCDAC_REG1(rev)                 INVALID_ADDRESS
#define RFP1_20708_TIA_DCDAC_REG1(rev)                 INVALID_ADDRESS
#define RFP2_20708_TIA_DCDAC_REG1(rev)                 INVALID_ADDRESS
#define RFP3_20708_TIA_DCDAC_REG1(rev)                 INVALID_ADDRESS
#define RFX_20708_TIA_DCDAC_REG1(rev)                  (0x80 | JTAG_20708_ALL)
#define RF_20708_TIA_DCDAC_REG1_tia_dcdac_i_SHIFT(rev) 0
#define RF_20708_TIA_DCDAC_REG1_tia_dcdac_i_MASK(rev)  0x3ff

/* Register RF_20708_TIA_DCDAC_REG2 */
#define RF0_20708_TIA_DCDAC_REG2(rev)                      (0x81 | JTAG_20708_CR0)
#define RF1_20708_TIA_DCDAC_REG2(rev)                      (0x81 | JTAG_20708_CR1)
#define RF2_20708_TIA_DCDAC_REG2(rev)                      (0x81 | JTAG_20708_CR2)
#define RF3_20708_TIA_DCDAC_REG2(rev)                      (0x81 | JTAG_20708_CR3)
#define RFP0_20708_TIA_DCDAC_REG2(rev)                     INVALID_ADDRESS
#define RFP1_20708_TIA_DCDAC_REG2(rev)                     INVALID_ADDRESS
#define RFP2_20708_TIA_DCDAC_REG2(rev)                     INVALID_ADDRESS
#define RFP3_20708_TIA_DCDAC_REG2(rev)                     INVALID_ADDRESS
#define RFX_20708_TIA_DCDAC_REG2(rev)                      (0x81 | JTAG_20708_ALL)
#define RF_20708_TIA_DCDAC_REG2_tia_dcdac_scale_SHIFT(rev) 10
#define RF_20708_TIA_DCDAC_REG2_tia_dcdac_scale_MASK(rev)  0x1c00
#define RF_20708_TIA_DCDAC_REG2_tia_dcdac_dump_SHIFT(rev)  14
#define RF_20708_TIA_DCDAC_REG2_tia_dcdac_dump_MASK(rev)   0x4000
#define RF_20708_TIA_DCDAC_REG2_tia_dcdac_pu_SHIFT(rev)    13
#define RF_20708_TIA_DCDAC_REG2_tia_dcdac_pu_MASK(rev)     0x2000
#define RF_20708_TIA_DCDAC_REG2_tia_dcdac_q_SHIFT(rev)     0
#define RF_20708_TIA_DCDAC_REG2_tia_dcdac_q_MASK(rev)      0x3ff

/* Register RF_20708_TIA_NBRSSI_REG1 */
#define RF0_20708_TIA_NBRSSI_REG1(rev)                                 (0x82 | JTAG_20708_CR0)
#define RF1_20708_TIA_NBRSSI_REG1(rev)                                 (0x82 | JTAG_20708_CR1)
#define RF2_20708_TIA_NBRSSI_REG1(rev)                                 (0x82 | JTAG_20708_CR2)
#define RF3_20708_TIA_NBRSSI_REG1(rev)                                 (0x82 | JTAG_20708_CR3)
#define RFP0_20708_TIA_NBRSSI_REG1(rev)                                INVALID_ADDRESS
#define RFP1_20708_TIA_NBRSSI_REG1(rev)                                INVALID_ADDRESS
#define RFP2_20708_TIA_NBRSSI_REG1(rev)                                INVALID_ADDRESS
#define RFP3_20708_TIA_NBRSSI_REG1(rev)                                INVALID_ADDRESS
#define RFX_20708_TIA_NBRSSI_REG1(rev)                                 (0x82 | JTAG_20708_ALL)
#define RF_20708_TIA_NBRSSI_REG1_tia_nbrssi1_amp_ac_couple_SHIFT(rev)  12
#define RF_20708_TIA_NBRSSI_REG1_tia_nbrssi1_amp_ac_couple_MASK(rev)   0x1000
#define RF_20708_TIA_NBRSSI_REG1_tia_nbrssi1_amp_gain_SHIFT(rev)       10
#define RF_20708_TIA_NBRSSI_REG1_tia_nbrssi1_amp_gain_MASK(rev)        0xc00
#define RF_20708_TIA_NBRSSI_REG1_tia_nbrssi1_use_amp_SHIFT(rev)        9
#define RF_20708_TIA_NBRSSI_REG1_tia_nbrssi1_use_amp_MASK(rev)         0x200
#define RF_20708_TIA_NBRSSI_REG1_tia_nbrssi1_threshold_high_SHIFT(rev) 6
#define RF_20708_TIA_NBRSSI_REG1_tia_nbrssi1_threshold_high_MASK(rev)  0x1c0
#define RF_20708_TIA_NBRSSI_REG1_tia_nbrssi1_threshold_low_SHIFT(rev)  0
#define RF_20708_TIA_NBRSSI_REG1_tia_nbrssi1_threshold_low_MASK(rev)   0x7
#define RF_20708_TIA_NBRSSI_REG1_tia_nbrssi1_threshold_mid_SHIFT(rev)  3
#define RF_20708_TIA_NBRSSI_REG1_tia_nbrssi1_threshold_mid_MASK(rev)   0x38

/* Register RF_20708_TIA_NBRSSI_REG2 */
#define RF0_20708_TIA_NBRSSI_REG2(rev)                                 (0x83 | JTAG_20708_CR0)
#define RF1_20708_TIA_NBRSSI_REG2(rev)                                 (0x83 | JTAG_20708_CR1)
#define RF2_20708_TIA_NBRSSI_REG2(rev)                                 (0x83 | JTAG_20708_CR2)
#define RF3_20708_TIA_NBRSSI_REG2(rev)                                 (0x83 | JTAG_20708_CR3)
#define RFP0_20708_TIA_NBRSSI_REG2(rev)                                INVALID_ADDRESS
#define RFP1_20708_TIA_NBRSSI_REG2(rev)                                INVALID_ADDRESS
#define RFP2_20708_TIA_NBRSSI_REG2(rev)                                INVALID_ADDRESS
#define RFP3_20708_TIA_NBRSSI_REG2(rev)                                INVALID_ADDRESS
#define RFX_20708_TIA_NBRSSI_REG2(rev)                                 (0x83 | JTAG_20708_ALL)
#define RF_20708_TIA_NBRSSI_REG2_tia_nbrssi2_threshold_low_SHIFT(rev)  0
#define RF_20708_TIA_NBRSSI_REG2_tia_nbrssi2_threshold_low_MASK(rev)   0x7
#define RF_20708_TIA_NBRSSI_REG2_tia_nbrssi2_threshold_mid_SHIFT(rev)  3
#define RF_20708_TIA_NBRSSI_REG2_tia_nbrssi2_threshold_mid_MASK(rev)   0x38
#define RF_20708_TIA_NBRSSI_REG2_tia_nbrssi2_threshold_high_SHIFT(rev) 6
#define RF_20708_TIA_NBRSSI_REG2_tia_nbrssi2_threshold_high_MASK(rev)  0x1c0

/* Register RF_20708_TIA_NBRSSI_REG3 */
#define RF0_20708_TIA_NBRSSI_REG3(rev)                      (0x84 | JTAG_20708_CR0)
#define RF1_20708_TIA_NBRSSI_REG3(rev)                      (0x84 | JTAG_20708_CR1)
#define RF2_20708_TIA_NBRSSI_REG3(rev)                      (0x84 | JTAG_20708_CR2)
#define RF3_20708_TIA_NBRSSI_REG3(rev)                      (0x84 | JTAG_20708_CR3)
#define RFP0_20708_TIA_NBRSSI_REG3(rev)                     INVALID_ADDRESS
#define RFP1_20708_TIA_NBRSSI_REG3(rev)                     INVALID_ADDRESS
#define RFP2_20708_TIA_NBRSSI_REG3(rev)                     INVALID_ADDRESS
#define RFP3_20708_TIA_NBRSSI_REG3(rev)                     INVALID_ADDRESS
#define RFX_20708_TIA_NBRSSI_REG3(rev)                      (0x84 | JTAG_20708_ALL)
#define RF_20708_TIA_NBRSSI_REG3_tia_nbrssi_pu_SHIFT(rev)   8
#define RF_20708_TIA_NBRSSI_REG3_tia_nbrssi_pu_MASK(rev)    0x100
#define RF_20708_TIA_NBRSSI_REG3_tia_nbrssi_bias_SHIFT(rev) 0
#define RF_20708_TIA_NBRSSI_REG3_tia_nbrssi_bias_MASK(rev)  0x3f

/* Register RF_20708_TIA_GMULT_BQ1 */
#define RF0_20708_TIA_GMULT_BQ1(rev)                    (0x85 | JTAG_20708_CR0)
#define RF1_20708_TIA_GMULT_BQ1(rev)                    (0x85 | JTAG_20708_CR1)
#define RF2_20708_TIA_GMULT_BQ1(rev)                    (0x85 | JTAG_20708_CR2)
#define RF3_20708_TIA_GMULT_BQ1(rev)                    (0x85 | JTAG_20708_CR3)
#define RFP0_20708_TIA_GMULT_BQ1(rev)                   INVALID_ADDRESS
#define RFP1_20708_TIA_GMULT_BQ1(rev)                   INVALID_ADDRESS
#define RFP2_20708_TIA_GMULT_BQ1(rev)                   INVALID_ADDRESS
#define RFP3_20708_TIA_GMULT_BQ1(rev)                   INVALID_ADDRESS
#define RFX_20708_TIA_GMULT_BQ1(rev)                    (0x85 | JTAG_20708_ALL)
#define RF_20708_TIA_GMULT_BQ1_tia_gmult_bq1_SHIFT(rev) 0
#define RF_20708_TIA_GMULT_BQ1_tia_gmult_bq1_MASK(rev)  0xffff

/* Register RF_20708_TIA_CFG1_OVR */
#define RF0_20708_TIA_CFG1_OVR(rev)                          (0x86 | JTAG_20708_CR0)
#define RF1_20708_TIA_CFG1_OVR(rev)                          (0x86 | JTAG_20708_CR1)
#define RF2_20708_TIA_CFG1_OVR(rev)                          (0x86 | JTAG_20708_CR2)
#define RF3_20708_TIA_CFG1_OVR(rev)                          (0x86 | JTAG_20708_CR3)
#define RFP0_20708_TIA_CFG1_OVR(rev)                         INVALID_ADDRESS
#define RFP1_20708_TIA_CFG1_OVR(rev)                         INVALID_ADDRESS
#define RFP2_20708_TIA_CFG1_OVR(rev)                         INVALID_ADDRESS
#define RFP3_20708_TIA_CFG1_OVR(rev)                         INVALID_ADDRESS
#define RFX_20708_TIA_CFG1_OVR(rev)                          (0x86 | JTAG_20708_ALL)
#define RF_20708_TIA_CFG1_OVR_ovr_tia_c11_SHIFT(rev)         6
#define RF_20708_TIA_CFG1_OVR_ovr_tia_c11_MASK(rev)          0x40
#define RF_20708_TIA_CFG1_OVR_ovr_tia_nbrssi_pu_SHIFT(rev)   12
#define RF_20708_TIA_CFG1_OVR_ovr_tia_nbrssi_pu_MASK(rev)    0x1000
#define RF_20708_TIA_CFG1_OVR_ovr_tia_g11_SHIFT(rev)         2
#define RF_20708_TIA_CFG1_OVR_ovr_tia_g11_MASK(rev)          0x4
#define RF_20708_TIA_CFG1_OVR_ovr_tia_g12_SHIFT(rev)         3
#define RF_20708_TIA_CFG1_OVR_ovr_tia_g12_MASK(rev)          0x8
#define RF_20708_TIA_CFG1_OVR_ovr_tia_g21_SHIFT(rev)         4
#define RF_20708_TIA_CFG1_OVR_ovr_tia_g21_MASK(rev)          0x10
#define RF_20708_TIA_CFG1_OVR_ovr_tia_g22_SHIFT(rev)         5
#define RF_20708_TIA_CFG1_OVR_ovr_tia_g22_MASK(rev)          0x20
#define RF_20708_TIA_CFG1_OVR_ovr_tia_opamp2_bias_SHIFT(rev) 8
#define RF_20708_TIA_CFG1_OVR_ovr_tia_opamp2_bias_MASK(rev)  0x100
#define RF_20708_TIA_CFG1_OVR_ovr_tia_bias_pu_SHIFT(rev)     1
#define RF_20708_TIA_CFG1_OVR_ovr_tia_bias_pu_MASK(rev)      0x2
#define RF_20708_TIA_CFG1_OVR_ovr_tia_pu_SHIFT(rev)          0
#define RF_20708_TIA_CFG1_OVR_ovr_tia_pu_MASK(rev)           0x1
#define RF_20708_TIA_CFG1_OVR_ovr_tia_dcdac_i_SHIFT(rev)     9
#define RF_20708_TIA_CFG1_OVR_ovr_tia_dcdac_i_MASK(rev)      0x200
#define RF_20708_TIA_CFG1_OVR_ovr_tia_dcdac_q_SHIFT(rev)     10
#define RF_20708_TIA_CFG1_OVR_ovr_tia_dcdac_q_MASK(rev)      0x400
#define RF_20708_TIA_CFG1_OVR_ovr_tia_dcdac_pu_SHIFT(rev)    11
#define RF_20708_TIA_CFG1_OVR_ovr_tia_dcdac_pu_MASK(rev)     0x800
#define RF_20708_TIA_CFG1_OVR_ovr_tia_opamp1_bias_SHIFT(rev) 7
#define RF_20708_TIA_CFG1_OVR_ovr_tia_opamp1_bias_MASK(rev)  0x80

/* Register RF_20708_RXDB_SPARE */
#define RF0_20708_RXDB_SPARE(rev)                 (0x87 | JTAG_20708_CR0)
#define RF1_20708_RXDB_SPARE(rev)                 (0x87 | JTAG_20708_CR1)
#define RF2_20708_RXDB_SPARE(rev)                 (0x87 | JTAG_20708_CR2)
#define RF3_20708_RXDB_SPARE(rev)                 (0x87 | JTAG_20708_CR3)
#define RFP0_20708_RXDB_SPARE(rev)                INVALID_ADDRESS
#define RFP1_20708_RXDB_SPARE(rev)                INVALID_ADDRESS
#define RFP2_20708_RXDB_SPARE(rev)                INVALID_ADDRESS
#define RFP3_20708_RXDB_SPARE(rev)                INVALID_ADDRESS
#define RFX_20708_RXDB_SPARE(rev)                 (0x87 | JTAG_20708_ALL)
#define RF_20708_RXDB_SPARE_rxdb_spare_SHIFT(rev) 0
#define RF_20708_RXDB_SPARE_rxdb_spare_MASK(rev)  0xffff

/* Register RF_20708_AFEDIV_REG7 */
#define RF0_20708_AFEDIV_REG7(rev)                         (0x8b | JTAG_20708_CR0)
#define RF1_20708_AFEDIV_REG7(rev)                         INVALID_ADDRESS
#define RF2_20708_AFEDIV_REG7(rev)                         INVALID_ADDRESS
#define RF3_20708_AFEDIV_REG7(rev)                         INVALID_ADDRESS
#define RFP0_20708_AFEDIV_REG7(rev)                        INVALID_ADDRESS
#define RFP1_20708_AFEDIV_REG7(rev)                        INVALID_ADDRESS
#define RFP2_20708_AFEDIV_REG7(rev)                        INVALID_ADDRESS
#define RFP3_20708_AFEDIV_REG7(rev)                        INVALID_ADDRESS
#define RFX_20708_AFEDIV_REG7(rev)                         INVALID_ADDRESS
#define RF_20708_AFEDIV_REG7_afediv_ldo_byp_SHIFT(rev)     2
#define RF_20708_AFEDIV_REG7_afediv_ldo_byp_MASK(rev)      0x4
#define RF_20708_AFEDIV_REG7_afediv_ldo_pu_SHIFT(rev)      0
#define RF_20708_AFEDIV_REG7_afediv_ldo_pu_MASK(rev)       0x1
#define RF_20708_AFEDIV_REG7_afediv_ldo_artload_SHIFT(rev) 7
#define RF_20708_AFEDIV_REG7_afediv_ldo_artload_MASK(rev)  0x180
#define RF_20708_AFEDIV_REG7_afediv_ldo_hpm_SHIFT(rev)     1
#define RF_20708_AFEDIV_REG7_afediv_ldo_hpm_MASK(rev)      0x2
#define RF_20708_AFEDIV_REG7_afediv_ldo_refok_SHIFT(rev)   3
#define RF_20708_AFEDIV_REG7_afediv_ldo_refok_MASK(rev)    0x8
#define RF_20708_AFEDIV_REG7_afediv_ldo_adj_SHIFT(rev)     4
#define RF_20708_AFEDIV_REG7_afediv_ldo_adj_MASK(rev)      0x70

/* Register RF_20708_AFEDIV_REG7_OVR */
#define RF0_20708_AFEDIV_REG7_OVR(rev)                        (0x8c | JTAG_20708_CR0)
#define RF1_20708_AFEDIV_REG7_OVR(rev)                        INVALID_ADDRESS
#define RF2_20708_AFEDIV_REG7_OVR(rev)                        INVALID_ADDRESS
#define RF3_20708_AFEDIV_REG7_OVR(rev)                        INVALID_ADDRESS
#define RFP0_20708_AFEDIV_REG7_OVR(rev)                       INVALID_ADDRESS
#define RFP1_20708_AFEDIV_REG7_OVR(rev)                       INVALID_ADDRESS
#define RFP2_20708_AFEDIV_REG7_OVR(rev)                       INVALID_ADDRESS
#define RFP3_20708_AFEDIV_REG7_OVR(rev)                       INVALID_ADDRESS
#define RFX_20708_AFEDIV_REG7_OVR(rev)                        INVALID_ADDRESS
#define RF_20708_AFEDIV_REG7_OVR_ovr_afediv_ldo_pu_SHIFT(rev) 0
#define RF_20708_AFEDIV_REG7_OVR_ovr_afediv_ldo_pu_MASK(rev)  0x1

/* Register RF_20708_TX_FB_REG0 */
#define RF0_20708_TX_FB_REG0(rev)                   (0x8e | JTAG_20708_CR0)
#define RF1_20708_TX_FB_REG0(rev)                   (0x8e | JTAG_20708_CR1)
#define RF2_20708_TX_FB_REG0(rev)                   (0x8e | JTAG_20708_CR2)
#define RF3_20708_TX_FB_REG0(rev)                   (0x8e | JTAG_20708_CR3)
#define RFP0_20708_TX_FB_REG0(rev)                  INVALID_ADDRESS
#define RFP1_20708_TX_FB_REG0(rev)                  INVALID_ADDRESS
#define RFP2_20708_TX_FB_REG0(rev)                  INVALID_ADDRESS
#define RFP3_20708_TX_FB_REG0(rev)                  INVALID_ADDRESS
#define RFX_20708_TX_FB_REG0(rev)                   (0x8e | JTAG_20708_ALL)
#define RF_20708_TX_FB_REG0_tx_fb_bypass_SHIFT(rev) 9
#define RF_20708_TX_FB_REG0_tx_fb_bypass_MASK(rev)  0x200
#define RF_20708_TX_FB_REG0_tx_fb_Ratt_SHIFT(rev)   0
#define RF_20708_TX_FB_REG0_tx_fb_Ratt_MASK(rev)    0x3f
#define RF_20708_TX_FB_REG0_tx_fb_Catt_SHIFT(rev)   6
#define RF_20708_TX_FB_REG0_tx_fb_Catt_MASK(rev)    0x1c0
#define RF_20708_TX_FB_REG0_tx_fb_BW_SHIFT(rev)     10
#define RF_20708_TX_FB_REG0_tx_fb_BW_MASK(rev)      0x1c00

/* Register RF_20708_AFE_CFG1_OVR3 */
#define RF0_20708_AFE_CFG1_OVR3(rev)                           (0x8f | JTAG_20708_CR0)
#define RF1_20708_AFE_CFG1_OVR3(rev)                           (0x8f | JTAG_20708_CR1)
#define RF2_20708_AFE_CFG1_OVR3(rev)                           (0x8f | JTAG_20708_CR2)
#define RF3_20708_AFE_CFG1_OVR3(rev)                           (0x8f | JTAG_20708_CR3)
#define RFP0_20708_AFE_CFG1_OVR3(rev)                          INVALID_ADDRESS
#define RFP1_20708_AFE_CFG1_OVR3(rev)                          INVALID_ADDRESS
#define RFP2_20708_AFE_CFG1_OVR3(rev)                          INVALID_ADDRESS
#define RFP3_20708_AFE_CFG1_OVR3(rev)                          INVALID_ADDRESS
#define RFX_20708_AFE_CFG1_OVR3(rev)                           (0x8f | JTAG_20708_ALL)
#define RF_20708_AFE_CFG1_OVR3_ovr_rxadc_power_mode_SHIFT(rev) 0
#define RF_20708_AFE_CFG1_OVR3_ovr_rxadc_power_mode_MASK(rev)  0x1

/* Register RF_20708_TXDAC_REG0 */
#define RF0_20708_TXDAC_REG0(rev)                            (0x9f | JTAG_20708_CR0)
#define RF1_20708_TXDAC_REG0(rev)                            (0x9f | JTAG_20708_CR1)
#define RF2_20708_TXDAC_REG0(rev)                            (0x9f | JTAG_20708_CR2)
#define RF3_20708_TXDAC_REG0(rev)                            (0x9f | JTAG_20708_CR3)
#define RFP0_20708_TXDAC_REG0(rev)                           INVALID_ADDRESS
#define RFP1_20708_TXDAC_REG0(rev)                           INVALID_ADDRESS
#define RFP2_20708_TXDAC_REG0(rev)                           INVALID_ADDRESS
#define RFP3_20708_TXDAC_REG0(rev)                           INVALID_ADDRESS
#define RFX_20708_TXDAC_REG0(rev)                            (0x9f | JTAG_20708_ALL)
#define RF_20708_TXDAC_REG0_iqdac_pwrup_diode_SHIFT(rev)     0
#define RF_20708_TXDAC_REG0_iqdac_pwrup_diode_MASK(rev)      0x1
#define RF_20708_TXDAC_REG0_iqdac_invclk_decoder_SHIFT(rev)  11
#define RF_20708_TXDAC_REG0_iqdac_invclk_decoder_MASK(rev)   0x800
#define RF_20708_TXDAC_REG0_iqdac_buf_cc_SHIFT(rev)          14
#define RF_20708_TXDAC_REG0_iqdac_buf_cc_MASK(rev)           0xc000
#define RF_20708_TXDAC_REG0_iqdac_pwrup_I_SHIFT(rev)         1
#define RF_20708_TXDAC_REG0_iqdac_pwrup_I_MASK(rev)          0x2
#define RF_20708_TXDAC_REG0_iqdac_invclk_dig_SHIFT(rev)      10
#define RF_20708_TXDAC_REG0_iqdac_invclk_dig_MASK(rev)       0x400
#define RF_20708_TXDAC_REG0_iqdac_pwrup_Q_SHIFT(rev)         2
#define RF_20708_TXDAC_REG0_iqdac_pwrup_Q_MASK(rev)          0x4
#define RF_20708_TXDAC_REG0_iqdac_invclko_SHIFT(rev)         7
#define RF_20708_TXDAC_REG0_iqdac_invclko_MASK(rev)          0x80
#define RF_20708_TXDAC_REG0_iqdac_tsc_enb_SHIFT(rev)         5
#define RF_20708_TXDAC_REG0_iqdac_tsc_enb_MASK(rev)          0x20
#define RF_20708_TXDAC_REG0_iqdac_attn_SHIFT(rev)            8
#define RF_20708_TXDAC_REG0_iqdac_attn_MASK(rev)             0x300
#define RF_20708_TXDAC_REG0_iqdac_reset_SHIFT(rev)           4
#define RF_20708_TXDAC_REG0_iqdac_reset_MASK(rev)            0x10
#define RF_20708_TXDAC_REG0_iqdac_pu_ibn_8u_1p8bg_SHIFT(rev) 13
#define RF_20708_TXDAC_REG0_iqdac_pu_ibn_8u_1p8bg_MASK(rev)  0x2000
#define RF_20708_TXDAC_REG0_iqdac_buf_pu_SHIFT(rev)          3
#define RF_20708_TXDAC_REG0_iqdac_buf_pu_MASK(rev)           0x8
#define RF_20708_TXDAC_REG0_iqdac_invclk_dac_SHIFT(rev)      12
#define RF_20708_TXDAC_REG0_iqdac_invclk_dac_MASK(rev)       0x1000

/* Register RF_20708_TXDAC_REG1 */
#define RF0_20708_TXDAC_REG1(rev)                           (0xa0 | JTAG_20708_CR0)
#define RF1_20708_TXDAC_REG1(rev)                           (0xa0 | JTAG_20708_CR1)
#define RF2_20708_TXDAC_REG1(rev)                           (0xa0 | JTAG_20708_CR2)
#define RF3_20708_TXDAC_REG1(rev)                           (0xa0 | JTAG_20708_CR3)
#define RFP0_20708_TXDAC_REG1(rev)                          INVALID_ADDRESS
#define RFP1_20708_TXDAC_REG1(rev)                          INVALID_ADDRESS
#define RFP2_20708_TXDAC_REG1(rev)                          INVALID_ADDRESS
#define RFP3_20708_TXDAC_REG1(rev)                          INVALID_ADDRESS
#define RFX_20708_TXDAC_REG1(rev)                           (0xa0 | JTAG_20708_ALL)
#define RF_20708_TXDAC_REG1_iqdac_buf_suref_ctrl_SHIFT(rev) 9
#define RF_20708_TXDAC_REG1_iqdac_buf_suref_ctrl_MASK(rev)  0x600
#define RF_20708_TXDAC_REG1_iqdac_buf_su_dis_SHIFT(rev)     14
#define RF_20708_TXDAC_REG1_iqdac_buf_su_dis_MASK(rev)      0x4000
#define RF_20708_TXDAC_REG1_iqdac_lowcm_en_SHIFT(rev)       13
#define RF_20708_TXDAC_REG1_iqdac_lowcm_en_MASK(rev)        0x2000
#define RF_20708_TXDAC_REG1_iqdac_lowpwr_en_SHIFT(rev)      11
#define RF_20708_TXDAC_REG1_iqdac_lowpwr_en_MASK(rev)       0x1800
#define RF_20708_TXDAC_REG1_iqdac_Rfb_SHIFT(rev)            7
#define RF_20708_TXDAC_REG1_iqdac_Rfb_MASK(rev)             0x180
#define RF_20708_TXDAC_REG1_iqdac_buf_Cfb_SHIFT(rev)        0
#define RF_20708_TXDAC_REG1_iqdac_buf_Cfb_MASK(rev)         0x7f

/* Register RF_20708_TXDAC_REG2 */
#define RF0_20708_TXDAC_REG2(rev)                               (0xa1 | JTAG_20708_CR0)
#define RF1_20708_TXDAC_REG2(rev)                               (0xa1 | JTAG_20708_CR1)
#define RF2_20708_TXDAC_REG2(rev)                               (0xa1 | JTAG_20708_CR2)
#define RF3_20708_TXDAC_REG2(rev)                               (0xa1 | JTAG_20708_CR3)
#define RFP0_20708_TXDAC_REG2(rev)                              INVALID_ADDRESS
#define RFP1_20708_TXDAC_REG2(rev)                              INVALID_ADDRESS
#define RFP2_20708_TXDAC_REG2(rev)                              INVALID_ADDRESS
#define RFP3_20708_TXDAC_REG2(rev)                              INVALID_ADDRESS
#define RFX_20708_TXDAC_REG2(rev)                               (0xa1 | JTAG_20708_ALL)
#define RF_20708_TXDAC_REG2_i_config_IQDAC_spare_low_SHIFT(rev) 0
#define RF_20708_TXDAC_REG2_i_config_IQDAC_spare_low_MASK(rev)  0xffff

/* Register RF_20708_RXADC_CFG0 */
#define RF0_20708_RXADC_CFG0(rev)                             (0xa2 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG0(rev)                             (0xa2 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG0(rev)                             (0xa2 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG0(rev)                             (0xa2 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG0(rev)                            INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG0(rev)                            INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG0(rev)                            INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG0(rev)                            INVALID_ADDRESS
#define RFX_20708_RXADC_CFG0(rev)                             (0xa2 | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG0_rxadc_start_cal_adc1_I_SHIFT(rev) 14
#define RF_20708_RXADC_CFG0_rxadc_start_cal_adc1_I_MASK(rev)  0x4000
#define RF_20708_RXADC_CFG0_rxadc_start_cal_adc1_Q_SHIFT(rev) 12
#define RF_20708_RXADC_CFG0_rxadc_start_cal_adc1_Q_MASK(rev)  0x1000
#define RF_20708_RXADC_CFG0_rxadc_pu_refbias_SHIFT(rev)       2
#define RF_20708_RXADC_CFG0_rxadc_pu_refbias_MASK(rev)        0x4
#define RF_20708_RXADC_CFG0_rxadc_puI_SHIFT(rev)              7
#define RF_20708_RXADC_CFG0_rxadc_puI_MASK(rev)               0x80
#define RF_20708_RXADC_CFG0_rxadc_puQ_SHIFT(rev)              5
#define RF_20708_RXADC_CFG0_rxadc_puQ_MASK(rev)               0x20
#define RF_20708_RXADC_CFG0_rxadc_pu_refI_SHIFT(rev)          6
#define RF_20708_RXADC_CFG0_rxadc_pu_refI_MASK(rev)           0x40
#define RF_20708_RXADC_CFG0_rxadc_pu_refQ_SHIFT(rev)          4
#define RF_20708_RXADC_CFG0_rxadc_pu_refQ_MASK(rev)           0x10
#define RF_20708_RXADC_CFG0_rxadc_pu_adc_clk_SHIFT(rev)       0
#define RF_20708_RXADC_CFG0_rxadc_pu_adc_clk_MASK(rev)        0x1
#define RF_20708_RXADC_CFG0_rxadc_reset_n_adc0_I_SHIFT(rev)   11
#define RF_20708_RXADC_CFG0_rxadc_reset_n_adc0_I_MASK(rev)    0x800
#define RF_20708_RXADC_CFG0_rxadc_reset_n_adc0_Q_SHIFT(rev)   9
#define RF_20708_RXADC_CFG0_rxadc_reset_n_adc0_Q_MASK(rev)    0x200
#define RF_20708_RXADC_CFG0_rxadc_start_cal_adc0_I_SHIFT(rev) 15
#define RF_20708_RXADC_CFG0_rxadc_start_cal_adc0_I_MASK(rev)  0x8000
#define RF_20708_RXADC_CFG0_rxadc_start_cal_adc0_Q_SHIFT(rev) 13
#define RF_20708_RXADC_CFG0_rxadc_start_cal_adc0_Q_MASK(rev)  0x2000
#define RF_20708_RXADC_CFG0_rxadc_reset_n_adc1_I_SHIFT(rev)   10
#define RF_20708_RXADC_CFG0_rxadc_reset_n_adc1_I_MASK(rev)    0x400
#define RF_20708_RXADC_CFG0_afe_en_loopback_SHIFT(rev)        3
#define RF_20708_RXADC_CFG0_afe_en_loopback_MASK(rev)         0x8
#define RF_20708_RXADC_CFG0_rxadc_reset_n_adc1_Q_SHIFT(rev)   8
#define RF_20708_RXADC_CFG0_rxadc_reset_n_adc1_Q_MASK(rev)    0x100
#define RF_20708_RXADC_CFG0_rxadc_pu_nap_SHIFT(rev)           1
#define RF_20708_RXADC_CFG0_rxadc_pu_nap_MASK(rev)            0x2

/* Register RF_20708_RXADC_CFG1 */
#define RF0_20708_RXADC_CFG1(rev)                       (0xa3 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG1(rev)                       (0xa3 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG1(rev)                       (0xa3 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG1(rev)                       (0xa3 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG1(rev)                      INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG1(rev)                      INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG1(rev)                      INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG1(rev)                      INVALID_ADDRESS
#define RFX_20708_RXADC_CFG1(rev)                       (0xa3 | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG1_rxadc_buffer_per_SHIFT(rev) 10
#define RF_20708_RXADC_CFG1_rxadc_buffer_per_MASK(rev)  0x7c00
#define RF_20708_RXADC_CFG1_rxadc_corr_dis_SHIFT(rev)   9
#define RF_20708_RXADC_CFG1_rxadc_corr_dis_MASK(rev)    0x200
#define RF_20708_RXADC_CFG1_rxadc0_enb_SHIFT(rev)       15
#define RF_20708_RXADC_CFG1_rxadc0_enb_MASK(rev)        0x8000
#define RF_20708_RXADC_CFG1_rxadc_sum_div_SHIFT(rev)    5
#define RF_20708_RXADC_CFG1_rxadc_sum_div_MASK(rev)     0xe0
#define RF_20708_RXADC_CFG1_rxadc_wait_per_SHIFT(rev)   0
#define RF_20708_RXADC_CFG1_rxadc_wait_per_MASK(rev)    0x1f
#define RF_20708_RXADC_CFG1_rxadc_coeff_sel_SHIFT(rev)  8
#define RF_20708_RXADC_CFG1_rxadc_coeff_sel_MASK(rev)   0x100

/* Register RF_20708_RXADC_CFG2 */
#define RF0_20708_RXADC_CFG2(rev)                             (0xa4 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG2(rev)                             (0xa4 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG2(rev)                             (0xa4 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG2(rev)                             (0xa4 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG2(rev)                            INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG2(rev)                            INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG2(rev)                            INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG2(rev)                            INVALID_ADDRESS
#define RFX_20708_RXADC_CFG2(rev)                             (0xa4 | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG2_rxadc_ber_corr_en_SHIFT(rev)      15
#define RF_20708_RXADC_CFG2_rxadc_ber_corr_en_MASK(rev)       0x8000
#define RF_20708_RXADC_CFG2_rxadc_override_cal_val_SHIFT(rev) 11
#define RF_20708_RXADC_CFG2_rxadc_override_cal_val_MASK(rev)  0x800
#define RF_20708_RXADC_CFG2_rxadc_sar_cal_data_sel_SHIFT(rev) 12
#define RF_20708_RXADC_CFG2_rxadc_sar_cal_data_sel_MASK(rev)  0x7000
#define RF_20708_RXADC_CFG2_rxadc_sum_per_SHIFT(rev)          0
#define RF_20708_RXADC_CFG2_rxadc_sum_per_MASK(rev)           0x7f
#define RF_20708_RXADC_CFG2_rxadc_conv_status_addr_SHIFT(rev) 7
#define RF_20708_RXADC_CFG2_rxadc_conv_status_addr_MASK(rev)  0x380
#define RF_20708_RXADC_CFG2_rxadc_override_cal_en_SHIFT(rev)  10
#define RF_20708_RXADC_CFG2_rxadc_override_cal_en_MASK(rev)   0x400

/* Register RF_20708_RXADC_CFG3 */
#define RF0_20708_RXADC_CFG3(rev)                                  (0xa5 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG3(rev)                                  (0xa5 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG3(rev)                                  (0xa5 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG3(rev)                                  (0xa5 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG3(rev)                                 INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG3(rev)                                 INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG3(rev)                                 INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG3(rev)                                 INVALID_ADDRESS
#define RFX_20708_RXADC_CFG3(rev)                                  (0xa5 | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG3_rxadc_coeff_out_ctrl_adc1_I_SHIFT(rev) 14
#define RF_20708_RXADC_CFG3_rxadc_coeff_out_ctrl_adc1_I_MASK(rev)  0xc000
#define RF_20708_RXADC_CFG3_rxadc_ber_hist_rst_adc0_I_SHIFT(rev)   5
#define RF_20708_RXADC_CFG3_rxadc_ber_hist_rst_adc0_I_MASK(rev)    0x20
#define RF_20708_RXADC_CFG3_rxadc_ber_hist_rst_adc0_Q_SHIFT(rev)   1
#define RF_20708_RXADC_CFG3_rxadc_ber_hist_rst_adc0_Q_MASK(rev)    0x2
#define RF_20708_RXADC_CFG3_rxadc_conv_status_en_adc0_I_SHIFT(rev) 6
#define RF_20708_RXADC_CFG3_rxadc_conv_status_en_adc0_I_MASK(rev)  0x40
#define RF_20708_RXADC_CFG3_rxadc_conv_status_en_adc0_Q_SHIFT(rev) 2
#define RF_20708_RXADC_CFG3_rxadc_conv_status_en_adc0_Q_MASK(rev)  0x4
#define RF_20708_RXADC_CFG3_rxadc_ber_hist_rst_adc1_I_SHIFT(rev)   13
#define RF_20708_RXADC_CFG3_rxadc_ber_hist_rst_adc1_I_MASK(rev)    0x2000
#define RF_20708_RXADC_CFG3_rxadc_ber_hist_rst_adc1_Q_SHIFT(rev)   0
#define RF_20708_RXADC_CFG3_rxadc_ber_hist_rst_adc1_Q_MASK(rev)    0x1
#define RF_20708_RXADC_CFG3_rxadc_coeff_out_ctrl_adc0_I_SHIFT(rev) 7
#define RF_20708_RXADC_CFG3_rxadc_coeff_out_ctrl_adc0_I_MASK(rev)  0x180
#define RF_20708_RXADC_CFG3_rxadc_coeff_out_ctrl_adc0_Q_SHIFT(rev) 3
#define RF_20708_RXADC_CFG3_rxadc_coeff_out_ctrl_adc0_Q_MASK(rev)  0x18
#define RF_20708_RXADC_CFG3_rxadc_cal_cap_SHIFT(rev)               9
#define RF_20708_RXADC_CFG3_rxadc_cal_cap_MASK(rev)                0xe00

/* Register RF_20708_RXADC_CFG5 */
#define RF0_20708_RXADC_CFG5(rev)                              (0xa7 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG5(rev)                              (0xa7 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG5(rev)                              (0xa7 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG5(rev)                              (0xa7 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG5(rev)                             INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG5(rev)                             INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG5(rev)                             INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG5(rev)                             INVALID_ADDRESS
#define RFX_20708_RXADC_CFG5(rev)                              (0xa7 | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG5_rxadc1_enb_SHIFT(rev)              12
#define RF_20708_RXADC_CFG5_rxadc1_enb_MASK(rev)               0x1000
#define RF_20708_RXADC_CFG5_rxadc_coeff_cap1_adc0_I_SHIFT(rev) 6
#define RF_20708_RXADC_CFG5_rxadc_coeff_cap1_adc0_I_MASK(rev)  0xfc0
#define RF_20708_RXADC_CFG5_rxadc_power_mode_SHIFT(rev)        13
#define RF_20708_RXADC_CFG5_rxadc_power_mode_MASK(rev)         0x6000
#define RF_20708_RXADC_CFG5_rxadc_coeff_cap2_adc0_I_SHIFT(rev) 0
#define RF_20708_RXADC_CFG5_rxadc_coeff_cap2_adc0_I_MASK(rev)  0x3f

/* Register RF_20708_RXADC_CFG6 */
#define RF0_20708_RXADC_CFG6(rev)                              (0xa8 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG6(rev)                              (0xa8 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG6(rev)                              (0xa8 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG6(rev)                              (0xa8 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG6(rev)                             INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG6(rev)                             INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG6(rev)                             INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG6(rev)                             INVALID_ADDRESS
#define RFX_20708_RXADC_CFG6(rev)                              (0xa8 | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG6_rxadc_coeff_cap0_adc1_I_SHIFT(rev) 6
#define RF_20708_RXADC_CFG6_rxadc_coeff_cap0_adc1_I_MASK(rev)  0xfc0
#define RF_20708_RXADC_CFG6_rxadc_coeff_cap0_adc0_I_SHIFT(rev) 0
#define RF_20708_RXADC_CFG6_rxadc_coeff_cap0_adc0_I_MASK(rev)  0x3f

/* Register RF_20708_RXADC_CFG8 */
#define RF0_20708_RXADC_CFG8(rev)                              (0xaa | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG8(rev)                              (0xaa | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG8(rev)                              (0xaa | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG8(rev)                              (0xaa | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG8(rev)                             INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG8(rev)                             INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG8(rev)                             INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG8(rev)                             INVALID_ADDRESS
#define RFX_20708_RXADC_CFG8(rev)                              (0xaa | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG8_rxadc_coeff_cap2_adc0_Q_SHIFT(rev) 0
#define RF_20708_RXADC_CFG8_rxadc_coeff_cap2_adc0_Q_MASK(rev)  0x3f
#define RF_20708_RXADC_CFG8_rxadc_coeff_cap1_adc0_Q_SHIFT(rev) 6
#define RF_20708_RXADC_CFG8_rxadc_coeff_cap1_adc0_Q_MASK(rev)  0xfc0

/* Register RF_20708_RXADC_CFG9 */
#define RF0_20708_RXADC_CFG9(rev)                              (0xab | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG9(rev)                              (0xab | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG9(rev)                              (0xab | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG9(rev)                              (0xab | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG9(rev)                             INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG9(rev)                             INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG9(rev)                             INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG9(rev)                             INVALID_ADDRESS
#define RFX_20708_RXADC_CFG9(rev)                              (0xab | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG9_rxadc_coeff_cap0_adc1_Q_SHIFT(rev) 6
#define RF_20708_RXADC_CFG9_rxadc_coeff_cap0_adc1_Q_MASK(rev)  0xfc0
#define RF_20708_RXADC_CFG9_rxadc_coeff_cap0_adc0_Q_SHIFT(rev) 0
#define RF_20708_RXADC_CFG9_rxadc_coeff_cap0_adc0_Q_MASK(rev)  0x3f

/* Register RF_20708_RXADC_REG0 */
#define RF0_20708_RXADC_REG0(rev)                        (0xad | JTAG_20708_CR0)
#define RF1_20708_RXADC_REG0(rev)                        (0xad | JTAG_20708_CR1)
#define RF2_20708_RXADC_REG0(rev)                        (0xad | JTAG_20708_CR2)
#define RF3_20708_RXADC_REG0(rev)                        (0xad | JTAG_20708_CR3)
#define RFP0_20708_RXADC_REG0(rev)                       INVALID_ADDRESS
#define RFP1_20708_RXADC_REG0(rev)                       INVALID_ADDRESS
#define RFP2_20708_RXADC_REG0(rev)                       INVALID_ADDRESS
#define RFP3_20708_RXADC_REG0(rev)                       INVALID_ADDRESS
#define RFX_20708_RXADC_REG0(rev)                        (0xad | JTAG_20708_ALL)
#define RF_20708_RXADC_REG0_rxadc_gaincal_LSB_SHIFT(rev) 0
#define RF_20708_RXADC_REG0_rxadc_gaincal_LSB_MASK(rev)  0xffff

/* Register RF_20708_RXADC_REG1 */
#define RF0_20708_RXADC_REG1(rev)                        (0xae | JTAG_20708_CR0)
#define RF1_20708_RXADC_REG1(rev)                        (0xae | JTAG_20708_CR1)
#define RF2_20708_RXADC_REG1(rev)                        (0xae | JTAG_20708_CR2)
#define RF3_20708_RXADC_REG1(rev)                        (0xae | JTAG_20708_CR3)
#define RFP0_20708_RXADC_REG1(rev)                       INVALID_ADDRESS
#define RFP1_20708_RXADC_REG1(rev)                       INVALID_ADDRESS
#define RFP2_20708_RXADC_REG1(rev)                       INVALID_ADDRESS
#define RFP3_20708_RXADC_REG1(rev)                       INVALID_ADDRESS
#define RFX_20708_RXADC_REG1(rev)                        (0xae | JTAG_20708_ALL)
#define RF_20708_RXADC_REG1_rxadc_gaincal_MSB_SHIFT(rev) 0
#define RF_20708_RXADC_REG1_rxadc_gaincal_MSB_MASK(rev)  0xff

/* Register RF_20708_RXADC_REG2 */
#define RF0_20708_RXADC_REG2(rev)                          (0xaf | JTAG_20708_CR0)
#define RF1_20708_RXADC_REG2(rev)                          (0xaf | JTAG_20708_CR1)
#define RF2_20708_RXADC_REG2(rev)                          (0xaf | JTAG_20708_CR2)
#define RF3_20708_RXADC_REG2(rev)                          (0xaf | JTAG_20708_CR3)
#define RFP0_20708_RXADC_REG2(rev)                         INVALID_ADDRESS
#define RFP1_20708_RXADC_REG2(rev)                         INVALID_ADDRESS
#define RFP2_20708_RXADC_REG2(rev)                         INVALID_ADDRESS
#define RFP3_20708_RXADC_REG2(rev)                         INVALID_ADDRESS
#define RFX_20708_RXADC_REG2(rev)                          (0xaf | JTAG_20708_ALL)
#define RF_20708_RXADC_REG2_rxadc_core_ctrl_LSB_SHIFT(rev) 0
#define RF_20708_RXADC_REG2_rxadc_core_ctrl_LSB_MASK(rev)  0xffff

/* Register RF_20708_RXADC_REG3 */
#define RF0_20708_RXADC_REG3(rev)                          (0xb0 | JTAG_20708_CR0)
#define RF1_20708_RXADC_REG3(rev)                          (0xb0 | JTAG_20708_CR1)
#define RF2_20708_RXADC_REG3(rev)                          (0xb0 | JTAG_20708_CR2)
#define RF3_20708_RXADC_REG3(rev)                          (0xb0 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_REG3(rev)                         INVALID_ADDRESS
#define RFP1_20708_RXADC_REG3(rev)                         INVALID_ADDRESS
#define RFP2_20708_RXADC_REG3(rev)                         INVALID_ADDRESS
#define RFP3_20708_RXADC_REG3(rev)                         INVALID_ADDRESS
#define RFX_20708_RXADC_REG3(rev)                          (0xb0 | JTAG_20708_ALL)
#define RF_20708_RXADC_REG3_rxadc_core_ctrl_MSB_SHIFT(rev) 0
#define RF_20708_RXADC_REG3_rxadc_core_ctrl_MSB_MASK(rev)  0xff

/* Register RF_20708_RXADC_CAL_STATUS */
#define RF0_20708_RXADC_CAL_STATUS(rev)                              (0xc0 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CAL_STATUS(rev)                              (0xc0 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CAL_STATUS(rev)                              (0xc0 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CAL_STATUS(rev)                              (0xc0 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CAL_STATUS(rev)                             INVALID_ADDRESS
#define RFP1_20708_RXADC_CAL_STATUS(rev)                             INVALID_ADDRESS
#define RFP2_20708_RXADC_CAL_STATUS(rev)                             INVALID_ADDRESS
#define RFP3_20708_RXADC_CAL_STATUS(rev)                             INVALID_ADDRESS
#define RFX_20708_RXADC_CAL_STATUS(rev)                              (0xc0 | JTAG_20708_ALL)
#define RF_20708_RXADC_CAL_STATUS_o_rxadc_cal_done_adc1_I_SHIFT(rev) 3
#define RF_20708_RXADC_CAL_STATUS_o_rxadc_cal_done_adc1_I_MASK(rev)  0x8
#define RF_20708_RXADC_CAL_STATUS_o_rxadc_cal_done_adc1_Q_SHIFT(rev) 0
#define RF_20708_RXADC_CAL_STATUS_o_rxadc_cal_done_adc1_Q_MASK(rev)  0x1
#define RF_20708_RXADC_CAL_STATUS_o_rxadc_cal_done_adc0_I_SHIFT(rev) 1
#define RF_20708_RXADC_CAL_STATUS_o_rxadc_cal_done_adc0_I_MASK(rev)  0x2
#define RF_20708_RXADC_CAL_STATUS_o_rxadc_cal_done_adc0_Q_SHIFT(rev) 2
#define RF_20708_RXADC_CAL_STATUS_o_rxadc_cal_done_adc0_Q_MASK(rev)  0x4

/* Register RF_20708_AFE_CFG1_OVR1 */
#define RF0_20708_AFE_CFG1_OVR1(rev)                                  (0xc1 | JTAG_20708_CR0)
#define RF1_20708_AFE_CFG1_OVR1(rev)                                  (0xc1 | JTAG_20708_CR1)
#define RF2_20708_AFE_CFG1_OVR1(rev)                                  (0xc1 | JTAG_20708_CR2)
#define RF3_20708_AFE_CFG1_OVR1(rev)                                  (0xc1 | JTAG_20708_CR3)
#define RFP0_20708_AFE_CFG1_OVR1(rev)                                 INVALID_ADDRESS
#define RFP1_20708_AFE_CFG1_OVR1(rev)                                 INVALID_ADDRESS
#define RFP2_20708_AFE_CFG1_OVR1(rev)                                 INVALID_ADDRESS
#define RFP3_20708_AFE_CFG1_OVR1(rev)                                 INVALID_ADDRESS
#define RFX_20708_AFE_CFG1_OVR1(rev)                                  (0xc1 | JTAG_20708_ALL)
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap2_adc0_I_SHIFT(rev) 2
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap2_adc0_I_MASK(rev)  0x4
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap2_adc0_Q_SHIFT(rev) 5
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap2_adc0_Q_MASK(rev)  0x20
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap0_adc0_I_SHIFT(rev) 4
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap0_adc0_I_MASK(rev)  0x10
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap0_adc0_Q_SHIFT(rev) 7
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap0_adc0_Q_MASK(rev)  0x80
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap2_adc1_I_SHIFT(rev) 0
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap2_adc1_I_MASK(rev)  0x1
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap2_adc1_Q_SHIFT(rev) 11
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap2_adc1_Q_MASK(rev)  0x800
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap0_adc1_I_SHIFT(rev) 8
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap0_adc1_I_MASK(rev)  0x100
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap0_adc1_Q_SHIFT(rev) 9
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap0_adc1_Q_MASK(rev)  0x200
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap1_adc0_I_SHIFT(rev) 3
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap1_adc0_I_MASK(rev)  0x8
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap1_adc0_Q_SHIFT(rev) 6
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap1_adc0_Q_MASK(rev)  0x40
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_pu_nap_SHIFT(rev)            12
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_pu_nap_MASK(rev)             0x1000
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_pu_refbias_SHIFT(rev)        13
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_pu_refbias_MASK(rev)         0x2000
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_pu_refI_SHIFT(rev)           14
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_pu_refI_MASK(rev)            0x4000
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_pu_refQ_SHIFT(rev)           15
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_pu_refQ_MASK(rev)            0x8000
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap1_adc1_I_SHIFT(rev) 1
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap1_adc1_I_MASK(rev)  0x2
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap1_adc1_Q_SHIFT(rev) 10
#define RF_20708_AFE_CFG1_OVR1_ovr_rxadc_coeff_cap1_adc1_Q_MASK(rev)  0x400

/* Register RF_20708_AFE_CFG1_OVR2 */
#define RF0_20708_AFE_CFG1_OVR2(rev)                               (0xc2 | JTAG_20708_CR0)
#define RF1_20708_AFE_CFG1_OVR2(rev)                               (0xc2 | JTAG_20708_CR1)
#define RF2_20708_AFE_CFG1_OVR2(rev)                               (0xc2 | JTAG_20708_CR2)
#define RF3_20708_AFE_CFG1_OVR2(rev)                               (0xc2 | JTAG_20708_CR3)
#define RFP0_20708_AFE_CFG1_OVR2(rev)                              INVALID_ADDRESS
#define RFP1_20708_AFE_CFG1_OVR2(rev)                              INVALID_ADDRESS
#define RFP2_20708_AFE_CFG1_OVR2(rev)                              INVALID_ADDRESS
#define RFP3_20708_AFE_CFG1_OVR2(rev)                              INVALID_ADDRESS
#define RFX_20708_AFE_CFG1_OVR2(rev)                               (0xc2 | JTAG_20708_ALL)
#define RF_20708_AFE_CFG1_OVR2_ovr_iqdac_pwrup_Q_SHIFT(rev)        4
#define RF_20708_AFE_CFG1_OVR2_ovr_iqdac_pwrup_Q_MASK(rev)         0x10
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_puI_SHIFT(rev)            3
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_puI_MASK(rev)             0x8
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_reset_n_adc0_I_SHIFT(rev) 11
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_reset_n_adc0_I_MASK(rev)  0x800
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_puQ_SHIFT(rev)            2
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_puQ_MASK(rev)             0x4
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_reset_n_adc0_Q_SHIFT(rev) 14
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_reset_n_adc0_Q_MASK(rev)  0x4000
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_reset_n_adc1_I_SHIFT(rev) 9
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_reset_n_adc1_I_MASK(rev)  0x200
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_pu_adc_clk_SHIFT(rev)     15
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_pu_adc_clk_MASK(rev)      0x8000
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_reset_n_adc1_Q_SHIFT(rev) 10
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_reset_n_adc1_Q_MASK(rev)  0x400
#define RF_20708_AFE_CFG1_OVR2_ovr_iqdac_pwrup_diode_SHIFT(rev)    6
#define RF_20708_AFE_CFG1_OVR2_ovr_iqdac_pwrup_diode_MASK(rev)     0x40
#define RF_20708_AFE_CFG1_OVR2_ovr_iqdac_reset_SHIFT(rev)          8
#define RF_20708_AFE_CFG1_OVR2_ovr_iqdac_reset_MASK(rev)           0x100
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc1_enb_SHIFT(rev)           13
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc1_enb_MASK(rev)            0x2000
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_resetn_outI_SHIFT(rev)    0
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_resetn_outI_MASK(rev)     0x1
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_resetn_outQ_SHIFT(rev)    1
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc_resetn_outQ_MASK(rev)     0x2
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc0_enb_SHIFT(rev)           12
#define RF_20708_AFE_CFG1_OVR2_ovr_rxadc0_enb_MASK(rev)            0x1000
#define RF_20708_AFE_CFG1_OVR2_ovr_iqdac_buf_pu_SHIFT(rev)         7
#define RF_20708_AFE_CFG1_OVR2_ovr_iqdac_buf_pu_MASK(rev)          0x80
#define RF_20708_AFE_CFG1_OVR2_ovr_iqdac_pwrup_I_SHIFT(rev)        5
#define RF_20708_AFE_CFG1_OVR2_ovr_iqdac_pwrup_I_MASK(rev)         0x20

/* Register RF_20708_SPARE_CFG0 */
#define RF0_20708_SPARE_CFG0(rev)              (0xc3 | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG0(rev)              (0xc3 | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG0(rev)              (0xc3 | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG0(rev)              (0xc3 | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG0(rev)             INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG0(rev)             INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG0(rev)             INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG0(rev)             INVALID_ADDRESS
#define RFX_20708_SPARE_CFG0(rev)              (0xc3 | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG0_spare_0_SHIFT(rev) 0
#define RF_20708_SPARE_CFG0_spare_0_MASK(rev)  0xffff

/* Register RF_20708_SPARE_CFG1 */
#define RF0_20708_SPARE_CFG1(rev)              (0xc4 | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG1(rev)              (0xc4 | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG1(rev)              (0xc4 | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG1(rev)              (0xc4 | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG1(rev)             INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG1(rev)             INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG1(rev)             INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG1(rev)             INVALID_ADDRESS
#define RFX_20708_SPARE_CFG1(rev)              (0xc4 | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG1_spare_1_SHIFT(rev) 0
#define RF_20708_SPARE_CFG1_spare_1_MASK(rev)  0xffff

/* Register RF_20708_SPARE_CFG2 */
#define RF0_20708_SPARE_CFG2(rev)              (0xc5 | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG2(rev)              (0xc5 | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG2(rev)              (0xc5 | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG2(rev)              (0xc5 | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG2(rev)             INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG2(rev)             INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG2(rev)             INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG2(rev)             INVALID_ADDRESS
#define RFX_20708_SPARE_CFG2(rev)              (0xc5 | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG2_spare_2_SHIFT(rev) 0
#define RF_20708_SPARE_CFG2_spare_2_MASK(rev)  0xffff

/* Register RF_20708_SPARE_CFG3 */
#define RF0_20708_SPARE_CFG3(rev)              (0xc6 | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG3(rev)              (0xc6 | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG3(rev)              (0xc6 | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG3(rev)              (0xc6 | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG3(rev)             INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG3(rev)             INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG3(rev)             INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG3(rev)             INVALID_ADDRESS
#define RFX_20708_SPARE_CFG3(rev)              (0xc6 | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG3_spare_3_SHIFT(rev) 0
#define RF_20708_SPARE_CFG3_spare_3_MASK(rev)  0xffff

/* Register RF_20708_SPARE_CFG4 */
#define RF0_20708_SPARE_CFG4(rev)              (0xc7 | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG4(rev)              (0xc7 | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG4(rev)              (0xc7 | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG4(rev)              (0xc7 | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG4(rev)             INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG4(rev)             INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG4(rev)             INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG4(rev)             INVALID_ADDRESS
#define RFX_20708_SPARE_CFG4(rev)              (0xc7 | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG4_spare_4_SHIFT(rev) 0
#define RF_20708_SPARE_CFG4_spare_4_MASK(rev)  0xffff

/* Register RF_20708_SPARE_CFG5 */
#define RF0_20708_SPARE_CFG5(rev)              (0xc8 | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG5(rev)              (0xc8 | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG5(rev)              (0xc8 | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG5(rev)              (0xc8 | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG5(rev)             INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG5(rev)             INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG5(rev)             INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG5(rev)             INVALID_ADDRESS
#define RFX_20708_SPARE_CFG5(rev)              (0xc8 | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG5_spare_5_SHIFT(rev) 0
#define RF_20708_SPARE_CFG5_spare_5_MASK(rev)  0xffff

/* Register RF_20708_SPARE_CFG6 */
#define RF0_20708_SPARE_CFG6(rev)              (0xc9 | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG6(rev)              (0xc9 | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG6(rev)              (0xc9 | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG6(rev)              (0xc9 | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG6(rev)             INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG6(rev)             INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG6(rev)             INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG6(rev)             INVALID_ADDRESS
#define RFX_20708_SPARE_CFG6(rev)              (0xc9 | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG6_spare_6_SHIFT(rev) 0
#define RF_20708_SPARE_CFG6_spare_6_MASK(rev)  0xffff

/* Register RF_20708_SPARE_CFG7 */
#define RF0_20708_SPARE_CFG7(rev)              (0xca | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG7(rev)              (0xca | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG7(rev)              (0xca | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG7(rev)              (0xca | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG7(rev)             INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG7(rev)             INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG7(rev)             INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG7(rev)             INVALID_ADDRESS
#define RFX_20708_SPARE_CFG7(rev)              (0xca | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG7_spare_7_SHIFT(rev) 0
#define RF_20708_SPARE_CFG7_spare_7_MASK(rev)  0xffff

/* Register RF_20708_SPARE_CFG8 */
#define RF0_20708_SPARE_CFG8(rev)              (0xcb | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG8(rev)              (0xcb | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG8(rev)              (0xcb | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG8(rev)              (0xcb | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG8(rev)             INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG8(rev)             INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG8(rev)             INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG8(rev)             INVALID_ADDRESS
#define RFX_20708_SPARE_CFG8(rev)              (0xcb | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG8_spare_8_SHIFT(rev) 0
#define RF_20708_SPARE_CFG8_spare_8_MASK(rev)  0xffff

/* Register RF_20708_SPARE_CFG9 */
#define RF0_20708_SPARE_CFG9(rev)              (0xcc | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG9(rev)              (0xcc | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG9(rev)              (0xcc | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG9(rev)              (0xcc | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG9(rev)             INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG9(rev)             INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG9(rev)             INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG9(rev)             INVALID_ADDRESS
#define RFX_20708_SPARE_CFG9(rev)              (0xcc | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG9_spare_9_SHIFT(rev) 0
#define RF_20708_SPARE_CFG9_spare_9_MASK(rev)  0xffff

/* Register RF_20708_SPARE_CFG10 */
#define RF0_20708_SPARE_CFG10(rev)               (0xcd | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG10(rev)               (0xcd | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG10(rev)               (0xcd | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG10(rev)               (0xcd | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG10(rev)              INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG10(rev)              INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG10(rev)              INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG10(rev)              INVALID_ADDRESS
#define RFX_20708_SPARE_CFG10(rev)               (0xcd | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG10_spare_10_SHIFT(rev) 0
#define RF_20708_SPARE_CFG10_spare_10_MASK(rev)  0xffff

/* Register RF_20708_SPARE_CFG11 */
#define RF0_20708_SPARE_CFG11(rev)               (0xce | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG11(rev)               (0xce | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG11(rev)               (0xce | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG11(rev)               (0xce | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG11(rev)              INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG11(rev)              INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG11(rev)              INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG11(rev)              INVALID_ADDRESS
#define RFX_20708_SPARE_CFG11(rev)               (0xce | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG11_spare_11_SHIFT(rev) 0
#define RF_20708_SPARE_CFG11_spare_11_MASK(rev)  0xffff

/* Register RF_20708_SPARE_CFG12 */
#define RF0_20708_SPARE_CFG12(rev)               (0xcf | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG12(rev)               (0xcf | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG12(rev)               (0xcf | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG12(rev)               (0xcf | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG12(rev)              INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG12(rev)              INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG12(rev)              INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG12(rev)              INVALID_ADDRESS
#define RFX_20708_SPARE_CFG12(rev)               (0xcf | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG12_spare_12_SHIFT(rev) 0
#define RF_20708_SPARE_CFG12_spare_12_MASK(rev)  0xffff

/* Register RF_20708_GPAIO_SEL2 */
#define RF0_20708_GPAIO_SEL2(rev)                     (0xd1 | JTAG_20708_CR0)
#define RF1_20708_GPAIO_SEL2(rev)                     (0xd1 | JTAG_20708_CR1)
#define RF2_20708_GPAIO_SEL2(rev)                     (0xd1 | JTAG_20708_CR2)
#define RF3_20708_GPAIO_SEL2(rev)                     (0xd1 | JTAG_20708_CR3)
#define RFP0_20708_GPAIO_SEL2(rev)                    INVALID_ADDRESS
#define RFP1_20708_GPAIO_SEL2(rev)                    INVALID_ADDRESS
#define RFP2_20708_GPAIO_SEL2(rev)                    INVALID_ADDRESS
#define RFP3_20708_GPAIO_SEL2(rev)                    INVALID_ADDRESS
#define RFX_20708_GPAIO_SEL2(rev)                     (0xd1 | JTAG_20708_ALL)
#define RF_20708_GPAIO_SEL2_txrxiq_bus_sel_SHIFT(rev) 1
#define RF_20708_GPAIO_SEL2_txrxiq_bus_sel_MASK(rev)  0x6
#define RF_20708_GPAIO_SEL2_gpaio_pu_SHIFT(rev)       0
#define RF_20708_GPAIO_SEL2_gpaio_pu_MASK(rev)        0x1

/* Register RF_20708_GPAIO_SEL0 */
#define RF0_20708_GPAIO_SEL0(rev)                           (0xd3 | JTAG_20708_CR0)
#define RF1_20708_GPAIO_SEL0(rev)                           (0xd3 | JTAG_20708_CR1)
#define RF2_20708_GPAIO_SEL0(rev)                           (0xd3 | JTAG_20708_CR2)
#define RF3_20708_GPAIO_SEL0(rev)                           (0xd3 | JTAG_20708_CR3)
#define RFP0_20708_GPAIO_SEL0(rev)                          INVALID_ADDRESS
#define RFP1_20708_GPAIO_SEL0(rev)                          INVALID_ADDRESS
#define RFP2_20708_GPAIO_SEL0(rev)                          INVALID_ADDRESS
#define RFP3_20708_GPAIO_SEL0(rev)                          INVALID_ADDRESS
#define RFX_20708_GPAIO_SEL0(rev)                           (0xd3 | JTAG_20708_ALL)
#define RF_20708_GPAIO_SEL0_gpaio_sel_0to15_port_SHIFT(rev) 0
#define RF_20708_GPAIO_SEL0_gpaio_sel_0to15_port_MASK(rev)  0x3ff

/* Register RF_20708_TEMPSENSE_OVR1 */
#define RF0_20708_TEMPSENSE_OVR1(rev)                                (0xd4 | JTAG_20708_CR0)
#define RF1_20708_TEMPSENSE_OVR1(rev)                                (0xd4 | JTAG_20708_CR1)
#define RF2_20708_TEMPSENSE_OVR1(rev)                                (0xd4 | JTAG_20708_CR2)
#define RF3_20708_TEMPSENSE_OVR1(rev)                                (0xd4 | JTAG_20708_CR3)
#define RFP0_20708_TEMPSENSE_OVR1(rev)                               INVALID_ADDRESS
#define RFP1_20708_TEMPSENSE_OVR1(rev)                               INVALID_ADDRESS
#define RFP2_20708_TEMPSENSE_OVR1(rev)                               INVALID_ADDRESS
#define RFP3_20708_TEMPSENSE_OVR1(rev)                               INVALID_ADDRESS
#define RFX_20708_TEMPSENSE_OVR1(rev)                                (0xd4 | JTAG_20708_ALL)
#define RF_20708_TEMPSENSE_OVR1_ovr_tempsense_sel_Vbe_Vbg_SHIFT(rev) 1
#define RF_20708_TEMPSENSE_OVR1_ovr_tempsense_sel_Vbe_Vbg_MASK(rev)  0x2
#define RF_20708_TEMPSENSE_OVR1_ovr_tempsense_pu_SHIFT(rev)          0
#define RF_20708_TEMPSENSE_OVR1_ovr_tempsense_pu_MASK(rev)           0x1

/* Register RF_20708_TEMPSENSE_CFG */
#define RF0_20708_TEMPSENSE_CFG(rev)                            (0xd5 | JTAG_20708_CR0)
#define RF1_20708_TEMPSENSE_CFG(rev)                            (0xd5 | JTAG_20708_CR1)
#define RF2_20708_TEMPSENSE_CFG(rev)                            (0xd5 | JTAG_20708_CR2)
#define RF3_20708_TEMPSENSE_CFG(rev)                            (0xd5 | JTAG_20708_CR3)
#define RFP0_20708_TEMPSENSE_CFG(rev)                           INVALID_ADDRESS
#define RFP1_20708_TEMPSENSE_CFG(rev)                           INVALID_ADDRESS
#define RFP2_20708_TEMPSENSE_CFG(rev)                           INVALID_ADDRESS
#define RFP3_20708_TEMPSENSE_CFG(rev)                           INVALID_ADDRESS
#define RFX_20708_TEMPSENSE_CFG(rev)                            (0xd5 | JTAG_20708_ALL)
#define RF_20708_TEMPSENSE_CFG_tempsense_sel_Vbe_Vbg_SHIFT(rev) 1
#define RF_20708_TEMPSENSE_CFG_tempsense_sel_Vbe_Vbg_MASK(rev)  0x2
#define RF_20708_TEMPSENSE_CFG_tempsense_pu_SHIFT(rev)          0
#define RF_20708_TEMPSENSE_CFG_tempsense_pu_MASK(rev)           0x1

/* Register RF_20708_SPARE_CFG13 */
#define RF0_20708_SPARE_CFG13(rev)               (0x100 | JTAG_20708_CR0)
#define RF1_20708_SPARE_CFG13(rev)               (0x100 | JTAG_20708_CR1)
#define RF2_20708_SPARE_CFG13(rev)               (0x100 | JTAG_20708_CR2)
#define RF3_20708_SPARE_CFG13(rev)               (0x100 | JTAG_20708_CR3)
#define RFP0_20708_SPARE_CFG13(rev)              INVALID_ADDRESS
#define RFP1_20708_SPARE_CFG13(rev)              INVALID_ADDRESS
#define RFP2_20708_SPARE_CFG13(rev)              INVALID_ADDRESS
#define RFP3_20708_SPARE_CFG13(rev)              INVALID_ADDRESS
#define RFX_20708_SPARE_CFG13(rev)               (0x100 | JTAG_20708_ALL)
#define RF_20708_SPARE_CFG13_spare_13_SHIFT(rev) 0
#define RF_20708_SPARE_CFG13_spare_13_MASK(rev)  0xffff

/* Register RF_20708_RXADC_CFG7 */
#define RF0_20708_RXADC_CFG7(rev)                              (0x1ba | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG7(rev)                              (0x1ba | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG7(rev)                              (0x1ba | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG7(rev)                              (0x1ba | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG7(rev)                             INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG7(rev)                             INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG7(rev)                             INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG7(rev)                             INVALID_ADDRESS
#define RFX_20708_RXADC_CFG7(rev)                              (0x1ba | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG7_rxadc_coeff_cap2_adc1_I_SHIFT(rev) 0
#define RF_20708_RXADC_CFG7_rxadc_coeff_cap2_adc1_I_MASK(rev)  0x3f
#define RF_20708_RXADC_CFG7_rxadc_coeff_cap2_adc1_Q_SHIFT(rev) 6
#define RF_20708_RXADC_CFG7_rxadc_coeff_cap2_adc1_Q_MASK(rev)  0xfc0

/* Register RF_20708_RXADC_CFG4 */
#define RF0_20708_RXADC_CFG4(rev)                                  (0x1bb | JTAG_20708_CR0)
#define RF1_20708_RXADC_CFG4(rev)                                  (0x1bb | JTAG_20708_CR1)
#define RF2_20708_RXADC_CFG4(rev)                                  (0x1bb | JTAG_20708_CR2)
#define RF3_20708_RXADC_CFG4(rev)                                  (0x1bb | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CFG4(rev)                                 INVALID_ADDRESS
#define RFP1_20708_RXADC_CFG4(rev)                                 INVALID_ADDRESS
#define RFP2_20708_RXADC_CFG4(rev)                                 INVALID_ADDRESS
#define RFP3_20708_RXADC_CFG4(rev)                                 INVALID_ADDRESS
#define RFX_20708_RXADC_CFG4(rev)                                  (0x1bb | JTAG_20708_ALL)
#define RF_20708_RXADC_CFG4_rxadc_coeff_cap1_adc1_Q_SHIFT(rev)     3
#define RF_20708_RXADC_CFG4_rxadc_coeff_cap1_adc1_Q_MASK(rev)      0x1f8
#define RF_20708_RXADC_CFG4_rxadc_coeff_out_ctrl_adc1_Q_SHIFT(rev) 0
#define RF_20708_RXADC_CFG4_rxadc_coeff_out_ctrl_adc1_Q_MASK(rev)  0x3
#define RF_20708_RXADC_CFG4_rxadc_conv_status_en_adc1_I_SHIFT(rev) 2
#define RF_20708_RXADC_CFG4_rxadc_conv_status_en_adc1_I_MASK(rev)  0x4
#define RF_20708_RXADC_CFG4_rxadc_coeff_cap1_adc1_I_SHIFT(rev)     9
#define RF_20708_RXADC_CFG4_rxadc_coeff_cap1_adc1_I_MASK(rev)      0x7e00
#define RF_20708_RXADC_CFG4_rxadc_conv_status_en_adc1_Q_SHIFT(rev) 15
#define RF_20708_RXADC_CFG4_rxadc_conv_status_en_adc1_Q_MASK(rev)  0x8000

/* Register RF_20708_XADC_CONV_STAT_ADC1_Q */
#define RF0_20708_XADC_CONV_STAT_ADC1_Q(rev)                           (0x1bc | JTAG_20708_CR0)
#define RF1_20708_XADC_CONV_STAT_ADC1_Q(rev)                           (0x1bc | JTAG_20708_CR1)
#define RF2_20708_XADC_CONV_STAT_ADC1_Q(rev)                           (0x1bc | JTAG_20708_CR2)
#define RF3_20708_XADC_CONV_STAT_ADC1_Q(rev)                           (0x1bc | JTAG_20708_CR3)
#define RFP0_20708_XADC_CONV_STAT_ADC1_Q(rev)                          INVALID_ADDRESS
#define RFP1_20708_XADC_CONV_STAT_ADC1_Q(rev)                          INVALID_ADDRESS
#define RFP2_20708_XADC_CONV_STAT_ADC1_Q(rev)                          INVALID_ADDRESS
#define RFP3_20708_XADC_CONV_STAT_ADC1_Q(rev)                          INVALID_ADDRESS
#define RFX_20708_XADC_CONV_STAT_ADC1_Q(rev)                           (0x1bc | JTAG_20708_ALL)
#define RF_20708_XADC_CONV_STAT_ADC1_Q_o_conv_status_adc1_Q_SHIFT(rev) 0
#define RF_20708_XADC_CONV_STAT_ADC1_Q_o_conv_status_adc1_Q_MASK(rev)  0xffff

/* Register RF_20708_XADC_CONV_STAT_ADC1_I */
#define RF0_20708_XADC_CONV_STAT_ADC1_I(rev)                           (0x1bd | JTAG_20708_CR0)
#define RF1_20708_XADC_CONV_STAT_ADC1_I(rev)                           (0x1bd | JTAG_20708_CR1)
#define RF2_20708_XADC_CONV_STAT_ADC1_I(rev)                           (0x1bd | JTAG_20708_CR2)
#define RF3_20708_XADC_CONV_STAT_ADC1_I(rev)                           (0x1bd | JTAG_20708_CR3)
#define RFP0_20708_XADC_CONV_STAT_ADC1_I(rev)                          INVALID_ADDRESS
#define RFP1_20708_XADC_CONV_STAT_ADC1_I(rev)                          INVALID_ADDRESS
#define RFP2_20708_XADC_CONV_STAT_ADC1_I(rev)                          INVALID_ADDRESS
#define RFP3_20708_XADC_CONV_STAT_ADC1_I(rev)                          INVALID_ADDRESS
#define RFX_20708_XADC_CONV_STAT_ADC1_I(rev)                           (0x1bd | JTAG_20708_ALL)
#define RF_20708_XADC_CONV_STAT_ADC1_I_o_conv_status_adc1_I_SHIFT(rev) 0
#define RF_20708_XADC_CONV_STAT_ADC1_I_o_conv_status_adc1_I_MASK(rev)  0xffff

/* Register RF_20708_BG_REG13 */
#define RF0_20708_BG_REG13(rev)                              (0x1c1 | JTAG_20708_CR0)
#define RF1_20708_BG_REG13(rev)                              (0x1c1 | JTAG_20708_CR1)
#define RF2_20708_BG_REG13(rev)                              (0x1c1 | JTAG_20708_CR2)
#define RF3_20708_BG_REG13(rev)                              (0x1c1 | JTAG_20708_CR3)
#define RFP0_20708_BG_REG13(rev)                             INVALID_ADDRESS
#define RFP1_20708_BG_REG13(rev)                             INVALID_ADDRESS
#define RFP2_20708_BG_REG13(rev)                             INVALID_ADDRESS
#define RFP3_20708_BG_REG13(rev)                             INVALID_ADDRESS
#define RFX_20708_BG_REG13(rev)                              (0x1c1 | JTAG_20708_ALL)
#define RF_20708_BG_REG13_bg_ctat_uncal_mirror_pu_SHIFT(rev) 2
#define RF_20708_BG_REG13_bg_ctat_uncal_mirror_pu_MASK(rev)  0x4
#define RF_20708_BG_REG13_bg_ptat_cal_mirror_pu_SHIFT(rev)   1
#define RF_20708_BG_REG13_bg_ptat_cal_mirror_pu_MASK(rev)    0x2
#define RF_20708_BG_REG13_bg_ptat_uncal_mirror_pu_SHIFT(rev) 0
#define RF_20708_BG_REG13_bg_ptat_uncal_mirror_pu_MASK(rev)  0x1
#define RF_20708_BG_REG13_bg_ctat_cal_mirror_pu_SHIFT(rev)   3
#define RF_20708_BG_REG13_bg_ctat_cal_mirror_pu_MASK(rev)    0x8

/* Register RF_20708_BG_REG14 */
#define RF0_20708_BG_REG14(rev)                    (0x1c2 | JTAG_20708_CR0)
#define RF1_20708_BG_REG14(rev)                    (0x1c2 | JTAG_20708_CR1)
#define RF2_20708_BG_REG14(rev)                    (0x1c2 | JTAG_20708_CR2)
#define RF3_20708_BG_REG14(rev)                    (0x1c2 | JTAG_20708_CR3)
#define RFP0_20708_BG_REG14(rev)                   INVALID_ADDRESS
#define RFP1_20708_BG_REG14(rev)                   INVALID_ADDRESS
#define RFP2_20708_BG_REG14(rev)                   INVALID_ADDRESS
#define RFP3_20708_BG_REG14(rev)                   INVALID_ADDRESS
#define RFX_20708_BG_REG14(rev)                    (0x1c2 | JTAG_20708_ALL)
#define RF_20708_BG_REG14_bg_ctrl_spare_SHIFT(rev) 0
#define RF_20708_BG_REG14_bg_ctrl_spare_MASK(rev)  0xffff

/* Register RF_20708_TX2G_PAD_REG1 */
#define RF0_20708_TX2G_PAD_REG1(rev)                               (0x1c3 | JTAG_20708_CR0)
#define RF1_20708_TX2G_PAD_REG1(rev)                               (0x1c3 | JTAG_20708_CR1)
#define RF2_20708_TX2G_PAD_REG1(rev)                               (0x1c3 | JTAG_20708_CR2)
#define RF3_20708_TX2G_PAD_REG1(rev)                               (0x1c3 | JTAG_20708_CR3)
#define RFP0_20708_TX2G_PAD_REG1(rev)                              INVALID_ADDRESS
#define RFP1_20708_TX2G_PAD_REG1(rev)                              INVALID_ADDRESS
#define RFP2_20708_TX2G_PAD_REG1(rev)                              INVALID_ADDRESS
#define RFP3_20708_TX2G_PAD_REG1(rev)                              INVALID_ADDRESS
#define RFX_20708_TX2G_PAD_REG1(rev)                               (0x1c3 | JTAG_20708_ALL)
#define RF_20708_TX2G_PAD_REG1_txdb_pad_idac_gm_SHIFT(rev)         6
#define RF_20708_TX2G_PAD_REG1_txdb_pad_idac_gm_MASK(rev)          0x7c0
#define RF_20708_TX2G_PAD_REG1_txdb_pad_idac_mirror_cas_SHIFT(rev) 2
#define RF_20708_TX2G_PAD_REG1_txdb_pad_idac_mirror_cas_MASK(rev)  0x3c
#define RF_20708_TX2G_PAD_REG1_tx_pad_gpaio_casgb_SHIFT(rev)       0
#define RF_20708_TX2G_PAD_REG1_tx_pad_gpaio_casgb_MASK(rev)        0x1
#define RF_20708_TX2G_PAD_REG1_txdb_pad_idac_cas_off_SHIFT(rev)    11
#define RF_20708_TX2G_PAD_REG1_txdb_pad_idac_cas_off_MASK(rev)     0xf800

/* Register RF_20708_TX2G_MIX_REG2 */
#define RF0_20708_TX2G_MIX_REG2(rev)                               (0x1c4 | JTAG_20708_CR0)
#define RF1_20708_TX2G_MIX_REG2(rev)                               (0x1c4 | JTAG_20708_CR1)
#define RF2_20708_TX2G_MIX_REG2(rev)                               (0x1c4 | JTAG_20708_CR2)
#define RF3_20708_TX2G_MIX_REG2(rev)                               (0x1c4 | JTAG_20708_CR3)
#define RFP0_20708_TX2G_MIX_REG2(rev)                              INVALID_ADDRESS
#define RFP1_20708_TX2G_MIX_REG2(rev)                              INVALID_ADDRESS
#define RFP2_20708_TX2G_MIX_REG2(rev)                              INVALID_ADDRESS
#define RFP3_20708_TX2G_MIX_REG2(rev)                              INVALID_ADDRESS
#define RFX_20708_TX2G_MIX_REG2(rev)                               (0x1c4 | JTAG_20708_ALL)
#define RF_20708_TX2G_MIX_REG2_txdb_mx_bias_cas_off_dis_SHIFT(rev) 1
#define RF_20708_TX2G_MIX_REG2_txdb_mx_bias_cas_off_dis_MASK(rev)  0x2
#define RF_20708_TX2G_MIX_REG2_txdb_mx_idac_cas_SHIFT(rev)         2
#define RF_20708_TX2G_MIX_REG2_txdb_mx_idac_cas_MASK(rev)          0x7c
#define RF_20708_TX2G_MIX_REG2_txdb_mx_idac_bb_SHIFT(rev)          7
#define RF_20708_TX2G_MIX_REG2_txdb_mx_idac_bb_MASK(rev)           0xf80
#define RF_20708_TX2G_MIX_REG2_txdb_mx_idac_tune_SHIFT(rev)        12
#define RF_20708_TX2G_MIX_REG2_txdb_mx_idac_tune_MASK(rev)         0xf000

/* Register RF_20708_TX2G_PAD_REG2 */
#define RF0_20708_TX2G_PAD_REG2(rev)                                       (0x1c5 | JTAG_20708_CR0)
#define RF1_20708_TX2G_PAD_REG2(rev)                                       (0x1c5 | JTAG_20708_CR1)
#define RF2_20708_TX2G_PAD_REG2(rev)                                       (0x1c5 | JTAG_20708_CR2)
#define RF3_20708_TX2G_PAD_REG2(rev)                                       (0x1c5 | JTAG_20708_CR3)
#define RFP0_20708_TX2G_PAD_REG2(rev)                                      INVALID_ADDRESS
#define RFP1_20708_TX2G_PAD_REG2(rev)                                      INVALID_ADDRESS
#define RFP2_20708_TX2G_PAD_REG2(rev)                                      INVALID_ADDRESS
#define RFP3_20708_TX2G_PAD_REG2(rev)                                      INVALID_ADDRESS
#define RFX_20708_TX2G_PAD_REG2(rev)                                       (0x1c5 | JTAG_20708_ALL)
#define RF_20708_TX2G_PAD_REG2_txdb_pad_idac_mirror_cas_replica_SHIFT(rev) 8
#define RF_20708_TX2G_PAD_REG2_txdb_pad_idac_mirror_cas_replica_MASK(rev)  0xf00
#define RF_20708_TX2G_PAD_REG2_tx_pad_xfmr_sw_SHIFT(rev)                   0
#define RF_20708_TX2G_PAD_REG2_tx_pad_xfmr_sw_MASK(rev)                    0x1
#define RF_20708_TX2G_PAD_REG2_txdb_pad_idac_mirror_cas_gm_SHIFT(rev)      12
#define RF_20708_TX2G_PAD_REG2_txdb_pad_idac_mirror_cas_gm_MASK(rev)       0xf000
#define RF_20708_TX2G_PAD_REG2_txdb_pad_idac_tune_SHIFT(rev)               4
#define RF_20708_TX2G_PAD_REG2_txdb_pad_idac_tune_MASK(rev)                0xf0

/* Register RF_20708_TXDB_PAD_REG3 */
#define RF0_20708_TXDB_PAD_REG3(rev)                        (0x1c6 | JTAG_20708_CR0)
#define RF1_20708_TXDB_PAD_REG3(rev)                        (0x1c6 | JTAG_20708_CR1)
#define RF2_20708_TXDB_PAD_REG3(rev)                        (0x1c6 | JTAG_20708_CR2)
#define RF3_20708_TXDB_PAD_REG3(rev)                        (0x1c6 | JTAG_20708_CR3)
#define RFP0_20708_TXDB_PAD_REG3(rev)                       INVALID_ADDRESS
#define RFP1_20708_TXDB_PAD_REG3(rev)                       INVALID_ADDRESS
#define RFP2_20708_TXDB_PAD_REG3(rev)                       INVALID_ADDRESS
#define RFP3_20708_TXDB_PAD_REG3(rev)                       INVALID_ADDRESS
#define RFX_20708_TXDB_PAD_REG3(rev)                        (0x1c6 | JTAG_20708_ALL)
#define RF_20708_TXDB_PAD_REG3_txdb_pad_idac_cas_SHIFT(rev) 11
#define RF_20708_TXDB_PAD_REG3_txdb_pad_idac_cas_MASK(rev)  0xf800
#define RF_20708_TXDB_PAD_REG3_tx_pad_tune_SHIFT(rev)       3
#define RF_20708_TXDB_PAD_REG3_tx_pad_tune_MASK(rev)        0x78
#define RF_20708_TXDB_PAD_REG3_txdb_pad2g_tune_SHIFT(rev)   7
#define RF_20708_TXDB_PAD_REG3_txdb_pad2g_tune_MASK(rev)    0x380

/* Register RF_20708_TX2G_PAD_REG0 */
#define RF0_20708_TX2G_PAD_REG0(rev)                              (0x1c7 | JTAG_20708_CR0)
#define RF1_20708_TX2G_PAD_REG0(rev)                              (0x1c7 | JTAG_20708_CR1)
#define RF2_20708_TX2G_PAD_REG0(rev)                              (0x1c7 | JTAG_20708_CR2)
#define RF3_20708_TX2G_PAD_REG0(rev)                              (0x1c7 | JTAG_20708_CR3)
#define RFP0_20708_TX2G_PAD_REG0(rev)                             INVALID_ADDRESS
#define RFP1_20708_TX2G_PAD_REG0(rev)                             INVALID_ADDRESS
#define RFP2_20708_TX2G_PAD_REG0(rev)                             INVALID_ADDRESS
#define RFP3_20708_TX2G_PAD_REG0(rev)                             INVALID_ADDRESS
#define RFX_20708_TX2G_PAD_REG0(rev)                              (0x1c7 | JTAG_20708_ALL)
#define RF_20708_TX2G_PAD_REG0_txdb_pad_gpio_sw_pu_SHIFT(rev)     14
#define RF_20708_TX2G_PAD_REG0_txdb_pad_gpio_sw_pu_MASK(rev)      0x4000
#define RF_20708_TX2G_PAD_REG0_txdb_pad_gain_offset_en_SHIFT(rev) 13
#define RF_20708_TX2G_PAD_REG0_txdb_pad_gain_offset_en_MASK(rev)  0x2000
#define RF_20708_TX2G_PAD_REG0_txdb_pad_bias_cas_off_SHIFT(rev)   10
#define RF_20708_TX2G_PAD_REG0_txdb_pad_bias_cas_off_MASK(rev)    0x400
#define RF_20708_TX2G_PAD_REG0_tx_pad_gpaio_gmdb_SHIFT(rev)       0
#define RF_20708_TX2G_PAD_REG0_tx_pad_gpaio_gmdb_MASK(rev)        0x1
#define RF_20708_TX2G_PAD_REG0_txdb_pad_bias_reset_cas_SHIFT(rev) 9
#define RF_20708_TX2G_PAD_REG0_txdb_pad_bias_reset_cas_MASK(rev)  0x200
#define RF_20708_TX2G_PAD_REG0_tx_pad_gpaio_gmgb_SHIFT(rev)       1
#define RF_20708_TX2G_PAD_REG0_tx_pad_gpaio_gmgb_MASK(rev)        0x2
#define RF_20708_TX2G_PAD_REG0_txdb_pad_pu_SHIFT(rev)             15
#define RF_20708_TX2G_PAD_REG0_txdb_pad_pu_MASK(rev)              0x8000
#define RF_20708_TX2G_PAD_REG0_txdb_pad_bias_reset_gm_SHIFT(rev)  11
#define RF_20708_TX2G_PAD_REG0_txdb_pad_bias_reset_gm_MASK(rev)   0x800
#define RF_20708_TX2G_PAD_REG0_txdb_bias_ntat_en_pad_SHIFT(rev)   12
#define RF_20708_TX2G_PAD_REG0_txdb_bias_ntat_en_pad_MASK(rev)    0x1000

/* Register RF_20708_RXADC_CAP1_STAT */
#define RF0_20708_RXADC_CAP1_STAT(rev)                          (0x1c8 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CAP1_STAT(rev)                          (0x1c8 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CAP1_STAT(rev)                          (0x1c8 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CAP1_STAT(rev)                          (0x1c8 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CAP1_STAT(rev)                         INVALID_ADDRESS
#define RFP1_20708_RXADC_CAP1_STAT(rev)                         INVALID_ADDRESS
#define RFP2_20708_RXADC_CAP1_STAT(rev)                         INVALID_ADDRESS
#define RFP3_20708_RXADC_CAP1_STAT(rev)                         INVALID_ADDRESS
#define RFX_20708_RXADC_CAP1_STAT(rev)                          (0x1c8 | JTAG_20708_ALL)
#define RF_20708_RXADC_CAP1_STAT_o_coeff_cap1_adc0_Q_SHIFT(rev) 0
#define RF_20708_RXADC_CAP1_STAT_o_coeff_cap1_adc0_Q_MASK(rev)  0xff
#define RF_20708_RXADC_CAP1_STAT_o_coeff_cap1_adc0_I_SHIFT(rev) 8
#define RF_20708_RXADC_CAP1_STAT_o_coeff_cap1_adc0_I_MASK(rev)  0xff00

/* Register RF_20708_LOGEN_CORE_REG4 */
#define RF0_20708_LOGEN_CORE_REG4(rev)                                         (0x1c9 | JTAG_20708_CR0)
#define RF1_20708_LOGEN_CORE_REG4(rev)                                         (0x1c9 | JTAG_20708_CR1)
#define RF2_20708_LOGEN_CORE_REG4(rev)                                         (0x1c9 | JTAG_20708_CR2)
#define RF3_20708_LOGEN_CORE_REG4(rev)                                         (0x1c9 | JTAG_20708_CR3)
#define RFP0_20708_LOGEN_CORE_REG4(rev)                                        INVALID_ADDRESS
#define RFP1_20708_LOGEN_CORE_REG4(rev)                                        INVALID_ADDRESS
#define RFP2_20708_LOGEN_CORE_REG4(rev)                                        INVALID_ADDRESS
#define RFP3_20708_LOGEN_CORE_REG4(rev)                                        INVALID_ADDRESS
#define RFX_20708_LOGEN_CORE_REG4(rev)                                         (0x1c9 | JTAG_20708_ALL)
#define RF_20708_LOGEN_CORE_REG4_logen_core_dll_en_dc25_SHIFT(rev)             6
#define RF_20708_LOGEN_CORE_REG4_logen_core_dll_en_dc25_MASK(rev)              0x40
#define RF_20708_LOGEN_CORE_REG4_logen_core_dll_ctrl_crude_delay_adj_SHIFT(rev) 7
#define RF_20708_LOGEN_CORE_REG4_logen_core_dll_ctrl_crude_delay_adj_MASK(rev) 0xf80

/* Register RF_20708_RXADC_CONV_STAT_I */
#define RF0_20708_RXADC_CONV_STAT_I(rev)                           (0x1cc | JTAG_20708_CR0)
#define RF1_20708_RXADC_CONV_STAT_I(rev)                           (0x1cc | JTAG_20708_CR1)
#define RF2_20708_RXADC_CONV_STAT_I(rev)                           (0x1cc | JTAG_20708_CR2)
#define RF3_20708_RXADC_CONV_STAT_I(rev)                           (0x1cc | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CONV_STAT_I(rev)                          INVALID_ADDRESS
#define RFP1_20708_RXADC_CONV_STAT_I(rev)                          INVALID_ADDRESS
#define RFP2_20708_RXADC_CONV_STAT_I(rev)                          INVALID_ADDRESS
#define RFP3_20708_RXADC_CONV_STAT_I(rev)                          INVALID_ADDRESS
#define RFX_20708_RXADC_CONV_STAT_I(rev)                           (0x1cc | JTAG_20708_ALL)
#define RF_20708_RXADC_CONV_STAT_I_o_conv_status_adc0_I_SHIFT(rev) 0
#define RF_20708_RXADC_CONV_STAT_I_o_conv_status_adc0_I_MASK(rev)  0xffff

/* Register RF_20708_TX2G_MISC_CFG3 */
#define RF0_20708_TX2G_MISC_CFG3(rev)                  (0x1cf | JTAG_20708_CR0)
#define RF1_20708_TX2G_MISC_CFG3(rev)                  (0x1cf | JTAG_20708_CR1)
#define RF2_20708_TX2G_MISC_CFG3(rev)                  (0x1cf | JTAG_20708_CR2)
#define RF3_20708_TX2G_MISC_CFG3(rev)                  (0x1cf | JTAG_20708_CR3)
#define RFP0_20708_TX2G_MISC_CFG3(rev)                 INVALID_ADDRESS
#define RFP1_20708_TX2G_MISC_CFG3(rev)                 INVALID_ADDRESS
#define RFP2_20708_TX2G_MISC_CFG3(rev)                 INVALID_ADDRESS
#define RFP3_20708_TX2G_MISC_CFG3(rev)                 INVALID_ADDRESS
#define RFX_20708_TX2G_MISC_CFG3(rev)                  (0x1cf | JTAG_20708_ALL)
#define RF_20708_TX2G_MISC_CFG3_tx2g_spare6_SHIFT(rev) 0
#define RF_20708_TX2G_MISC_CFG3_tx2g_spare6_MASK(rev)  0xff
#define RF_20708_TX2G_MISC_CFG3_tx2g_spare7_SHIFT(rev) 8
#define RF_20708_TX2G_MISC_CFG3_tx2g_spare7_MASK(rev)  0xff00

/* Register RF_20708_LPF_REG13 */
#define RF0_20708_LPF_REG13(rev)                   (0x1d0 | JTAG_20708_CR0)
#define RF1_20708_LPF_REG13(rev)                   (0x1d0 | JTAG_20708_CR1)
#define RF2_20708_LPF_REG13(rev)                   (0x1d0 | JTAG_20708_CR2)
#define RF3_20708_LPF_REG13(rev)                   (0x1d0 | JTAG_20708_CR3)
#define RFP0_20708_LPF_REG13(rev)                  INVALID_ADDRESS
#define RFP1_20708_LPF_REG13(rev)                  INVALID_ADDRESS
#define RFP2_20708_LPF_REG13(rev)                  INVALID_ADDRESS
#define RFP3_20708_LPF_REG13(rev)                  INVALID_ADDRESS
#define RFX_20708_LPF_REG13(rev)                   (0x1d0 | JTAG_20708_ALL)
#define RF_20708_LPF_REG13_lpf_bq2_gain_SHIFT(rev) 12
#define RF_20708_LPF_REG13_lpf_bq2_gain_MASK(rev)  0xf000
#define RF_20708_LPF_REG13_lpf_bq2_bw_SHIFT(rev)   8
#define RF_20708_LPF_REG13_lpf_bq2_bw_MASK(rev)    0xf00

/* Register RF_20708_TIA_REG9 */
#define RF0_20708_TIA_REG9(rev)                                   (0x1d1 | JTAG_20708_CR0)
#define RF1_20708_TIA_REG9(rev)                                   (0x1d1 | JTAG_20708_CR1)
#define RF2_20708_TIA_REG9(rev)                                   (0x1d1 | JTAG_20708_CR2)
#define RF3_20708_TIA_REG9(rev)                                   (0x1d1 | JTAG_20708_CR3)
#define RFP0_20708_TIA_REG9(rev)                                  INVALID_ADDRESS
#define RFP1_20708_TIA_REG9(rev)                                  INVALID_ADDRESS
#define RFP2_20708_TIA_REG9(rev)                                  INVALID_ADDRESS
#define RFP3_20708_TIA_REG9(rev)                                  INVALID_ADDRESS
#define RFX_20708_TIA_REG9(rev)                                   (0x1d1 | JTAG_20708_ALL)
#define RF_20708_TIA_REG9_tia_nbrssi12_outi_ctrl_gpaio_SHIFT(rev) 9
#define RF_20708_TIA_REG9_tia_nbrssi12_outi_ctrl_gpaio_MASK(rev)  0x1e00
#define RF_20708_TIA_REG9_tia_bq1_gain_SHIFT(rev)                 4
#define RF_20708_TIA_REG9_tia_bq1_gain_MASK(rev)                  0xf0
#define RF_20708_TIA_REG9_tia_bq1_bw_SHIFT(rev)                   0
#define RF_20708_TIA_REG9_tia_bq1_bw_MASK(rev)                    0xf
#define RF_20708_TIA_REG9_tia_nbrssi_iso_en_SHIFT(rev)            8
#define RF_20708_TIA_REG9_tia_nbrssi_iso_en_MASK(rev)             0x100

/* Register RF_20708_TX5G_MISC_CFG5 */
#define RF0_20708_TX5G_MISC_CFG5(rev)                  (0x1d3 | JTAG_20708_CR0)
#define RF1_20708_TX5G_MISC_CFG5(rev)                  (0x1d3 | JTAG_20708_CR1)
#define RF2_20708_TX5G_MISC_CFG5(rev)                  (0x1d3 | JTAG_20708_CR2)
#define RF3_20708_TX5G_MISC_CFG5(rev)                  (0x1d3 | JTAG_20708_CR3)
#define RFP0_20708_TX5G_MISC_CFG5(rev)                 INVALID_ADDRESS
#define RFP1_20708_TX5G_MISC_CFG5(rev)                 INVALID_ADDRESS
#define RFP2_20708_TX5G_MISC_CFG5(rev)                 INVALID_ADDRESS
#define RFP3_20708_TX5G_MISC_CFG5(rev)                 INVALID_ADDRESS
#define RFX_20708_TX5G_MISC_CFG5(rev)                  (0x1d3 | JTAG_20708_ALL)
#define RF_20708_TX5G_MISC_CFG5_tx5g_spare2_SHIFT(rev) 0
#define RF_20708_TX5G_MISC_CFG5_tx5g_spare2_MASK(rev)  0xff
#define RF_20708_TX5G_MISC_CFG5_tx5g_spare3_SHIFT(rev) 8
#define RF_20708_TX5G_MISC_CFG5_tx5g_spare3_MASK(rev)  0xff00

/* Register RF_20708_TX5G_MISC_CFG3 */
#define RF0_20708_TX5G_MISC_CFG3(rev)                  (0x1d4 | JTAG_20708_CR0)
#define RF1_20708_TX5G_MISC_CFG3(rev)                  (0x1d4 | JTAG_20708_CR1)
#define RF2_20708_TX5G_MISC_CFG3(rev)                  (0x1d4 | JTAG_20708_CR2)
#define RF3_20708_TX5G_MISC_CFG3(rev)                  (0x1d4 | JTAG_20708_CR3)
#define RFP0_20708_TX5G_MISC_CFG3(rev)                 INVALID_ADDRESS
#define RFP1_20708_TX5G_MISC_CFG3(rev)                 INVALID_ADDRESS
#define RFP2_20708_TX5G_MISC_CFG3(rev)                 INVALID_ADDRESS
#define RFP3_20708_TX5G_MISC_CFG3(rev)                 INVALID_ADDRESS
#define RFX_20708_TX5G_MISC_CFG3(rev)                  (0x1d4 | JTAG_20708_ALL)
#define RF_20708_TX5G_MISC_CFG3_tx5g_spare6_SHIFT(rev) 0
#define RF_20708_TX5G_MISC_CFG3_tx5g_spare6_MASK(rev)  0xff
#define RF_20708_TX5G_MISC_CFG3_tx5g_spare7_SHIFT(rev) 8
#define RF_20708_TX5G_MISC_CFG3_tx5g_spare7_MASK(rev)  0xff00

/* Register RF_20708_TX5G_MISC_CFG4 */
#define RF0_20708_TX5G_MISC_CFG4(rev)                  (0x1d5 | JTAG_20708_CR0)
#define RF1_20708_TX5G_MISC_CFG4(rev)                  (0x1d5 | JTAG_20708_CR1)
#define RF2_20708_TX5G_MISC_CFG4(rev)                  (0x1d5 | JTAG_20708_CR2)
#define RF3_20708_TX5G_MISC_CFG4(rev)                  (0x1d5 | JTAG_20708_CR3)
#define RFP0_20708_TX5G_MISC_CFG4(rev)                 INVALID_ADDRESS
#define RFP1_20708_TX5G_MISC_CFG4(rev)                 INVALID_ADDRESS
#define RFP2_20708_TX5G_MISC_CFG4(rev)                 INVALID_ADDRESS
#define RFP3_20708_TX5G_MISC_CFG4(rev)                 INVALID_ADDRESS
#define RFX_20708_TX5G_MISC_CFG4(rev)                  (0x1d5 | JTAG_20708_ALL)
#define RF_20708_TX5G_MISC_CFG4_tx5g_spare4_SHIFT(rev) 0
#define RF_20708_TX5G_MISC_CFG4_tx5g_spare4_MASK(rev)  0xff
#define RF_20708_TX5G_MISC_CFG4_tx5g_spare5_SHIFT(rev) 8
#define RF_20708_TX5G_MISC_CFG4_tx5g_spare5_MASK(rev)  0xff00

/* Register RF_20708_RXADC_CAP0_STAT */
#define RF0_20708_RXADC_CAP0_STAT(rev)                          (0x1d6 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CAP0_STAT(rev)                          (0x1d6 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CAP0_STAT(rev)                          (0x1d6 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CAP0_STAT(rev)                          (0x1d6 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CAP0_STAT(rev)                         INVALID_ADDRESS
#define RFP1_20708_RXADC_CAP0_STAT(rev)                         INVALID_ADDRESS
#define RFP2_20708_RXADC_CAP0_STAT(rev)                         INVALID_ADDRESS
#define RFP3_20708_RXADC_CAP0_STAT(rev)                         INVALID_ADDRESS
#define RFX_20708_RXADC_CAP0_STAT(rev)                          (0x1d6 | JTAG_20708_ALL)
#define RF_20708_RXADC_CAP0_STAT_o_coeff_cap0_adc0_I_SHIFT(rev) 8
#define RF_20708_RXADC_CAP0_STAT_o_coeff_cap0_adc0_I_MASK(rev)  0xff00
#define RF_20708_RXADC_CAP0_STAT_o_coeff_cap0_adc0_Q_SHIFT(rev) 0
#define RF_20708_RXADC_CAP0_STAT_o_coeff_cap0_adc0_Q_MASK(rev)  0xff

/* Register RF_20708_TX2G_PAD_GC_REG */
#define RF0_20708_TX2G_PAD_GC_REG(rev)                  (0x1d8 | JTAG_20708_CR0)
#define RF1_20708_TX2G_PAD_GC_REG(rev)                  (0x1d8 | JTAG_20708_CR1)
#define RF2_20708_TX2G_PAD_GC_REG(rev)                  (0x1d8 | JTAG_20708_CR2)
#define RF3_20708_TX2G_PAD_GC_REG(rev)                  (0x1d8 | JTAG_20708_CR3)
#define RFP0_20708_TX2G_PAD_GC_REG(rev)                 INVALID_ADDRESS
#define RFP1_20708_TX2G_PAD_GC_REG(rev)                 INVALID_ADDRESS
#define RFP2_20708_TX2G_PAD_GC_REG(rev)                 INVALID_ADDRESS
#define RFP3_20708_TX2G_PAD_GC_REG(rev)                 INVALID_ADDRESS
#define RFX_20708_TX2G_PAD_GC_REG(rev)                  (0x1d8 | JTAG_20708_ALL)
#define RF_20708_TX2G_PAD_GC_REG_txdb_pad_gc_SHIFT(rev) 8
#define RF_20708_TX2G_PAD_GC_REG_txdb_pad_gc_MASK(rev)  0x1f00

/* Register RF_20708_RXADC_CAP2_STAT */
#define RF0_20708_RXADC_CAP2_STAT(rev)                          (0x1da | JTAG_20708_CR0)
#define RF1_20708_RXADC_CAP2_STAT(rev)                          (0x1da | JTAG_20708_CR1)
#define RF2_20708_RXADC_CAP2_STAT(rev)                          (0x1da | JTAG_20708_CR2)
#define RF3_20708_RXADC_CAP2_STAT(rev)                          (0x1da | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CAP2_STAT(rev)                         INVALID_ADDRESS
#define RFP1_20708_RXADC_CAP2_STAT(rev)                         INVALID_ADDRESS
#define RFP2_20708_RXADC_CAP2_STAT(rev)                         INVALID_ADDRESS
#define RFP3_20708_RXADC_CAP2_STAT(rev)                         INVALID_ADDRESS
#define RFX_20708_RXADC_CAP2_STAT(rev)                          (0x1da | JTAG_20708_ALL)
#define RF_20708_RXADC_CAP2_STAT_o_coeff_cap2_adc0_I_SHIFT(rev) 8
#define RF_20708_RXADC_CAP2_STAT_o_coeff_cap2_adc0_I_MASK(rev)  0xff00
#define RF_20708_RXADC_CAP2_STAT_o_coeff_cap2_adc0_Q_SHIFT(rev) 0
#define RF_20708_RXADC_CAP2_STAT_o_coeff_cap2_adc0_Q_MASK(rev)  0xff

/* Register RF_20708_TX2G_BIAS_REG0 */
#define RF0_20708_TX2G_BIAS_REG0(rev)                             (0x1dd | JTAG_20708_CR0)
#define RF1_20708_TX2G_BIAS_REG0(rev)                             (0x1dd | JTAG_20708_CR1)
#define RF2_20708_TX2G_BIAS_REG0(rev)                             (0x1dd | JTAG_20708_CR2)
#define RF3_20708_TX2G_BIAS_REG0(rev)                             (0x1dd | JTAG_20708_CR3)
#define RFP0_20708_TX2G_BIAS_REG0(rev)                            INVALID_ADDRESS
#define RFP1_20708_TX2G_BIAS_REG0(rev)                            INVALID_ADDRESS
#define RFP2_20708_TX2G_BIAS_REG0(rev)                            INVALID_ADDRESS
#define RFP3_20708_TX2G_BIAS_REG0(rev)                            INVALID_ADDRESS
#define RFX_20708_TX2G_BIAS_REG0(rev)                             (0x1dd | JTAG_20708_ALL)
#define RF_20708_TX2G_BIAS_REG0_txdb_bias_slope_mx_cas_SHIFT(rev) 8
#define RF_20708_TX2G_BIAS_REG0_txdb_bias_slope_mx_cas_MASK(rev)  0xf00
#define RF_20708_TX2G_BIAS_REG0_txdb_bias_slope_mx_lo_SHIFT(rev)  4
#define RF_20708_TX2G_BIAS_REG0_txdb_bias_slope_mx_lo_MASK(rev)   0xf0
#define RF_20708_TX2G_BIAS_REG0_txdb_bias_slope_mx_bb_SHIFT(rev)  12
#define RF_20708_TX2G_BIAS_REG0_txdb_bias_slope_mx_bb_MASK(rev)   0xf000

/* Register RF_20708_TX2G_MIX_REG1 */
#define RF0_20708_TX2G_MIX_REG1(rev)                                      (0x1de | JTAG_20708_CR0)
#define RF1_20708_TX2G_MIX_REG1(rev)                                      (0x1de | JTAG_20708_CR1)
#define RF2_20708_TX2G_MIX_REG1(rev)                                      (0x1de | JTAG_20708_CR2)
#define RF3_20708_TX2G_MIX_REG1(rev)                                      (0x1de | JTAG_20708_CR3)
#define RFP0_20708_TX2G_MIX_REG1(rev)                                     INVALID_ADDRESS
#define RFP1_20708_TX2G_MIX_REG1(rev)                                     INVALID_ADDRESS
#define RFP2_20708_TX2G_MIX_REG1(rev)                                     INVALID_ADDRESS
#define RFP3_20708_TX2G_MIX_REG1(rev)                                     INVALID_ADDRESS
#define RFX_20708_TX2G_MIX_REG1(rev)                                      (0x1de | JTAG_20708_ALL)
#define RF_20708_TX2G_MIX_REG1_txdb_mx_idac_mirror_cas_bb_SHIFT(rev)      6
#define RF_20708_TX2G_MIX_REG1_txdb_mx_idac_mirror_cas_bb_MASK(rev)       0x7c0
#define RF_20708_TX2G_MIX_REG1_txdb_mx_idac_mirror_cas_replica_SHIFT(rev) 1
#define RF_20708_TX2G_MIX_REG1_txdb_mx_idac_mirror_cas_replica_MASK(rev)  0x3e
#define RF_20708_TX2G_MIX_REG1_txdb_mx_idac_mirror_cas_SHIFT(rev)         11
#define RF_20708_TX2G_MIX_REG1_txdb_mx_idac_mirror_cas_MASK(rev)          0xf800

/* Register RF_20708_TX2G_MIX_REG0 */
#define RF0_20708_TX2G_MIX_REG0(rev)                             (0x1df | JTAG_20708_CR0)
#define RF1_20708_TX2G_MIX_REG0(rev)                             (0x1df | JTAG_20708_CR1)
#define RF2_20708_TX2G_MIX_REG0(rev)                             (0x1df | JTAG_20708_CR2)
#define RF3_20708_TX2G_MIX_REG0(rev)                             (0x1df | JTAG_20708_CR3)
#define RFP0_20708_TX2G_MIX_REG0(rev)                            INVALID_ADDRESS
#define RFP1_20708_TX2G_MIX_REG0(rev)                            INVALID_ADDRESS
#define RFP2_20708_TX2G_MIX_REG0(rev)                            INVALID_ADDRESS
#define RFP3_20708_TX2G_MIX_REG0(rev)                            INVALID_ADDRESS
#define RFX_20708_TX2G_MIX_REG0(rev)                             (0x1df | JTAG_20708_ALL)
#define RF_20708_TX2G_MIX_REG0_tx_tssi_ctrl_pu_SHIFT(rev)        6
#define RF_20708_TX2G_MIX_REG0_tx_tssi_ctrl_pu_MASK(rev)         0x40
#define RF_20708_TX2G_MIX_REG0_tx_input_cap_sw_SHIFT(rev)        12
#define RF_20708_TX2G_MIX_REG0_tx_input_cap_sw_MASK(rev)         0x1000
#define RF_20708_TX2G_MIX_REG0_txdb_mx_gm_offset_en_SHIFT(rev)   13
#define RF_20708_TX2G_MIX_REG0_txdb_mx_gm_offset_en_MASK(rev)    0x2000
#define RF_20708_TX2G_MIX_REG0_txdb_mx_bias_reset_bb_SHIFT(rev)  9
#define RF_20708_TX2G_MIX_REG0_txdb_mx_bias_reset_bb_MASK(rev)   0x200
#define RF_20708_TX2G_MIX_REG0_tx_mx_gpaio_gmdb_SHIFT(rev)       4
#define RF_20708_TX2G_MIX_REG0_tx_mx_gpaio_gmdb_MASK(rev)        0x10
#define RF_20708_TX2G_MIX_REG0_tx_mx_gpaio_casgb_SHIFT(rev)      3
#define RF_20708_TX2G_MIX_REG0_tx_mx_gpaio_casgb_MASK(rev)       0x8
#define RF_20708_TX2G_MIX_REG0_tx_mx_gpaio_gmgb_SHIFT(rev)       2
#define RF_20708_TX2G_MIX_REG0_tx_mx_gpaio_gmgb_MASK(rev)        0x4
#define RF_20708_TX2G_MIX_REG0_txdb_mx_pu_replica_SHIFT(rev)     14
#define RF_20708_TX2G_MIX_REG0_txdb_mx_pu_replica_MASK(rev)      0x4000
#define RF_20708_TX2G_MIX_REG0_txdb_mx_bias_reset_lo_SHIFT(rev)  10
#define RF_20708_TX2G_MIX_REG0_txdb_mx_bias_reset_lo_MASK(rev)   0x400
#define RF_20708_TX2G_MIX_REG0_txdb_mx_bias_reset_cas_SHIFT(rev) 11
#define RF_20708_TX2G_MIX_REG0_txdb_mx_bias_reset_cas_MASK(rev)  0x800
#define RF_20708_TX2G_MIX_REG0_tx_mx_xfmr_sw_p_SHIFT(rev)        1
#define RF_20708_TX2G_MIX_REG0_tx_mx_xfmr_sw_p_MASK(rev)         0x2
#define RF_20708_TX2G_MIX_REG0_tx_mx_xfmr_sw_s_SHIFT(rev)        0
#define RF_20708_TX2G_MIX_REG0_tx_mx_xfmr_sw_s_MASK(rev)         0x1
#define RF_20708_TX2G_MIX_REG0_txdb_bias_ntat_en_mx_SHIFT(rev)   8
#define RF_20708_TX2G_MIX_REG0_txdb_bias_ntat_en_mx_MASK(rev)    0x100
#define RF_20708_TX2G_MIX_REG0_txdb_mx_pu_SHIFT(rev)             15
#define RF_20708_TX2G_MIX_REG0_txdb_mx_pu_MASK(rev)              0x8000

/* Register RF_20708_TX2G_MIX_REG3 */
#define RF0_20708_TX2G_MIX_REG3(rev)                             (0x1e0 | JTAG_20708_CR0)
#define RF1_20708_TX2G_MIX_REG3(rev)                             (0x1e0 | JTAG_20708_CR1)
#define RF2_20708_TX2G_MIX_REG3(rev)                             (0x1e0 | JTAG_20708_CR2)
#define RF3_20708_TX2G_MIX_REG3(rev)                             (0x1e0 | JTAG_20708_CR3)
#define RFP0_20708_TX2G_MIX_REG3(rev)                            INVALID_ADDRESS
#define RFP1_20708_TX2G_MIX_REG3(rev)                            INVALID_ADDRESS
#define RFP2_20708_TX2G_MIX_REG3(rev)                            INVALID_ADDRESS
#define RFP3_20708_TX2G_MIX_REG3(rev)                            INVALID_ADDRESS
#define RFX_20708_TX2G_MIX_REG3(rev)                             (0x1e0 | JTAG_20708_ALL)
#define RF_20708_TX2G_MIX_REG3_txdb_mx_idac_cas_off_SHIFT(rev)   11
#define RF_20708_TX2G_MIX_REG3_txdb_mx_idac_cas_off_MASK(rev)    0xf800
#define RF_20708_TX2G_MIX_REG3_txdb_mx_idac_lo_SHIFT(rev)        6
#define RF_20708_TX2G_MIX_REG3_txdb_mx_idac_lo_MASK(rev)         0x7c0
#define RF_20708_TX2G_MIX_REG3_txdb_mx_idac_mirror_lo_SHIFT(rev) 2
#define RF_20708_TX2G_MIX_REG3_txdb_mx_idac_mirror_lo_MASK(rev)  0x3c

/* Register RF_20708_TX5G_MISC_CFG6 */
#define RF0_20708_TX5G_MISC_CFG6(rev)                  (0x1e2 | JTAG_20708_CR0)
#define RF1_20708_TX5G_MISC_CFG6(rev)                  (0x1e2 | JTAG_20708_CR1)
#define RF2_20708_TX5G_MISC_CFG6(rev)                  (0x1e2 | JTAG_20708_CR2)
#define RF3_20708_TX5G_MISC_CFG6(rev)                  (0x1e2 | JTAG_20708_CR3)
#define RFP0_20708_TX5G_MISC_CFG6(rev)                 INVALID_ADDRESS
#define RFP1_20708_TX5G_MISC_CFG6(rev)                 INVALID_ADDRESS
#define RFP2_20708_TX5G_MISC_CFG6(rev)                 INVALID_ADDRESS
#define RFP3_20708_TX5G_MISC_CFG6(rev)                 INVALID_ADDRESS
#define RFX_20708_TX5G_MISC_CFG6(rev)                  (0x1e2 | JTAG_20708_ALL)
#define RF_20708_TX5G_MISC_CFG6_tx5g_spare0_SHIFT(rev) 0
#define RF_20708_TX5G_MISC_CFG6_tx5g_spare0_MASK(rev)  0xff
#define RF_20708_TX5G_MISC_CFG6_tx5g_spare1_SHIFT(rev) 8
#define RF_20708_TX5G_MISC_CFG6_tx5g_spare1_MASK(rev)  0xff00

/* Register RF_20708_TX2G_MISC_CFG2 */
#define RF0_20708_TX2G_MISC_CFG2(rev)                  (0x1ea | JTAG_20708_CR0)
#define RF1_20708_TX2G_MISC_CFG2(rev)                  (0x1ea | JTAG_20708_CR1)
#define RF2_20708_TX2G_MISC_CFG2(rev)                  (0x1ea | JTAG_20708_CR2)
#define RF3_20708_TX2G_MISC_CFG2(rev)                  (0x1ea | JTAG_20708_CR3)
#define RFP0_20708_TX2G_MISC_CFG2(rev)                 INVALID_ADDRESS
#define RFP1_20708_TX2G_MISC_CFG2(rev)                 INVALID_ADDRESS
#define RFP2_20708_TX2G_MISC_CFG2(rev)                 INVALID_ADDRESS
#define RFP3_20708_TX2G_MISC_CFG2(rev)                 INVALID_ADDRESS
#define RFX_20708_TX2G_MISC_CFG2(rev)                  (0x1ea | JTAG_20708_ALL)
#define RF_20708_TX2G_MISC_CFG2_tx2g_spare8_SHIFT(rev) 0
#define RF_20708_TX2G_MISC_CFG2_tx2g_spare8_MASK(rev)  0xff
#define RF_20708_TX2G_MISC_CFG2_tx2g_spare9_SHIFT(rev) 8
#define RF_20708_TX2G_MISC_CFG2_tx2g_spare9_MASK(rev)  0xff00

/* Register RF_20708_TX5G_MISC_CFG2 */
#define RF0_20708_TX5G_MISC_CFG2(rev)                  (0x1eb | JTAG_20708_CR0)
#define RF1_20708_TX5G_MISC_CFG2(rev)                  (0x1eb | JTAG_20708_CR1)
#define RF2_20708_TX5G_MISC_CFG2(rev)                  (0x1eb | JTAG_20708_CR2)
#define RF3_20708_TX5G_MISC_CFG2(rev)                  (0x1eb | JTAG_20708_CR3)
#define RFP0_20708_TX5G_MISC_CFG2(rev)                 INVALID_ADDRESS
#define RFP1_20708_TX5G_MISC_CFG2(rev)                 INVALID_ADDRESS
#define RFP2_20708_TX5G_MISC_CFG2(rev)                 INVALID_ADDRESS
#define RFP3_20708_TX5G_MISC_CFG2(rev)                 INVALID_ADDRESS
#define RFX_20708_TX5G_MISC_CFG2(rev)                  (0x1eb | JTAG_20708_ALL)
#define RF_20708_TX5G_MISC_CFG2_tx5g_spare8_SHIFT(rev) 0
#define RF_20708_TX5G_MISC_CFG2_tx5g_spare8_MASK(rev)  0xff
#define RF_20708_TX5G_MISC_CFG2_tx5g_spare9_SHIFT(rev) 8
#define RF_20708_TX5G_MISC_CFG2_tx5g_spare9_MASK(rev)  0xff00

/* Register RF_20708_TX2G_MISC_CFG4 */
#define RF0_20708_TX2G_MISC_CFG4(rev)                  (0x1ec | JTAG_20708_CR0)
#define RF1_20708_TX2G_MISC_CFG4(rev)                  (0x1ec | JTAG_20708_CR1)
#define RF2_20708_TX2G_MISC_CFG4(rev)                  (0x1ec | JTAG_20708_CR2)
#define RF3_20708_TX2G_MISC_CFG4(rev)                  (0x1ec | JTAG_20708_CR3)
#define RFP0_20708_TX2G_MISC_CFG4(rev)                 INVALID_ADDRESS
#define RFP1_20708_TX2G_MISC_CFG4(rev)                 INVALID_ADDRESS
#define RFP2_20708_TX2G_MISC_CFG4(rev)                 INVALID_ADDRESS
#define RFP3_20708_TX2G_MISC_CFG4(rev)                 INVALID_ADDRESS
#define RFX_20708_TX2G_MISC_CFG4(rev)                  (0x1ec | JTAG_20708_ALL)
#define RF_20708_TX2G_MISC_CFG4_tx2g_spare4_SHIFT(rev) 0
#define RF_20708_TX2G_MISC_CFG4_tx2g_spare4_MASK(rev)  0xff
#define RF_20708_TX2G_MISC_CFG4_tx2g_spare5_SHIFT(rev) 8
#define RF_20708_TX2G_MISC_CFG4_tx2g_spare5_MASK(rev)  0xff00

/* Register RF_20708_TX2G_MISC_CFG5 */
#define RF0_20708_TX2G_MISC_CFG5(rev)                  (0x1ed | JTAG_20708_CR0)
#define RF1_20708_TX2G_MISC_CFG5(rev)                  (0x1ed | JTAG_20708_CR1)
#define RF2_20708_TX2G_MISC_CFG5(rev)                  (0x1ed | JTAG_20708_CR2)
#define RF3_20708_TX2G_MISC_CFG5(rev)                  (0x1ed | JTAG_20708_CR3)
#define RFP0_20708_TX2G_MISC_CFG5(rev)                 INVALID_ADDRESS
#define RFP1_20708_TX2G_MISC_CFG5(rev)                 INVALID_ADDRESS
#define RFP2_20708_TX2G_MISC_CFG5(rev)                 INVALID_ADDRESS
#define RFP3_20708_TX2G_MISC_CFG5(rev)                 INVALID_ADDRESS
#define RFX_20708_TX2G_MISC_CFG5(rev)                  (0x1ed | JTAG_20708_ALL)
#define RF_20708_TX2G_MISC_CFG5_tx2g_spare2_SHIFT(rev) 0
#define RF_20708_TX2G_MISC_CFG5_tx2g_spare2_MASK(rev)  0xff
#define RF_20708_TX2G_MISC_CFG5_tx2g_spare3_SHIFT(rev) 8
#define RF_20708_TX2G_MISC_CFG5_tx2g_spare3_MASK(rev)  0xff00

/* Register RF_20708_TX2G_MISC_CFG6 */
#define RF0_20708_TX2G_MISC_CFG6(rev)                  (0x1ee | JTAG_20708_CR0)
#define RF1_20708_TX2G_MISC_CFG6(rev)                  (0x1ee | JTAG_20708_CR1)
#define RF2_20708_TX2G_MISC_CFG6(rev)                  (0x1ee | JTAG_20708_CR2)
#define RF3_20708_TX2G_MISC_CFG6(rev)                  (0x1ee | JTAG_20708_CR3)
#define RFP0_20708_TX2G_MISC_CFG6(rev)                 INVALID_ADDRESS
#define RFP1_20708_TX2G_MISC_CFG6(rev)                 INVALID_ADDRESS
#define RFP2_20708_TX2G_MISC_CFG6(rev)                 INVALID_ADDRESS
#define RFP3_20708_TX2G_MISC_CFG6(rev)                 INVALID_ADDRESS
#define RFX_20708_TX2G_MISC_CFG6(rev)                  (0x1ee | JTAG_20708_ALL)
#define RF_20708_TX2G_MISC_CFG6_tx2g_spare0_SHIFT(rev) 0
#define RF_20708_TX2G_MISC_CFG6_tx2g_spare0_MASK(rev)  0xff
#define RF_20708_TX2G_MISC_CFG6_tx2g_spare1_SHIFT(rev) 8
#define RF_20708_TX2G_MISC_CFG6_tx2g_spare1_MASK(rev)  0xff00

/* Register RF_20708_LOGEN_CORE_REG0 */
#define RF0_20708_LOGEN_CORE_REG0(rev)                              (0x1f1 | JTAG_20708_CR0)
#define RF1_20708_LOGEN_CORE_REG0(rev)                              (0x1f1 | JTAG_20708_CR1)
#define RF2_20708_LOGEN_CORE_REG0(rev)                              (0x1f1 | JTAG_20708_CR2)
#define RF3_20708_LOGEN_CORE_REG0(rev)                              (0x1f1 | JTAG_20708_CR3)
#define RFP0_20708_LOGEN_CORE_REG0(rev)                             INVALID_ADDRESS
#define RFP1_20708_LOGEN_CORE_REG0(rev)                             INVALID_ADDRESS
#define RFP2_20708_LOGEN_CORE_REG0(rev)                             INVALID_ADDRESS
#define RFP3_20708_LOGEN_CORE_REG0(rev)                             INVALID_ADDRESS
#define RFX_20708_LOGEN_CORE_REG0(rev)                              (0x1f1 | JTAG_20708_ALL)
#define RF_20708_LOGEN_CORE_REG0_logen_core_lophase_flag_SHIFT(rev) 1
#define RF_20708_LOGEN_CORE_REG0_logen_core_lophase_flag_MASK(rev)  0x2
#define RF_20708_LOGEN_CORE_REG0_logen_core_2g_buff_pu_SHIFT(rev)   0
#define RF_20708_LOGEN_CORE_REG0_logen_core_2g_buff_pu_MASK(rev)    0x1
#define RF_20708_LOGEN_CORE_REG0_logen_core_div2_pu_SHIFT(rev)      8
#define RF_20708_LOGEN_CORE_REG0_logen_core_div2_pu_MASK(rev)       0x100
#define RF_20708_LOGEN_CORE_REG0_logen_core_buff_pu_SHIFT(rev)      14
#define RF_20708_LOGEN_CORE_REG0_logen_core_buff_pu_MASK(rev)       0x4000

/* Register RF_20708_LOGEN_CORE_REG1 */
#define RF0_20708_LOGEN_CORE_REG1(rev)                               (0x1f2 | JTAG_20708_CR0)
#define RF1_20708_LOGEN_CORE_REG1(rev)                               (0x1f2 | JTAG_20708_CR1)
#define RF2_20708_LOGEN_CORE_REG1(rev)                               (0x1f2 | JTAG_20708_CR2)
#define RF3_20708_LOGEN_CORE_REG1(rev)                               (0x1f2 | JTAG_20708_CR3)
#define RFP0_20708_LOGEN_CORE_REG1(rev)                              INVALID_ADDRESS
#define RFP1_20708_LOGEN_CORE_REG1(rev)                              INVALID_ADDRESS
#define RFP2_20708_LOGEN_CORE_REG1(rev)                              INVALID_ADDRESS
#define RFP3_20708_LOGEN_CORE_REG1(rev)                              INVALID_ADDRESS
#define RFX_20708_LOGEN_CORE_REG1(rev)                               (0x1f2 | JTAG_20708_ALL)
#define RF_20708_LOGEN_CORE_REG1_logen_core_buf_ctune_SHIFT(rev)     11
#define RF_20708_LOGEN_CORE_REG1_logen_core_buf_ctune_MASK(rev)      0xf800
#define RF_20708_LOGEN_CORE_REG1_logen_core_buff_next_pu_SHIFT(rev)  0
#define RF_20708_LOGEN_CORE_REG1_logen_core_buff_next_pu_MASK(rev)   0x1
#define RF_20708_LOGEN_CORE_REG1_logen_core_spare_SHIFT(rev)         4
#define RF_20708_LOGEN_CORE_REG1_logen_core_spare_MASK(rev)          0xf0
#define RF_20708_LOGEN_CORE_REG1_logen_next_core_buf_size_SHIFT(rev) 1
#define RF_20708_LOGEN_CORE_REG1_logen_next_core_buf_size_MASK(rev)  0xe
#define RF_20708_LOGEN_CORE_REG1_logen_core_buf_size_SHIFT(rev)      8
#define RF_20708_LOGEN_CORE_REG1_logen_core_buf_size_MASK(rev)       0x700

/* Register RF_20708_LOGEN_CORE_REG2 */
#define RF0_20708_LOGEN_CORE_REG2(rev)                        (0x1f3 | JTAG_20708_CR0)
#define RF1_20708_LOGEN_CORE_REG2(rev)                        (0x1f3 | JTAG_20708_CR1)
#define RF2_20708_LOGEN_CORE_REG2(rev)                        (0x1f3 | JTAG_20708_CR2)
#define RF3_20708_LOGEN_CORE_REG2(rev)                        (0x1f3 | JTAG_20708_CR3)
#define RFP0_20708_LOGEN_CORE_REG2(rev)                       INVALID_ADDRESS
#define RFP1_20708_LOGEN_CORE_REG2(rev)                       INVALID_ADDRESS
#define RFP2_20708_LOGEN_CORE_REG2(rev)                       INVALID_ADDRESS
#define RFP3_20708_LOGEN_CORE_REG2(rev)                       INVALID_ADDRESS
#define RFX_20708_LOGEN_CORE_REG2(rev)                        (0x1f3 | JTAG_20708_ALL)
#define RF_20708_LOGEN_CORE_REG2_logen_core_dll_pu_SHIFT(rev) 9
#define RF_20708_LOGEN_CORE_REG2_logen_core_dll_pu_MASK(rev)  0x200

/* Register RF_20708_LOGEN_CORE_OVR0 */
#define RF0_20708_LOGEN_CORE_OVR0(rev)                                  (0x1f6 | JTAG_20708_CR0)
#define RF1_20708_LOGEN_CORE_OVR0(rev)                                  (0x1f6 | JTAG_20708_CR1)
#define RF2_20708_LOGEN_CORE_OVR0(rev)                                  (0x1f6 | JTAG_20708_CR2)
#define RF3_20708_LOGEN_CORE_OVR0(rev)                                  (0x1f6 | JTAG_20708_CR3)
#define RFP0_20708_LOGEN_CORE_OVR0(rev)                                 INVALID_ADDRESS
#define RFP1_20708_LOGEN_CORE_OVR0(rev)                                 INVALID_ADDRESS
#define RFP2_20708_LOGEN_CORE_OVR0(rev)                                 INVALID_ADDRESS
#define RFP3_20708_LOGEN_CORE_OVR0(rev)                                 INVALID_ADDRESS
#define RFX_20708_LOGEN_CORE_OVR0(rev)                                  (0x1f6 | JTAG_20708_ALL)
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_mux_pu_SHIFT(rev)       1
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_mux_pu_MASK(rev)        0x2
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_2g_buff_pu_SHIFT(rev)   0
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_2g_buff_pu_MASK(rev)    0x1
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_mux_sel_SHIFT(rev)      2
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_mux_sel_MASK(rev)       0x4
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_dll_pu_SHIFT(rev)       4
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_dll_pu_MASK(rev)        0x10
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_buff_next_pu_SHIFT(rev) 12
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_buff_next_pu_MASK(rev)  0x1000
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_div2_pu_SHIFT(rev)      11
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_div2_pu_MASK(rev)       0x800
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_buff_pu_SHIFT(rev)      3
#define RF_20708_LOGEN_CORE_OVR0_ovr_logen_core_buff_pu_MASK(rev)       0x8

/* Register RF_20708_RXADC_CONV_STAT_Q */
#define RF0_20708_RXADC_CONV_STAT_Q(rev)                           (0x1f7 | JTAG_20708_CR0)
#define RF1_20708_RXADC_CONV_STAT_Q(rev)                           (0x1f7 | JTAG_20708_CR1)
#define RF2_20708_RXADC_CONV_STAT_Q(rev)                           (0x1f7 | JTAG_20708_CR2)
#define RF3_20708_RXADC_CONV_STAT_Q(rev)                           (0x1f7 | JTAG_20708_CR3)
#define RFP0_20708_RXADC_CONV_STAT_Q(rev)                          INVALID_ADDRESS
#define RFP1_20708_RXADC_CONV_STAT_Q(rev)                          INVALID_ADDRESS
#define RFP2_20708_RXADC_CONV_STAT_Q(rev)                          INVALID_ADDRESS
#define RFP3_20708_RXADC_CONV_STAT_Q(rev)                          INVALID_ADDRESS
#define RFX_20708_RXADC_CONV_STAT_Q(rev)                           (0x1f7 | JTAG_20708_ALL)
#define RF_20708_RXADC_CONV_STAT_Q_o_conv_status_adc0_Q_SHIFT(rev) 0
#define RF_20708_RXADC_CONV_STAT_Q_o_conv_status_adc0_Q_MASK(rev)  0xffff

/* Register RF_20708_BG_OVR2 */
#define RF0_20708_BG_OVR2(rev)                                  (0x1f8 | JTAG_20708_CR0)
#define RF1_20708_BG_OVR2(rev)                                  (0x1f8 | JTAG_20708_CR1)
#define RF2_20708_BG_OVR2(rev)                                  (0x1f8 | JTAG_20708_CR2)
#define RF3_20708_BG_OVR2(rev)                                  (0x1f8 | JTAG_20708_CR3)
#define RFP0_20708_BG_OVR2(rev)                                 INVALID_ADDRESS
#define RFP1_20708_BG_OVR2(rev)                                 INVALID_ADDRESS
#define RFP2_20708_BG_OVR2(rev)                                 INVALID_ADDRESS
#define RFP3_20708_BG_OVR2(rev)                                 INVALID_ADDRESS
#define RFX_20708_BG_OVR2(rev)                                  (0x1f8 | JTAG_20708_ALL)
#define RF_20708_BG_OVR2_ovr_bg_ctat_uncal_mirror_pu_SHIFT(rev) 2
#define RF_20708_BG_OVR2_ovr_bg_ctat_uncal_mirror_pu_MASK(rev)  0x4
#define RF_20708_BG_OVR2_ovr_bg_ptat_cal_mirror_pu_SHIFT(rev)   1
#define RF_20708_BG_OVR2_ovr_bg_ptat_cal_mirror_pu_MASK(rev)    0x2
#define RF_20708_BG_OVR2_ovr_bg_ctat_cal_mirror_pu_SHIFT(rev)   3
#define RF_20708_BG_OVR2_ovr_bg_ctat_cal_mirror_pu_MASK(rev)    0x8
#define RF_20708_BG_OVR2_ovr_bg_ptat_uncal_mirror_pu_SHIFT(rev) 0
#define RF_20708_BG_OVR2_ovr_bg_ptat_uncal_mirror_pu_MASK(rev)  0x1

/* Register RF_20708_TX2G_MIX_GC_REG */
#define RF0_20708_TX2G_MIX_GC_REG(rev)                        (0x1f9 | JTAG_20708_CR0)
#define RF1_20708_TX2G_MIX_GC_REG(rev)                        (0x1f9 | JTAG_20708_CR1)
#define RF2_20708_TX2G_MIX_GC_REG(rev)                        (0x1f9 | JTAG_20708_CR2)
#define RF3_20708_TX2G_MIX_GC_REG(rev)                        (0x1f9 | JTAG_20708_CR3)
#define RFP0_20708_TX2G_MIX_GC_REG(rev)                       INVALID_ADDRESS
#define RFP1_20708_TX2G_MIX_GC_REG(rev)                       INVALID_ADDRESS
#define RFP2_20708_TX2G_MIX_GC_REG(rev)                       INVALID_ADDRESS
#define RFP3_20708_TX2G_MIX_GC_REG(rev)                       INVALID_ADDRESS
#define RFX_20708_TX2G_MIX_GC_REG(rev)                        (0x1f9 | JTAG_20708_ALL)
#define RF_20708_TX2G_MIX_GC_REG_txdb_mx_gc_cas_SHIFT(rev)    4
#define RF_20708_TX2G_MIX_GC_REG_txdb_mx_gc_cas_MASK(rev)     0x3f0
#define RF_20708_TX2G_MIX_GC_REG_txdb_mx_gc_SHIFT(rev)        12
#define RF_20708_TX2G_MIX_GC_REG_txdb_mx_gc_MASK(rev)         0xf000
#define RF_20708_TX2G_MIX_GC_REG_txdb_mx_gc_branch_SHIFT(rev) 10
#define RF_20708_TX2G_MIX_GC_REG_txdb_mx_gc_branch_MASK(rev)  0xc00

/* Register RF_20708_TXDAC_REG3 */
#define RF0_20708_TXDAC_REG3(rev)                                             (0x1fb | JTAG_20708_CR0)
#define RF1_20708_TXDAC_REG3(rev)                                             (0x1fb | JTAG_20708_CR1)
#define RF2_20708_TXDAC_REG3(rev)                                             (0x1fb | JTAG_20708_CR2)
#define RF3_20708_TXDAC_REG3(rev)                                             (0x1fb | JTAG_20708_CR3)
#define RFP0_20708_TXDAC_REG3(rev)                                            INVALID_ADDRESS
#define RFP1_20708_TXDAC_REG3(rev)                                            INVALID_ADDRESS
#define RFP2_20708_TXDAC_REG3(rev)                                            INVALID_ADDRESS
#define RFP3_20708_TXDAC_REG3(rev)                                            INVALID_ADDRESS
#define RFX_20708_TXDAC_REG3(rev)                                             (0x1fb | JTAG_20708_ALL)
#define RF_20708_TXDAC_REG3_iqdac_1p5G_srz_en_SHIFT(rev)                      3
#define RF_20708_TXDAC_REG3_iqdac_1p5G_srz_en_MASK(rev)                       0x8
#define RF_20708_TXDAC_REG3_iqdac_srz_invorder_SHIFT(rev)                     1
#define RF_20708_TXDAC_REG3_iqdac_srz_invorder_MASK(rev)                      0x2
#define RF_20708_TXDAC_REG3_iqdac_reset_dacclk_divider_test_SHIFT(rev)        4
#define RF_20708_TXDAC_REG3_iqdac_reset_dacclk_divider_test_MASK(rev)         0x10
#define RF_20708_TXDAC_REG3_iqdac_bypass_dacclk_reset_SHIFT(rev)              2
#define RF_20708_TXDAC_REG3_iqdac_bypass_dacclk_reset_MASK(rev)               0x4
#define RF_20708_TXDAC_REG3_iqdac_buf_cmsel_SHIFT(rev)                        10
#define RF_20708_TXDAC_REG3_iqdac_buf_cmsel_MASK(rev)                         0x3c00
#define RF_20708_TXDAC_REG3_iqdac_dis_dac_rdy_SHIFT(rev)                      0
#define RF_20708_TXDAC_REG3_iqdac_dis_dac_rdy_MASK(rev)                       0x1
#define RF_20708_TXDAC_REG3_iqdac_vcas_trim_SHIFT(rev)                        14
#define RF_20708_TXDAC_REG3_iqdac_vcas_trim_MASK(rev)                         0xc000
#define RF_20708_TXDAC_REG3_iqdac_rdeg_inc_SHIFT(rev)                         6
#define RF_20708_TXDAC_REG3_iqdac_rdeg_inc_MASK(rev)                          0x40
#define RF_20708_TXDAC_REG3_iqdac_reset_dacclk_divider_TEST_invclk_SHIFT(rev) 5
#define RF_20708_TXDAC_REG3_iqdac_reset_dacclk_divider_TEST_invclk_MASK(rev)  0x20
#define RF_20708_TXDAC_REG3_iqdac_buf_opdrv_cur_SHIFT(rev)                    7
#define RF_20708_TXDAC_REG3_iqdac_buf_opdrv_cur_MASK(rev)                     0x80

/* Register RF_20708_TX5G_MIX_REG0 */
#define RF0_20708_TX5G_MIX_REG0(rev)                 (0x1fc | JTAG_20708_CR0)
#define RF1_20708_TX5G_MIX_REG0(rev)                 (0x1fc | JTAG_20708_CR1)
#define RF2_20708_TX5G_MIX_REG0(rev)                 (0x1fc | JTAG_20708_CR2)
#define RF3_20708_TX5G_MIX_REG0(rev)                 (0x1fc | JTAG_20708_CR3)
#define RFP0_20708_TX5G_MIX_REG0(rev)                INVALID_ADDRESS
#define RFP1_20708_TX5G_MIX_REG0(rev)                INVALID_ADDRESS
#define RFP2_20708_TX5G_MIX_REG0(rev)                INVALID_ADDRESS
#define RFP3_20708_TX5G_MIX_REG0(rev)                INVALID_ADDRESS
#define RFX_20708_TX5G_MIX_REG0(rev)                 (0x1fc | JTAG_20708_ALL)
#define RF_20708_TX5G_MIX_REG0_tx_bias_pu_SHIFT(rev) 5
#define RF_20708_TX5G_MIX_REG0_tx_bias_pu_MASK(rev)  0x20

/* Register RF_20708_TX2G_BIAS_REG1 */
#define RF0_20708_TX2G_BIAS_REG1(rev)                              (0x1fd | JTAG_20708_CR0)
#define RF1_20708_TX2G_BIAS_REG1(rev)                              (0x1fd | JTAG_20708_CR1)
#define RF2_20708_TX2G_BIAS_REG1(rev)                              (0x1fd | JTAG_20708_CR2)
#define RF3_20708_TX2G_BIAS_REG1(rev)                              (0x1fd | JTAG_20708_CR3)
#define RFP0_20708_TX2G_BIAS_REG1(rev)                             INVALID_ADDRESS
#define RFP1_20708_TX2G_BIAS_REG1(rev)                             INVALID_ADDRESS
#define RFP2_20708_TX2G_BIAS_REG1(rev)                             INVALID_ADDRESS
#define RFP3_20708_TX2G_BIAS_REG1(rev)                             INVALID_ADDRESS
#define RFX_20708_TX2G_BIAS_REG1(rev)                              (0x1fd | JTAG_20708_ALL)
#define RF_20708_TX2G_BIAS_REG1_txdb_bias_slope_pad_gm_SHIFT(rev)  12
#define RF_20708_TX2G_BIAS_REG1_txdb_bias_slope_pad_gm_MASK(rev)   0xf000
#define RF_20708_TX2G_BIAS_REG1_txdb_bias_slope_pad_cas_SHIFT(rev) 8
#define RF_20708_TX2G_BIAS_REG1_txdb_bias_slope_pad_cas_MASK(rev)  0xf00

/* Register RF_20708_GPAIO_SEL9 */
#define RF0_20708_GPAIO_SEL9(rev)                           INVALID_ADDRESS
#define RF1_20708_GPAIO_SEL9(rev)                           (0x31 | JTAG_20708_CR1)
#define RF2_20708_GPAIO_SEL9(rev)                           INVALID_ADDRESS
#define RF3_20708_GPAIO_SEL9(rev)                           INVALID_ADDRESS
#define RFP0_20708_GPAIO_SEL9(rev)                          INVALID_ADDRESS
#define RFP1_20708_GPAIO_SEL9(rev)                          INVALID_ADDRESS
#define RFP2_20708_GPAIO_SEL9(rev)                          INVALID_ADDRESS
#define RFP3_20708_GPAIO_SEL9(rev)                          INVALID_ADDRESS
#define RFX_20708_GPAIO_SEL9(rev)                           INVALID_ADDRESS
#define RF_20708_GPAIO_SEL9_gpaio2test4_sel_SHIFT(rev)      7
#define RF_20708_GPAIO_SEL9_gpaio2test4_sel_MASK(rev)       0x80
#define RF_20708_GPAIO_SEL9_gpaio2test1_sel_SHIFT(rev)      4
#define RF_20708_GPAIO_SEL9_gpaio2test1_sel_MASK(rev)       0x10
#define RF_20708_GPAIO_SEL9_anatestmux_core1_sel_SHIFT(rev) 1
#define RF_20708_GPAIO_SEL9_anatestmux_core1_sel_MASK(rev)  0x2
#define RF_20708_GPAIO_SEL9_gpaio2test3_sel_SHIFT(rev)      6
#define RF_20708_GPAIO_SEL9_gpaio2test3_sel_MASK(rev)       0x40
#define RF_20708_GPAIO_SEL9_anatestmux_core3_sel_SHIFT(rev) 3
#define RF_20708_GPAIO_SEL9_anatestmux_core3_sel_MASK(rev)  0x8
#define RF_20708_GPAIO_SEL9_anatestmux_core0_sel_SHIFT(rev) 0
#define RF_20708_GPAIO_SEL9_anatestmux_core0_sel_MASK(rev)  0x1
#define RF_20708_GPAIO_SEL9_gpaio2test2_sel_SHIFT(rev)      5
#define RF_20708_GPAIO_SEL9_gpaio2test2_sel_MASK(rev)       0x20
#define RF_20708_GPAIO_SEL9_anatestmux_core2_sel_SHIFT(rev) 2
#define RF_20708_GPAIO_SEL9_anatestmux_core2_sel_MASK(rev)  0x4

/* Register RF_20708_RCCAL_CFG2 */
#define RF0_20708_RCCAL_CFG2(rev)                  INVALID_ADDRESS
#define RF1_20708_RCCAL_CFG2(rev)                  (0xee | JTAG_20708_CR1)
#define RF2_20708_RCCAL_CFG2(rev)                  INVALID_ADDRESS
#define RF3_20708_RCCAL_CFG2(rev)                  INVALID_ADDRESS
#define RFP0_20708_RCCAL_CFG2(rev)                 INVALID_ADDRESS
#define RFP1_20708_RCCAL_CFG2(rev)                 INVALID_ADDRESS
#define RFP2_20708_RCCAL_CFG2(rev)                 INVALID_ADDRESS
#define RFP3_20708_RCCAL_CFG2(rev)                 INVALID_ADDRESS
#define RFX_20708_RCCAL_CFG2(rev)                  INVALID_ADDRESS
#define RF_20708_RCCAL_CFG2_rccal_P1_SHIFT(rev)    6
#define RF_20708_RCCAL_CFG2_rccal_P1_MASK(rev)     0xc0
#define RF_20708_RCCAL_CFG2_rccal_Q1_SHIFT(rev)    4
#define RF_20708_RCCAL_CFG2_rccal_Q1_MASK(rev)     0x30
#define RF_20708_RCCAL_CFG2_rccal_R1_SHIFT(rev)    2
#define RF_20708_RCCAL_CFG2_rccal_R1_MASK(rev)     0xc
#define RF_20708_RCCAL_CFG2_rccal_X1_SHIFT(rev)    8
#define RF_20708_RCCAL_CFG2_rccal_X1_MASK(rev)     0xff00
#define RF_20708_RCCAL_CFG2_rccal_START_SHIFT(rev) 0
#define RF_20708_RCCAL_CFG2_rccal_START_MASK(rev)  0x1

/* Register RF_20708_RCCAL_CFG3 */
#define RF0_20708_RCCAL_CFG3(rev)                INVALID_ADDRESS
#define RF1_20708_RCCAL_CFG3(rev)                (0xef | JTAG_20708_CR1)
#define RF2_20708_RCCAL_CFG3(rev)                INVALID_ADDRESS
#define RF3_20708_RCCAL_CFG3(rev)                INVALID_ADDRESS
#define RFP0_20708_RCCAL_CFG3(rev)               INVALID_ADDRESS
#define RFP1_20708_RCCAL_CFG3(rev)               INVALID_ADDRESS
#define RFP2_20708_RCCAL_CFG3(rev)               INVALID_ADDRESS
#define RFP3_20708_RCCAL_CFG3(rev)               INVALID_ADDRESS
#define RFX_20708_RCCAL_CFG3(rev)                INVALID_ADDRESS
#define RF_20708_RCCAL_CFG3_rccal_Trc_SHIFT(rev) 0
#define RF_20708_RCCAL_CFG3_rccal_Trc_MASK(rev)  0x1fff

/* Register RF_20708_RCCAL_CFG0 */
#define RF0_20708_RCCAL_CFG0(rev)                     INVALID_ADDRESS
#define RF1_20708_RCCAL_CFG0(rev)                     (0xf0 | JTAG_20708_CR1)
#define RF2_20708_RCCAL_CFG0(rev)                     INVALID_ADDRESS
#define RF3_20708_RCCAL_CFG0(rev)                     INVALID_ADDRESS
#define RFP0_20708_RCCAL_CFG0(rev)                    INVALID_ADDRESS
#define RFP1_20708_RCCAL_CFG0(rev)                    INVALID_ADDRESS
#define RFP2_20708_RCCAL_CFG0(rev)                    INVALID_ADDRESS
#define RFP3_20708_RCCAL_CFG0(rev)                    INVALID_ADDRESS
#define RFX_20708_RCCAL_CFG0(rev)                     INVALID_ADDRESS
#define RF_20708_RCCAL_CFG0_lpo_pu_SHIFT(rev)         1
#define RF_20708_RCCAL_CFG0_lpo_pu_MASK(rev)          0x2
#define RF_20708_RCCAL_CFG0_rccal_pu_SHIFT(rev)       0
#define RF_20708_RCCAL_CFG0_rccal_pu_MASK(rev)        0x1
#define RF_20708_RCCAL_CFG0_rccal_sc_SHIFT(rev)       4
#define RF_20708_RCCAL_CFG0_rccal_sc_MASK(rev)        0x30
#define RF_20708_RCCAL_CFG0_rccal_sr_SHIFT(rev)       6
#define RF_20708_RCCAL_CFG0_rccal_sr_MASK(rev)        0x40
#define RF_20708_RCCAL_CFG0_rccal_mode_reg_SHIFT(rev) 2
#define RF_20708_RCCAL_CFG0_rccal_mode_reg_MASK(rev)  0x4
#define RF_20708_RCCAL_CFG0_rccal_gpio_en_SHIFT(rev)  3
#define RF_20708_RCCAL_CFG0_rccal_gpio_en_MASK(rev)   0x8

/* Register RF_20708_RCCAL_CFG1 */
#define RF0_20708_RCCAL_CFG1(rev)                    INVALID_ADDRESS
#define RF1_20708_RCCAL_CFG1(rev)                    (0xf1 | JTAG_20708_CR1)
#define RF2_20708_RCCAL_CFG1(rev)                    INVALID_ADDRESS
#define RF3_20708_RCCAL_CFG1(rev)                    INVALID_ADDRESS
#define RFP0_20708_RCCAL_CFG1(rev)                   INVALID_ADDRESS
#define RFP1_20708_RCCAL_CFG1(rev)                   INVALID_ADDRESS
#define RFP2_20708_RCCAL_CFG1(rev)                   INVALID_ADDRESS
#define RFP3_20708_RCCAL_CFG1(rev)                   INVALID_ADDRESS
#define RFX_20708_RCCAL_CFG1(rev)                    INVALID_ADDRESS
#define RF_20708_RCCAL_CFG1_rccal_out_clk_SHIFT(rev) 0
#define RF_20708_RCCAL_CFG1_rccal_out_clk_MASK(rev)  0x1

/* Register RF_20708_RCCAL_CFG6 */
#define RF0_20708_RCCAL_CFG6(rev)               INVALID_ADDRESS
#define RF1_20708_RCCAL_CFG6(rev)               (0xf2 | JTAG_20708_CR1)
#define RF2_20708_RCCAL_CFG6(rev)               INVALID_ADDRESS
#define RF3_20708_RCCAL_CFG6(rev)               INVALID_ADDRESS
#define RFP0_20708_RCCAL_CFG6(rev)              INVALID_ADDRESS
#define RFP1_20708_RCCAL_CFG6(rev)              INVALID_ADDRESS
#define RFP2_20708_RCCAL_CFG6(rev)              INVALID_ADDRESS
#define RFP3_20708_RCCAL_CFG6(rev)              INVALID_ADDRESS
#define RFX_20708_RCCAL_CFG6(rev)               INVALID_ADDRESS
#define RF_20708_RCCAL_CFG6_rccal_N1_SHIFT(rev) 0
#define RF_20708_RCCAL_CFG6_rccal_N1_MASK(rev)  0x1fff

/* Register RF_20708_RCCAL_CFG4 */
#define RF0_20708_RCCAL_CFG4(rev)                 INVALID_ADDRESS
#define RF1_20708_RCCAL_CFG4(rev)                 (0xf3 | JTAG_20708_CR1)
#define RF2_20708_RCCAL_CFG4(rev)                 INVALID_ADDRESS
#define RF3_20708_RCCAL_CFG4(rev)                 INVALID_ADDRESS
#define RFP0_20708_RCCAL_CFG4(rev)                INVALID_ADDRESS
#define RFP1_20708_RCCAL_CFG4(rev)                INVALID_ADDRESS
#define RFP2_20708_RCCAL_CFG4(rev)                INVALID_ADDRESS
#define RFP3_20708_RCCAL_CFG4(rev)                INVALID_ADDRESS
#define RFX_20708_RCCAL_CFG4(rev)                 INVALID_ADDRESS
#define RF_20708_RCCAL_CFG4_rccal_DONE_SHIFT(rev) 0
#define RF_20708_RCCAL_CFG4_rccal_DONE_MASK(rev)  0x1

/* Register RF_20708_RCCAL_CFG5 */
#define RF0_20708_RCCAL_CFG5(rev)               INVALID_ADDRESS
#define RF1_20708_RCCAL_CFG5(rev)               (0xf4 | JTAG_20708_CR1)
#define RF2_20708_RCCAL_CFG5(rev)               INVALID_ADDRESS
#define RF3_20708_RCCAL_CFG5(rev)               INVALID_ADDRESS
#define RFP0_20708_RCCAL_CFG5(rev)              INVALID_ADDRESS
#define RFP1_20708_RCCAL_CFG5(rev)              INVALID_ADDRESS
#define RFP2_20708_RCCAL_CFG5(rev)              INVALID_ADDRESS
#define RFP3_20708_RCCAL_CFG5(rev)              INVALID_ADDRESS
#define RFX_20708_RCCAL_CFG5(rev)               INVALID_ADDRESS
#define RF_20708_RCCAL_CFG5_rccal_N0_SHIFT(rev) 0
#define RF_20708_RCCAL_CFG5_rccal_N0_MASK(rev)  0x1fff

/* Register RF_20708_RCCAL_CFG7 */
#define RF0_20708_RCCAL_CFG7(rev)                       INVALID_ADDRESS
#define RF1_20708_RCCAL_CFG7(rev)                       (0x1ca | JTAG_20708_CR1)
#define RF2_20708_RCCAL_CFG7(rev)                       INVALID_ADDRESS
#define RF3_20708_RCCAL_CFG7(rev)                       INVALID_ADDRESS
#define RFP0_20708_RCCAL_CFG7(rev)                      INVALID_ADDRESS
#define RFP1_20708_RCCAL_CFG7(rev)                      INVALID_ADDRESS
#define RFP2_20708_RCCAL_CFG7(rev)                      INVALID_ADDRESS
#define RFP3_20708_RCCAL_CFG7(rev)                      INVALID_ADDRESS
#define RFX_20708_RCCAL_CFG7(rev)                       INVALID_ADDRESS
#define RF_20708_RCCAL_CFG7_rccal_raw_lpfcap_SHIFT(rev) 10
#define RF_20708_RCCAL_CFG7_rccal_raw_lpfcap_MASK(rev)  0x7c00
#define RF_20708_RCCAL_CFG7_rccal_raw_dacbuf_SHIFT(rev) 5
#define RF_20708_RCCAL_CFG7_rccal_raw_dacbuf_MASK(rev)  0x3e0
#define RF_20708_RCCAL_CFG7_rccal_raw_adc1p2_SHIFT(rev) 0
#define RF_20708_RCCAL_CFG7_rccal_raw_adc1p2_MASK(rev)  0x1f

/* Register RF_20708_GPAIO_SEL8 */
#define RF0_20708_GPAIO_SEL8(rev)                    INVALID_ADDRESS
#define RF1_20708_GPAIO_SEL8(rev)                    (0x1e9 | JTAG_20708_CR1)
#define RF2_20708_GPAIO_SEL8(rev)                    INVALID_ADDRESS
#define RF3_20708_GPAIO_SEL8(rev)                    INVALID_ADDRESS
#define RFP0_20708_GPAIO_SEL8(rev)                   INVALID_ADDRESS
#define RFP1_20708_GPAIO_SEL8(rev)                   INVALID_ADDRESS
#define RFP2_20708_GPAIO_SEL8(rev)                   INVALID_ADDRESS
#define RFP3_20708_GPAIO_SEL8(rev)                   INVALID_ADDRESS
#define RFX_20708_GPAIO_SEL8(rev)                    INVALID_ADDRESS
#define RF_20708_GPAIO_SEL8_gpaio_rcal_pu_SHIFT(rev) 0
#define RF_20708_GPAIO_SEL8_gpaio_rcal_pu_MASK(rev)  0x1

/* Register RF_20708_RCCAL_OVR0 */
#define RF0_20708_RCCAL_OVR0(rev)                     INVALID_ADDRESS
#define RF1_20708_RCCAL_OVR0(rev)                     (0x1fe | JTAG_20708_CR1)
#define RF2_20708_RCCAL_OVR0(rev)                     INVALID_ADDRESS
#define RF3_20708_RCCAL_OVR0(rev)                     INVALID_ADDRESS
#define RFP0_20708_RCCAL_OVR0(rev)                    INVALID_ADDRESS
#define RFP1_20708_RCCAL_OVR0(rev)                    INVALID_ADDRESS
#define RFP2_20708_RCCAL_OVR0(rev)                    INVALID_ADDRESS
#define RFP3_20708_RCCAL_OVR0(rev)                    INVALID_ADDRESS
#define RFX_20708_RCCAL_OVR0(rev)                     INVALID_ADDRESS
#define RF_20708_RCCAL_OVR0_ovr_rccal_mode_SHIFT(rev) 0
#define RF_20708_RCCAL_OVR0_ovr_rccal_mode_MASK(rev)  0x1
#define RF_20708_RCCAL_OVR0_ovr_lpo_pu_SHIFT(rev)     1
#define RF_20708_RCCAL_OVR0_ovr_lpo_pu_MASK(rev)      0x2

/* Register RF_20708_AFEDIV_REG8 */
#define RF0_20708_AFEDIV_REG8(rev)                             INVALID_ADDRESS
#define RF1_20708_AFEDIV_REG8(rev)                             INVALID_ADDRESS
#define RF2_20708_AFEDIV_REG8(rev)                             INVALID_ADDRESS
#define RF3_20708_AFEDIV_REG8(rev)                             (0x8d | JTAG_20708_CR3)
#define RFP0_20708_AFEDIV_REG8(rev)                            INVALID_ADDRESS
#define RFP1_20708_AFEDIV_REG8(rev)                            INVALID_ADDRESS
#define RFP2_20708_AFEDIV_REG8(rev)                            INVALID_ADDRESS
#define RFP3_20708_AFEDIV_REG8(rev)                            INVALID_ADDRESS
#define RFX_20708_AFEDIV_REG8(rev)                             INVALID_ADDRESS
#define RF_20708_AFEDIV_REG8_i_clk_to_afe_dac_sel_SHIFT(rev)   2
#define RF_20708_AFEDIV_REG8_i_clk_to_afe_dac_sel_MASK(rev)    0x4
#define RF_20708_AFEDIV_REG8_i_clk_to_afe_adc2x_sel_SHIFT(rev) 1
#define RF_20708_AFEDIV_REG8_i_clk_to_afe_adc2x_sel_MASK(rev)  0x2
#define RF_20708_AFEDIV_REG8_i_afe_div_srst_sel_SHIFT(rev)     0
#define RF_20708_AFEDIV_REG8_i_afe_div_srst_sel_MASK(rev)      0x1

/* Register RF_20708_LOGEN_CORE3_OVR */
#define RF0_20708_LOGEN_CORE3_OVR(rev)                     INVALID_ADDRESS
#define RF1_20708_LOGEN_CORE3_OVR(rev)                     INVALID_ADDRESS
#define RF2_20708_LOGEN_CORE3_OVR(rev)                     INVALID_ADDRESS
#define RF3_20708_LOGEN_CORE3_OVR(rev)                     (0x90 | JTAG_20708_CR3)
#define RFP0_20708_LOGEN_CORE3_OVR(rev)                    INVALID_ADDRESS
#define RFP1_20708_LOGEN_CORE3_OVR(rev)                    INVALID_ADDRESS
#define RFP2_20708_LOGEN_CORE3_OVR(rev)                    INVALID_ADDRESS
#define RFP3_20708_LOGEN_CORE3_OVR(rev)                    INVALID_ADDRESS
#define RFX_20708_LOGEN_CORE3_OVR(rev)                     INVALID_ADDRESS
#define RF_20708_LOGEN_CORE3_OVR_ovr_logen_Sopq_SHIFT(rev) 0
#define RF_20708_LOGEN_CORE3_OVR_ovr_logen_Sopq_MASK(rev)  0x1

/* Register RF_20708_LOGEN_CORE3 */
#define RF0_20708_LOGEN_CORE3(rev)                 INVALID_ADDRESS
#define RF1_20708_LOGEN_CORE3(rev)                 INVALID_ADDRESS
#define RF2_20708_LOGEN_CORE3(rev)                 INVALID_ADDRESS
#define RF3_20708_LOGEN_CORE3(rev)                 (0x91 | JTAG_20708_CR3)
#define RFP0_20708_LOGEN_CORE3(rev)                INVALID_ADDRESS
#define RFP1_20708_LOGEN_CORE3(rev)                INVALID_ADDRESS
#define RFP2_20708_LOGEN_CORE3(rev)                INVALID_ADDRESS
#define RFP3_20708_LOGEN_CORE3(rev)                INVALID_ADDRESS
#define RFX_20708_LOGEN_CORE3(rev)                 INVALID_ADDRESS
#define RF_20708_LOGEN_CORE3_logen_Sopq_SHIFT(rev) 0
#define RF_20708_LOGEN_CORE3_logen_Sopq_MASK(rev)  0x1

/* Register RF_20708_XTAL1 */
#define RF0_20708_XTAL1(rev)                  INVALID_ADDRESS
#define RF1_20708_XTAL1(rev)                  INVALID_ADDRESS
#define RF2_20708_XTAL1(rev)                  INVALID_ADDRESS
#define RF3_20708_XTAL1(rev)                  INVALID_ADDRESS
#define RFP0_20708_XTAL1(rev)                 (0xd | JTAG_20708_PLL0)
#define RFP1_20708_XTAL1(rev)                 INVALID_ADDRESS
#define RFP2_20708_XTAL1(rev)                 INVALID_ADDRESS
#define RFP3_20708_XTAL1(rev)                 INVALID_ADDRESS
#define RFX_20708_XTAL1(rev)                  INVALID_ADDRESS
#define RF_20708_XTAL1_xtal_ldo_pu_SHIFT(rev) 2
#define RF_20708_XTAL1_xtal_ldo_pu_MASK(rev)  0x4

/* Register RF_20708_XTAL0 */
#define RF0_20708_XTAL0(rev)                        INVALID_ADDRESS
#define RF1_20708_XTAL0(rev)                        INVALID_ADDRESS
#define RF2_20708_XTAL0(rev)                        INVALID_ADDRESS
#define RF3_20708_XTAL0(rev)                        INVALID_ADDRESS
#define RFP0_20708_XTAL0(rev)                       (0xe | JTAG_20708_PLL0)
#define RFP1_20708_XTAL0(rev)                       INVALID_ADDRESS
#define RFP2_20708_XTAL0(rev)                       INVALID_ADDRESS
#define RFP3_20708_XTAL0(rev)                       INVALID_ADDRESS
#define RFX_20708_XTAL0(rev)                        INVALID_ADDRESS
#define RF_20708_XTAL0_xtal_pu_SHIFT(rev)           2
#define RF_20708_XTAL0_xtal_pu_MASK(rev)            0x4
#define RF_20708_XTAL0_xtal_xcore_Rfb_SHIFT(rev)    12
#define RF_20708_XTAL0_xtal_xcore_Rfb_MASK(rev)     0x7000
#define RF_20708_XTAL0_xtal_clkrcal_pu_SHIFT(rev)   15
#define RF_20708_XTAL0_xtal_clkrcal_pu_MASK(rev)    0x8000
#define RF_20708_XTAL0_xtal_reset_SHIFT(rev)        5
#define RF_20708_XTAL0_xtal_reset_MASK(rev)         0x20
#define RF_20708_XTAL0_xtal_xcore_bypass_SHIFT(rev) 0
#define RF_20708_XTAL0_xtal_xcore_bypass_MASK(rev)  0x1

/* Register RF_20708_AFEDIV_REG0 */
#define RF0_20708_AFEDIV_REG0(rev)                                   INVALID_ADDRESS
#define RF1_20708_AFEDIV_REG0(rev)                                   INVALID_ADDRESS
#define RF2_20708_AFEDIV_REG0(rev)                                   INVALID_ADDRESS
#define RF3_20708_AFEDIV_REG0(rev)                                   INVALID_ADDRESS
#define RFP0_20708_AFEDIV_REG0(rev)                                  (0xf | JTAG_20708_PLL0)
#define RFP1_20708_AFEDIV_REG0(rev)                                  (0xf | JTAG_20708_PLL1)
#define RFP2_20708_AFEDIV_REG0(rev)                                  INVALID_ADDRESS
#define RFP3_20708_AFEDIV_REG0(rev)                                  INVALID_ADDRESS
#define RFX_20708_AFEDIV_REG0(rev)                                   INVALID_ADDRESS
#define RF_20708_AFEDIV_REG0_afediv_adc_div_pu_SHIFT(rev)            3
#define RF_20708_AFEDIV_REG0_afediv_adc_div_pu_MASK(rev)             0x8
#define RF_20708_AFEDIV_REG0_afediv_dac_div_pu_SHIFT(rev)            4
#define RF_20708_AFEDIV_REG0_afediv_dac_div_pu_MASK(rev)             0x10
#define RF_20708_AFEDIV_REG0_afediv_srst_sel_driver_SHIFT(rev)       10
#define RF_20708_AFEDIV_REG0_afediv_srst_sel_driver_MASK(rev)        0x1c00
#define RF_20708_AFEDIV_REG0_afediv_adc_sel_driver_cross_SHIFT(rev)  7
#define RF_20708_AFEDIV_REG0_afediv_adc_sel_driver_cross_MASK(rev)   0x380
#define RF_20708_AFEDIV_REG0_afediv_srst_sel_driver_cross_SHIFT(rev) 13
#define RF_20708_AFEDIV_REG0_afediv_srst_sel_driver_cross_MASK(rev)  0xe000
#define RF_20708_AFEDIV_REG0_afediv_dac_bypass_reset_SHIFT(rev)      6
#define RF_20708_AFEDIV_REG0_afediv_dac_bypass_reset_MASK(rev)       0x40
#define RF_20708_AFEDIV_REG0_afediv_pu_outbuf_dac_SHIFT(rev)         2
#define RF_20708_AFEDIV_REG0_afediv_pu_outbuf_dac_MASK(rev)          0x4
#define RF_20708_AFEDIV_REG0_afediv_adc_bypass_reset_SHIFT(rev)      5
#define RF_20708_AFEDIV_REG0_afediv_adc_bypass_reset_MASK(rev)       0x20
#define RF_20708_AFEDIV_REG0_afediv_pu_inbuf_SHIFT(rev)              0
#define RF_20708_AFEDIV_REG0_afediv_pu_inbuf_MASK(rev)               0x1
#define RF_20708_AFEDIV_REG0_afediv_pu_outbuf_adc_SHIFT(rev)         1
#define RF_20708_AFEDIV_REG0_afediv_pu_outbuf_adc_MASK(rev)          0x2

/* Register RF_20708_XTAL0_OVR */
#define RF0_20708_XTAL0_OVR(rev)                            INVALID_ADDRESS
#define RF1_20708_XTAL0_OVR(rev)                            INVALID_ADDRESS
#define RF2_20708_XTAL0_OVR(rev)                            INVALID_ADDRESS
#define RF3_20708_XTAL0_OVR(rev)                            INVALID_ADDRESS
#define RFP0_20708_XTAL0_OVR(rev)                           (0x10 | JTAG_20708_PLL0)
#define RFP1_20708_XTAL0_OVR(rev)                           INVALID_ADDRESS
#define RFP2_20708_XTAL0_OVR(rev)                           INVALID_ADDRESS
#define RFP3_20708_XTAL0_OVR(rev)                           INVALID_ADDRESS
#define RFX_20708_XTAL0_OVR(rev)                            INVALID_ADDRESS
#define RF_20708_XTAL0_OVR_ovr_xtal_ldo_pu_SHIFT(rev)       8
#define RF_20708_XTAL0_OVR_ovr_xtal_ldo_pu_MASK(rev)        0x100
#define RF_20708_XTAL0_OVR_ovr_xtal_xcore_bypass_SHIFT(rev) 0
#define RF_20708_XTAL0_OVR_ovr_xtal_xcore_bypass_MASK(rev)  0x1
#define RF_20708_XTAL0_OVR_ovr_xtal_pu_SHIFT(rev)           2
#define RF_20708_XTAL0_OVR_ovr_xtal_pu_MASK(rev)            0x4

/* Register RF_20708_BG_REG12 */
#define RF0_20708_BG_REG12(rev)                        INVALID_ADDRESS
#define RF1_20708_BG_REG12(rev)                        INVALID_ADDRESS
#define RF2_20708_BG_REG12(rev)                        INVALID_ADDRESS
#define RF3_20708_BG_REG12(rev)                        INVALID_ADDRESS
#define RFP0_20708_BG_REG12(rev)                       (0x11 | JTAG_20708_PLL0)
#define RFP1_20708_BG_REG12(rev)                       INVALID_ADDRESS
#define RFP2_20708_BG_REG12(rev)                       INVALID_ADDRESS
#define RFP3_20708_BG_REG12(rev)                       INVALID_ADDRESS
#define RFX_20708_BG_REG12(rev)                        INVALID_ADDRESS
#define RF_20708_BG_REG12_bgpmu_calcode_SHIFT(rev)     2
#define RF_20708_BG_REG12_bgpmu_calcode_MASK(rev)      0xfc
#define RF_20708_BG_REG12_ldo1p8_puok_SHIFT(rev)       8
#define RF_20708_BG_REG12_ldo1p8_puok_MASK(rev)        0x100
#define RF_20708_BG_REG12_ldo1p8_puok_en_SHIFT(rev)    1
#define RF_20708_BG_REG12_ldo1p8_puok_en_MASK(rev)     0x2
#define RF_20708_BG_REG12_bg_BT_current_off_SHIFT(rev) 0
#define RF_20708_BG_REG12_bg_BT_current_off_MASK(rev)  0x1

/* Register RF_20708_BG_REG2 */
#define RF0_20708_BG_REG2(rev)                          INVALID_ADDRESS
#define RF1_20708_BG_REG2(rev)                          INVALID_ADDRESS
#define RF2_20708_BG_REG2(rev)                          INVALID_ADDRESS
#define RF3_20708_BG_REG2(rev)                          INVALID_ADDRESS
#define RFP0_20708_BG_REG2(rev)                         (0x12 | JTAG_20708_PLL0)
#define RFP1_20708_BG_REG2(rev)                         INVALID_ADDRESS
#define RFP2_20708_BG_REG2(rev)                         INVALID_ADDRESS
#define RFP3_20708_BG_REG2(rev)                         INVALID_ADDRESS
#define RFX_20708_BG_REG2(rev)                          INVALID_ADDRESS
#define RF_20708_BG_REG2_bg_a_count_trim_SHIFT(rev)     6
#define RF_20708_BG_REG2_bg_a_count_trim_MASK(rev)      0xfc0
#define RF_20708_BG_REG2_bg_b_count_trim_SHIFT(rev)     0
#define RF_20708_BG_REG2_bg_b_count_trim_MASK(rev)      0x3f
#define RF_20708_BG_REG2_bg_pu_bgcore_SHIFT(rev)        13
#define RF_20708_BG_REG2_bg_pu_bgcore_MASK(rev)         0x2000
#define RF_20708_BG_REG2_bg_ate_rcal_trim_en_SHIFT(rev) 15
#define RF_20708_BG_REG2_bg_ate_rcal_trim_en_MASK(rev)  0x8000
#define RF_20708_BG_REG2_bg_pu_V2I_SHIFT(rev)           12
#define RF_20708_BG_REG2_bg_pu_V2I_MASK(rev)            0x1000
#define RF_20708_BG_REG2_bg_pulse_SHIFT(rev)            14
#define RF_20708_BG_REG2_bg_pulse_MASK(rev)             0x4000

/* Register RF_20708_BG_REG3 */
#define RF0_20708_BG_REG3(rev)                  INVALID_ADDRESS
#define RF1_20708_BG_REG3(rev)                  INVALID_ADDRESS
#define RF2_20708_BG_REG3(rev)                  INVALID_ADDRESS
#define RF3_20708_BG_REG3(rev)                  INVALID_ADDRESS
#define RFP0_20708_BG_REG3(rev)                 (0x13 | JTAG_20708_PLL0)
#define RFP1_20708_BG_REG3(rev)                 INVALID_ADDRESS
#define RFP2_20708_BG_REG3(rev)                 INVALID_ADDRESS
#define RFP3_20708_BG_REG3(rev)                 INVALID_ADDRESS
#define RFX_20708_BG_REG3(rev)                  INVALID_ADDRESS
#define RF_20708_BG_REG3_bg_ptat_adj_SHIFT(rev) 0
#define RF_20708_BG_REG3_bg_ptat_adj_MASK(rev)  0x7
#define RF_20708_BG_REG3_bg_ntat_adj_SHIFT(rev) 3
#define RF_20708_BG_REG3_bg_ntat_adj_MASK(rev)  0x78
#define RF_20708_BG_REG3_bg_rcal_pu_SHIFT(rev)  7
#define RF_20708_BG_REG3_bg_rcal_pu_MASK(rev)   0x80

/* Register RF_20708_BG_REG6 */
#define RF0_20708_BG_REG6(rev)                             INVALID_ADDRESS
#define RF1_20708_BG_REG6(rev)                             INVALID_ADDRESS
#define RF2_20708_BG_REG6(rev)                             INVALID_ADDRESS
#define RF3_20708_BG_REG6(rev)                             INVALID_ADDRESS
#define RFP0_20708_BG_REG6(rev)                            (0x14 | JTAG_20708_PLL0)
#define RFP1_20708_BG_REG6(rev)                            INVALID_ADDRESS
#define RFP2_20708_BG_REG6(rev)                            INVALID_ADDRESS
#define RFP3_20708_BG_REG6(rev)                            INVALID_ADDRESS
#define RFX_20708_BG_REG6(rev)                             INVALID_ADDRESS
#define RF_20708_BG_REG6_bg_vbg_ptat_trim_SHIFT(rev)       0
#define RF_20708_BG_REG6_bg_vbg_ptat_trim_MASK(rev)        0xf
#define RF_20708_BG_REG6_bg_vbg_ctat_uncal_trim_SHIFT(rev) 4
#define RF_20708_BG_REG6_bg_vbg_ctat_uncal_trim_MASK(rev)  0xf0
#define RF_20708_BG_REG6_bg_vbg_ctat_cal_trim_SHIFT(rev)   8
#define RF_20708_BG_REG6_bg_vbg_ctat_cal_trim_MASK(rev)    0xf00

/* Register RF_20708_BG_OVR1 */
#define RF0_20708_BG_OVR1(rev)                           INVALID_ADDRESS
#define RF1_20708_BG_OVR1(rev)                           INVALID_ADDRESS
#define RF2_20708_BG_OVR1(rev)                           INVALID_ADDRESS
#define RF3_20708_BG_OVR1(rev)                           INVALID_ADDRESS
#define RFP0_20708_BG_OVR1(rev)                          (0x15 | JTAG_20708_PLL0)
#define RFP1_20708_BG_OVR1(rev)                          INVALID_ADDRESS
#define RFP2_20708_BG_OVR1(rev)                          INVALID_ADDRESS
#define RFP3_20708_BG_OVR1(rev)                          INVALID_ADDRESS
#define RFX_20708_BG_OVR1(rev)                           INVALID_ADDRESS
#define RF_20708_BG_OVR1_ovr_otp_rcal_sel_SHIFT(rev)     3
#define RF_20708_BG_OVR1_ovr_otp_rcal_sel_MASK(rev)      0x8
#define RF_20708_BG_OVR1_ovr_bg_rcal_trim_SHIFT(rev)     4
#define RF_20708_BG_OVR1_ovr_bg_rcal_trim_MASK(rev)      0x10
#define RF_20708_BG_OVR1_ovr_bg_pu_V2I_SHIFT(rev)        1
#define RF_20708_BG_OVR1_ovr_bg_pu_V2I_MASK(rev)         0x2
#define RF_20708_BG_OVR1_ovr_bg_pulse_SHIFT(rev)         6
#define RF_20708_BG_OVR1_ovr_bg_pulse_MASK(rev)          0x40
#define RF_20708_BG_OVR1_ovr_bg_wlpmu_calcode_SHIFT(rev) 5
#define RF_20708_BG_OVR1_ovr_bg_wlpmu_calcode_MASK(rev)  0x20
#define RF_20708_BG_OVR1_ovr_bg_pu_bgcore_SHIFT(rev)     0
#define RF_20708_BG_OVR1_ovr_bg_pu_bgcore_MASK(rev)      0x1

/* Register RF_20708_BG_REG7 */
#define RF0_20708_BG_REG7(rev)                          INVALID_ADDRESS
#define RF1_20708_BG_REG7(rev)                          INVALID_ADDRESS
#define RF2_20708_BG_REG7(rev)                          INVALID_ADDRESS
#define RF3_20708_BG_REG7(rev)                          INVALID_ADDRESS
#define RFP0_20708_BG_REG7(rev)                         (0x16 | JTAG_20708_PLL0)
#define RFP1_20708_BG_REG7(rev)                         INVALID_ADDRESS
#define RFP2_20708_BG_REG7(rev)                         INVALID_ADDRESS
#define RFP3_20708_BG_REG7(rev)                         INVALID_ADDRESS
#define RFX_20708_BG_REG7(rev)                          INVALID_ADDRESS
#define RF_20708_BG_REG7_bg_Ictat_cal_trim_SHIFT(rev)   8
#define RF_20708_BG_REG7_bg_Ictat_cal_trim_MASK(rev)    0xf00
#define RF_20708_BG_REG7_bg_Ictat_uncal_trim_SHIFT(rev) 4
#define RF_20708_BG_REG7_bg_Ictat_uncal_trim_MASK(rev)  0xf0
#define RF_20708_BG_REG7_bg_Iptat_trim_SHIFT(rev)       0
#define RF_20708_BG_REG7_bg_Iptat_trim_MASK(rev)        0xf

/* Register RF_20708_BG_REG5 */
#define RF0_20708_BG_REG5(rev)                     INVALID_ADDRESS
#define RF1_20708_BG_REG5(rev)                     INVALID_ADDRESS
#define RF2_20708_BG_REG5(rev)                     INVALID_ADDRESS
#define RF3_20708_BG_REG5(rev)                     INVALID_ADDRESS
#define RFP0_20708_BG_REG5(rev)                    (0x17 | JTAG_20708_PLL0)
#define RFP1_20708_BG_REG5(rev)                    INVALID_ADDRESS
#define RFP2_20708_BG_REG5(rev)                    INVALID_ADDRESS
#define RFP3_20708_BG_REG5(rev)                    INVALID_ADDRESS
#define RFX_20708_BG_REG5(rev)                     INVALID_ADDRESS
#define RF_20708_BG_REG5_bg_afe_vbgtrim_SHIFT(rev) 0
#define RF_20708_BG_REG5_bg_afe_vbgtrim_MASK(rev)  0x3f

/* Register RF_20708_PLL_CP1 */
#define RF0_20708_PLL_CP1(rev)                               INVALID_ADDRESS
#define RF1_20708_PLL_CP1(rev)                               INVALID_ADDRESS
#define RF2_20708_PLL_CP1(rev)                               INVALID_ADDRESS
#define RF3_20708_PLL_CP1(rev)                               INVALID_ADDRESS
#define RFP0_20708_PLL_CP1(rev)                              (0x18 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_CP1(rev)                              (0x18 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_CP1(rev)                              INVALID_ADDRESS
#define RFP3_20708_PLL_CP1(rev)                              INVALID_ADDRESS
#define RFX_20708_PLL_CP1(rev)                               INVALID_ADDRESS
#define RF_20708_PLL_CP1_rfpll_cp_bias_reset_SHIFT(rev)      14
#define RF_20708_PLL_CP1_rfpll_cp_bias_reset_MASK(rev)       0x4000
#define RF_20708_PLL_CP1_rfpll_cp_ldo_vbuck_adj_SHIFT(rev)   0
#define RF_20708_PLL_CP1_rfpll_cp_ldo_vbuck_adj_MASK(rev)    0xf
#define RF_20708_PLL_CP1_rfpll_cp_ldo_bias_rst_pw_SHIFT(rev) 4
#define RF_20708_PLL_CP1_rfpll_cp_ldo_bias_rst_pw_MASK(rev)  0x30
#define RF_20708_PLL_CP1_rfpll_cp_1p8_static_load_SHIFT(rev) 10
#define RF_20708_PLL_CP1_rfpll_cp_1p8_static_load_MASK(rev)  0xc00
#define RF_20708_PLL_CP1_rfpll_cp_idac_op_sel_SHIFT(rev)     12
#define RF_20708_PLL_CP1_rfpll_cp_idac_op_sel_MASK(rev)      0x1000
#define RF_20708_PLL_CP1_rfpll_cp_ldo_1p8filter_r_SHIFT(rev) 6
#define RF_20708_PLL_CP1_rfpll_cp_ldo_1p8filter_r_MASK(rev)  0xc0
#define RF_20708_PLL_CP1_rfpll_cp_pu_SHIFT(rev)              13
#define RF_20708_PLL_CP1_rfpll_cp_pu_MASK(rev)               0x2000
#define RF_20708_PLL_CP1_rfpll_cp_iout_bias_SHIFT(rev)       8
#define RF_20708_PLL_CP1_rfpll_cp_iout_bias_MASK(rev)        0x300

/* Register RF_20708_PLL_CP2 */
#define RF0_20708_PLL_CP2(rev)                            INVALID_ADDRESS
#define RF1_20708_PLL_CP2(rev)                            INVALID_ADDRESS
#define RF2_20708_PLL_CP2(rev)                            INVALID_ADDRESS
#define RF3_20708_PLL_CP2(rev)                            INVALID_ADDRESS
#define RFP0_20708_PLL_CP2(rev)                           (0x19 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_CP2(rev)                           (0x19 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_CP2(rev)                           INVALID_ADDRESS
#define RFP3_20708_PLL_CP2(rev)                           INVALID_ADDRESS
#define RFX_20708_PLL_CP2(rev)                            INVALID_ADDRESS
#define RF_20708_PLL_CP2_rfpll_cp_idac_op_core_SHIFT(rev) 8
#define RF_20708_PLL_CP2_rfpll_cp_idac_op_core_MASK(rev)  0xf00

/* Register RF_20708_PLL_CP3 */
#define RF0_20708_PLL_CP3(rev)                               INVALID_ADDRESS
#define RF1_20708_PLL_CP3(rev)                               INVALID_ADDRESS
#define RF2_20708_PLL_CP3(rev)                               INVALID_ADDRESS
#define RF3_20708_PLL_CP3(rev)                               INVALID_ADDRESS
#define RFP0_20708_PLL_CP3(rev)                              (0x1a | JTAG_20708_PLL0)
#define RFP1_20708_PLL_CP3(rev)                              (0x1a | JTAG_20708_PLL1)
#define RFP2_20708_PLL_CP3(rev)                              INVALID_ADDRESS
#define RFP3_20708_PLL_CP3(rev)                              INVALID_ADDRESS
#define RFX_20708_PLL_CP3(rev)                               INVALID_ADDRESS
#define RF_20708_PLL_CP3_rfpll_cp_idump_offset_up_SHIFT(rev) 0
#define RF_20708_PLL_CP3_rfpll_cp_idump_offset_up_MASK(rev)  0xf

/* Register RF_20708_PLL_CP4 */
#define RF0_20708_PLL_CP4(rev)                         INVALID_ADDRESS
#define RF1_20708_PLL_CP4(rev)                         INVALID_ADDRESS
#define RF2_20708_PLL_CP4(rev)                         INVALID_ADDRESS
#define RF3_20708_PLL_CP4(rev)                         INVALID_ADDRESS
#define RFP0_20708_PLL_CP4(rev)                        (0x1b | JTAG_20708_PLL0)
#define RFP1_20708_PLL_CP4(rev)                        (0x1b | JTAG_20708_PLL1)
#define RFP2_20708_PLL_CP4(rev)                        INVALID_ADDRESS
#define RFP3_20708_PLL_CP4(rev)                        INVALID_ADDRESS
#define RFX_20708_PLL_CP4(rev)                         INVALID_ADDRESS
#define RF_20708_PLL_CP4_rfpll_cp_ioff_SHIFT(rev)      8
#define RF_20708_PLL_CP4_rfpll_cp_ioff_MASK(rev)       0xff00
#define RF_20708_PLL_CP4_rfpll_cp_kpd_scale_SHIFT(rev) 1
#define RF_20708_PLL_CP4_rfpll_cp_kpd_scale_MASK(rev)  0xfe

/* Register RF_20708_PLL_CP5 */
#define RF0_20708_PLL_CP5(rev)                          INVALID_ADDRESS
#define RF1_20708_PLL_CP5(rev)                          INVALID_ADDRESS
#define RF2_20708_PLL_CP5(rev)                          INVALID_ADDRESS
#define RF3_20708_PLL_CP5(rev)                          INVALID_ADDRESS
#define RFP0_20708_PLL_CP5(rev)                         (0x1c | JTAG_20708_PLL0)
#define RFP1_20708_PLL_CP5(rev)                         (0x1c | JTAG_20708_PLL1)
#define RFP2_20708_PLL_CP5(rev)                         INVALID_ADDRESS
#define RFP3_20708_PLL_CP5(rev)                         INVALID_ADDRESS
#define RFX_20708_PLL_CP5(rev)                          INVALID_ADDRESS
#define RF_20708_PLL_CP5_rfpll_cp_ioff_bias_SHIFT(rev)  4
#define RF_20708_PLL_CP5_rfpll_cp_ioff_bias_MASK(rev)   0x30
#define RF_20708_PLL_CP5_rfpll_cp_ioff_extra_SHIFT(rev) 0
#define RF_20708_PLL_CP5_rfpll_cp_ioff_extra_MASK(rev)  0x1

/* Register RF_20708_PLL_FRCT1 */
#define RF0_20708_PLL_FRCT1(rev)                          INVALID_ADDRESS
#define RF1_20708_PLL_FRCT1(rev)                          INVALID_ADDRESS
#define RF2_20708_PLL_FRCT1(rev)                          INVALID_ADDRESS
#define RF3_20708_PLL_FRCT1(rev)                          INVALID_ADDRESS
#define RFP0_20708_PLL_FRCT1(rev)                         (0x1d | JTAG_20708_PLL0)
#define RFP1_20708_PLL_FRCT1(rev)                         (0x1d | JTAG_20708_PLL1)
#define RFP2_20708_PLL_FRCT1(rev)                         INVALID_ADDRESS
#define RFP3_20708_PLL_FRCT1(rev)                         INVALID_ADDRESS
#define RFX_20708_PLL_FRCT1(rev)                          INVALID_ADDRESS
#define RF_20708_PLL_FRCT1_rfpll_frct_stop_mod_SHIFT(rev) 0
#define RF_20708_PLL_FRCT1_rfpll_frct_stop_mod_MASK(rev)  0x1
#define RF_20708_PLL_FRCT1_rfpll_frctlsb_SHIFT(rev)       5
#define RF_20708_PLL_FRCT1_rfpll_frctlsb_MASK(rev)        0x3e0
#define RF_20708_PLL_FRCT1_rfpll_frct_dith_sel_SHIFT(rev) 3
#define RF_20708_PLL_FRCT1_rfpll_frct_dith_sel_MASK(rev)  0x8
#define RF_20708_PLL_FRCT1_rfpll_frct_mash_sel_SHIFT(rev) 1
#define RF_20708_PLL_FRCT1_rfpll_frct_mash_sel_MASK(rev)  0x2
#define RF_20708_PLL_FRCT1_rfpll_frct_lsb_sel_SHIFT(rev)  2
#define RF_20708_PLL_FRCT1_rfpll_frct_lsb_sel_MASK(rev)   0x4
#define RF_20708_PLL_FRCT1_rfpll_frct_pu_SHIFT(rev)       4
#define RF_20708_PLL_FRCT1_rfpll_frct_pu_MASK(rev)        0x10

/* Register RF_20708_PLL_FRCT2 */
#define RF0_20708_PLL_FRCT2(rev)                                INVALID_ADDRESS
#define RF1_20708_PLL_FRCT2(rev)                                INVALID_ADDRESS
#define RF2_20708_PLL_FRCT2(rev)                                INVALID_ADDRESS
#define RF3_20708_PLL_FRCT2(rev)                                INVALID_ADDRESS
#define RFP0_20708_PLL_FRCT2(rev)                               (0x1e | JTAG_20708_PLL0)
#define RFP1_20708_PLL_FRCT2(rev)                               (0x1e | JTAG_20708_PLL1)
#define RFP2_20708_PLL_FRCT2(rev)                               INVALID_ADDRESS
#define RFP3_20708_PLL_FRCT2(rev)                               INVALID_ADDRESS
#define RFX_20708_PLL_FRCT2(rev)                                INVALID_ADDRESS
#define RF_20708_PLL_FRCT2_rfpll_frct_wild_base_high_SHIFT(rev) 0
#define RF_20708_PLL_FRCT2_rfpll_frct_wild_base_high_MASK(rev)  0xffff

/* Register RF_20708_PLL_FRCT3 */
#define RF0_20708_PLL_FRCT3(rev)                               INVALID_ADDRESS
#define RF1_20708_PLL_FRCT3(rev)                               INVALID_ADDRESS
#define RF2_20708_PLL_FRCT3(rev)                               INVALID_ADDRESS
#define RF3_20708_PLL_FRCT3(rev)                               INVALID_ADDRESS
#define RFP0_20708_PLL_FRCT3(rev)                              (0x1f | JTAG_20708_PLL0)
#define RFP1_20708_PLL_FRCT3(rev)                              (0x1f | JTAG_20708_PLL1)
#define RFP2_20708_PLL_FRCT3(rev)                              INVALID_ADDRESS
#define RFP3_20708_PLL_FRCT3(rev)                              INVALID_ADDRESS
#define RFX_20708_PLL_FRCT3(rev)                               INVALID_ADDRESS
#define RF_20708_PLL_FRCT3_rfpll_frct_wild_base_low_SHIFT(rev) 0
#define RF_20708_PLL_FRCT3_rfpll_frct_wild_base_low_MASK(rev)  0xffff

/* Register RF_20708_PLL_LF1 */
#define RF0_20708_PLL_LF1(rev)                               INVALID_ADDRESS
#define RF1_20708_PLL_LF1(rev)                               INVALID_ADDRESS
#define RF2_20708_PLL_LF1(rev)                               INVALID_ADDRESS
#define RF3_20708_PLL_LF1(rev)                               INVALID_ADDRESS
#define RFP0_20708_PLL_LF1(rev)                              (0x20 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_LF1(rev)                              (0x20 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_LF1(rev)                              INVALID_ADDRESS
#define RFP3_20708_PLL_LF1(rev)                              INVALID_ADDRESS
#define RFX_20708_PLL_LF1(rev)                               INVALID_ADDRESS
#define RF_20708_PLL_LF1_rfpll_lf_bias_cm_SHIFT(rev)         7
#define RF_20708_PLL_LF1_rfpll_lf_bias_cm_MASK(rev)          0x180
#define RF_20708_PLL_LF1_rfpll_lf_ldo_vout_sel_SHIFT(rev)    10
#define RF_20708_PLL_LF1_rfpll_lf_ldo_vout_sel_MASK(rev)     0x3c00
#define RF_20708_PLL_LF1_rfpll_lf_en_vctrl_tp_SHIFT(rev)     4
#define RF_20708_PLL_LF1_rfpll_lf_en_vctrl_tp_MASK(rev)      0x10
#define RF_20708_PLL_LF1_rfpll_lf_ldo_1p8filter_r_SHIFT(rev) 14
#define RF_20708_PLL_LF1_rfpll_lf_ldo_1p8filter_r_MASK(rev)  0xc000
#define RF_20708_PLL_LF1_rfpll_lf_extvcbin_SHIFT(rev)        0
#define RF_20708_PLL_LF1_rfpll_lf_extvcbin_MASK(rev)         0xf
#define RF_20708_PLL_LF1_rfpll_lf_en_cm_bgfilter_SHIFT(rev)  9
#define RF_20708_PLL_LF1_rfpll_lf_en_cm_bgfilter_MASK(rev)   0x200
#define RF_20708_PLL_LF1_rfpll_lf_en_cp_precharge_SHIFT(rev) 5
#define RF_20708_PLL_LF1_rfpll_lf_en_cp_precharge_MASK(rev)  0x20

/* Register RF_20708_PLL_LF2 */
#define RF0_20708_PLL_LF2(rev)                     INVALID_ADDRESS
#define RF1_20708_PLL_LF2(rev)                     INVALID_ADDRESS
#define RF2_20708_PLL_LF2(rev)                     INVALID_ADDRESS
#define RF3_20708_PLL_LF2(rev)                     INVALID_ADDRESS
#define RFP0_20708_PLL_LF2(rev)                    (0x21 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_LF2(rev)                    (0x21 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_LF2(rev)                    INVALID_ADDRESS
#define RFP3_20708_PLL_LF2(rev)                    INVALID_ADDRESS
#define RFX_20708_PLL_LF2(rev)                     INVALID_ADDRESS
#define RF_20708_PLL_LF2_rfpll_lf_lf_c1_SHIFT(rev) 8
#define RF_20708_PLL_LF2_rfpll_lf_lf_c1_MASK(rev)  0xff00
#define RF_20708_PLL_LF2_rfpll_lf_lf_c2_SHIFT(rev) 0
#define RF_20708_PLL_LF2_rfpll_lf_lf_c2_MASK(rev)  0xff

/* Register RF_20708_PLL_LF3 */
#define RF0_20708_PLL_LF3(rev)                     INVALID_ADDRESS
#define RF1_20708_PLL_LF3(rev)                     INVALID_ADDRESS
#define RF2_20708_PLL_LF3(rev)                     INVALID_ADDRESS
#define RF3_20708_PLL_LF3(rev)                     INVALID_ADDRESS
#define RFP0_20708_PLL_LF3(rev)                    (0x22 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_LF3(rev)                    (0x22 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_LF3(rev)                    INVALID_ADDRESS
#define RFP3_20708_PLL_LF3(rev)                    INVALID_ADDRESS
#define RFX_20708_PLL_LF3(rev)                     INVALID_ADDRESS
#define RF_20708_PLL_LF3_rfpll_lf_lf_c3_SHIFT(rev) 8
#define RF_20708_PLL_LF3_rfpll_lf_lf_c3_MASK(rev)  0xff00
#define RF_20708_PLL_LF3_rfpll_lf_lf_c4_SHIFT(rev) 0
#define RF_20708_PLL_LF3_rfpll_lf_lf_c4_MASK(rev)  0xff

/* Register RF_20708_PLL_LF4 */
#define RF0_20708_PLL_LF4(rev)                               INVALID_ADDRESS
#define RF1_20708_PLL_LF4(rev)                               INVALID_ADDRESS
#define RF2_20708_PLL_LF4(rev)                               INVALID_ADDRESS
#define RF3_20708_PLL_LF4(rev)                               INVALID_ADDRESS
#define RFP0_20708_PLL_LF4(rev)                              (0x23 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_LF4(rev)                              (0x23 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_LF4(rev)                              INVALID_ADDRESS
#define RFP3_20708_PLL_LF4(rev)                              INVALID_ADDRESS
#define RFX_20708_PLL_LF4(rev)                               INVALID_ADDRESS
#define RF_20708_PLL_LF4_rfpll_lf_bias_tia_SHIFT(rev)        14
#define RF_20708_PLL_LF4_rfpll_lf_bias_tia_MASK(rev)         0xc000
#define RF_20708_PLL_LF4_rfpll_lf_ldo_bias_rst_pw_SHIFT(rev) 12
#define RF_20708_PLL_LF4_rfpll_lf_ldo_bias_rst_pw_MASK(rev)  0x3000
#define RF_20708_PLL_LF4_rfpll_lf_ldo_vbuck_adj_SHIFT(rev)   8
#define RF_20708_PLL_LF4_rfpll_lf_ldo_vbuck_adj_MASK(rev)    0xf00
#define RF_20708_PLL_LF4_rfpll_lf_lf_r2_SHIFT(rev)           0
#define RF_20708_PLL_LF4_rfpll_lf_lf_r2_MASK(rev)            0xff

/* Register RF_20708_PLL_LF5 */
#define RF0_20708_PLL_LF5(rev)                     INVALID_ADDRESS
#define RF1_20708_PLL_LF5(rev)                     INVALID_ADDRESS
#define RF2_20708_PLL_LF5(rev)                     INVALID_ADDRESS
#define RF3_20708_PLL_LF5(rev)                     INVALID_ADDRESS
#define RFP0_20708_PLL_LF5(rev)                    (0x24 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_LF5(rev)                    (0x24 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_LF5(rev)                    INVALID_ADDRESS
#define RFP3_20708_PLL_LF5(rev)                    INVALID_ADDRESS
#define RFX_20708_PLL_LF5(rev)                     INVALID_ADDRESS
#define RF_20708_PLL_LF5_rfpll_lf_lf_r3_SHIFT(rev) 0
#define RF_20708_PLL_LF5_rfpll_lf_lf_r3_MASK(rev)  0xff

/* Register RF_20708_PLL_LF6 */
#define RF0_20708_PLL_LF6(rev)                     INVALID_ADDRESS
#define RF1_20708_PLL_LF6(rev)                     INVALID_ADDRESS
#define RF2_20708_PLL_LF6(rev)                     INVALID_ADDRESS
#define RF3_20708_PLL_LF6(rev)                     INVALID_ADDRESS
#define RFP0_20708_PLL_LF6(rev)                    (0x25 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_LF6(rev)                    (0x25 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_LF6(rev)                    INVALID_ADDRESS
#define RFP3_20708_PLL_LF6(rev)                    INVALID_ADDRESS
#define RFX_20708_PLL_LF6(rev)                     INVALID_ADDRESS
#define RF_20708_PLL_LF6_rfpll_lf_cm_pu_SHIFT(rev) 0
#define RF_20708_PLL_LF6_rfpll_lf_cm_pu_MASK(rev)  0x1

/* Register RF_20708_PLL_LF7 */
#define RF0_20708_PLL_LF7(rev)                        INVALID_ADDRESS
#define RF1_20708_PLL_LF7(rev)                        INVALID_ADDRESS
#define RF2_20708_PLL_LF7(rev)                        INVALID_ADDRESS
#define RF3_20708_PLL_LF7(rev)                        INVALID_ADDRESS
#define RFP0_20708_PLL_LF7(rev)                       (0x26 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_LF7(rev)                       (0x26 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_LF7(rev)                       INVALID_ADDRESS
#define RFP3_20708_PLL_LF7(rev)                       INVALID_ADDRESS
#define RFX_20708_PLL_LF7(rev)                        INVALID_ADDRESS
#define RF_20708_PLL_LF7_rfpll_lf_lf_rf_cm_SHIFT(rev) 8
#define RF_20708_PLL_LF7_rfpll_lf_lf_rf_cm_MASK(rev)  0xff00
#define RF_20708_PLL_LF7_rfpll_lf_lf_rs_cm_SHIFT(rev) 0
#define RF_20708_PLL_LF7_rfpll_lf_lf_rs_cm_MASK(rev)  0xff

/* Register RF_20708_PLL_MMD1 */
#define RF0_20708_PLL_MMD1(rev)                                 INVALID_ADDRESS
#define RF1_20708_PLL_MMD1(rev)                                 INVALID_ADDRESS
#define RF2_20708_PLL_MMD1(rev)                                 INVALID_ADDRESS
#define RF3_20708_PLL_MMD1(rev)                                 INVALID_ADDRESS
#define RFP0_20708_PLL_MMD1(rev)                                (0x27 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_MMD1(rev)                                (0x27 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_MMD1(rev)                                INVALID_ADDRESS
#define RFP3_20708_PLL_MMD1(rev)                                INVALID_ADDRESS
#define RFX_20708_PLL_MMD1(rev)                                 INVALID_ADDRESS
#define RF_20708_PLL_MMD1_rfpll_mmd_doubler_delay_SHIFT(rev)    7
#define RF_20708_PLL_MMD1_rfpll_mmd_doubler_delay_MASK(rev)     0x380
#define RF_20708_PLL_MMD1_rfpll_mmd_sel_sglag_SHIFT(rev)        1
#define RF_20708_PLL_MMD1_rfpll_mmd_sel_sglag_MASK(rev)         0x2
#define RF_20708_PLL_MMD1_rfpll_mmd_en_phasealign_SHIFT(rev)    0
#define RF_20708_PLL_MMD1_rfpll_mmd_en_phasealign_MASK(rev)     0x1
#define RF_20708_PLL_MMD1_rfpll_mmd_sel_sglead_SHIFT(rev)       2
#define RF_20708_PLL_MMD1_rfpll_mmd_sel_sglead_MASK(rev)        0x4
#define RF_20708_PLL_MMD1_rfpll_mmd_phasealign_delay_SHIFT(rev) 3
#define RF_20708_PLL_MMD1_rfpll_mmd_phasealign_delay_MASK(rev)  0x78

/* Register RF_20708_PLL_MONITOR1 */
#define RF0_20708_PLL_MONITOR1(rev)                             INVALID_ADDRESS
#define RF1_20708_PLL_MONITOR1(rev)                             INVALID_ADDRESS
#define RF2_20708_PLL_MONITOR1(rev)                             INVALID_ADDRESS
#define RF3_20708_PLL_MONITOR1(rev)                             INVALID_ADDRESS
#define RFP0_20708_PLL_MONITOR1(rev)                            (0x28 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_MONITOR1(rev)                            (0x28 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_MONITOR1(rev)                            INVALID_ADDRESS
#define RFP3_20708_PLL_MONITOR1(rev)                            INVALID_ADDRESS
#define RFX_20708_PLL_MONITOR1(rev)                             INVALID_ADDRESS
#define RF_20708_PLL_MONITOR1_rfpll_monitor_vth_high_SHIFT(rev) 4
#define RF_20708_PLL_MONITOR1_rfpll_monitor_vth_high_MASK(rev)  0xf0
#define RF_20708_PLL_MONITOR1_rfpll_monitor_vth_low_SHIFT(rev)  0
#define RF_20708_PLL_MONITOR1_rfpll_monitor_vth_low_MASK(rev)   0xf

/* Register RF_20708_PLL_CFG1 */
#define RF0_20708_PLL_CFG1(rev)                         INVALID_ADDRESS
#define RF1_20708_PLL_CFG1(rev)                         INVALID_ADDRESS
#define RF2_20708_PLL_CFG1(rev)                         INVALID_ADDRESS
#define RF3_20708_PLL_CFG1(rev)                         INVALID_ADDRESS
#define RFP0_20708_PLL_CFG1(rev)                        (0x29 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_CFG1(rev)                        (0x29 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_CFG1(rev)                        INVALID_ADDRESS
#define RFP3_20708_PLL_CFG1(rev)                        INVALID_ADDRESS
#define RFX_20708_PLL_CFG1(rev)                         INVALID_ADDRESS
#define RF_20708_PLL_CFG1_rfpll_vco_buf_pu_SHIFT(rev)   1
#define RF_20708_PLL_CFG1_rfpll_vco_buf_pu_MASK(rev)    0x2
#define RF_20708_PLL_CFG1_rfpll_synth_pu_SHIFT(rev)     3
#define RF_20708_PLL_CFG1_rfpll_synth_pu_MASK(rev)      0x8
#define RF_20708_PLL_CFG1_rfpll_pfd_cal_rstb_SHIFT(rev) 5
#define RF_20708_PLL_CFG1_rfpll_pfd_cal_rstb_MASK(rev)  0x20
#define RF_20708_PLL_CFG1_rfpll_monitor_pu_SHIFT(rev)   2
#define RF_20708_PLL_CFG1_rfpll_monitor_pu_MASK(rev)    0x4
#define RF_20708_PLL_CFG1_rfpll_vco_pu_SHIFT(rev)       4
#define RF_20708_PLL_CFG1_rfpll_vco_pu_MASK(rev)        0x10
#define RF_20708_PLL_CFG1_rfpll_mmd_pu_SHIFT(rev)       0
#define RF_20708_PLL_CFG1_rfpll_mmd_pu_MASK(rev)        0x1
#define RF_20708_PLL_CFG1_rfpll_pfd_delay_SHIFT(rev)    6
#define RF_20708_PLL_CFG1_rfpll_pfd_delay_MASK(rev)     0x1c0
#define RF_20708_PLL_CFG1_rfpll_ovr_mod_sync_SHIFT(rev) 13
#define RF_20708_PLL_CFG1_rfpll_ovr_mod_sync_MASK(rev)  0x2000
#define RF_20708_PLL_CFG1_rfpll_pfd_en_SHIFT(rev)       9
#define RF_20708_PLL_CFG1_rfpll_pfd_en_MASK(rev)        0x1e00

/* Register RF_20708_PLL_CFG2 */
#define RF0_20708_PLL_CFG2(rev)                           INVALID_ADDRESS
#define RF1_20708_PLL_CFG2(rev)                           INVALID_ADDRESS
#define RF2_20708_PLL_CFG2(rev)                           INVALID_ADDRESS
#define RF3_20708_PLL_CFG2(rev)                           INVALID_ADDRESS
#define RFP0_20708_PLL_CFG2(rev)                          (0x2a | JTAG_20708_PLL0)
#define RFP1_20708_PLL_CFG2(rev)                          (0x2a | JTAG_20708_PLL1)
#define RFP2_20708_PLL_CFG2(rev)                          INVALID_ADDRESS
#define RFP3_20708_PLL_CFG2(rev)                          INVALID_ADDRESS
#define RFX_20708_PLL_CFG2(rev)                           INVALID_ADDRESS
#define RF_20708_PLL_CFG2_rfpll_rst_n_from_pad_SHIFT(rev) 2
#define RF_20708_PLL_CFG2_rfpll_rst_n_from_pad_MASK(rev)  0x4
#define RF_20708_PLL_CFG2_rfpll_rst_n_SHIFT(rev)          0
#define RF_20708_PLL_CFG2_rfpll_rst_n_MASK(rev)           0x1
#define RF_20708_PLL_CFG2_rfpll_pfd_pu_SHIFT(rev)         9
#define RF_20708_PLL_CFG2_rfpll_pfd_pu_MASK(rev)          0x200
#define RF_20708_PLL_CFG2_rfpll_gpaio_allpd_SHIFT(rev)    1
#define RF_20708_PLL_CFG2_rfpll_gpaio_allpd_MASK(rev)     0x2
#define RF_20708_PLL_CFG2_rfpll_rst_n_xtl_SHIFT(rev)      10
#define RF_20708_PLL_CFG2_rfpll_rst_n_xtl_MASK(rev)       0x400
#define RF_20708_PLL_CFG2_rfpll_gpaio_sel_SHIFT(rev)      3
#define RF_20708_PLL_CFG2_rfpll_gpaio_sel_MASK(rev)       0x1f8

/* Register RF_20708_PLL_CFG3 */
#define RF0_20708_PLL_CFG3(rev)                   INVALID_ADDRESS
#define RF1_20708_PLL_CFG3(rev)                   INVALID_ADDRESS
#define RF2_20708_PLL_CFG3(rev)                   INVALID_ADDRESS
#define RF3_20708_PLL_CFG3(rev)                   INVALID_ADDRESS
#define RFP0_20708_PLL_CFG3(rev)                  (0x2b | JTAG_20708_PLL0)
#define RFP1_20708_PLL_CFG3(rev)                  (0x2b | JTAG_20708_PLL1)
#define RFP2_20708_PLL_CFG3(rev)                  INVALID_ADDRESS
#define RFP3_20708_PLL_CFG3(rev)                  INVALID_ADDRESS
#define RFX_20708_PLL_CFG3(rev)                   INVALID_ADDRESS
#define RF_20708_PLL_CFG3_rfpll_spare0_SHIFT(rev) 0
#define RF_20708_PLL_CFG3_rfpll_spare0_MASK(rev)  0xff
#define RF_20708_PLL_CFG3_rfpll_spare1_SHIFT(rev) 8
#define RF_20708_PLL_CFG3_rfpll_spare1_MASK(rev)  0xff00

/* Register RF_20708_PLL_CFG4 */
#define RF0_20708_PLL_CFG4(rev)                   INVALID_ADDRESS
#define RF1_20708_PLL_CFG4(rev)                   INVALID_ADDRESS
#define RF2_20708_PLL_CFG4(rev)                   INVALID_ADDRESS
#define RF3_20708_PLL_CFG4(rev)                   INVALID_ADDRESS
#define RFP0_20708_PLL_CFG4(rev)                  (0x2c | JTAG_20708_PLL0)
#define RFP1_20708_PLL_CFG4(rev)                  (0x2c | JTAG_20708_PLL1)
#define RFP2_20708_PLL_CFG4(rev)                  INVALID_ADDRESS
#define RFP3_20708_PLL_CFG4(rev)                  INVALID_ADDRESS
#define RFX_20708_PLL_CFG4(rev)                   INVALID_ADDRESS
#define RF_20708_PLL_CFG4_rfpll_spare2_SHIFT(rev) 0
#define RF_20708_PLL_CFG4_rfpll_spare2_MASK(rev)  0xff

/* Register RF_20708_BG_REG4 */
#define RF0_20708_BG_REG4(rev)                      INVALID_ADDRESS
#define RF1_20708_BG_REG4(rev)                      INVALID_ADDRESS
#define RF2_20708_BG_REG4(rev)                      INVALID_ADDRESS
#define RF3_20708_BG_REG4(rev)                      INVALID_ADDRESS
#define RFP0_20708_BG_REG4(rev)                     (0x2d | JTAG_20708_PLL0)
#define RFP1_20708_BG_REG4(rev)                     INVALID_ADDRESS
#define RFP2_20708_BG_REG4(rev)                     INVALID_ADDRESS
#define RFP3_20708_BG_REG4(rev)                     INVALID_ADDRESS
#define RFX_20708_BG_REG4(rev)                      INVALID_ADDRESS
#define RF_20708_BG_REG4_bg_wlan_vbgtrim_SHIFT(rev) 6
#define RF_20708_BG_REG4_bg_wlan_vbgtrim_MASK(rev)  0xfc0
#define RF_20708_BG_REG4_bg_wlan_vptrim_SHIFT(rev)  0
#define RF_20708_BG_REG4_bg_wlan_vptrim_MASK(rev)   0x3f

/* Register RF_20708_PLL_VCO2 */
#define RF0_20708_PLL_VCO2(rev)                             INVALID_ADDRESS
#define RF1_20708_PLL_VCO2(rev)                             INVALID_ADDRESS
#define RF2_20708_PLL_VCO2(rev)                             INVALID_ADDRESS
#define RF3_20708_PLL_VCO2(rev)                             INVALID_ADDRESS
#define RFP0_20708_PLL_VCO2(rev)                            (0x2e | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCO2(rev)                            (0x2e | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCO2(rev)                            INVALID_ADDRESS
#define RFP3_20708_PLL_VCO2(rev)                            INVALID_ADDRESS
#define RFX_20708_PLL_VCO2(rev)                             INVALID_ADDRESS
#define RF_20708_PLL_VCO2_rfpll_vco_cal_en_empco_SHIFT(rev) 5
#define RF_20708_PLL_VCO2_rfpll_vco_cal_en_empco_MASK(rev)  0x20
#define RF_20708_PLL_VCO2_rfpll_vco_cvar_SHIFT(rev)         0
#define RF_20708_PLL_VCO2_rfpll_vco_cvar_MASK(rev)          0xf
#define RF_20708_PLL_VCO2_rfpll_vcoafebuf_pu_SHIFT(rev)     7
#define RF_20708_PLL_VCO2_rfpll_vcoafebuf_pu_MASK(rev)      0x80
#define RF_20708_PLL_VCO2_rfpll_vcobuf1_pu_SHIFT(rev)       8
#define RF_20708_PLL_VCO2_rfpll_vcobuf1_pu_MASK(rev)        0x100

/* Register RF_20708_PLL_VCO3 */
#define RF0_20708_PLL_VCO3(rev)                          INVALID_ADDRESS
#define RF1_20708_PLL_VCO3(rev)                          INVALID_ADDRESS
#define RF2_20708_PLL_VCO3(rev)                          INVALID_ADDRESS
#define RF3_20708_PLL_VCO3(rev)                          INVALID_ADDRESS
#define RFP0_20708_PLL_VCO3(rev)                         (0x2f | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCO3(rev)                         (0x2f | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCO3(rev)                         INVALID_ADDRESS
#define RFP3_20708_PLL_VCO3(rev)                         INVALID_ADDRESS
#define RFX_20708_PLL_VCO3(rev)                          INVALID_ADDRESS
#define RF_20708_PLL_VCO3_rfpll_vco_cvar_bias_SHIFT(rev) 10
#define RF_20708_PLL_VCO3_rfpll_vco_cvar_bias_MASK(rev)  0x3c00
#define RF_20708_PLL_VCO3_rfpll_vco_ib_x2_SHIFT(rev)     9
#define RF_20708_PLL_VCO3_rfpll_vco_ib_x2_MASK(rev)      0x200

/* Register RF_20708_PLL_VCO4 */
#define RF0_20708_PLL_VCO4(rev)                               INVALID_ADDRESS
#define RF1_20708_PLL_VCO4(rev)                               INVALID_ADDRESS
#define RF2_20708_PLL_VCO4(rev)                               INVALID_ADDRESS
#define RF3_20708_PLL_VCO4(rev)                               INVALID_ADDRESS
#define RFP0_20708_PLL_VCO4(rev)                              (0x30 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCO4(rev)                              (0x30 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCO4(rev)                              INVALID_ADDRESS
#define RFP3_20708_PLL_VCO4(rev)                              INVALID_ADDRESS
#define RFX_20708_PLL_VCO4(rev)                               INVALID_ADDRESS
#define RF_20708_PLL_VCO4_rfpll_vco_Vreg_vbuck_adj_SHIFT(rev) 12
#define RF_20708_PLL_VCO4_rfpll_vco_Vreg_vbuck_adj_MASK(rev)  0xf000
#define RF_20708_PLL_VCO4_rfpll_vco_tempco_SHIFT(rev)         0
#define RF_20708_PLL_VCO4_rfpll_vco_tempco_MASK(rev)          0xf
#define RF_20708_PLL_VCO4_rfpll_vco_por_SHIFT(rev)            4
#define RF_20708_PLL_VCO4_rfpll_vco_por_MASK(rev)             0x10
#define RF_20708_PLL_VCO4_rfpll_vco_aux_cap_SHIFT(rev)        5
#define RF_20708_PLL_VCO4_rfpll_vco_aux_cap_MASK(rev)         0xfe0

/* Register RF_20708_PLL_VCO5 */
#define RF0_20708_PLL_VCO5(rev)                             INVALID_ADDRESS
#define RF1_20708_PLL_VCO5(rev)                             INVALID_ADDRESS
#define RF2_20708_PLL_VCO5(rev)                             INVALID_ADDRESS
#define RF3_20708_PLL_VCO5(rev)                             INVALID_ADDRESS
#define RFP0_20708_PLL_VCO5(rev)                            (0x31 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCO5(rev)                            (0x31 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCO5(rev)                            INVALID_ADDRESS
#define RFP3_20708_PLL_VCO5(rev)                            INVALID_ADDRESS
#define RFX_20708_PLL_VCO5(rev)                             INVALID_ADDRESS
#define RF_20708_PLL_VCO5_rfpll_vco_tmx_mode_SHIFT(rev)     0
#define RF_20708_PLL_VCO5_rfpll_vco_tmx_mode_MASK(rev)      0x7
#define RF_20708_PLL_VCO5_rfpll_vco_tempco_en_SHIFT(rev)    3
#define RF_20708_PLL_VCO5_rfpll_vco_tempco_en_MASK(rev)     0x8
#define RF_20708_PLL_VCO5_rfpll_vco_tempco_dcadj_SHIFT(rev) 4
#define RF_20708_PLL_VCO5_rfpll_vco_tempco_dcadj_MASK(rev)  0xf0

/* Register RF_20708_PLL_VCO6 */
#define RF0_20708_PLL_VCO6(rev)                                INVALID_ADDRESS
#define RF1_20708_PLL_VCO6(rev)                                INVALID_ADDRESS
#define RF2_20708_PLL_VCO6(rev)                                INVALID_ADDRESS
#define RF3_20708_PLL_VCO6(rev)                                INVALID_ADDRESS
#define RFP0_20708_PLL_VCO6(rev)                               (0x32 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCO6(rev)                               (0x32 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCO6(rev)                               INVALID_ADDRESS
#define RFP3_20708_PLL_VCO6(rev)                               INVALID_ADDRESS
#define RFX_20708_PLL_VCO6(rev)                                INVALID_ADDRESS
#define RF_20708_PLL_VCO6_rfpll_vco_ALC_ref_ctrl_SHIFT(rev)    1
#define RF_20708_PLL_VCO6_rfpll_vco_ALC_ref_ctrl_MASK(rev)     0x1e
#define RF_20708_PLL_VCO6_rfpll_vco_ctail_top_SHIFT(rev)       7
#define RF_20708_PLL_VCO6_rfpll_vco_ctail_top_MASK(rev)        0xf80
#define RF_20708_PLL_VCO6_rfpll_vco_cap_bias_buf_ib_SHIFT(rev) 5
#define RF_20708_PLL_VCO6_rfpll_vco_cap_bias_buf_ib_MASK(rev)  0x60

/* Register RF_20708_PLL_VCO7 */
#define RF0_20708_PLL_VCO7(rev)                           INVALID_ADDRESS
#define RF1_20708_PLL_VCO7(rev)                           INVALID_ADDRESS
#define RF2_20708_PLL_VCO7(rev)                           INVALID_ADDRESS
#define RF3_20708_PLL_VCO7(rev)                           INVALID_ADDRESS
#define RFP0_20708_PLL_VCO7(rev)                          (0x33 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCO7(rev)                          (0x33 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCO7(rev)                          INVALID_ADDRESS
#define RFP3_20708_PLL_VCO7(rev)                          INVALID_ADDRESS
#define RFX_20708_PLL_VCO7(rev)                           INVALID_ADDRESS
#define RF_20708_PLL_VCO7_rfpll_vco_buf_size_SHIFT(rev)   12
#define RF_20708_PLL_VCO7_rfpll_vco_buf_size_MASK(rev)    0x7000
#define RF_20708_PLL_VCO7_rfpll_vcolo_buf_size_SHIFT(rev) 3
#define RF_20708_PLL_VCO7_rfpll_vcolo_buf_size_MASK(rev)  0x38
#define RF_20708_PLL_VCO7_rfpll_vco_core1_en_SHIFT(rev)   2
#define RF_20708_PLL_VCO7_rfpll_vco_core1_en_MASK(rev)    0x4

/* Register RF_20708_PLL_VCO8 */
#define RF0_20708_PLL_VCO8(rev)                        INVALID_ADDRESS
#define RF1_20708_PLL_VCO8(rev)                        INVALID_ADDRESS
#define RF2_20708_PLL_VCO8(rev)                        INVALID_ADDRESS
#define RF3_20708_PLL_VCO8(rev)                        INVALID_ADDRESS
#define RFP0_20708_PLL_VCO8(rev)                       (0x34 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCO8(rev)                       (0x34 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCO8(rev)                       INVALID_ADDRESS
#define RFP3_20708_PLL_VCO8(rev)                       INVALID_ADDRESS
#define RFX_20708_PLL_VCO8(rev)                        INVALID_ADDRESS
#define RF_20708_PLL_VCO8_rfpll_vco_Vreg_Cc_SHIFT(rev) 4
#define RF_20708_PLL_VCO8_rfpll_vco_Vreg_Cc_MASK(rev)  0x30
#define RF_20708_PLL_VCO8_rfpll_vco_Vreg_ib_SHIFT(rev) 0
#define RF_20708_PLL_VCO8_rfpll_vco_Vreg_ib_MASK(rev)  0x3
#define RF_20708_PLL_VCO8_vco_cap_bias_SHIFT(rev)      8
#define RF_20708_PLL_VCO8_vco_cap_bias_MASK(rev)       0xf00

/* Register RF_20708_PLL_CFGR1 */
#define RF0_20708_PLL_CFGR1(rev)                                 INVALID_ADDRESS
#define RF1_20708_PLL_CFGR1(rev)                                 INVALID_ADDRESS
#define RF2_20708_PLL_CFGR1(rev)                                 INVALID_ADDRESS
#define RF3_20708_PLL_CFGR1(rev)                                 INVALID_ADDRESS
#define RFP0_20708_PLL_CFGR1(rev)                                (0x35 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_CFGR1(rev)                                (0x35 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_CFGR1(rev)                                INVALID_ADDRESS
#define RFP3_20708_PLL_CFGR1(rev)                                INVALID_ADDRESS
#define RFX_20708_PLL_CFGR1(rev)                                 INVALID_ADDRESS
#define RF_20708_PLL_CFGR1_rfpll_monitor_need_refresh_SHIFT(rev) 2
#define RF_20708_PLL_CFGR1_rfpll_monitor_need_refresh_MASK(rev)  0x4
#define RF_20708_PLL_CFGR1_rfpll_monitor_vctrl_level_SHIFT(rev)  0
#define RF_20708_PLL_CFGR1_rfpll_monitor_vctrl_level_MASK(rev)   0x3

/* Register RF_20708_AFEDIV_CFG1_OVR */
#define RF0_20708_AFEDIV_CFG1_OVR(rev)                                  INVALID_ADDRESS
#define RF1_20708_AFEDIV_CFG1_OVR(rev)                                  INVALID_ADDRESS
#define RF2_20708_AFEDIV_CFG1_OVR(rev)                                  INVALID_ADDRESS
#define RF3_20708_AFEDIV_CFG1_OVR(rev)                                  INVALID_ADDRESS
#define RFP0_20708_AFEDIV_CFG1_OVR(rev)                                 (0x36 | JTAG_20708_PLL0)
#define RFP1_20708_AFEDIV_CFG1_OVR(rev)                                 (0x36 | JTAG_20708_PLL1)
#define RFP2_20708_AFEDIV_CFG1_OVR(rev)                                 INVALID_ADDRESS
#define RFP3_20708_AFEDIV_CFG1_OVR(rev)                                 INVALID_ADDRESS
#define RFX_20708_AFEDIV_CFG1_OVR(rev)                                  INVALID_ADDRESS
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_outbuf_adc_pu_SHIFT(rev)    0
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_outbuf_adc_pu_MASK(rev)     0x1
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_adc_div1_SHIFT(rev)         6
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_adc_div1_MASK(rev)          0x40
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_adc_div2_SHIFT(rev)         5
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_adc_div2_MASK(rev)          0x20
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_outbuf_dac_pu_SHIFT(rev)    1
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_outbuf_dac_pu_MASK(rev)     0x2
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_pu_inbuf_SHIFT(rev)         2
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_pu_inbuf_MASK(rev)          0x4
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_pu_tssi_SHIFT(rev)          12
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_pu_tssi_MASK(rev)           0x1000
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_div0_reset_SHIFT(rev)       9
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_div0_reset_MASK(rev)        0x200
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_adc_div_pu_SHIFT(rev)       7
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_adc_div_pu_MASK(rev)        0x80
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_dac_div1_SHIFT(rev)         4
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_dac_div1_MASK(rev)          0x10
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_dac_div2_SHIFT(rev)         3
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_dac_div2_MASK(rev)          0x8
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_pu_clk_buffers_SHIFT(rev)   10
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_pu_clk_buffers_MASK(rev)    0x400
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_dac_div_pu_SHIFT(rev)       8
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_dac_div_pu_MASK(rev)        0x100
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_en_low_rate_tssi_SHIFT(rev) 11
#define RF_20708_AFEDIV_CFG1_OVR_ovr_afediv_en_low_rate_tssi_MASK(rev)  0x800

/* Register RF_20708_PLL_HVLDO1 */
#define RF0_20708_PLL_HVLDO1(rev)                                INVALID_ADDRESS
#define RF1_20708_PLL_HVLDO1(rev)                                INVALID_ADDRESS
#define RF2_20708_PLL_HVLDO1(rev)                                INVALID_ADDRESS
#define RF3_20708_PLL_HVLDO1(rev)                                INVALID_ADDRESS
#define RFP0_20708_PLL_HVLDO1(rev)                               (0x37 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_HVLDO1(rev)                               (0x37 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_HVLDO1(rev)                               INVALID_ADDRESS
#define RFP3_20708_PLL_HVLDO1(rev)                               INVALID_ADDRESS
#define RFX_20708_PLL_HVLDO1(rev)                                INVALID_ADDRESS
#define RF_20708_PLL_HVLDO1_rfpll_cp_ldo_bias_reset_SHIFT(rev)   8
#define RF_20708_PLL_HVLDO1_rfpll_cp_ldo_bias_reset_MASK(rev)    0x100
#define RF_20708_PLL_HVLDO1_rfpll_vco_ldo_pu_SHIFT(rev)          4
#define RF_20708_PLL_HVLDO1_rfpll_vco_ldo_pu_MASK(rev)           0x10
#define RF_20708_PLL_HVLDO1_rfpll_vco_ldo_bias_rst_pw_SHIFT(rev) 9
#define RF_20708_PLL_HVLDO1_rfpll_vco_ldo_bias_rst_pw_MASK(rev)  0x600
#define RF_20708_PLL_HVLDO1_rfpll_vco_ldo_bias_reset_SHIFT(rev)  7
#define RF_20708_PLL_HVLDO1_rfpll_vco_ldo_bias_reset_MASK(rev)   0x80
#define RF_20708_PLL_HVLDO1_rfpll_vco_ldo_vbuck_adj_SHIFT(rev)   0
#define RF_20708_PLL_HVLDO1_rfpll_vco_ldo_vbuck_adj_MASK(rev)    0xf
#define RF_20708_PLL_HVLDO1_rfpll_cp_ldo_pu_SHIFT(rev)           5
#define RF_20708_PLL_HVLDO1_rfpll_cp_ldo_pu_MASK(rev)            0x20
#define RF_20708_PLL_HVLDO1_rfpll_vco_ldo_1p8filter_r_SHIFT(rev) 11
#define RF_20708_PLL_HVLDO1_rfpll_vco_ldo_1p8filter_r_MASK(rev)  0x1800

/* Register RF_20708_AFEDIV_REG4 */
#define RF0_20708_AFEDIV_REG4(rev)                      INVALID_ADDRESS
#define RF1_20708_AFEDIV_REG4(rev)                      INVALID_ADDRESS
#define RF2_20708_AFEDIV_REG4(rev)                      INVALID_ADDRESS
#define RF3_20708_AFEDIV_REG4(rev)                      INVALID_ADDRESS
#define RFP0_20708_AFEDIV_REG4(rev)                     (0x38 | JTAG_20708_PLL0)
#define RFP1_20708_AFEDIV_REG4(rev)                     (0x38 | JTAG_20708_PLL1)
#define RFP2_20708_AFEDIV_REG4(rev)                     INVALID_ADDRESS
#define RFP3_20708_AFEDIV_REG4(rev)                     INVALID_ADDRESS
#define RFX_20708_AFEDIV_REG4(rev)                      INVALID_ADDRESS
#define RF_20708_AFEDIV_REG4_afediv_adc_div1_SHIFT(rev) 6
#define RF_20708_AFEDIV_REG4_afediv_adc_div1_MASK(rev)  0x1fc0
#define RF_20708_AFEDIV_REG4_afediv_adc_div2_SHIFT(rev) 0
#define RF_20708_AFEDIV_REG4_afediv_adc_div2_MASK(rev)  0x3f

/* Register RF_20708_PLL_HVLDO3 */
#define RF0_20708_PLL_HVLDO3(rev)                             INVALID_ADDRESS
#define RF1_20708_PLL_HVLDO3(rev)                             INVALID_ADDRESS
#define RF2_20708_PLL_HVLDO3(rev)                             INVALID_ADDRESS
#define RF3_20708_PLL_HVLDO3(rev)                             INVALID_ADDRESS
#define RFP0_20708_PLL_HVLDO3(rev)                            (0x39 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_HVLDO3(rev)                            (0x39 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_HVLDO3(rev)                            INVALID_ADDRESS
#define RFP3_20708_PLL_HVLDO3(rev)                            INVALID_ADDRESS
#define RFX_20708_PLL_HVLDO3(rev)                             INVALID_ADDRESS
#define RF_20708_PLL_HVLDO3_rfpll_cp_ldo_vout_sel_SHIFT(rev)  7
#define RF_20708_PLL_HVLDO3_rfpll_cp_ldo_vout_sel_MASK(rev)   0x780
#define RF_20708_PLL_HVLDO3_rfpll_vco_ldo_vout_sel_SHIFT(rev) 0
#define RF_20708_PLL_HVLDO3_rfpll_vco_ldo_vout_sel_MASK(rev)  0xf

/* Register RF_20708_PLL_HVLDO4 */
#define RF0_20708_PLL_HVLDO4(rev)                                INVALID_ADDRESS
#define RF1_20708_PLL_HVLDO4(rev)                                INVALID_ADDRESS
#define RF2_20708_PLL_HVLDO4(rev)                                INVALID_ADDRESS
#define RF3_20708_PLL_HVLDO4(rev)                                INVALID_ADDRESS
#define RFP0_20708_PLL_HVLDO4(rev)                               (0x3a | JTAG_20708_PLL0)
#define RFP1_20708_PLL_HVLDO4(rev)                               (0x3a | JTAG_20708_PLL1)
#define RFP2_20708_PLL_HVLDO4(rev)                               INVALID_ADDRESS
#define RFP3_20708_PLL_HVLDO4(rev)                               INVALID_ADDRESS
#define RFX_20708_PLL_HVLDO4(rev)                                INVALID_ADDRESS
#define RF_20708_PLL_HVLDO4_rfpll_lf_1p8_static_load_SHIFT(rev)  3
#define RF_20708_PLL_HVLDO4_rfpll_lf_1p8_static_load_MASK(rev)   0x18
#define RF_20708_PLL_HVLDO4_rfpll_vco_ldo_static_load_SHIFT(rev) 0
#define RF_20708_PLL_HVLDO4_rfpll_vco_ldo_static_load_MASK(rev)  0x3
#define RF_20708_PLL_HVLDO4_rfpll_ldo_gpaio_test_en_SHIFT(rev)   2
#define RF_20708_PLL_HVLDO4_rfpll_ldo_gpaio_test_en_MASK(rev)    0x4

/* Register RF_20708_PLL_LVLDO1 */
#define RF0_20708_PLL_LVLDO1(rev)                                   INVALID_ADDRESS
#define RF1_20708_PLL_LVLDO1(rev)                                   INVALID_ADDRESS
#define RF2_20708_PLL_LVLDO1(rev)                                   INVALID_ADDRESS
#define RF3_20708_PLL_LVLDO1(rev)                                   INVALID_ADDRESS
#define RFP0_20708_PLL_LVLDO1(rev)                                  (0x3b | JTAG_20708_PLL0)
#define RFP1_20708_PLL_LVLDO1(rev)                                  (0x3b | JTAG_20708_PLL1)
#define RFP2_20708_PLL_LVLDO1(rev)                                  INVALID_ADDRESS
#define RFP3_20708_PLL_LVLDO1(rev)                                  INVALID_ADDRESS
#define RFX_20708_PLL_LVLDO1(rev)                                   INVALID_ADDRESS
#define RF_20708_PLL_LVLDO1_rfpll_pfdmmd_ldo_1p8filter_r_SHIFT(rev) 13
#define RF_20708_PLL_LVLDO1_rfpll_pfdmmd_ldo_1p8filter_r_MASK(rev)  0x6000
#define RF_20708_PLL_LVLDO1_rfpll_pfdmmd_ldo_vout_sel_SHIFT(rev)    7
#define RF_20708_PLL_LVLDO1_rfpll_pfdmmd_ldo_vout_sel_MASK(rev)     0x780
#define RF_20708_PLL_LVLDO1_rfpll_pfdmmd_ldo_static_load_SHIFT(rev) 11
#define RF_20708_PLL_LVLDO1_rfpll_pfdmmd_ldo_static_load_MASK(rev)  0x1800

/* Register RF_20708_BG_REG8 */
#define RF0_20708_BG_REG8(rev)                       INVALID_ADDRESS
#define RF1_20708_BG_REG8(rev)                       INVALID_ADDRESS
#define RF2_20708_BG_REG8(rev)                       INVALID_ADDRESS
#define RF3_20708_BG_REG8(rev)                       INVALID_ADDRESS
#define RFP0_20708_BG_REG8(rev)                      (0x3c | JTAG_20708_PLL0)
#define RFP1_20708_BG_REG8(rev)                      INVALID_ADDRESS
#define RFP2_20708_BG_REG8(rev)                      INVALID_ADDRESS
#define RFP3_20708_BG_REG8(rev)                      INVALID_ADDRESS
#define RFX_20708_BG_REG8(rev)                       INVALID_ADDRESS
#define RF_20708_BG_REG8_bg_rcal_trim_SHIFT(rev)     0
#define RF_20708_BG_REG8_bg_rcal_trim_MASK(rev)      0x3f
#define RF_20708_BG_REG8_bg_ate_rcal_trim_SHIFT(rev) 9
#define RF_20708_BG_REG8_bg_ate_rcal_trim_MASK(rev)  0xfe00

/* Register RF_20708_BG_REG1 */
#define RF0_20708_BG_REG1(rev)                       INVALID_ADDRESS
#define RF1_20708_BG_REG1(rev)                       INVALID_ADDRESS
#define RF2_20708_BG_REG1(rev)                       INVALID_ADDRESS
#define RF3_20708_BG_REG1(rev)                       INVALID_ADDRESS
#define RFP0_20708_BG_REG1(rev)                      (0x3d | JTAG_20708_PLL0)
#define RFP1_20708_BG_REG1(rev)                      INVALID_ADDRESS
#define RFP2_20708_BG_REG1(rev)                      INVALID_ADDRESS
#define RFP3_20708_BG_REG1(rev)                      INVALID_ADDRESS
#define RFX_20708_BG_REG1(rev)                       INVALID_ADDRESS
#define RF_20708_BG_REG1_bg_vbg_gpaio_sel_SHIFT(rev) 11
#define RF_20708_BG_REG1_bg_vbg_gpaio_sel_MASK(rev)  0x3800
#define RF_20708_BG_REG1_bg_rtl_rcal_trim_SHIFT(rev) 0
#define RF_20708_BG_REG1_bg_rtl_rcal_trim_MASK(rev)  0x7f
#define RF_20708_BG_REG1_bg_bias_lpf_r_SHIFT(rev)    7
#define RF_20708_BG_REG1_bg_bias_lpf_r_MASK(rev)     0x780

/* Register RF_20708_PLL_OVR1 */
#define RF0_20708_PLL_OVR1(rev)                                 INVALID_ADDRESS
#define RF1_20708_PLL_OVR1(rev)                                 INVALID_ADDRESS
#define RF2_20708_PLL_OVR1(rev)                                 INVALID_ADDRESS
#define RF3_20708_PLL_OVR1(rev)                                 INVALID_ADDRESS
#define RFP0_20708_PLL_OVR1(rev)                                (0x3e | JTAG_20708_PLL0)
#define RFP1_20708_PLL_OVR1(rev)                                (0x3e | JTAG_20708_PLL1)
#define RFP2_20708_PLL_OVR1(rev)                                INVALID_ADDRESS
#define RFP3_20708_PLL_OVR1(rev)                                INVALID_ADDRESS
#define RFX_20708_PLL_OVR1(rev)                                 INVALID_ADDRESS
#define RF_20708_PLL_OVR1_ovr_rfpll_vco_buf_pu_SHIFT(rev)       9
#define RF_20708_PLL_OVR1_ovr_rfpll_vco_buf_pu_MASK(rev)        0x200
#define RF_20708_PLL_OVR1_ovr_rfpll_vcobuf1_pu_SHIFT(rev)       12
#define RF_20708_PLL_OVR1_ovr_rfpll_vcobuf1_pu_MASK(rev)        0x1000
#define RF_20708_PLL_OVR1_ovr_rfpll_frct_pu_SHIFT(rev)          14
#define RF_20708_PLL_OVR1_ovr_rfpll_frct_pu_MASK(rev)           0x4000
#define RF_20708_PLL_OVR1_ovr_ldo_1p8_bias_reset_VCO_SHIFT(rev) 2
#define RF_20708_PLL_OVR1_ovr_ldo_1p8_bias_reset_VCO_MASK(rev)  0x4
#define RF_20708_PLL_OVR1_ovr_rfpll_pfd_pu_SHIFT(rev)           0
#define RF_20708_PLL_OVR1_ovr_rfpll_pfd_pu_MASK(rev)            0x1
#define RF_20708_PLL_OVR1_ovr_rfpll_rst_n_SHIFT(rev)            6
#define RF_20708_PLL_OVR1_ovr_rfpll_rst_n_MASK(rev)             0x40
#define RF_20708_PLL_OVR1_ovr_rfpll_cp_pu_SHIFT(rev)            10
#define RF_20708_PLL_OVR1_ovr_rfpll_cp_pu_MASK(rev)             0x400
#define RF_20708_PLL_OVR1_ovr_ldo_1p8_pu_ldo_CP_SHIFT(rev)      5
#define RF_20708_PLL_OVR1_ovr_ldo_1p8_pu_ldo_CP_MASK(rev)       0x20
#define RF_20708_PLL_OVR1_ovr_rfpll_frct_wild_base_SHIFT(rev)   11
#define RF_20708_PLL_OVR1_ovr_rfpll_frct_wild_base_MASK(rev)    0x800
#define RF_20708_PLL_OVR1_ovr_ldo_1p8_bias_reset_CP_SHIFT(rev)  3
#define RF_20708_PLL_OVR1_ovr_ldo_1p8_bias_reset_CP_MASK(rev)   0x8
#define RF_20708_PLL_OVR1_ovr_rfpll_synth_pu_SHIFT(rev)         8
#define RF_20708_PLL_OVR1_ovr_rfpll_synth_pu_MASK(rev)          0x100
#define RF_20708_PLL_OVR1_ovr_rfpll_vco_pu_SHIFT(rev)           7
#define RF_20708_PLL_OVR1_ovr_rfpll_vco_pu_MASK(rev)            0x80
#define RF_20708_PLL_OVR1_ovr_rfpll_mmd_pu_SHIFT(rev)           13
#define RF_20708_PLL_OVR1_ovr_rfpll_mmd_pu_MASK(rev)            0x2000
#define RF_20708_PLL_OVR1_ovr_rfpll_monitor_pu_SHIFT(rev)       1
#define RF_20708_PLL_OVR1_ovr_rfpll_monitor_pu_MASK(rev)        0x2
#define RF_20708_PLL_OVR1_ovr_ldo_1p8_pu_ldo_VCO_SHIFT(rev)     4
#define RF_20708_PLL_OVR1_ovr_ldo_1p8_pu_ldo_VCO_MASK(rev)      0x10

/* Register RF_20708_PLL_STATUS2 */
#define RF0_20708_PLL_STATUS2(rev)                            INVALID_ADDRESS
#define RF1_20708_PLL_STATUS2(rev)                            INVALID_ADDRESS
#define RF2_20708_PLL_STATUS2(rev)                            INVALID_ADDRESS
#define RF3_20708_PLL_STATUS2(rev)                            INVALID_ADDRESS
#define RFP0_20708_PLL_STATUS2(rev)                           (0x3f | JTAG_20708_PLL0)
#define RFP1_20708_PLL_STATUS2(rev)                           (0x3f | JTAG_20708_PLL1)
#define RFP2_20708_PLL_STATUS2(rev)                           INVALID_ADDRESS
#define RFP3_20708_PLL_STATUS2(rev)                           INVALID_ADDRESS
#define RFX_20708_PLL_STATUS2(rev)                            INVALID_ADDRESS
#define RF_20708_PLL_STATUS2_rfpll_vcocal_calCapRB_SHIFT(rev) 0
#define RF_20708_PLL_STATUS2_rfpll_vcocal_calCapRB_MASK(rev)  0x3fff

/* Register RF_20708_PLL_STATUS1 */
#define RF0_20708_PLL_STATUS1(rev)                            INVALID_ADDRESS
#define RF1_20708_PLL_STATUS1(rev)                            INVALID_ADDRESS
#define RF2_20708_PLL_STATUS1(rev)                            INVALID_ADDRESS
#define RF3_20708_PLL_STATUS1(rev)                            INVALID_ADDRESS
#define RFP0_20708_PLL_STATUS1(rev)                           (0x40 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_STATUS1(rev)                           (0x40 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_STATUS1(rev)                           INVALID_ADDRESS
#define RFP3_20708_PLL_STATUS1(rev)                           INVALID_ADDRESS
#define RFX_20708_PLL_STATUS1(rev)                            INVALID_ADDRESS
#define RF_20708_PLL_STATUS1_rfpll_vcocal_done_cal_SHIFT(rev) 0
#define RF_20708_PLL_STATUS1_rfpll_vcocal_done_cal_MASK(rev)  0x1

/* Register RF_20708_PLL_VCOCAL1 */
#define RF0_20708_PLL_VCOCAL1(rev)                                      INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL1(rev)                                      INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL1(rev)                                      INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL1(rev)                                      INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL1(rev)                                     (0x41 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL1(rev)                                     (0x41 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL1(rev)                                     INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL1(rev)                                     INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL1(rev)                                      INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_RoundLSB_SHIFT(rev)           12
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_RoundLSB_MASK(rev)            0x3000
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_force_vctrl_ovrVal_SHIFT(rev) 1
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_force_vctrl_ovrVal_MASK(rev)  0x2
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_force_vctrl_ovr_SHIFT(rev)    2
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_force_vctrl_ovr_MASK(rev)     0x4
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_fast_settle_ovrVal_SHIFT(rev) 3
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_fast_settle_ovrVal_MASK(rev)  0x8
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_testVcoCnt_SHIFT(rev)         5
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_testVcoCnt_MASK(rev)          0x20
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_rst_n_SHIFT(rev)              7
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_rst_n_MASK(rev)               0x80
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_enableCal_SHIFT(rev)          0
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_enableCal_MASK(rev)           0x1
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_fast_settle_ovr_SHIFT(rev)    4
#define RF_20708_PLL_VCOCAL1_rfpll_vcocal_fast_settle_ovr_MASK(rev)     0x10

/* Register RF_20708_PLL_VCOCAL2 */
#define RF0_20708_PLL_VCOCAL2(rev)                                     INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL2(rev)                                     INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL2(rev)                                     INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL2(rev)                                     INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL2(rev)                                    (0x42 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL2(rev)                                    (0x42 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL2(rev)                                    INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL2(rev)                                    INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL2(rev)                                     INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL2_rfpll_vcocal_force_caps_ovrVal_SHIFT(rev) 0
#define RF_20708_PLL_VCOCAL2_rfpll_vcocal_force_caps_ovrVal_MASK(rev)  0xfff
#define RF_20708_PLL_VCOCAL2_rfpll_vcocal_force_caps_ovr_SHIFT(rev)    12
#define RF_20708_PLL_VCOCAL2_rfpll_vcocal_force_caps_ovr_MASK(rev)     0x1000

/* Register RF_20708_PLL_VCOCAL3 */
#define RF0_20708_PLL_VCOCAL3(rev)                                  INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL3(rev)                                  INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL3(rev)                                  INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL3(rev)                                  INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL3(rev)                                 (0x43 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL3(rev)                                 (0x43 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL3(rev)                                 INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL3(rev)                                 INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL3(rev)                                  INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL3_rfpll_vcocal_DelayStartCold_SHIFT(rev) 0
#define RF_20708_PLL_VCOCAL3_rfpll_vcocal_DelayStartCold_MASK(rev)  0x7ff

/* Register RF_20708_PLL_VCOCAL4 */
#define RF0_20708_PLL_VCOCAL4(rev)                                  INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL4(rev)                                  INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL4(rev)                                  INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL4(rev)                                  INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL4(rev)                                 (0x44 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL4(rev)                                 (0x44 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL4(rev)                                 INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL4(rev)                                 INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL4(rev)                                  INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL4_rfpll_vcocal_DelayStartWarm_SHIFT(rev) 0
#define RF_20708_PLL_VCOCAL4_rfpll_vcocal_DelayStartWarm_MASK(rev)  0x7ff

/* Register RF_20708_AFEDIV_REG5 */
#define RF0_20708_AFEDIV_REG5(rev)                      INVALID_ADDRESS
#define RF1_20708_AFEDIV_REG5(rev)                      INVALID_ADDRESS
#define RF2_20708_AFEDIV_REG5(rev)                      INVALID_ADDRESS
#define RF3_20708_AFEDIV_REG5(rev)                      INVALID_ADDRESS
#define RFP0_20708_AFEDIV_REG5(rev)                     (0x45 | JTAG_20708_PLL0)
#define RFP1_20708_AFEDIV_REG5(rev)                     (0x45 | JTAG_20708_PLL1)
#define RFP2_20708_AFEDIV_REG5(rev)                     INVALID_ADDRESS
#define RFP3_20708_AFEDIV_REG5(rev)                     INVALID_ADDRESS
#define RFX_20708_AFEDIV_REG5(rev)                      INVALID_ADDRESS
#define RF_20708_AFEDIV_REG5_afediv_dac_div1_SHIFT(rev) 0
#define RF_20708_AFEDIV_REG5_afediv_dac_div1_MASK(rev)  0x3f
#define RF_20708_AFEDIV_REG5_afediv_dac_div2_SHIFT(rev) 6
#define RF_20708_AFEDIV_REG5_afediv_dac_div2_MASK(rev)  0x1fc0

/* Register RF_20708_PLL_VCOCAL6 */
#define RF0_20708_PLL_VCOCAL6(rev)                               INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL6(rev)                               INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL6(rev)                               INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL6(rev)                               INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL6(rev)                              (0x46 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL6(rev)                              (0x46 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL6(rev)                              INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL6(rev)                              INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL6(rev)                               INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL6_rfpll_vcocal_TargetCount_SHIFT(rev) 0
#define RF_20708_PLL_VCOCAL6_rfpll_vcocal_TargetCount_MASK(rev)  0x3fff

/* Register RF_20708_PLL_VCOCAL7 */
#define RF0_20708_PLL_VCOCAL7(rev)                                INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL7(rev)                                INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL7(rev)                                INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL7(rev)                                INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL7(rev)                               (0x47 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL7(rev)                               (0x47 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL7(rev)                               INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL7(rev)                               INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL7(rev)                                INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL7_rfpll_vcocal_XtalCount_SHIFT(rev)    0
#define RF_20708_PLL_VCOCAL7_rfpll_vcocal_XtalCount_MASK(rev)     0x1ff
#define RF_20708_PLL_VCOCAL7_rfpll_vcocal_CalCapRBMode_SHIFT(rev) 12
#define RF_20708_PLL_VCOCAL7_rfpll_vcocal_CalCapRBMode_MASK(rev)  0x7000

/* Register RF_20708_AFEDIV_REG3 */
#define RF0_20708_AFEDIV_REG3(rev)                              INVALID_ADDRESS
#define RF1_20708_AFEDIV_REG3(rev)                              INVALID_ADDRESS
#define RF2_20708_AFEDIV_REG3(rev)                              INVALID_ADDRESS
#define RF3_20708_AFEDIV_REG3(rev)                              INVALID_ADDRESS
#define RFP0_20708_AFEDIV_REG3(rev)                             (0x48 | JTAG_20708_PLL0)
#define RFP1_20708_AFEDIV_REG3(rev)                             (0x48 | JTAG_20708_PLL1)
#define RFP2_20708_AFEDIV_REG3(rev)                             INVALID_ADDRESS
#define RFP3_20708_AFEDIV_REG3(rev)                             INVALID_ADDRESS
#define RFX_20708_AFEDIV_REG3(rev)                              INVALID_ADDRESS
#define RF_20708_AFEDIV_REG3_afediv_pu_tssi_SHIFT(rev)          9
#define RF_20708_AFEDIV_REG3_afediv_pu_tssi_MASK(rev)           0x200
#define RF_20708_AFEDIV_REG3_afediv_adc_sel_driver_SHIFT(rev)   0
#define RF_20708_AFEDIV_REG3_afediv_adc_sel_driver_MASK(rev)    0x7
#define RF_20708_AFEDIV_REG3_afediv_div0_reset_SHIFT(rev)       10
#define RF_20708_AFEDIV_REG3_afediv_div0_reset_MASK(rev)        0x400
#define RF_20708_AFEDIV_REG3_afediv_dac_sel_driver_SHIFT(rev)   11
#define RF_20708_AFEDIV_REG3_afediv_dac_sel_driver_MASK(rev)    0x3800
#define RF_20708_AFEDIV_REG3_afediv_en_low_rate_tssi_SHIFT(rev) 8
#define RF_20708_AFEDIV_REG3_afediv_en_low_rate_tssi_MASK(rev)  0x100

/* Register RF_20708_PLL_OVR2 */
#define RF0_20708_PLL_OVR2(rev)                        INVALID_ADDRESS
#define RF1_20708_PLL_OVR2(rev)                        INVALID_ADDRESS
#define RF2_20708_PLL_OVR2(rev)                        INVALID_ADDRESS
#define RF3_20708_PLL_OVR2(rev)                        INVALID_ADDRESS
#define RFP0_20708_PLL_OVR2(rev)                       (0x49 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_OVR2(rev)                       INVALID_ADDRESS
#define RFP2_20708_PLL_OVR2(rev)                       INVALID_ADDRESS
#define RFP3_20708_PLL_OVR2(rev)                       INVALID_ADDRESS
#define RFX_20708_PLL_OVR2(rev)                        INVALID_ADDRESS
#define RF_20708_PLL_OVR2_ovr_RefDoubler_pu_SHIFT(rev) 0
#define RF_20708_PLL_OVR2_ovr_RefDoubler_pu_MASK(rev)  0x1

/* Register RF_20708_PLL_VCOCAL11 */
#define RF0_20708_PLL_VCOCAL11(rev)                           INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL11(rev)                           INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL11(rev)                           INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL11(rev)                           INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL11(rev)                          (0x4b | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL11(rev)                          (0x4b | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL11(rev)                          INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL11(rev)                          INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL11(rev)                           INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL11_rfpll_vcocal_Overlap_SHIFT(rev) 11
#define RF_20708_PLL_VCOCAL11_rfpll_vcocal_Overlap_MASK(rev)  0x7800

/* Register RF_20708_PLL_VCOCAL12 */
#define RF0_20708_PLL_VCOCAL12(rev)                           INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL12(rev)                           INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL12(rev)                           INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL12(rev)                           INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL12(rev)                          (0x4c | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL12(rev)                          (0x4c | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL12(rev)                          INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL12(rev)                          INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL12(rev)                           INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL12_rfpll_vcocal_InitCap_SHIFT(rev) 0
#define RF_20708_PLL_VCOCAL12_rfpll_vcocal_InitCap_MASK(rev)  0xfff
#define RF_20708_PLL_VCOCAL12_rfpll_vcocal_MsbSel_SHIFT(rev)  12
#define RF_20708_PLL_VCOCAL12_rfpll_vcocal_MsbSel_MASK(rev)   0x3000

/* Register RF_20708_PLL_VCOCAL13 */
#define RF0_20708_PLL_VCOCAL13(rev)                                INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL13(rev)                                INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL13(rev)                                INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL13(rev)                                INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL13(rev)                               (0x4d | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL13(rev)                               (0x4d | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL13(rev)                               INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL13(rev)                               INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL13(rev)                                INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL13_rfpll_vcocal_Maxiteration_SHIFT(rev) 12
#define RF_20708_PLL_VCOCAL13_rfpll_vcocal_Maxiteration_MASK(rev)  0xf000

/* Register RF_20708_PLL_VCOCAL14 */
#define RF0_20708_PLL_VCOCAL14(rev)                              INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL14(rev)                              INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL14(rev)                              INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL14(rev)                              INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL14(rev)                             (0x4e | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL14(rev)                             (0x4e | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL14(rev)                             INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL14(rev)                             INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL14(rev)                              INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL14_rfpll_vcocal_Slope_SHIFT(rev)      0
#define RF_20708_PLL_VCOCAL14_rfpll_vcocal_Slope_MASK(rev)       0x3f
#define RF_20708_PLL_VCOCAL14_rfpll_vcocal_MsbBackoff_SHIFT(rev) 6
#define RF_20708_PLL_VCOCAL14_rfpll_vcocal_MsbBackoff_MASK(rev)  0x3c0

/* Register RF_20708_XTAL10 */
#define RF0_20708_XTAL10(rev)                         INVALID_ADDRESS
#define RF1_20708_XTAL10(rev)                         INVALID_ADDRESS
#define RF2_20708_XTAL10(rev)                         INVALID_ADDRESS
#define RF3_20708_XTAL10(rev)                         INVALID_ADDRESS
#define RFP0_20708_XTAL10(rev)                        (0x4f | JTAG_20708_PLL0)
#define RFP1_20708_XTAL10(rev)                        INVALID_ADDRESS
#define RFP2_20708_XTAL10(rev)                        INVALID_ADDRESS
#define RFP3_20708_XTAL10(rev)                        INVALID_ADDRESS
#define RFX_20708_XTAL10(rev)                         INVALID_ADDRESS
#define RF_20708_XTAL10_xtal_cmos_drive_n0_SHIFT(rev) 4
#define RF_20708_XTAL10_xtal_cmos_drive_n0_MASK(rev)  0xf0
#define RF_20708_XTAL10_xtal_cmos_drive_n1_SHIFT(rev) 12
#define RF_20708_XTAL10_xtal_cmos_drive_n1_MASK(rev)  0xf000
#define RF_20708_XTAL10_xtal_cmos_drive_p0_SHIFT(rev) 0
#define RF_20708_XTAL10_xtal_cmos_drive_p0_MASK(rev)  0xf
#define RF_20708_XTAL10_xtal_cmos_drive_p1_SHIFT(rev) 8
#define RF_20708_XTAL10_xtal_cmos_drive_p1_MASK(rev)  0xf00

/* Register RF_20708_XTAL11 */
#define RF0_20708_XTAL11(rev)                         INVALID_ADDRESS
#define RF1_20708_XTAL11(rev)                         INVALID_ADDRESS
#define RF2_20708_XTAL11(rev)                         INVALID_ADDRESS
#define RF3_20708_XTAL11(rev)                         INVALID_ADDRESS
#define RFP0_20708_XTAL11(rev)                        (0x50 | JTAG_20708_PLL0)
#define RFP1_20708_XTAL11(rev)                        INVALID_ADDRESS
#define RFP2_20708_XTAL11(rev)                        INVALID_ADDRESS
#define RFP3_20708_XTAL11(rev)                        INVALID_ADDRESS
#define RFX_20708_XTAL11(rev)                         INVALID_ADDRESS
#define RF_20708_XTAL11_xtal_cmos_drive_n2_SHIFT(rev) 4
#define RF_20708_XTAL11_xtal_cmos_drive_n2_MASK(rev)  0xf0
#define RF_20708_XTAL11_xtal_cmos_drive_n3_SHIFT(rev) 12
#define RF_20708_XTAL11_xtal_cmos_drive_n3_MASK(rev)  0xf000
#define RF_20708_XTAL11_xtal_cmos_drive_p2_SHIFT(rev) 0
#define RF_20708_XTAL11_xtal_cmos_drive_p2_MASK(rev)  0xf
#define RF_20708_XTAL11_xtal_cmos_drive_p3_SHIFT(rev) 8
#define RF_20708_XTAL11_xtal_cmos_drive_p3_MASK(rev)  0xf00

/* Register RF_20708_XTAL12 */
#define RF0_20708_XTAL12(rev)                         INVALID_ADDRESS
#define RF1_20708_XTAL12(rev)                         INVALID_ADDRESS
#define RF2_20708_XTAL12(rev)                         INVALID_ADDRESS
#define RF3_20708_XTAL12(rev)                         INVALID_ADDRESS
#define RFP0_20708_XTAL12(rev)                        (0x51 | JTAG_20708_PLL0)
#define RFP1_20708_XTAL12(rev)                        INVALID_ADDRESS
#define RFP2_20708_XTAL12(rev)                        INVALID_ADDRESS
#define RFP3_20708_XTAL12(rev)                        INVALID_ADDRESS
#define RFX_20708_XTAL12(rev)                         INVALID_ADDRESS
#define RF_20708_XTAL12_xtal_cmos_drive_n4_SHIFT(rev) 4
#define RF_20708_XTAL12_xtal_cmos_drive_n4_MASK(rev)  0xf0
#define RF_20708_XTAL12_xtal_cmos_drive_n5_SHIFT(rev) 12
#define RF_20708_XTAL12_xtal_cmos_drive_n5_MASK(rev)  0xf000
#define RF_20708_XTAL12_xtal_cmos_drive_p4_SHIFT(rev) 0
#define RF_20708_XTAL12_xtal_cmos_drive_p4_MASK(rev)  0xf
#define RF_20708_XTAL12_xtal_cmos_drive_p5_SHIFT(rev) 8
#define RF_20708_XTAL12_xtal_cmos_drive_p5_MASK(rev)  0xf00

/* Register RF_20708_PLL_VCOCAL18 */
#define RF0_20708_PLL_VCOCAL18(rev)                            INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL18(rev)                            INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL18(rev)                            INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL18(rev)                            INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL18(rev)                           (0x52 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL18(rev)                           (0x52 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL18(rev)                           INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL18(rev)                           INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL18(rev)                            INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL18_rfpll_vcocal_DelayEnd_SHIFT(rev) 0
#define RF_20708_PLL_VCOCAL18_rfpll_vcocal_DelayEnd_MASK(rev)  0x1ff

/* Register RF_20708_PLL_VCOCAL19 */
#define RF0_20708_PLL_VCOCAL19(rev)                            INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL19(rev)                            INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL19(rev)                            INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL19(rev)                            INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL19(rev)                           (0x53 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL19(rev)                           (0x53 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL19(rev)                           INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL19(rev)                           INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL19(rev)                            INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL19_rfpll_vcocal_PauseCnt_SHIFT(rev) 0
#define RF_20708_PLL_VCOCAL19_rfpll_vcocal_PauseCnt_MASK(rev)  0x1ff

/* Register RF_20708_AFEDIV_REG1 */
#define RF0_20708_AFEDIV_REG1(rev)                               INVALID_ADDRESS
#define RF1_20708_AFEDIV_REG1(rev)                               INVALID_ADDRESS
#define RF2_20708_AFEDIV_REG1(rev)                               INVALID_ADDRESS
#define RF3_20708_AFEDIV_REG1(rev)                               INVALID_ADDRESS
#define RFP0_20708_AFEDIV_REG1(rev)                              (0x54 | JTAG_20708_PLL0)
#define RFP1_20708_AFEDIV_REG1(rev)                              (0x54 | JTAG_20708_PLL1)
#define RFP2_20708_AFEDIV_REG1(rev)                              INVALID_ADDRESS
#define RFP3_20708_AFEDIV_REG1(rev)                              INVALID_ADDRESS
#define RFX_20708_AFEDIV_REG1(rev)                               INVALID_ADDRESS
#define RF_20708_AFEDIV_REG1_afediv_dac_clk_buff_n0_SHIFT(rev)   8
#define RF_20708_AFEDIV_REG1_afediv_dac_clk_buff_n0_MASK(rev)    0xf00
#define RF_20708_AFEDIV_REG1_afediv_dac_clk_buff_p0_SHIFT(rev)   12
#define RF_20708_AFEDIV_REG1_afediv_dac_clk_buff_p0_MASK(rev)    0xf000
#define RF_20708_AFEDIV_REG1_afediv_adc_clk2x_buff_n0_SHIFT(rev) 0
#define RF_20708_AFEDIV_REG1_afediv_adc_clk2x_buff_n0_MASK(rev)  0xf
#define RF_20708_AFEDIV_REG1_afediv_adc_clk2x_buff_p0_SHIFT(rev) 4
#define RF_20708_AFEDIV_REG1_afediv_adc_clk2x_buff_p0_MASK(rev)  0xf0

/* Register RF_20708_XTAL2 */
#define RF0_20708_XTAL2(rev)                       INVALID_ADDRESS
#define RF1_20708_XTAL2(rev)                       INVALID_ADDRESS
#define RF2_20708_XTAL2(rev)                       INVALID_ADDRESS
#define RF3_20708_XTAL2(rev)                       INVALID_ADDRESS
#define RFP0_20708_XTAL2(rev)                      (0x55 | JTAG_20708_PLL0)
#define RFP1_20708_XTAL2(rev)                      INVALID_ADDRESS
#define RFP2_20708_XTAL2(rev)                      INVALID_ADDRESS
#define RFP3_20708_XTAL2(rev)                      INVALID_ADDRESS
#define RFX_20708_XTAL2(rev)                       INVALID_ADDRESS
#define RF_20708_XTAL2_xtal_cmos_all_en_SHIFT(rev) 9
#define RF_20708_XTAL2_xtal_cmos_all_en_MASK(rev)  0x200
#define RF_20708_XTAL2_xtal_cml1_bias_SHIFT(rev)   2
#define RF_20708_XTAL2_xtal_cml1_bias_MASK(rev)    0xc
#define RF_20708_XTAL2_xtal_cml_en_SHIFT(rev)      6
#define RF_20708_XTAL2_xtal_cml_en_MASK(rev)       0x1c0
#define RF_20708_XTAL2_xtal_cmos_en_SHIFT(rev)     10
#define RF_20708_XTAL2_xtal_cmos_en_MASK(rev)      0xfc00
#define RF_20708_XTAL2_xtal_cml0_bias_SHIFT(rev)   0
#define RF_20708_XTAL2_xtal_cml0_bias_MASK(rev)    0x3
#define RF_20708_XTAL2_xtal_cml2_bias_SHIFT(rev)   4
#define RF_20708_XTAL2_xtal_cml2_bias_MASK(rev)    0x30

/* Register RF_20708_XTAL3 */
#define RF0_20708_XTAL3(rev)                        INVALID_ADDRESS
#define RF1_20708_XTAL3(rev)                        INVALID_ADDRESS
#define RF2_20708_XTAL3(rev)                        INVALID_ADDRESS
#define RF3_20708_XTAL3(rev)                        INVALID_ADDRESS
#define RFP0_20708_XTAL3(rev)                       (0x56 | JTAG_20708_PLL0)
#define RFP1_20708_XTAL3(rev)                       INVALID_ADDRESS
#define RFP2_20708_XTAL3(rev)                       INVALID_ADDRESS
#define RFP3_20708_XTAL3(rev)                       INVALID_ADDRESS
#define RFX_20708_XTAL3(rev)                        INVALID_ADDRESS
#define RF_20708_XTAL3_xtal_xcore_d2s_SHIFT(rev)    1
#define RF_20708_XTAL3_xtal_xcore_d2s_MASK(rev)     0xe
#define RF_20708_XTAL3_xtal_xcore_d2s_pu_SHIFT(rev) 0
#define RF_20708_XTAL3_xtal_xcore_d2s_pu_MASK(rev)  0x1

/* Register RF_20708_AFEDIV_REG2 */
#define RF0_20708_AFEDIV_REG2(rev)                            INVALID_ADDRESS
#define RF1_20708_AFEDIV_REG2(rev)                            INVALID_ADDRESS
#define RF2_20708_AFEDIV_REG2(rev)                            INVALID_ADDRESS
#define RF3_20708_AFEDIV_REG2(rev)                            INVALID_ADDRESS
#define RFP0_20708_AFEDIV_REG2(rev)                           (0x57 | JTAG_20708_PLL0)
#define RFP1_20708_AFEDIV_REG2(rev)                           (0x57 | JTAG_20708_PLL1)
#define RFP2_20708_AFEDIV_REG2(rev)                           INVALID_ADDRESS
#define RFP3_20708_AFEDIV_REG2(rev)                           INVALID_ADDRESS
#define RFX_20708_AFEDIV_REG2(rev)                            INVALID_ADDRESS
#define RF_20708_AFEDIV_REG2_afediv_pu_clk_buffers_SHIFT(rev) 0
#define RF_20708_AFEDIV_REG2_afediv_pu_clk_buffers_MASK(rev)  0x1

/* Register RF_20708_LOGEN_TOP_OVR0 */
#define RF0_20708_LOGEN_TOP_OVR0(rev)                            INVALID_ADDRESS
#define RF1_20708_LOGEN_TOP_OVR0(rev)                            INVALID_ADDRESS
#define RF2_20708_LOGEN_TOP_OVR0(rev)                            INVALID_ADDRESS
#define RF3_20708_LOGEN_TOP_OVR0(rev)                            INVALID_ADDRESS
#define RFP0_20708_LOGEN_TOP_OVR0(rev)                           (0x58 | JTAG_20708_PLL0)
#define RFP1_20708_LOGEN_TOP_OVR0(rev)                           (0x58 | JTAG_20708_PLL1)
#define RFP2_20708_LOGEN_TOP_OVR0(rev)                           INVALID_ADDRESS
#define RFP3_20708_LOGEN_TOP_OVR0(rev)                           INVALID_ADDRESS
#define RFX_20708_LOGEN_TOP_OVR0(rev)                            INVALID_ADDRESS
#define RF_20708_LOGEN_TOP_OVR0_ovr_logen_lomux_pu_SHIFT(rev)    0
#define RF_20708_LOGEN_TOP_OVR0_ovr_logen_lomux_pu_MASK(rev)     0x1
#define RF_20708_LOGEN_TOP_OVR0_ovr_logen_loldo_pu_SHIFT(rev)    1
#define RF_20708_LOGEN_TOP_OVR0_ovr_logen_loldo_pu_MASK(rev)     0x2
#define RF_20708_LOGEN_TOP_OVR0_ovr_logen_loldo_refok_SHIFT(rev) 2
#define RF_20708_LOGEN_TOP_OVR0_ovr_logen_loldo_refok_MASK(rev)  0x4

/* Register RF_20708_LOGEN_REG4 */
#define RF0_20708_LOGEN_REG4(rev)                                   INVALID_ADDRESS
#define RF1_20708_LOGEN_REG4(rev)                                   INVALID_ADDRESS
#define RF2_20708_LOGEN_REG4(rev)                                   INVALID_ADDRESS
#define RF3_20708_LOGEN_REG4(rev)                                   INVALID_ADDRESS
#define RFP0_20708_LOGEN_REG4(rev)                                  (0x59 | JTAG_20708_PLL0)
#define RFP1_20708_LOGEN_REG4(rev)                                  (0x59 | JTAG_20708_PLL1)
#define RFP2_20708_LOGEN_REG4(rev)                                  INVALID_ADDRESS
#define RFP3_20708_LOGEN_REG4(rev)                                  INVALID_ADDRESS
#define RFX_20708_LOGEN_REG4(rev)                                   INVALID_ADDRESS
#define RF_20708_LOGEN_REG4_logen_pdet_pu_SHIFT(rev)                1
#define RF_20708_LOGEN_REG4_logen_pdet_pu_MASK(rev)                 0x2
#define RF_20708_LOGEN_REG4_logen_lomuxldo_vbuck_adj_SHIFT(rev)     12
#define RF_20708_LOGEN_REG4_logen_lomuxldo_vbuck_adj_MASK(rev)      0xf000
#define RF_20708_LOGEN_REG4_logen_lomuxldo_rctrl_leak_SHIFT(rev)    8
#define RF_20708_LOGEN_REG4_logen_lomuxldo_rctrl_leak_MASK(rev)     0x300
#define RF_20708_LOGEN_REG4_logen_lomuxldo_bias_rst_SHIFT(rev)      5
#define RF_20708_LOGEN_REG4_logen_lomuxldo_bias_rst_MASK(rev)       0x20
#define RF_20708_LOGEN_REG4_logen_lomuxldo_gpaio_pu_SHIFT(rev)      3
#define RF_20708_LOGEN_REG4_logen_lomuxldo_gpaio_pu_MASK(rev)       0x8
#define RF_20708_LOGEN_REG4_logen_lomuxldo_1p8filter_r_SHIFT(rev)   10
#define RF_20708_LOGEN_REG4_logen_lomuxldo_1p8filter_r_MASK(rev)    0xc00
#define RF_20708_LOGEN_REG4_logen_lomuxldo_en_test_gpaio_SHIFT(rev) 4
#define RF_20708_LOGEN_REG4_logen_lomuxldo_en_test_gpaio_MASK(rev)  0x10
#define RF_20708_LOGEN_REG4_logen_lomuxldo_rst_delay_SHIFT(rev)     6
#define RF_20708_LOGEN_REG4_logen_lomuxldo_rst_delay_MASK(rev)      0xc0
#define RF_20708_LOGEN_REG4_logen_gpaio_pu_SHIFT(rev)               2
#define RF_20708_LOGEN_REG4_logen_gpaio_pu_MASK(rev)                0x4

/* Register RF_20708_LOGEN_REG5 */
#define RF0_20708_LOGEN_REG5(rev)                              INVALID_ADDRESS
#define RF1_20708_LOGEN_REG5(rev)                              INVALID_ADDRESS
#define RF2_20708_LOGEN_REG5(rev)                              INVALID_ADDRESS
#define RF3_20708_LOGEN_REG5(rev)                              INVALID_ADDRESS
#define RFP0_20708_LOGEN_REG5(rev)                             (0x5a | JTAG_20708_PLL0)
#define RFP1_20708_LOGEN_REG5(rev)                             (0x5a | JTAG_20708_PLL1)
#define RFP2_20708_LOGEN_REG5(rev)                             INVALID_ADDRESS
#define RFP3_20708_LOGEN_REG5(rev)                             INVALID_ADDRESS
#define RFX_20708_LOGEN_REG5(rev)                              INVALID_ADDRESS
#define RF_20708_LOGEN_REG5_logen_lomuxldo_vout_adj_SHIFT(rev) 3
#define RF_20708_LOGEN_REG5_logen_lomuxldo_vout_adj_MASK(rev)  0x38
#define RF_20708_LOGEN_REG5_logen_mixer_buf_size_SHIFT(rev)    0
#define RF_20708_LOGEN_REG5_logen_mixer_buf_size_MASK(rev)     0x7
#define RF_20708_LOGEN_REG5_logen_lomux_size_SHIFT(rev)        6
#define RF_20708_LOGEN_REG5_logen_lomux_size_MASK(rev)         0x1c0

/* Register RF_20708_LOGEN_REG6 */
#define RF0_20708_LOGEN_REG6(rev)                  INVALID_ADDRESS
#define RF1_20708_LOGEN_REG6(rev)                  INVALID_ADDRESS
#define RF2_20708_LOGEN_REG6(rev)                  INVALID_ADDRESS
#define RF3_20708_LOGEN_REG6(rev)                  INVALID_ADDRESS
#define RFP0_20708_LOGEN_REG6(rev)                 (0x5b | JTAG_20708_PLL0)
#define RFP1_20708_LOGEN_REG6(rev)                 (0x5b | JTAG_20708_PLL1)
#define RFP2_20708_LOGEN_REG6(rev)                 INVALID_ADDRESS
#define RFP3_20708_LOGEN_REG6(rev)                 INVALID_ADDRESS
#define RFX_20708_LOGEN_REG6(rev)                  INVALID_ADDRESS
#define RF_20708_LOGEN_REG6_logen_spare_SHIFT(rev) 0
#define RF_20708_LOGEN_REG6_logen_spare_MASK(rev)  0xff

/* Register RF_20708_PLL_VCOCAL_OVR1 */
#define RF0_20708_PLL_VCOCAL_OVR1(rev)                                 INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL_OVR1(rev)                                 INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL_OVR1(rev)                                 INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL_OVR1(rev)                                 INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL_OVR1(rev)                                (0x5c | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL_OVR1(rev)                                (0x5c | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL_OVR1(rev)                                INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL_OVR1(rev)                                INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL_OVR1(rev)                                 INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_XtalCount_SHIFT(rev) 4
#define RF_20708_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_XtalCount_MASK(rev)  0x10
#define RF_20708_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_rst_n_SHIFT(rev)     2
#define RF_20708_PLL_VCOCAL_OVR1_ovr_rfpll_vcocal_rst_n_MASK(rev)      0x4

/* Register RF_20708_PLL_XTAL_CNT1 */
#define RF0_20708_PLL_XTAL_CNT1(rev)                 INVALID_ADDRESS
#define RF1_20708_PLL_XTAL_CNT1(rev)                 INVALID_ADDRESS
#define RF2_20708_PLL_XTAL_CNT1(rev)                 INVALID_ADDRESS
#define RF3_20708_PLL_XTAL_CNT1(rev)                 INVALID_ADDRESS
#define RFP0_20708_PLL_XTAL_CNT1(rev)                (0x5d | JTAG_20708_PLL0)
#define RFP1_20708_PLL_XTAL_CNT1(rev)                (0x5d | JTAG_20708_PLL1)
#define RFP2_20708_PLL_XTAL_CNT1(rev)                INVALID_ADDRESS
#define RFP3_20708_PLL_XTAL_CNT1(rev)                INVALID_ADDRESS
#define RFX_20708_PLL_XTAL_CNT1(rev)                 INVALID_ADDRESS
#define RF_20708_PLL_XTAL_CNT1_XtalCnt_2g_SHIFT(rev) 0
#define RF_20708_PLL_XTAL_CNT1_XtalCnt_2g_MASK(rev)  0x1ff

/* Register RF_20708_PLL_XTAL_CNT2 */
#define RF0_20708_PLL_XTAL_CNT2(rev)                 INVALID_ADDRESS
#define RF1_20708_PLL_XTAL_CNT2(rev)                 INVALID_ADDRESS
#define RF2_20708_PLL_XTAL_CNT2(rev)                 INVALID_ADDRESS
#define RF3_20708_PLL_XTAL_CNT2(rev)                 INVALID_ADDRESS
#define RFP0_20708_PLL_XTAL_CNT2(rev)                (0x5e | JTAG_20708_PLL0)
#define RFP1_20708_PLL_XTAL_CNT2(rev)                (0x5e | JTAG_20708_PLL1)
#define RFP2_20708_PLL_XTAL_CNT2(rev)                INVALID_ADDRESS
#define RFP3_20708_PLL_XTAL_CNT2(rev)                INVALID_ADDRESS
#define RFX_20708_PLL_XTAL_CNT2(rev)                 INVALID_ADDRESS
#define RF_20708_PLL_XTAL_CNT2_XtalCnt_5g_SHIFT(rev) 0
#define RF_20708_PLL_XTAL_CNT2_XtalCnt_5g_MASK(rev)  0x1ff

/* Register RF_20708_PLL_DELTAPLLVAL1 */
#define RF0_20708_PLL_DELTAPLLVAL1(rev)                     INVALID_ADDRESS
#define RF1_20708_PLL_DELTAPLLVAL1(rev)                     INVALID_ADDRESS
#define RF2_20708_PLL_DELTAPLLVAL1(rev)                     INVALID_ADDRESS
#define RF3_20708_PLL_DELTAPLLVAL1(rev)                     INVALID_ADDRESS
#define RFP0_20708_PLL_DELTAPLLVAL1(rev)                    (0x5f | JTAG_20708_PLL0)
#define RFP1_20708_PLL_DELTAPLLVAL1(rev)                    (0x5f | JTAG_20708_PLL1)
#define RFP2_20708_PLL_DELTAPLLVAL1(rev)                    INVALID_ADDRESS
#define RFP3_20708_PLL_DELTAPLLVAL1(rev)                    INVALID_ADDRESS
#define RFX_20708_PLL_DELTAPLLVAL1(rev)                     INVALID_ADDRESS
#define RF_20708_PLL_DELTAPLLVAL1_DeltaPllVal_2g_SHIFT(rev) 0
#define RF_20708_PLL_DELTAPLLVAL1_DeltaPllVal_2g_MASK(rev)  0x3ff

/* Register RF_20708_PLL_DELTAPLLVAL2 */
#define RF0_20708_PLL_DELTAPLLVAL2(rev)                     INVALID_ADDRESS
#define RF1_20708_PLL_DELTAPLLVAL2(rev)                     INVALID_ADDRESS
#define RF2_20708_PLL_DELTAPLLVAL2(rev)                     INVALID_ADDRESS
#define RF3_20708_PLL_DELTAPLLVAL2(rev)                     INVALID_ADDRESS
#define RFP0_20708_PLL_DELTAPLLVAL2(rev)                    (0x60 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_DELTAPLLVAL2(rev)                    (0x60 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_DELTAPLLVAL2(rev)                    INVALID_ADDRESS
#define RFP3_20708_PLL_DELTAPLLVAL2(rev)                    INVALID_ADDRESS
#define RFX_20708_PLL_DELTAPLLVAL2(rev)                     INVALID_ADDRESS
#define RF_20708_PLL_DELTAPLLVAL2_DeltaPllVal_5g_SHIFT(rev) 0
#define RF_20708_PLL_DELTAPLLVAL2_DeltaPllVal_5g_MASK(rev)  0x3ff

/* Register RF_20708_PLL_TARGET_COUNT0 */
#define RF0_20708_PLL_TARGET_COUNT0(rev)                         INVALID_ADDRESS
#define RF1_20708_PLL_TARGET_COUNT0(rev)                         INVALID_ADDRESS
#define RF2_20708_PLL_TARGET_COUNT0(rev)                         INVALID_ADDRESS
#define RF3_20708_PLL_TARGET_COUNT0(rev)                         INVALID_ADDRESS
#define RFP0_20708_PLL_TARGET_COUNT0(rev)                        (0x61 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_TARGET_COUNT0(rev)                        (0x61 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_TARGET_COUNT0(rev)                        INVALID_ADDRESS
#define RFP3_20708_PLL_TARGET_COUNT0(rev)                        INVALID_ADDRESS
#define RFX_20708_PLL_TARGET_COUNT0(rev)                         INVALID_ADDRESS
#define RF_20708_PLL_TARGET_COUNT0_TargetCountCenter0_SHIFT(rev) 0
#define RF_20708_PLL_TARGET_COUNT0_TargetCountCenter0_MASK(rev)  0x3fff

/* Register RF_20708_PLL_TARGET_COUNT1 */
#define RF0_20708_PLL_TARGET_COUNT1(rev)                         INVALID_ADDRESS
#define RF1_20708_PLL_TARGET_COUNT1(rev)                         INVALID_ADDRESS
#define RF2_20708_PLL_TARGET_COUNT1(rev)                         INVALID_ADDRESS
#define RF3_20708_PLL_TARGET_COUNT1(rev)                         INVALID_ADDRESS
#define RFP0_20708_PLL_TARGET_COUNT1(rev)                        (0x62 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_TARGET_COUNT1(rev)                        (0x62 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_TARGET_COUNT1(rev)                        INVALID_ADDRESS
#define RFP3_20708_PLL_TARGET_COUNT1(rev)                        INVALID_ADDRESS
#define RFX_20708_PLL_TARGET_COUNT1(rev)                         INVALID_ADDRESS
#define RF_20708_PLL_TARGET_COUNT1_TargetCountCenter1_SHIFT(rev) 0
#define RF_20708_PLL_TARGET_COUNT1_TargetCountCenter1_MASK(rev)  0x3fff

/* Register RF_20708_PLL_TARGET_COUNT2 */
#define RF0_20708_PLL_TARGET_COUNT2(rev)                         INVALID_ADDRESS
#define RF1_20708_PLL_TARGET_COUNT2(rev)                         INVALID_ADDRESS
#define RF2_20708_PLL_TARGET_COUNT2(rev)                         INVALID_ADDRESS
#define RF3_20708_PLL_TARGET_COUNT2(rev)                         INVALID_ADDRESS
#define RFP0_20708_PLL_TARGET_COUNT2(rev)                        (0x63 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_TARGET_COUNT2(rev)                        (0x63 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_TARGET_COUNT2(rev)                        INVALID_ADDRESS
#define RFP3_20708_PLL_TARGET_COUNT2(rev)                        INVALID_ADDRESS
#define RFX_20708_PLL_TARGET_COUNT2(rev)                         INVALID_ADDRESS
#define RF_20708_PLL_TARGET_COUNT2_TargetCountCenter2_SHIFT(rev) 0
#define RF_20708_PLL_TARGET_COUNT2_TargetCountCenter2_MASK(rev)  0x3fff

/* Register RF_20708_PLL_TARGET_COUNT3 */
#define RF0_20708_PLL_TARGET_COUNT3(rev)                         INVALID_ADDRESS
#define RF1_20708_PLL_TARGET_COUNT3(rev)                         INVALID_ADDRESS
#define RF2_20708_PLL_TARGET_COUNT3(rev)                         INVALID_ADDRESS
#define RF3_20708_PLL_TARGET_COUNT3(rev)                         INVALID_ADDRESS
#define RFP0_20708_PLL_TARGET_COUNT3(rev)                        (0x64 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_TARGET_COUNT3(rev)                        (0x64 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_TARGET_COUNT3(rev)                        INVALID_ADDRESS
#define RFP3_20708_PLL_TARGET_COUNT3(rev)                        INVALID_ADDRESS
#define RFX_20708_PLL_TARGET_COUNT3(rev)                         INVALID_ADDRESS
#define RF_20708_PLL_TARGET_COUNT3_TargetCountCenter3_SHIFT(rev) 0
#define RF_20708_PLL_TARGET_COUNT3_TargetCountCenter3_MASK(rev)  0x3fff

/* Register RF_20708_PLL_NORM_COUNT_L0 */
#define RF0_20708_PLL_NORM_COUNT_L0(rev)                     INVALID_ADDRESS
#define RF1_20708_PLL_NORM_COUNT_L0(rev)                     INVALID_ADDRESS
#define RF2_20708_PLL_NORM_COUNT_L0(rev)                     INVALID_ADDRESS
#define RF3_20708_PLL_NORM_COUNT_L0(rev)                     INVALID_ADDRESS
#define RFP0_20708_PLL_NORM_COUNT_L0(rev)                    (0x65 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_NORM_COUNT_L0(rev)                    (0x65 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_NORM_COUNT_L0(rev)                    INVALID_ADDRESS
#define RFP3_20708_PLL_NORM_COUNT_L0(rev)                    INVALID_ADDRESS
#define RFX_20708_PLL_NORM_COUNT_L0(rev)                     INVALID_ADDRESS
#define RF_20708_PLL_NORM_COUNT_L0_NormCountLeft0_SHIFT(rev) 0
#define RF_20708_PLL_NORM_COUNT_L0_NormCountLeft0_MASK(rev)  0x3ff

/* Register RF_20708_PLL_NORM_COUNT_L1 */
#define RF0_20708_PLL_NORM_COUNT_L1(rev)                     INVALID_ADDRESS
#define RF1_20708_PLL_NORM_COUNT_L1(rev)                     INVALID_ADDRESS
#define RF2_20708_PLL_NORM_COUNT_L1(rev)                     INVALID_ADDRESS
#define RF3_20708_PLL_NORM_COUNT_L1(rev)                     INVALID_ADDRESS
#define RFP0_20708_PLL_NORM_COUNT_L1(rev)                    (0x66 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_NORM_COUNT_L1(rev)                    (0x66 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_NORM_COUNT_L1(rev)                    INVALID_ADDRESS
#define RFP3_20708_PLL_NORM_COUNT_L1(rev)                    INVALID_ADDRESS
#define RFX_20708_PLL_NORM_COUNT_L1(rev)                     INVALID_ADDRESS
#define RF_20708_PLL_NORM_COUNT_L1_NormCountLeft1_SHIFT(rev) 0
#define RF_20708_PLL_NORM_COUNT_L1_NormCountLeft1_MASK(rev)  0x3ff

/* Register RF_20708_PLL_NORM_COUNT_L2 */
#define RF0_20708_PLL_NORM_COUNT_L2(rev)                     INVALID_ADDRESS
#define RF1_20708_PLL_NORM_COUNT_L2(rev)                     INVALID_ADDRESS
#define RF2_20708_PLL_NORM_COUNT_L2(rev)                     INVALID_ADDRESS
#define RF3_20708_PLL_NORM_COUNT_L2(rev)                     INVALID_ADDRESS
#define RFP0_20708_PLL_NORM_COUNT_L2(rev)                    (0x67 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_NORM_COUNT_L2(rev)                    (0x67 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_NORM_COUNT_L2(rev)                    INVALID_ADDRESS
#define RFP3_20708_PLL_NORM_COUNT_L2(rev)                    INVALID_ADDRESS
#define RFX_20708_PLL_NORM_COUNT_L2(rev)                     INVALID_ADDRESS
#define RF_20708_PLL_NORM_COUNT_L2_NormCountLeft2_SHIFT(rev) 0
#define RF_20708_PLL_NORM_COUNT_L2_NormCountLeft2_MASK(rev)  0x3ff

/* Register RF_20708_PLL_NORM_COUNT_L3 */
#define RF0_20708_PLL_NORM_COUNT_L3(rev)                     INVALID_ADDRESS
#define RF1_20708_PLL_NORM_COUNT_L3(rev)                     INVALID_ADDRESS
#define RF2_20708_PLL_NORM_COUNT_L3(rev)                     INVALID_ADDRESS
#define RF3_20708_PLL_NORM_COUNT_L3(rev)                     INVALID_ADDRESS
#define RFP0_20708_PLL_NORM_COUNT_L3(rev)                    (0x68 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_NORM_COUNT_L3(rev)                    (0x68 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_NORM_COUNT_L3(rev)                    INVALID_ADDRESS
#define RFP3_20708_PLL_NORM_COUNT_L3(rev)                    INVALID_ADDRESS
#define RFX_20708_PLL_NORM_COUNT_L3(rev)                     INVALID_ADDRESS
#define RF_20708_PLL_NORM_COUNT_L3_NormCountLeft3_SHIFT(rev) 0
#define RF_20708_PLL_NORM_COUNT_L3_NormCountLeft3_MASK(rev)  0x3ff

/* Register RF_20708_PLL_NORM_COUNT_R0 */
#define RF0_20708_PLL_NORM_COUNT_R0(rev)                      INVALID_ADDRESS
#define RF1_20708_PLL_NORM_COUNT_R0(rev)                      INVALID_ADDRESS
#define RF2_20708_PLL_NORM_COUNT_R0(rev)                      INVALID_ADDRESS
#define RF3_20708_PLL_NORM_COUNT_R0(rev)                      INVALID_ADDRESS
#define RFP0_20708_PLL_NORM_COUNT_R0(rev)                     (0x69 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_NORM_COUNT_R0(rev)                     (0x69 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_NORM_COUNT_R0(rev)                     INVALID_ADDRESS
#define RFP3_20708_PLL_NORM_COUNT_R0(rev)                     INVALID_ADDRESS
#define RFX_20708_PLL_NORM_COUNT_R0(rev)                      INVALID_ADDRESS
#define RF_20708_PLL_NORM_COUNT_R0_NormCountRight0_SHIFT(rev) 0
#define RF_20708_PLL_NORM_COUNT_R0_NormCountRight0_MASK(rev)  0x3ff

/* Register RF_20708_PLL_NORM_COUNT_R1 */
#define RF0_20708_PLL_NORM_COUNT_R1(rev)                      INVALID_ADDRESS
#define RF1_20708_PLL_NORM_COUNT_R1(rev)                      INVALID_ADDRESS
#define RF2_20708_PLL_NORM_COUNT_R1(rev)                      INVALID_ADDRESS
#define RF3_20708_PLL_NORM_COUNT_R1(rev)                      INVALID_ADDRESS
#define RFP0_20708_PLL_NORM_COUNT_R1(rev)                     (0x6a | JTAG_20708_PLL0)
#define RFP1_20708_PLL_NORM_COUNT_R1(rev)                     (0x6a | JTAG_20708_PLL1)
#define RFP2_20708_PLL_NORM_COUNT_R1(rev)                     INVALID_ADDRESS
#define RFP3_20708_PLL_NORM_COUNT_R1(rev)                     INVALID_ADDRESS
#define RFX_20708_PLL_NORM_COUNT_R1(rev)                      INVALID_ADDRESS
#define RF_20708_PLL_NORM_COUNT_R1_NormCountRight1_SHIFT(rev) 0
#define RF_20708_PLL_NORM_COUNT_R1_NormCountRight1_MASK(rev)  0x3ff

/* Register RF_20708_PLL_NORM_COUNT_R2 */
#define RF0_20708_PLL_NORM_COUNT_R2(rev)                      INVALID_ADDRESS
#define RF1_20708_PLL_NORM_COUNT_R2(rev)                      INVALID_ADDRESS
#define RF2_20708_PLL_NORM_COUNT_R2(rev)                      INVALID_ADDRESS
#define RF3_20708_PLL_NORM_COUNT_R2(rev)                      INVALID_ADDRESS
#define RFP0_20708_PLL_NORM_COUNT_R2(rev)                     (0x6b | JTAG_20708_PLL0)
#define RFP1_20708_PLL_NORM_COUNT_R2(rev)                     (0x6b | JTAG_20708_PLL1)
#define RFP2_20708_PLL_NORM_COUNT_R2(rev)                     INVALID_ADDRESS
#define RFP3_20708_PLL_NORM_COUNT_R2(rev)                     INVALID_ADDRESS
#define RFX_20708_PLL_NORM_COUNT_R2(rev)                      INVALID_ADDRESS
#define RF_20708_PLL_NORM_COUNT_R2_NormCountRight2_SHIFT(rev) 0
#define RF_20708_PLL_NORM_COUNT_R2_NormCountRight2_MASK(rev)  0x3ff

/* Register RF_20708_PLL_NORM_COUNT_R3 */
#define RF0_20708_PLL_NORM_COUNT_R3(rev)                      INVALID_ADDRESS
#define RF1_20708_PLL_NORM_COUNT_R3(rev)                      INVALID_ADDRESS
#define RF2_20708_PLL_NORM_COUNT_R3(rev)                      INVALID_ADDRESS
#define RF3_20708_PLL_NORM_COUNT_R3(rev)                      INVALID_ADDRESS
#define RFP0_20708_PLL_NORM_COUNT_R3(rev)                     (0x6c | JTAG_20708_PLL0)
#define RFP1_20708_PLL_NORM_COUNT_R3(rev)                     (0x6c | JTAG_20708_PLL1)
#define RFP2_20708_PLL_NORM_COUNT_R3(rev)                     INVALID_ADDRESS
#define RFP3_20708_PLL_NORM_COUNT_R3(rev)                     INVALID_ADDRESS
#define RFX_20708_PLL_NORM_COUNT_R3(rev)                      INVALID_ADDRESS
#define RF_20708_PLL_NORM_COUNT_R3_NormCountRight3_SHIFT(rev) 0
#define RF_20708_PLL_NORM_COUNT_R3_NormCountRight3_MASK(rev)  0x3ff

/* Register RF_20708_PLL_INIT_CAPA0 */
#define RF0_20708_PLL_INIT_CAPA0(rev)                INVALID_ADDRESS
#define RF1_20708_PLL_INIT_CAPA0(rev)                INVALID_ADDRESS
#define RF2_20708_PLL_INIT_CAPA0(rev)                INVALID_ADDRESS
#define RF3_20708_PLL_INIT_CAPA0(rev)                INVALID_ADDRESS
#define RFP0_20708_PLL_INIT_CAPA0(rev)               (0x6d | JTAG_20708_PLL0)
#define RFP1_20708_PLL_INIT_CAPA0(rev)               (0x6d | JTAG_20708_PLL1)
#define RFP2_20708_PLL_INIT_CAPA0(rev)               INVALID_ADDRESS
#define RFP3_20708_PLL_INIT_CAPA0(rev)               INVALID_ADDRESS
#define RFX_20708_PLL_INIT_CAPA0(rev)                INVALID_ADDRESS
#define RF_20708_PLL_INIT_CAPA0_InitCapA0_SHIFT(rev) 0
#define RF_20708_PLL_INIT_CAPA0_InitCapA0_MASK(rev)  0xfff

/* Register RF_20708_PLL_INIT_CAPA1 */
#define RF0_20708_PLL_INIT_CAPA1(rev)                INVALID_ADDRESS
#define RF1_20708_PLL_INIT_CAPA1(rev)                INVALID_ADDRESS
#define RF2_20708_PLL_INIT_CAPA1(rev)                INVALID_ADDRESS
#define RF3_20708_PLL_INIT_CAPA1(rev)                INVALID_ADDRESS
#define RFP0_20708_PLL_INIT_CAPA1(rev)               (0x6e | JTAG_20708_PLL0)
#define RFP1_20708_PLL_INIT_CAPA1(rev)               (0x6e | JTAG_20708_PLL1)
#define RFP2_20708_PLL_INIT_CAPA1(rev)               INVALID_ADDRESS
#define RFP3_20708_PLL_INIT_CAPA1(rev)               INVALID_ADDRESS
#define RFX_20708_PLL_INIT_CAPA1(rev)                INVALID_ADDRESS
#define RF_20708_PLL_INIT_CAPA1_InitCapA1_SHIFT(rev) 0
#define RF_20708_PLL_INIT_CAPA1_InitCapA1_MASK(rev)  0xfff

/* Register RF_20708_PLL_INIT_CAPA2 */
#define RF0_20708_PLL_INIT_CAPA2(rev)                INVALID_ADDRESS
#define RF1_20708_PLL_INIT_CAPA2(rev)                INVALID_ADDRESS
#define RF2_20708_PLL_INIT_CAPA2(rev)                INVALID_ADDRESS
#define RF3_20708_PLL_INIT_CAPA2(rev)                INVALID_ADDRESS
#define RFP0_20708_PLL_INIT_CAPA2(rev)               (0x6f | JTAG_20708_PLL0)
#define RFP1_20708_PLL_INIT_CAPA2(rev)               (0x6f | JTAG_20708_PLL1)
#define RFP2_20708_PLL_INIT_CAPA2(rev)               INVALID_ADDRESS
#define RFP3_20708_PLL_INIT_CAPA2(rev)               INVALID_ADDRESS
#define RFX_20708_PLL_INIT_CAPA2(rev)                INVALID_ADDRESS
#define RF_20708_PLL_INIT_CAPA2_InitCapA2_SHIFT(rev) 0
#define RF_20708_PLL_INIT_CAPA2_InitCapA2_MASK(rev)  0xfff

/* Register RF_20708_PLL_INIT_CAPA3 */
#define RF0_20708_PLL_INIT_CAPA3(rev)                INVALID_ADDRESS
#define RF1_20708_PLL_INIT_CAPA3(rev)                INVALID_ADDRESS
#define RF2_20708_PLL_INIT_CAPA3(rev)                INVALID_ADDRESS
#define RF3_20708_PLL_INIT_CAPA3(rev)                INVALID_ADDRESS
#define RFP0_20708_PLL_INIT_CAPA3(rev)               (0x70 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_INIT_CAPA3(rev)               (0x70 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_INIT_CAPA3(rev)               INVALID_ADDRESS
#define RFP3_20708_PLL_INIT_CAPA3(rev)               INVALID_ADDRESS
#define RFX_20708_PLL_INIT_CAPA3(rev)                INVALID_ADDRESS
#define RF_20708_PLL_INIT_CAPA3_InitCapA3_SHIFT(rev) 0
#define RF_20708_PLL_INIT_CAPA3_InitCapA3_MASK(rev)  0xfff

/* Register RF_20708_PLL_INIT_CAPB0 */
#define RF0_20708_PLL_INIT_CAPB0(rev)                INVALID_ADDRESS
#define RF1_20708_PLL_INIT_CAPB0(rev)                INVALID_ADDRESS
#define RF2_20708_PLL_INIT_CAPB0(rev)                INVALID_ADDRESS
#define RF3_20708_PLL_INIT_CAPB0(rev)                INVALID_ADDRESS
#define RFP0_20708_PLL_INIT_CAPB0(rev)               (0x71 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_INIT_CAPB0(rev)               (0x71 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_INIT_CAPB0(rev)               INVALID_ADDRESS
#define RFP3_20708_PLL_INIT_CAPB0(rev)               INVALID_ADDRESS
#define RFX_20708_PLL_INIT_CAPB0(rev)                INVALID_ADDRESS
#define RF_20708_PLL_INIT_CAPB0_InitCapB0_SHIFT(rev) 0
#define RF_20708_PLL_INIT_CAPB0_InitCapB0_MASK(rev)  0xfff

/* Register RF_20708_PLL_INIT_CAPB1 */
#define RF0_20708_PLL_INIT_CAPB1(rev)                INVALID_ADDRESS
#define RF1_20708_PLL_INIT_CAPB1(rev)                INVALID_ADDRESS
#define RF2_20708_PLL_INIT_CAPB1(rev)                INVALID_ADDRESS
#define RF3_20708_PLL_INIT_CAPB1(rev)                INVALID_ADDRESS
#define RFP0_20708_PLL_INIT_CAPB1(rev)               (0x72 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_INIT_CAPB1(rev)               (0x72 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_INIT_CAPB1(rev)               INVALID_ADDRESS
#define RFP3_20708_PLL_INIT_CAPB1(rev)               INVALID_ADDRESS
#define RFX_20708_PLL_INIT_CAPB1(rev)                INVALID_ADDRESS
#define RF_20708_PLL_INIT_CAPB1_InitCapB1_SHIFT(rev) 0
#define RF_20708_PLL_INIT_CAPB1_InitCapB1_MASK(rev)  0xfff

/* Register RF_20708_PLL_INIT_CAPB2 */
#define RF0_20708_PLL_INIT_CAPB2(rev)                INVALID_ADDRESS
#define RF1_20708_PLL_INIT_CAPB2(rev)                INVALID_ADDRESS
#define RF2_20708_PLL_INIT_CAPB2(rev)                INVALID_ADDRESS
#define RF3_20708_PLL_INIT_CAPB2(rev)                INVALID_ADDRESS
#define RFP0_20708_PLL_INIT_CAPB2(rev)               (0x73 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_INIT_CAPB2(rev)               (0x73 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_INIT_CAPB2(rev)               INVALID_ADDRESS
#define RFP3_20708_PLL_INIT_CAPB2(rev)               INVALID_ADDRESS
#define RFX_20708_PLL_INIT_CAPB2(rev)                INVALID_ADDRESS
#define RF_20708_PLL_INIT_CAPB2_InitCapB2_SHIFT(rev) 0
#define RF_20708_PLL_INIT_CAPB2_InitCapB2_MASK(rev)  0xfff

/* Register RF_20708_PLL_INIT_CAPB3 */
#define RF0_20708_PLL_INIT_CAPB3(rev)                INVALID_ADDRESS
#define RF1_20708_PLL_INIT_CAPB3(rev)                INVALID_ADDRESS
#define RF2_20708_PLL_INIT_CAPB3(rev)                INVALID_ADDRESS
#define RF3_20708_PLL_INIT_CAPB3(rev)                INVALID_ADDRESS
#define RFP0_20708_PLL_INIT_CAPB3(rev)               (0x74 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_INIT_CAPB3(rev)               (0x74 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_INIT_CAPB3(rev)               INVALID_ADDRESS
#define RFP3_20708_PLL_INIT_CAPB3(rev)               INVALID_ADDRESS
#define RFX_20708_PLL_INIT_CAPB3(rev)                INVALID_ADDRESS
#define RF_20708_PLL_INIT_CAPB3_InitCapB3_SHIFT(rev) 0
#define RF_20708_PLL_INIT_CAPB3_InitCapB3_MASK(rev)  0xfff

/* Register RF_20708_PLL_ERRTHRES0 */
#define RF0_20708_PLL_ERRTHRES0(rev)                  INVALID_ADDRESS
#define RF1_20708_PLL_ERRTHRES0(rev)                  INVALID_ADDRESS
#define RF2_20708_PLL_ERRTHRES0(rev)                  INVALID_ADDRESS
#define RF3_20708_PLL_ERRTHRES0(rev)                  INVALID_ADDRESS
#define RFP0_20708_PLL_ERRTHRES0(rev)                 (0x75 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_ERRTHRES0(rev)                 (0x75 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_ERRTHRES0(rev)                 INVALID_ADDRESS
#define RFP3_20708_PLL_ERRTHRES0(rev)                 INVALID_ADDRESS
#define RFX_20708_PLL_ERRTHRES0(rev)                  INVALID_ADDRESS
#define RF_20708_PLL_ERRTHRES0_ErrorThres0_SHIFT(rev) 0
#define RF_20708_PLL_ERRTHRES0_ErrorThres0_MASK(rev)  0x3f

/* Register RF_20708_PLL_ERRTHRES1 */
#define RF0_20708_PLL_ERRTHRES1(rev)                  INVALID_ADDRESS
#define RF1_20708_PLL_ERRTHRES1(rev)                  INVALID_ADDRESS
#define RF2_20708_PLL_ERRTHRES1(rev)                  INVALID_ADDRESS
#define RF3_20708_PLL_ERRTHRES1(rev)                  INVALID_ADDRESS
#define RFP0_20708_PLL_ERRTHRES1(rev)                 (0x76 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_ERRTHRES1(rev)                 (0x76 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_ERRTHRES1(rev)                 INVALID_ADDRESS
#define RFP3_20708_PLL_ERRTHRES1(rev)                 INVALID_ADDRESS
#define RFX_20708_PLL_ERRTHRES1(rev)                  INVALID_ADDRESS
#define RF_20708_PLL_ERRTHRES1_ErrorThres1_SHIFT(rev) 0
#define RF_20708_PLL_ERRTHRES1_ErrorThres1_MASK(rev)  0x3f

/* Register RF_20708_PLL_ERRTHRES2 */
#define RF0_20708_PLL_ERRTHRES2(rev)                  INVALID_ADDRESS
#define RF1_20708_PLL_ERRTHRES2(rev)                  INVALID_ADDRESS
#define RF2_20708_PLL_ERRTHRES2(rev)                  INVALID_ADDRESS
#define RF3_20708_PLL_ERRTHRES2(rev)                  INVALID_ADDRESS
#define RFP0_20708_PLL_ERRTHRES2(rev)                 (0x77 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_ERRTHRES2(rev)                 (0x77 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_ERRTHRES2(rev)                 INVALID_ADDRESS
#define RFP3_20708_PLL_ERRTHRES2(rev)                 INVALID_ADDRESS
#define RFX_20708_PLL_ERRTHRES2(rev)                  INVALID_ADDRESS
#define RF_20708_PLL_ERRTHRES2_ErrorThres2_SHIFT(rev) 0
#define RF_20708_PLL_ERRTHRES2_ErrorThres2_MASK(rev)  0x3f

/* Register RF_20708_PLL_ERRTHRES3 */
#define RF0_20708_PLL_ERRTHRES3(rev)                  INVALID_ADDRESS
#define RF1_20708_PLL_ERRTHRES3(rev)                  INVALID_ADDRESS
#define RF2_20708_PLL_ERRTHRES3(rev)                  INVALID_ADDRESS
#define RF3_20708_PLL_ERRTHRES3(rev)                  INVALID_ADDRESS
#define RFP0_20708_PLL_ERRTHRES3(rev)                 (0x78 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_ERRTHRES3(rev)                 (0x78 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_ERRTHRES3(rev)                 INVALID_ADDRESS
#define RFP3_20708_PLL_ERRTHRES3(rev)                 INVALID_ADDRESS
#define RFX_20708_PLL_ERRTHRES3(rev)                  INVALID_ADDRESS
#define RF_20708_PLL_ERRTHRES3_ErrorThres3_SHIFT(rev) 0
#define RF_20708_PLL_ERRTHRES3_ErrorThres3_MASK(rev)  0x3f

/* Register RF_20708_PLL_MUXSELECT_LINE */
#define RF0_20708_PLL_MUXSELECT_LINE(rev)               INVALID_ADDRESS
#define RF1_20708_PLL_MUXSELECT_LINE(rev)               INVALID_ADDRESS
#define RF2_20708_PLL_MUXSELECT_LINE(rev)               INVALID_ADDRESS
#define RF3_20708_PLL_MUXSELECT_LINE(rev)               INVALID_ADDRESS
#define RFP0_20708_PLL_MUXSELECT_LINE(rev)              (0x79 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_MUXSELECT_LINE(rev)              (0x79 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_MUXSELECT_LINE(rev)              INVALID_ADDRESS
#define RFP3_20708_PLL_MUXSELECT_LINE(rev)              INVALID_ADDRESS
#define RFX_20708_PLL_MUXSELECT_LINE(rev)               INVALID_ADDRESS
#define RF_20708_PLL_MUXSELECT_LINE_sel_band_SHIFT(rev) 0
#define RF_20708_PLL_MUXSELECT_LINE_sel_band_MASK(rev)  0x3

/* Register RF_20708_BG_REG9 */
#define RF0_20708_BG_REG9(rev)                             INVALID_ADDRESS
#define RF1_20708_BG_REG9(rev)                             INVALID_ADDRESS
#define RF2_20708_BG_REG9(rev)                             INVALID_ADDRESS
#define RF3_20708_BG_REG9(rev)                             INVALID_ADDRESS
#define RFP0_20708_BG_REG9(rev)                            (0x7a | JTAG_20708_PLL0)
#define RFP1_20708_BG_REG9(rev)                            INVALID_ADDRESS
#define RFP2_20708_BG_REG9(rev)                            INVALID_ADDRESS
#define RFP3_20708_BG_REG9(rev)                            INVALID_ADDRESS
#define RFX_20708_BG_REG9(rev)                             INVALID_ADDRESS
#define RF_20708_BG_REG9_bg_wlpmu_cal_seldiv_SHIFT(rev)    6
#define RF_20708_BG_REG9_bg_wlpmu_cal_seldiv_MASK(rev)     0x1c0
#define RF_20708_BG_REG9_bg_wlpmu_vrefadj_cbuck_SHIFT(rev) 9
#define RF_20708_BG_REG9_bg_wlpmu_vrefadj_cbuck_MASK(rev)  0x3e00
#define RF_20708_BG_REG9_bg_wlpmu_cal_mancodes_SHIFT(rev)  0
#define RF_20708_BG_REG9_bg_wlpmu_cal_mancodes_MASK(rev)   0x3f

/* Register RF_20708_BG_REG10 */
#define RF0_20708_BG_REG10(rev)                            INVALID_ADDRESS
#define RF1_20708_BG_REG10(rev)                            INVALID_ADDRESS
#define RF2_20708_BG_REG10(rev)                            INVALID_ADDRESS
#define RF3_20708_BG_REG10(rev)                            INVALID_ADDRESS
#define RFP0_20708_BG_REG10(rev)                           (0x7b | JTAG_20708_PLL0)
#define RFP1_20708_BG_REG10(rev)                           INVALID_ADDRESS
#define RFP2_20708_BG_REG10(rev)                           INVALID_ADDRESS
#define RFP3_20708_BG_REG10(rev)                           INVALID_ADDRESS
#define RFX_20708_BG_REG10(rev)                            INVALID_ADDRESS
#define RF_20708_BG_REG10_bg_wlpmu_pu_bg_ref_SHIFT(rev)    2
#define RF_20708_BG_REG10_bg_wlpmu_pu_bg_ref_MASK(rev)     0x4
#define RF_20708_BG_REG10_bg_wlpmu_en_i_SHIFT(rev)         5
#define RF_20708_BG_REG10_bg_wlpmu_en_i_MASK(rev)          0x20
#define RF_20708_BG_REG10_bg_wlpmu_bypcal_SHIFT(rev)       6
#define RF_20708_BG_REG10_bg_wlpmu_bypcal_MASK(rev)        0x40
#define RF_20708_BG_REG10_bg_wlpmu_pu_cbuck_ref_SHIFT(rev) 4
#define RF_20708_BG_REG10_bg_wlpmu_pu_cbuck_ref_MASK(rev)  0x10
#define RF_20708_BG_REG10_bg_wlpmu_startcal_SHIFT(rev)     0
#define RF_20708_BG_REG10_bg_wlpmu_startcal_MASK(rev)      0x1
#define RF_20708_BG_REG10_bg_wlpmu_clk10M_en_SHIFT(rev)    1
#define RF_20708_BG_REG10_bg_wlpmu_clk10M_en_MASK(rev)     0x2
#define RF_20708_BG_REG10_bg_wlpmu_vref_sel_SHIFT(rev)     3
#define RF_20708_BG_REG10_bg_wlpmu_vref_sel_MASK(rev)      0x8

/* Register RF_20708_RCAL_CFG_NORTH */
#define RF0_20708_RCAL_CFG_NORTH(rev)                 INVALID_ADDRESS
#define RF1_20708_RCAL_CFG_NORTH(rev)                 INVALID_ADDRESS
#define RF2_20708_RCAL_CFG_NORTH(rev)                 INVALID_ADDRESS
#define RF3_20708_RCAL_CFG_NORTH(rev)                 INVALID_ADDRESS
#define RFP0_20708_RCAL_CFG_NORTH(rev)                (0x7c | JTAG_20708_PLL0)
#define RFP1_20708_RCAL_CFG_NORTH(rev)                INVALID_ADDRESS
#define RFP2_20708_RCAL_CFG_NORTH(rev)                INVALID_ADDRESS
#define RFP3_20708_RCAL_CFG_NORTH(rev)                INVALID_ADDRESS
#define RFX_20708_RCAL_CFG_NORTH(rev)                 INVALID_ADDRESS
#define RF_20708_RCAL_CFG_NORTH_rcal_valid_SHIFT(rev) 1
#define RF_20708_RCAL_CFG_NORTH_rcal_valid_MASK(rev)  0x2
#define RF_20708_RCAL_CFG_NORTH_rcal_pu_SHIFT(rev)    0
#define RF_20708_RCAL_CFG_NORTH_rcal_pu_MASK(rev)     0x1
#define RF_20708_RCAL_CFG_NORTH_rcal_value_SHIFT(rev) 2
#define RF_20708_RCAL_CFG_NORTH_rcal_value_MASK(rev)  0xfc

/* Register RF_20708_RCAL_CFG_EAST */
#define RF0_20708_RCAL_CFG_EAST(rev)                     INVALID_ADDRESS
#define RF1_20708_RCAL_CFG_EAST(rev)                     INVALID_ADDRESS
#define RF2_20708_RCAL_CFG_EAST(rev)                     INVALID_ADDRESS
#define RF3_20708_RCAL_CFG_EAST(rev)                     INVALID_ADDRESS
#define RFP0_20708_RCAL_CFG_EAST(rev)                    (0x7d | JTAG_20708_PLL0)
#define RFP1_20708_RCAL_CFG_EAST(rev)                    INVALID_ADDRESS
#define RFP2_20708_RCAL_CFG_EAST(rev)                    INVALID_ADDRESS
#define RFP3_20708_RCAL_CFG_EAST(rev)                    INVALID_ADDRESS
#define RFX_20708_RCAL_CFG_EAST(rev)                     INVALID_ADDRESS
#define RF_20708_RCAL_CFG_EAST_rcal_div_cntrl_SHIFT(rev) 0
#define RF_20708_RCAL_CFG_EAST_rcal_div_cntrl_MASK(rev)  0x3

/* Register RF_20708_GPAIO_SEL4 */
#define RF0_20708_GPAIO_SEL4(rev)                      INVALID_ADDRESS
#define RF1_20708_GPAIO_SEL4(rev)                      INVALID_ADDRESS
#define RF2_20708_GPAIO_SEL4(rev)                      INVALID_ADDRESS
#define RF3_20708_GPAIO_SEL4(rev)                      INVALID_ADDRESS
#define RFP0_20708_GPAIO_SEL4(rev)                     (0x7e | JTAG_20708_PLL0)
#define RFP1_20708_GPAIO_SEL4(rev)                     INVALID_ADDRESS
#define RFP2_20708_GPAIO_SEL4(rev)                     INVALID_ADDRESS
#define RFP3_20708_GPAIO_SEL4(rev)                     INVALID_ADDRESS
#define RFX_20708_GPAIO_SEL4(rev)                      INVALID_ADDRESS
#define RF_20708_GPAIO_SEL4_gpaio_top_sel_1_SHIFT(rev) 0
#define RF_20708_GPAIO_SEL4_gpaio_top_sel_1_MASK(rev)  0xffff

/* Register RF_20708_GPAIO_SEL5 */
#define RF0_20708_GPAIO_SEL5(rev)                      INVALID_ADDRESS
#define RF1_20708_GPAIO_SEL5(rev)                      INVALID_ADDRESS
#define RF2_20708_GPAIO_SEL5(rev)                      INVALID_ADDRESS
#define RF3_20708_GPAIO_SEL5(rev)                      INVALID_ADDRESS
#define RFP0_20708_GPAIO_SEL5(rev)                     (0x7f | JTAG_20708_PLL0)
#define RFP1_20708_GPAIO_SEL5(rev)                     INVALID_ADDRESS
#define RFP2_20708_GPAIO_SEL5(rev)                     INVALID_ADDRESS
#define RFP3_20708_GPAIO_SEL5(rev)                     INVALID_ADDRESS
#define RFX_20708_GPAIO_SEL5(rev)                      INVALID_ADDRESS
#define RF_20708_GPAIO_SEL5_gpaio_top_sel_2_SHIFT(rev) 0
#define RF_20708_GPAIO_SEL5_gpaio_top_sel_2_MASK(rev)  0xffff

/* Register RF_20708_GPAIO_SEL7 */
#define RF0_20708_GPAIO_SEL7(rev)                      INVALID_ADDRESS
#define RF1_20708_GPAIO_SEL7(rev)                      INVALID_ADDRESS
#define RF2_20708_GPAIO_SEL7(rev)                      INVALID_ADDRESS
#define RF3_20708_GPAIO_SEL7(rev)                      INVALID_ADDRESS
#define RFP0_20708_GPAIO_SEL7(rev)                     (0x80 | JTAG_20708_PLL0)
#define RFP1_20708_GPAIO_SEL7(rev)                     INVALID_ADDRESS
#define RFP2_20708_GPAIO_SEL7(rev)                     INVALID_ADDRESS
#define RFP3_20708_GPAIO_SEL7(rev)                     INVALID_ADDRESS
#define RFX_20708_GPAIO_SEL7(rev)                      INVALID_ADDRESS
#define RF_20708_GPAIO_SEL7_gpaio_top_sel_3_SHIFT(rev) 0
#define RF_20708_GPAIO_SEL7_gpaio_top_sel_3_MASK(rev)  0xffff

/* Register RF_20708_GPAIO_SEL6 */
#define RF0_20708_GPAIO_SEL6(rev)                   INVALID_ADDRESS
#define RF1_20708_GPAIO_SEL6(rev)                   INVALID_ADDRESS
#define RF2_20708_GPAIO_SEL6(rev)                   INVALID_ADDRESS
#define RF3_20708_GPAIO_SEL6(rev)                   INVALID_ADDRESS
#define RFP0_20708_GPAIO_SEL6(rev)                  (0x81 | JTAG_20708_PLL0)
#define RFP1_20708_GPAIO_SEL6(rev)                  INVALID_ADDRESS
#define RFP2_20708_GPAIO_SEL6(rev)                  INVALID_ADDRESS
#define RFP3_20708_GPAIO_SEL6(rev)                  INVALID_ADDRESS
#define RFX_20708_GPAIO_SEL6(rev)                   INVALID_ADDRESS
#define RF_20708_GPAIO_SEL6_gpaio_top_pu_SHIFT(rev) 0
#define RF_20708_GPAIO_SEL6_gpaio_top_pu_MASK(rev)  0x1

/* Register RF_20708_BG_REG11 */
#define RF0_20708_BG_REG11(rev)                        INVALID_ADDRESS
#define RF1_20708_BG_REG11(rev)                        INVALID_ADDRESS
#define RF2_20708_BG_REG11(rev)                        INVALID_ADDRESS
#define RF3_20708_BG_REG11(rev)                        INVALID_ADDRESS
#define RFP0_20708_BG_REG11(rev)                       (0x82 | JTAG_20708_PLL0)
#define RFP1_20708_BG_REG11(rev)                       INVALID_ADDRESS
#define RFP2_20708_BG_REG11(rev)                       INVALID_ADDRESS
#define RFP3_20708_BG_REG11(rev)                       INVALID_ADDRESS
#define RFX_20708_BG_REG11(rev)                        INVALID_ADDRESS
#define RF_20708_BG_REG11_bg_wlpmu_cal_done_SHIFT(rev) 6
#define RF_20708_BG_REG11_bg_wlpmu_cal_done_MASK(rev)  0x40
#define RF_20708_BG_REG11_bg_wlpmu_calcode_SHIFT(rev)  0
#define RF_20708_BG_REG11_bg_wlpmu_calcode_MASK(rev)   0x3f

/* Register RF_20708_PLL_REFDOUBLER5 */
#define RF0_20708_PLL_REFDOUBLER5(rev)                          INVALID_ADDRESS
#define RF1_20708_PLL_REFDOUBLER5(rev)                          INVALID_ADDRESS
#define RF2_20708_PLL_REFDOUBLER5(rev)                          INVALID_ADDRESS
#define RF3_20708_PLL_REFDOUBLER5(rev)                          INVALID_ADDRESS
#define RFP0_20708_PLL_REFDOUBLER5(rev)                         (0x84 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_REFDOUBLER5(rev)                         INVALID_ADDRESS
#define RFP2_20708_PLL_REFDOUBLER5(rev)                         INVALID_ADDRESS
#define RFP3_20708_PLL_REFDOUBLER5(rev)                         INVALID_ADDRESS
#define RFX_20708_PLL_REFDOUBLER5(rev)                          INVALID_ADDRESS
#define RF_20708_PLL_REFDOUBLER5_RefDoubler_cal_init_SHIFT(rev) 0
#define RF_20708_PLL_REFDOUBLER5_RefDoubler_cal_init_MASK(rev)  0x1
#define RF_20708_PLL_REFDOUBLER5_RefDoubler_cal_mask_SHIFT(rev) 1
#define RF_20708_PLL_REFDOUBLER5_RefDoubler_cal_mask_MASK(rev)  0x2
#define RF_20708_PLL_REFDOUBLER5_RefDoubler_cal_pu_SHIFT(rev)   2
#define RF_20708_PLL_REFDOUBLER5_RefDoubler_cal_pu_MASK(rev)    0x4

/* Register RF_20708_PLL_REFDOUBLER6 */
#define RF0_20708_PLL_REFDOUBLER6(rev)                        INVALID_ADDRESS
#define RF1_20708_PLL_REFDOUBLER6(rev)                        INVALID_ADDRESS
#define RF2_20708_PLL_REFDOUBLER6(rev)                        INVALID_ADDRESS
#define RF3_20708_PLL_REFDOUBLER6(rev)                        INVALID_ADDRESS
#define RFP0_20708_PLL_REFDOUBLER6(rev)                       (0x85 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_REFDOUBLER6(rev)                       INVALID_ADDRESS
#define RFP2_20708_PLL_REFDOUBLER6(rev)                       INVALID_ADDRESS
#define RFP3_20708_PLL_REFDOUBLER6(rev)                       INVALID_ADDRESS
#define RFX_20708_PLL_REFDOUBLER6(rev)                        INVALID_ADDRESS
#define RF_20708_PLL_REFDOUBLER6_RefDoubler_clkdiv_SHIFT(rev) 0
#define RF_20708_PLL_REFDOUBLER6_RefDoubler_clkdiv_MASK(rev)  0x7f

/* Register RF_20708_PLL_REFDOUBLER_OUT1 */
#define RF0_20708_PLL_REFDOUBLER_OUT1(rev)                         INVALID_ADDRESS
#define RF1_20708_PLL_REFDOUBLER_OUT1(rev)                         INVALID_ADDRESS
#define RF2_20708_PLL_REFDOUBLER_OUT1(rev)                         INVALID_ADDRESS
#define RF3_20708_PLL_REFDOUBLER_OUT1(rev)                         INVALID_ADDRESS
#define RFP0_20708_PLL_REFDOUBLER_OUT1(rev)                        (0x86 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_REFDOUBLER_OUT1(rev)                        INVALID_ADDRESS
#define RFP2_20708_PLL_REFDOUBLER_OUT1(rev)                        INVALID_ADDRESS
#define RFP3_20708_PLL_REFDOUBLER_OUT1(rev)                        INVALID_ADDRESS
#define RFX_20708_PLL_REFDOUBLER_OUT1(rev)                         INVALID_ADDRESS
#define RF_20708_PLL_REFDOUBLER_OUT1_RefDoubler_cal_out_SHIFT(rev) 0
#define RF_20708_PLL_REFDOUBLER_OUT1_RefDoubler_cal_out_MASK(rev)  0xf

/* Register RF_20708_XTAL4 */
#define RF0_20708_XTAL4(rev)                              INVALID_ADDRESS
#define RF1_20708_XTAL4(rev)                              INVALID_ADDRESS
#define RF2_20708_XTAL4(rev)                              INVALID_ADDRESS
#define RF3_20708_XTAL4(rev)                              INVALID_ADDRESS
#define RFP0_20708_XTAL4(rev)                             (0x87 | JTAG_20708_PLL0)
#define RFP1_20708_XTAL4(rev)                             INVALID_ADDRESS
#define RFP2_20708_XTAL4(rev)                             INVALID_ADDRESS
#define RFP3_20708_XTAL4(rev)                             INVALID_ADDRESS
#define RFX_20708_XTAL4(rev)                              INVALID_ADDRESS
#define RF_20708_XTAL4_xtal_xcore_Rout_SHIFT(rev)         0
#define RF_20708_XTAL4_xtal_xcore_Rout_MASK(rev)          0x7
#define RF_20708_XTAL4_xtal_xcore_det_thresh_SHIFT(rev)   9
#define RF_20708_XTAL4_xtal_xcore_det_thresh_MASK(rev)    0x600
#define RF_20708_XTAL4_xtal_xcore_sync_ovr_SHIFT(rev)     11
#define RF_20708_XTAL4_xtal_xcore_sync_ovr_MASK(rev)      0x800
#define RF_20708_XTAL4_xtal_testmux_sel_SHIFT(rev)        15
#define RF_20708_XTAL4_xtal_testmux_sel_MASK(rev)         0x8000
#define RF_20708_XTAL4_xtal_xcore_det_hicurr_SHIFT(rev)   7
#define RF_20708_XTAL4_xtal_xcore_det_hicurr_MASK(rev)    0x80
#define RF_20708_XTAL4_xtal_ldo_bias_startup_SHIFT(rev)   13
#define RF_20708_XTAL4_xtal_ldo_bias_startup_MASK(rev)    0x6000
#define RF_20708_XTAL4_xtal_xcore_det_ibias_en_SHIFT(rev) 8
#define RF_20708_XTAL4_xtal_xcore_det_ibias_en_MASK(rev)  0x100
#define RF_20708_XTAL4_xtal_xcore_buf_SHIFT(rev)          3
#define RF_20708_XTAL4_xtal_xcore_buf_MASK(rev)           0x38
#define RF_20708_XTAL4_xtal_xcore_det_en_SHIFT(rev)       6
#define RF_20708_XTAL4_xtal_xcore_det_en_MASK(rev)        0x40
#define RF_20708_XTAL4_xtal_testmux_en_SHIFT(rev)         12
#define RF_20708_XTAL4_xtal_testmux_en_MASK(rev)          0x1000

/* Register RF_20708_XTAL5 */
#define RF0_20708_XTAL5(rev)                           INVALID_ADDRESS
#define RF1_20708_XTAL5(rev)                           INVALID_ADDRESS
#define RF2_20708_XTAL5(rev)                           INVALID_ADDRESS
#define RF3_20708_XTAL5(rev)                           INVALID_ADDRESS
#define RFP0_20708_XTAL5(rev)                          (0x88 | JTAG_20708_PLL0)
#define RFP1_20708_XTAL5(rev)                          INVALID_ADDRESS
#define RFP2_20708_XTAL5(rev)                          INVALID_ADDRESS
#define RFP3_20708_XTAL5(rev)                          INVALID_ADDRESS
#define RFX_20708_XTAL5(rev)                           INVALID_ADDRESS
#define RF_20708_XTAL5_xtal_xcore_pmos_SHIFT(rev)      6
#define RF_20708_XTAL5_xtal_xcore_pmos_MASK(rev)       0xfc0
#define RF_20708_XTAL5_xtal_xcore_nmos_SHIFT(rev)      0
#define RF_20708_XTAL5_xtal_xcore_nmos_MASK(rev)       0x3f
#define RF_20708_XTAL5_xtal_synth1buf_rstrg_SHIFT(rev) 12
#define RF_20708_XTAL5_xtal_synth1buf_rstrg_MASK(rev)  0xf000

/* Register RF_20708_LOGEN_CORE_REG6 */
#define RF0_20708_LOGEN_CORE_REG6(rev)                  INVALID_ADDRESS
#define RF1_20708_LOGEN_CORE_REG6(rev)                  INVALID_ADDRESS
#define RF2_20708_LOGEN_CORE_REG6(rev)                  INVALID_ADDRESS
#define RF3_20708_LOGEN_CORE_REG6(rev)                  INVALID_ADDRESS
#define RFP0_20708_LOGEN_CORE_REG6(rev)                 (0x8a | JTAG_20708_PLL0)
#define RFP1_20708_LOGEN_CORE_REG6(rev)                 (0x8a | JTAG_20708_PLL1)
#define RFP2_20708_LOGEN_CORE_REG6(rev)                 INVALID_ADDRESS
#define RFP3_20708_LOGEN_CORE_REG6(rev)                 INVALID_ADDRESS
#define RFX_20708_LOGEN_CORE_REG6(rev)                  INVALID_ADDRESS
#define RF_20708_LOGEN_CORE_REG6_logen_delay_SHIFT(rev) 3
#define RF_20708_LOGEN_CORE_REG6_logen_delay_MASK(rev)  0x38

/* Register RF_20708_XTAL6 */
#define RF0_20708_XTAL6(rev)                           INVALID_ADDRESS
#define RF1_20708_XTAL6(rev)                           INVALID_ADDRESS
#define RF2_20708_XTAL6(rev)                           INVALID_ADDRESS
#define RF3_20708_XTAL6(rev)                           INVALID_ADDRESS
#define RFP0_20708_XTAL6(rev)                          (0x8b | JTAG_20708_PLL0)
#define RFP1_20708_XTAL6(rev)                          INVALID_ADDRESS
#define RFP2_20708_XTAL6(rev)                          INVALID_ADDRESS
#define RFP3_20708_XTAL6(rev)                          INVALID_ADDRESS
#define RFX_20708_XTAL6(rev)                           INVALID_ADDRESS
#define RF_20708_XTAL6_xtal_synth1buf_pu_SHIFT(rev)    13
#define RF_20708_XTAL6_xtal_synth1buf_pu_MASK(rev)     0x2000
#define RF_20708_XTAL6_xtal_synth0buf_pu_SHIFT(rev)    12
#define RF_20708_XTAL6_xtal_synth0buf_pu_MASK(rev)     0x1000
#define RF_20708_XTAL6_xtal_synth0buf_fstrg_SHIFT(rev) 4
#define RF_20708_XTAL6_xtal_synth0buf_fstrg_MASK(rev)  0xf0
#define RF_20708_XTAL6_xtal_synth1buf_fstrg_SHIFT(rev) 0
#define RF_20708_XTAL6_xtal_synth1buf_fstrg_MASK(rev)  0xf
#define RF_20708_XTAL6_xtal_synth0buf_rstrg_SHIFT(rev) 8
#define RF_20708_XTAL6_xtal_synth0buf_rstrg_MASK(rev)  0xf00
#define RF_20708_XTAL6_xtal_ldo_reset_delay_SHIFT(rev) 14
#define RF_20708_XTAL6_xtal_ldo_reset_delay_MASK(rev)  0xc000

/* Register RF_20708_LOGEN_REG2 */
#define RF0_20708_LOGEN_REG2(rev)                          INVALID_ADDRESS
#define RF1_20708_LOGEN_REG2(rev)                          INVALID_ADDRESS
#define RF2_20708_LOGEN_REG2(rev)                          INVALID_ADDRESS
#define RF3_20708_LOGEN_REG2(rev)                          INVALID_ADDRESS
#define RFP0_20708_LOGEN_REG2(rev)                         (0x8c | JTAG_20708_PLL0)
#define RFP1_20708_LOGEN_REG2(rev)                         (0x8c | JTAG_20708_PLL1)
#define RFP2_20708_LOGEN_REG2(rev)                         INVALID_ADDRESS
#define RFP3_20708_LOGEN_REG2(rev)                         INVALID_ADDRESS
#define RFX_20708_LOGEN_REG2(rev)                          INVALID_ADDRESS
#define RF_20708_LOGEN_REG2_logen_loldo_pu_SHIFT(rev)      12
#define RF_20708_LOGEN_REG2_logen_loldo_pu_MASK(rev)       0x1000
#define RF_20708_LOGEN_REG2_logen_loldo_refok_SHIFT(rev)   13
#define RF_20708_LOGEN_REG2_logen_loldo_refok_MASK(rev)    0x2000
#define RF_20708_LOGEN_REG2_logen_ctune_SHIFT(rev)         2
#define RF_20708_LOGEN_REG2_logen_ctune_MASK(rev)          0x7c
#define RF_20708_LOGEN_REG2_logen_loldo_hpm_SHIFT(rev)     11
#define RF_20708_LOGEN_REG2_logen_loldo_hpm_MASK(rev)      0x800
#define RF_20708_LOGEN_REG2_logen_loldo_artload_SHIFT(rev) 0
#define RF_20708_LOGEN_REG2_logen_loldo_artload_MASK(rev)  0x3
#define RF_20708_LOGEN_REG2_logen_loldo_adj_SHIFT(rev)     7
#define RF_20708_LOGEN_REG2_logen_loldo_adj_MASK(rev)      0x380
#define RF_20708_LOGEN_REG2_logen_loldo_byp_SHIFT(rev)     10
#define RF_20708_LOGEN_REG2_logen_loldo_byp_MASK(rev)      0x400

/* Register RF_20708_XTAL7 */
#define RF0_20708_XTAL7(rev)                          INVALID_ADDRESS
#define RF1_20708_XTAL7(rev)                          INVALID_ADDRESS
#define RF2_20708_XTAL7(rev)                          INVALID_ADDRESS
#define RF3_20708_XTAL7(rev)                          INVALID_ADDRESS
#define RFP0_20708_XTAL7(rev)                         (0x8e | JTAG_20708_PLL0)
#define RFP1_20708_XTAL7(rev)                         INVALID_ADDRESS
#define RFP2_20708_XTAL7(rev)                         INVALID_ADDRESS
#define RFP3_20708_XTAL7(rev)                         INVALID_ADDRESS
#define RFX_20708_XTAL7(rev)                          INVALID_ADDRESS
#define RF_20708_XTAL7_xtal_ldo_bias_SHIFT(rev)       11
#define RF_20708_XTAL7_xtal_ldo_bias_MASK(rev)        0x7800
#define RF_20708_XTAL7_xtal_ldo_Vout_ctrl_SHIFT(rev)  7
#define RF_20708_XTAL7_xtal_ldo_Vout_ctrl_MASK(rev)   0x780
#define RF_20708_XTAL7_xtal_ldo_Vbuck_ctrl_SHIFT(rev) 0
#define RF_20708_XTAL7_xtal_ldo_Vbuck_ctrl_MASK(rev)  0xf
#define RF_20708_XTAL7_xtal_ldo_bg_ibias_SHIFT(rev)   4
#define RF_20708_XTAL7_xtal_ldo_bg_ibias_MASK(rev)    0x70

/* Register RF_20708_XTAL9 */
#define RF0_20708_XTAL9(rev)                          INVALID_ADDRESS
#define RF1_20708_XTAL9(rev)                          INVALID_ADDRESS
#define RF2_20708_XTAL9(rev)                          INVALID_ADDRESS
#define RF3_20708_XTAL9(rev)                          INVALID_ADDRESS
#define RFP0_20708_XTAL9(rev)                         (0x90 | JTAG_20708_PLL0)
#define RFP1_20708_XTAL9(rev)                         INVALID_ADDRESS
#define RFP2_20708_XTAL9(rev)                         INVALID_ADDRESS
#define RFP3_20708_XTAL9(rev)                         INVALID_ADDRESS
#define RFX_20708_XTAL9(rev)                          INVALID_ADDRESS
#define RF_20708_XTAL9_xtal_clkvcocal_pu_SHIFT(rev)   9
#define RF_20708_XTAL9_xtal_clkvcocal_pu_MASK(rev)    0x200
#define RF_20708_XTAL9_xtal_clkvcocal_strg_SHIFT(rev) 0
#define RF_20708_XTAL9_xtal_clkvcocal_strg_MASK(rev)  0xf
#define RF_20708_XTAL9_xtal_clkrcal_strg_SHIFT(rev)   4
#define RF_20708_XTAL9_xtal_clkrcal_strg_MASK(rev)    0xf0
#define RF_20708_XTAL9_xtal_clkrccal_pu_SHIFT(rev)    8
#define RF_20708_XTAL9_xtal_clkrccal_pu_MASK(rev)     0x100
#define RF_20708_XTAL9_xtal_osc_detected_SHIFT(rev)   10
#define RF_20708_XTAL9_xtal_osc_detected_MASK(rev)    0x400

/* Register RF_20708_PLL_VCOCAL28 */
#define RF0_20708_PLL_VCOCAL28(rev)                          INVALID_ADDRESS
#define RF1_20708_PLL_VCOCAL28(rev)                          INVALID_ADDRESS
#define RF2_20708_PLL_VCOCAL28(rev)                          INVALID_ADDRESS
#define RF3_20708_PLL_VCOCAL28(rev)                          INVALID_ADDRESS
#define RFP0_20708_PLL_VCOCAL28(rev)                         (0x91 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_VCOCAL28(rev)                         (0x91 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_VCOCAL28(rev)                         INVALID_ADDRESS
#define RFP3_20708_PLL_VCOCAL28(rev)                         INVALID_ADDRESS
#define RFX_20708_PLL_VCOCAL28(rev)                          INVALID_ADDRESS
#define RF_20708_PLL_VCOCAL28_rfpll_vcocal_MsbMax_SHIFT(rev) 9
#define RF_20708_PLL_VCOCAL28_rfpll_vcocal_MsbMax_MASK(rev)  0xfe00

/* Register RF_20708_PLL_LVLDO3 */
#define RF0_20708_PLL_LVLDO3(rev)                                   INVALID_ADDRESS
#define RF1_20708_PLL_LVLDO3(rev)                                   INVALID_ADDRESS
#define RF2_20708_PLL_LVLDO3(rev)                                   INVALID_ADDRESS
#define RF3_20708_PLL_LVLDO3(rev)                                   INVALID_ADDRESS
#define RFP0_20708_PLL_LVLDO3(rev)                                  (0x92 | JTAG_20708_PLL0)
#define RFP1_20708_PLL_LVLDO3(rev)                                  (0x92 | JTAG_20708_PLL1)
#define RFP2_20708_PLL_LVLDO3(rev)                                  INVALID_ADDRESS
#define RFP3_20708_PLL_LVLDO3(rev)                                  INVALID_ADDRESS
#define RFX_20708_PLL_LVLDO3(rev)                                   INVALID_ADDRESS
#define RF_20708_PLL_LVLDO3_rfpll_pfdmmd_ldo_bias_rst_pw_SHIFT(rev) 4
#define RF_20708_PLL_LVLDO3_rfpll_pfdmmd_ldo_bias_rst_pw_MASK(rev)  0x30
#define RF_20708_PLL_LVLDO3_rfpll_pfdmmd_ldo_vbuck_adj_SHIFT(rev)   0
#define RF_20708_PLL_LVLDO3_rfpll_pfdmmd_ldo_vbuck_adj_MASK(rev)    0xf

/* Register RF_20708_LOGEN_REG1 */
#define RF0_20708_LOGEN_REG1(rev)                            INVALID_ADDRESS
#define RF1_20708_LOGEN_REG1(rev)                            INVALID_ADDRESS
#define RF2_20708_LOGEN_REG1(rev)                            INVALID_ADDRESS
#define RF3_20708_LOGEN_REG1(rev)                            INVALID_ADDRESS
#define RFP0_20708_LOGEN_REG1(rev)                           (0x1f5 | JTAG_20708_PLL0)
#define RFP1_20708_LOGEN_REG1(rev)                           (0x1f5 | JTAG_20708_PLL1)
#define RFP2_20708_LOGEN_REG1(rev)                           INVALID_ADDRESS
#define RFP3_20708_LOGEN_REG1(rev)                           INVALID_ADDRESS
#define RFX_20708_LOGEN_REG1(rev)                            INVALID_ADDRESS
#define RF_20708_LOGEN_REG1_logen_biascon_ptat_SHIFT(rev)    7
#define RF_20708_LOGEN_REG1_logen_biascon_ptat_MASK(rev)     0x380
#define RF_20708_LOGEN_REG1_logen_bias_mix_qboost_SHIFT(rev) 4
#define RF_20708_LOGEN_REG1_logen_bias_mix_qboost_MASK(rev)  0x70
#define RF_20708_LOGEN_REG1_logen_lomux_pu_buf0_SHIFT(rev)   1
#define RF_20708_LOGEN_REG1_logen_lomux_pu_buf0_MASK(rev)    0x2
#define RF_20708_LOGEN_REG1_logen_lomux_pu_buf1_SHIFT(rev)   0
#define RF_20708_LOGEN_REG1_logen_lomux_pu_buf1_MASK(rev)    0x1
#define RF_20708_LOGEN_REG1_logen_bias_speedup_SHIFT(rev)    3
#define RF_20708_LOGEN_REG1_logen_bias_speedup_MASK(rev)     0x8
#define RF_20708_LOGEN_REG1_logen_bias_mix_SHIFT(rev)        13
#define RF_20708_LOGEN_REG1_logen_bias_mix_MASK(rev)         0xe000
#define RF_20708_LOGEN_REG1_logen_en_x2_SHIFT(rev)           2
#define RF_20708_LOGEN_REG1_logen_en_x2_MASK(rev)            0x4

/* Register RF_20708_LOGEN_REG0 */
#define RF0_20708_LOGEN_REG0(rev)                      INVALID_ADDRESS
#define RF1_20708_LOGEN_REG0(rev)                      INVALID_ADDRESS
#define RF2_20708_LOGEN_REG0(rev)                      INVALID_ADDRESS
#define RF3_20708_LOGEN_REG0(rev)                      INVALID_ADDRESS
#define RFP0_20708_LOGEN_REG0(rev)                     (0x1f6 | JTAG_20708_PLL0)
#define RFP1_20708_LOGEN_REG0(rev)                     (0x1f6 | JTAG_20708_PLL1)
#define RFP2_20708_LOGEN_REG0(rev)                     INVALID_ADDRESS
#define RFP3_20708_LOGEN_REG0(rev)                     INVALID_ADDRESS
#define RFX_20708_LOGEN_REG0(rev)                      INVALID_ADDRESS
#define RF_20708_LOGEN_REG0_logen_buff_pu_SHIFT(rev)   15
#define RF_20708_LOGEN_REG0_logen_buff_pu_MASK(rev)    0x8000
#define RF_20708_LOGEN_REG0_logen_pu_div5_SHIFT(rev)   3
#define RF_20708_LOGEN_REG0_logen_pu_div5_MASK(rev)    0x8
#define RF_20708_LOGEN_REG0_logen_en_div3_SHIFT(rev)   13
#define RF_20708_LOGEN_REG0_logen_en_div3_MASK(rev)    0x2000
#define RF_20708_LOGEN_REG0_logen_lomux_sel_SHIFT(rev) 6
#define RF_20708_LOGEN_REG0_logen_lomux_sel_MASK(rev)  0x40
#define RF_20708_LOGEN_REG0_logen_pu_div34_SHIFT(rev)  4
#define RF_20708_LOGEN_REG0_logen_pu_div34_MASK(rev)   0x10
#define RF_20708_LOGEN_REG0_logen_mixer_pu_SHIFT(rev)  5
#define RF_20708_LOGEN_REG0_logen_mixer_pu_MASK(rev)   0x20
#define RF_20708_LOGEN_REG0_logen_lomux_pu_SHIFT(rev)  7
#define RF_20708_LOGEN_REG0_logen_lomux_pu_MASK(rev)   0x80
#define RF_20708_LOGEN_REG0_logen_pu_mux_SHIFT(rev)    2
#define RF_20708_LOGEN_REG0_logen_pu_mux_MASK(rev)     0x4
#define RF_20708_LOGEN_REG0_logen_sel_mux_SHIFT(rev)   1
#define RF_20708_LOGEN_REG0_logen_sel_mux_MASK(rev)    0x2

/* Register RF_20708_PLL_REFDOUBLER1 */
#define RF0_20708_PLL_REFDOUBLER1(rev)                       INVALID_ADDRESS
#define RF1_20708_PLL_REFDOUBLER1(rev)                       INVALID_ADDRESS
#define RF2_20708_PLL_REFDOUBLER1(rev)                       INVALID_ADDRESS
#define RF3_20708_PLL_REFDOUBLER1(rev)                       INVALID_ADDRESS
#define RFP0_20708_PLL_REFDOUBLER1(rev)                      (0x1fa | JTAG_20708_PLL0)
#define RFP1_20708_PLL_REFDOUBLER1(rev)                      INVALID_ADDRESS
#define RFP2_20708_PLL_REFDOUBLER1(rev)                      INVALID_ADDRESS
#define RFP3_20708_PLL_REFDOUBLER1(rev)                      INVALID_ADDRESS
#define RFX_20708_PLL_REFDOUBLER1(rev)                       INVALID_ADDRESS
#define RF_20708_PLL_REFDOUBLER1_RefDoubler_pu_SHIFT(rev)    8
#define RF_20708_PLL_REFDOUBLER1_RefDoubler_pu_MASK(rev)     0x100
#define RF_20708_PLL_REFDOUBLER1_RefDoubler_delay_SHIFT(rev) 9
#define RF_20708_PLL_REFDOUBLER1_RefDoubler_delay_MASK(rev)  0x1e00

#endif /* WLC_RADIOREG_20708_H_ */
