Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 18 04:55:26 2018
| Host         : travis-job-7a025354-4fdc-4e2e-87a6-f2cb75db8795 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-csg325
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.144        0.000                      0                14553        0.078        0.000                      0                14551        0.264        0.000                       0                  4841  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk50                {0.000 10.000}       20.000          50.000          
  crg_pll_clk200     {0.000 2.500}        5.000           200.000         
  crg_pll_fb         {0.000 10.000}       20.000          50.000          
  crg_pll_sys        {0.000 5.000}        10.000          100.000         
  crg_pll_sys4x      {0.000 1.250}        2.500           400.000         
  crg_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50                                                                                                                                                                  7.000        0.000                       0                     1  
  crg_pll_clk200           3.164        0.000                      0                   13        0.206        0.000                      0                   13        0.264        0.000                       0                    10  
  crg_pll_fb                                                                                                                                                          18.751        0.000                       0                     2  
  crg_pll_sys              1.144        0.000                      0                14538        0.078        0.000                      0                14538        3.870        0.000                       0                  4695  
  crg_pll_sys4x                                                                                                                                                        0.908        0.000                       0                   127  
  crg_pll_sys4x_dqs                                                                                                                                                    0.908        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                crg_pll_clk200        3.673        0.000                      0                    1                                                                        
                crg_pll_sys           3.658        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_clk200
  To Clock:  crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.484ns (29.705%)  route 1.145ns (70.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.379     5.842 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.716     6.558    crg_reset_counter[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.105     6.663 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.429     7.092    crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.311    10.463    
                         clock uncertainty           -0.039    10.424    
    SLICE_X1Y76          FDSE (Setup_fdse_C_CE)      -0.168    10.256    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.484ns (29.705%)  route 1.145ns (70.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.379     5.842 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.716     6.558    crg_reset_counter[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.105     6.663 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.429     7.092    crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.311    10.463    
                         clock uncertainty           -0.039    10.424    
    SLICE_X1Y76          FDSE (Setup_fdse_C_CE)      -0.168    10.256    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.484ns (29.705%)  route 1.145ns (70.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.379     5.842 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.716     6.558    crg_reset_counter[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.105     6.663 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.429     7.092    crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.311    10.463    
                         clock uncertainty           -0.039    10.424    
    SLICE_X1Y76          FDSE (Setup_fdse_C_CE)      -0.168    10.256    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.484ns (29.705%)  route 1.145ns (70.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.379     5.842 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.716     6.558    crg_reset_counter[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.105     6.663 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.429     7.092    crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.311    10.463    
                         clock uncertainty           -0.039    10.424    
    SLICE_X1Y76          FDSE (Setup_fdse_C_CE)      -0.168    10.256    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.600ns (41.460%)  route 0.847ns (58.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.348     5.811 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.847     6.658    crg_reset_counter[1]
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.252     6.910 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.910    crg_reset_counter[1]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.311    10.463    
                         clock uncertainty           -0.039    10.424    
    SLICE_X1Y76          FDSE (Setup_fdse_C_D)        0.069    10.493    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.590ns (42.361%)  route 0.803ns (57.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.348     5.811 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.803     6.614    crg_reset_counter[1]
    SLICE_X1Y76          LUT3 (Prop_lut3_I0_O)        0.242     6.856 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.856    crg_reset_counter[2]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.311    10.463    
                         clock uncertainty           -0.039    10.424    
    SLICE_X1Y76          FDSE (Setup_fdse_C_D)        0.032    10.456    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.456    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.611ns (43.217%)  route 0.803ns (56.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.348     5.811 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.803     6.614    crg_reset_counter[1]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.263     6.877 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     6.877    crg_reset_counter[3]_i_2_n_0
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.311    10.463    
                         clock uncertainty           -0.039    10.424    
    SLICE_X1Y76          FDSE (Setup_fdse_C_D)        0.069    10.493    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.590ns (45.402%)  route 0.710ns (54.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.408     5.463    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.348     5.811 r  crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.710     6.520    crg_reset_counter[1]
    SLICE_X0Y76          LUT6 (Prop_lut6_I0_O)        0.242     6.762 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     6.762    crg_ic_reset_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X0Y76          FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism              0.287    10.439    
                         clock uncertainty           -0.039    10.400    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.030    10.430    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.348ns (56.204%)  route 0.271ns (43.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X1Y75          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.348     5.810 r  FDPE_3/Q
                         net (fo=5, routed)           0.271     6.081    clk200_rst
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.287    10.439    
                         clock uncertainty           -0.039    10.400    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.489     9.911    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_pll_clk200 rise@5.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.348ns (56.204%)  route 0.271ns (43.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X1Y75          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.348     5.810 r  FDPE_3/Q
                         net (fo=5, routed)           0.271     6.081    clk200_rst
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.287    10.439    
                         clock uncertainty           -0.039    10.400    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.489     9.911    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  3.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.074%)  route 0.124ns (39.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141     1.974 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.097    crg_reset_counter[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.045     2.142 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.142    crg_ic_reset_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X0Y76          FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism             -0.534     1.846    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.091     1.937    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.183ns (49.511%)  route 0.187ns (50.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141     1.974 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.187     2.160    crg_reset_counter[0]
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.042     2.202 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.202    crg_reset_counter[1]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.547     1.833    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.107     1.940    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.184ns (49.381%)  route 0.189ns (50.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141     1.974 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.189     2.162    crg_reset_counter[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.043     2.205 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.205    crg_reset_counter[3]_i_2_n_0
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.547     1.833    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.107     1.940    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.917%)  route 0.187ns (50.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141     1.974 f  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.187     2.160    crg_reset_counter[0]
    SLICE_X1Y76          LUT1 (Prop_lut1_I0_O)        0.045     2.205 r  crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.205    crg_reset_counter0[0]
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.833    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.091     1.924    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.651%)  route 0.189ns (50.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.141     1.974 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.189     2.162    crg_reset_counter[0]
    SLICE_X1Y76          LUT3 (Prop_lut3_I1_O)        0.045     2.207 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.207    crg_reset_counter[2]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.547     1.833    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.092     1.925    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X1Y75          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.084    clk200_rst
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.846    
    SLICE_X1Y76          FDSE (Hold_fdse_C_S)        -0.072     1.774    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X1Y75          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.084    clk200_rst
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.534     1.846    
    SLICE_X1Y76          FDSE (Hold_fdse_C_S)        -0.072     1.774    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X1Y75          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.084    clk200_rst
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.534     1.846    
    SLICE_X1Y76          FDSE (Hold_fdse_C_S)        -0.072     1.774    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.760%)  route 0.124ns (49.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X1Y75          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.124     2.084    clk200_rst
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.534     1.846    
    SLICE_X1Y76          FDSE (Hold_fdse_C_S)        -0.072     1.774    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_clk200 rise@0.000ns - crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.226ns (44.510%)  route 0.282ns (55.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.581     1.833    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.128     1.961 r  crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.110     2.070    crg_reset_counter[3]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.098     2.168 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.172     2.340    crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X1Y76          FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.833    
    SLICE_X1Y76          FDSE (Hold_fdse_C_CE)       -0.039     1.794    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    BUFG_2/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X1Y75      FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X1Y75      FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y76      crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y76      crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y76      crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y76      crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y76      crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y76      crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y76      crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y76      crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y76      crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      FDPE_3/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      crg_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y76      crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y76      crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y76      crg_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y76      crg_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      crg_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys
  To Clock:  crg_pll_sys

Setup :            0  Failing Endpoints,  Worst Slack        1.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain28_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 3.790ns (46.040%)  route 4.442ns (53.960%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=4694, routed)        1.399     5.454    sys_clk
    RAMB18_X1Y21         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     7.579 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           0.992     8.571    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.105     8.676 r  lm32_cpu/load_store_unit/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     8.676    lm32_cpu/load_store_unit/tag_mem_reg_i_40_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.133 r  lm32_cpu/load_store_unit/tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.133    lm32_cpu/load_store_unit/tag_mem_reg_i_33_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.231 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.231    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.447 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/CO[0]
                         net (fo=6, routed)           0.612    10.059    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X44Y54         LUT6 (Prop_lut6_I4_O)        0.309    10.368 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_16/O
                         net (fo=2, routed)           0.469    10.837    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_16_n_0
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.108    10.945 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.418    11.364    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.267    11.631 f  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10/O
                         net (fo=4, routed)           1.191    12.821    lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.105    12.926 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_9/O
                         net (fo=2, routed)           0.759    13.686    data_port_we[28]
    RAMB18_X0Y35         RAMB18E1                                     r  data_mem_grain28_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=4694, routed)        1.284    15.134    sys_clk
    RAMB18_X0Y35         RAMB18E1                                     r  data_mem_grain28_reg/CLKARDCLK
                         clock pessimism              0.211    15.345    
                         clock uncertainty           -0.039    15.306    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    14.830    data_mem_grain28_reg
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_43/RST
                            (rising edge-triggered cell OSERDESE2 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 0.398ns (4.994%)  route 7.572ns (95.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=4694, routed)        1.441     5.495    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     5.893 r  FDPE_1/Q
                         net (fo=2756, routed)        7.572    13.465    sys_rst
    OLOGIC_X0Y76         OSERDESE2                                    r  OSERDESE2_43/RST
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=4694, routed)        1.287    15.137    sys_clk
    OLOGIC_X0Y76         OSERDESE2                                    r  OSERDESE2_43/CLKDIV
                         clock pessimism              0.204    15.341    
                         clock uncertainty           -0.039    15.302    
    OLOGIC_X0Y76         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.643    14.659    OSERDESE2_43
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_38/RST
                            (rising edge-triggered cell OSERDESE2 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 0.398ns (4.993%)  route 7.573ns (95.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=4694, routed)        1.441     5.495    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     5.893 r  FDPE_1/Q
                         net (fo=2756, routed)        7.573    13.466    sys_rst
    OLOGIC_X0Y90         OSERDESE2                                    r  OSERDESE2_38/RST
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=4694, routed)        1.299    15.149    sys_clk
    OLOGIC_X0Y90         OSERDESE2                                    r  OSERDESE2_38/CLKDIV
                         clock pessimism              0.204    15.353    
                         clock uncertainty           -0.039    15.314    
    OLOGIC_X0Y90         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.643    14.671    OSERDESE2_38
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain8_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 3.790ns (46.417%)  route 4.375ns (53.583%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=4694, routed)        1.399     5.454    sys_clk
    RAMB18_X1Y21         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     7.579 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           0.992     8.571    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.105     8.676 r  lm32_cpu/load_store_unit/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     8.676    lm32_cpu/load_store_unit/tag_mem_reg_i_40_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.133 r  lm32_cpu/load_store_unit/tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.133    lm32_cpu/load_store_unit/tag_mem_reg_i_33_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.231 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.231    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.447 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/CO[0]
                         net (fo=6, routed)           0.612    10.059    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X44Y54         LUT6 (Prop_lut6_I4_O)        0.309    10.368 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_16/O
                         net (fo=2, routed)           0.469    10.837    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_16_n_0
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.108    10.945 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.293    11.239    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.267    11.506 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           1.170    12.676    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I1_O)        0.105    12.781 r  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_9/O
                         net (fo=2, routed)           0.838    13.619    data_port_we[8]
    RAMB18_X0Y32         RAMB18E1                                     r  data_mem_grain8_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=4694, routed)        1.281    15.131    sys_clk
    RAMB18_X0Y32         RAMB18E1                                     r  data_mem_grain8_reg/CLKARDCLK
                         clock pessimism              0.211    15.342    
                         clock uncertainty           -0.039    15.303    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    14.827    data_mem_grain8_reg
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -13.619    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_10/RST
                            (rising edge-triggered cell ISERDESE2 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 0.398ns (4.994%)  route 7.572ns (95.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 15.153 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=4694, routed)        1.441     5.495    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     5.893 r  FDPE_1/Q
                         net (fo=2756, routed)        7.572    13.465    sys_rst
    ILOGIC_X0Y76         ISERDESE2                                    r  ISERDESE2_10/RST
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=4694, routed)        1.303    15.153    sys_clk
    ILOGIC_X0Y76         ISERDESE2                                    r  ISERDESE2_10/CLKDIV
                         clock pessimism              0.204    15.358    
                         clock uncertainty           -0.039    15.318    
    ILOGIC_X0Y76         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.633    14.685    ISERDESE2_10
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_45/RST
                            (rising edge-triggered cell OSERDESE2 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 0.398ns (5.015%)  route 7.538ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=4694, routed)        1.441     5.495    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     5.893 r  FDPE_1/Q
                         net (fo=2756, routed)        7.538    13.432    sys_rst
    OLOGIC_X0Y77         OSERDESE2                                    r  OSERDESE2_45/RST
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=4694, routed)        1.289    15.139    sys_clk
    OLOGIC_X0Y77         OSERDESE2                                    r  OSERDESE2_45/CLKDIV
                         clock pessimism              0.204    15.343    
                         clock uncertainty           -0.039    15.304    
    OLOGIC_X0Y77         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.643    14.661    OSERDESE2_45
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_5/RST
                            (rising edge-triggered cell ISERDESE2 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 0.398ns (4.993%)  route 7.573ns (95.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=4694, routed)        1.441     5.495    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     5.893 r  FDPE_1/Q
                         net (fo=2756, routed)        7.573    13.466    sys_rst
    ILOGIC_X0Y90         ISERDESE2                                    r  ISERDESE2_5/RST
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=4694, routed)        1.316    15.166    sys_clk
    ILOGIC_X0Y90         ISERDESE2                                    r  ISERDESE2_5/CLKDIV
                         clock pessimism              0.204    15.371    
                         clock uncertainty           -0.039    15.331    
    ILOGIC_X0Y90         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.633    14.698    ISERDESE2_5
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ISERDESE2_12/RST
                            (rising edge-triggered cell ISERDESE2 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 0.398ns (5.015%)  route 7.538ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 15.155 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=4694, routed)        1.441     5.495    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.398     5.893 r  FDPE_1/Q
                         net (fo=2756, routed)        7.538    13.432    sys_rst
    ILOGIC_X0Y77         ISERDESE2                                    r  ISERDESE2_12/RST
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=4694, routed)        1.305    15.155    sys_clk
    ILOGIC_X0Y77         ISERDESE2                                    r  ISERDESE2_12/CLKDIV
                         clock pessimism              0.204    15.360    
                         clock uncertainty           -0.039    15.320    
    ILOGIC_X0Y77         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.633    14.687    ISERDESE2_12
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain24_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 3.790ns (46.808%)  route 4.307ns (53.192%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=4694, routed)        1.399     5.454    sys_clk
    RAMB18_X1Y21         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     7.579 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           0.992     8.571    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.105     8.676 r  lm32_cpu/load_store_unit/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     8.676    lm32_cpu/load_store_unit/tag_mem_reg_i_40_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.133 r  lm32_cpu/load_store_unit/tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.133    lm32_cpu/load_store_unit/tag_mem_reg_i_33_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.231 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.231    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.447 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/CO[0]
                         net (fo=6, routed)           0.612    10.059    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X44Y54         LUT6 (Prop_lut6_I4_O)        0.309    10.368 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_16/O
                         net (fo=2, routed)           0.469    10.837    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_16_n_0
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.108    10.945 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.297    11.243    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.267    11.510 f  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10/O
                         net (fo=4, routed)           0.960    12.469    lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10_n_0
    SLICE_X31Y80         LUT4 (Prop_lut4_I1_O)        0.105    12.574 r  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_9/O
                         net (fo=2, routed)           0.976    13.551    data_port_we[24]
    RAMB18_X0Y34         RAMB18E1                                     r  data_mem_grain24_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=4694, routed)        1.284    15.134    sys_clk
    RAMB18_X0Y34         RAMB18E1                                     r  data_mem_grain24_reg/CLKARDCLK
                         clock pessimism              0.211    15.345    
                         clock uncertainty           -0.039    15.306    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    14.830    data_mem_grain24_reg
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain28_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (crg_pll_sys rise@10.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 3.790ns (46.910%)  route 4.289ns (53.090%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.419     3.974    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG/O
                         net (fo=4694, routed)        1.399     5.454    sys_clk
    RAMB18_X1Y21         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     7.579 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           0.992     8.571    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.105     8.676 r  lm32_cpu/load_store_unit/tag_mem_reg_i_40/O
                         net (fo=1, routed)           0.000     8.676    lm32_cpu/load_store_unit/tag_mem_reg_i_40_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.133 r  lm32_cpu/load_store_unit/tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.133    lm32_cpu/load_store_unit/tag_mem_reg_i_33_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.231 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.231    lm32_cpu/load_store_unit/tag_mem_reg_i_31_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     9.447 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/CO[0]
                         net (fo=6, routed)           0.612    10.059    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X44Y54         LUT6 (Prop_lut6_I4_O)        0.309    10.368 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_16/O
                         net (fo=2, routed)           0.469    10.837    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_16_n_0
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.108    10.945 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.418    11.364    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.267    11.631 f  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10/O
                         net (fo=4, routed)           1.191    12.821    lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.105    12.926 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_9/O
                         net (fo=2, routed)           0.607    13.533    data_port_we[28]
    RAMB18_X0Y35         RAMB18E1                                     r  data_mem_grain28_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk50 (IN)
                         net (fo=0)                   0.000    10.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.424 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.349    13.773    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.850 r  BUFG/O
                         net (fo=4694, routed)        1.284    15.134    sys_clk
    RAMB18_X0Y35         RAMB18E1                                     r  data_mem_grain28_reg/CLKARDCLK
                         clock pessimism              0.211    15.345    
                         clock uncertainty           -0.039    15.306    
    RAMB18_X0Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    14.830    data_mem_grain28_reg
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                  1.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/store_data_m_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_dat_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.362%)  route 0.210ns (58.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=4694, routed)        0.551     1.803    lm32_cpu/load_store_unit/out
    SLICE_X38Y71         FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.148     1.951 r  lm32_cpu/load_store_unit/store_data_m_reg[7]/Q
                         net (fo=2, routed)           0.210     2.160    lm32_cpu/load_store_unit/store_data_m[7]
    SLICE_X35Y71         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=4694, routed)        0.817     2.348    lm32_cpu/load_store_unit/out
    SLICE_X35Y71         FDRE                                         r  lm32_cpu/load_store_unit/d_dat_o_reg[7]/C
                         clock pessimism             -0.284     2.063    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.019     2.082    lm32_cpu/load_store_unit/d_dat_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=4694, routed)        0.555     1.807    sys_clk
    SLICE_X15Y79         FDRE                                         r  uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.128     1.935 r  uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.154    storage_1_reg_0_15_6_9/ADDRD1
    SLICE_X14Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=4694, routed)        0.822     2.354    storage_1_reg_0_15_6_9/WCLK
    SLICE_X14Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.534     1.820    
    SLICE_X14Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.075    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=4694, routed)        0.555     1.807    sys_clk
    SLICE_X15Y79         FDRE                                         r  uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.128     1.935 r  uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.154    storage_1_reg_0_15_6_9/ADDRD1
    SLICE_X14Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=4694, routed)        0.822     2.354    storage_1_reg_0_15_6_9/WCLK
    SLICE_X14Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.534     1.820    
    SLICE_X14Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.075    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=4694, routed)        0.555     1.807    sys_clk
    SLICE_X15Y79         FDRE                                         r  uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.128     1.935 r  uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.154    storage_1_reg_0_15_6_9/ADDRD1
    SLICE_X14Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=4694, routed)        0.822     2.354    storage_1_reg_0_15_6_9/WCLK
    SLICE_X14Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.534     1.820    
    SLICE_X14Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.075    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=4694, routed)        0.555     1.807    sys_clk
    SLICE_X15Y79         FDRE                                         r  uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.128     1.935 r  uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.154    storage_1_reg_0_15_6_9/ADDRD1
    SLICE_X14Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=4694, routed)        0.822     2.354    storage_1_reg_0_15_6_9/WCLK
    SLICE_X14Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.534     1.820    
    SLICE_X14Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.075    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=4694, routed)        0.555     1.807    sys_clk
    SLICE_X15Y79         FDRE                                         r  uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.128     1.935 r  uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.154    storage_1_reg_0_15_6_9/ADDRD1
    SLICE_X14Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=4694, routed)        0.822     2.354    storage_1_reg_0_15_6_9/WCLK
    SLICE_X14Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.534     1.820    
    SLICE_X14Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.075    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=4694, routed)        0.555     1.807    sys_clk
    SLICE_X15Y79         FDRE                                         r  uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.128     1.935 r  uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.154    storage_1_reg_0_15_6_9/ADDRD1
    SLICE_X14Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=4694, routed)        0.822     2.354    storage_1_reg_0_15_6_9/WCLK
    SLICE_X14Y79         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.534     1.820    
    SLICE_X14Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.075    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=4694, routed)        0.555     1.807    sys_clk
    SLICE_X15Y79         FDRE                                         r  uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.128     1.935 r  uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.154    storage_1_reg_0_15_6_9/ADDRD1
    SLICE_X14Y79         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=4694, routed)        0.822     2.354    storage_1_reg_0_15_6_9/WCLK
    SLICE_X14Y79         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.534     1.820    
    SLICE_X14Y79         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.075    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.882%)  route 0.219ns (63.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=4694, routed)        0.555     1.807    sys_clk
    SLICE_X15Y79         FDRE                                         r  uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.128     1.935 r  uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.219     2.154    storage_1_reg_0_15_6_9/ADDRD1
    SLICE_X14Y79         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=4694, routed)        0.822     2.354    storage_1_reg_0_15_6_9/WCLK
    SLICE_X14Y79         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.534     1.820    
    SLICE_X14Y79         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.075    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_pll_sys rise@0.000ns - crg_pll_sys rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.199%)  route 0.158ns (52.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     1.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG/O
                         net (fo=4694, routed)        0.552     1.804    lm32_cpu/out
    SLICE_X39Y79         FDRE                                         r  lm32_cpu/write_idx_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.945 r  lm32_cpu/write_idx_w_reg[4]/Q
                         net (fo=98, routed)          0.158     2.102    lm32_cpu/registers_reg_r1_0_31_24_29/ADDRD4
    SLICE_X38Y77         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock crg_pll_sys rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.546     1.502    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG/O
                         net (fo=4694, routed)        0.816     2.348    lm32_cpu/registers_reg_r1_0_31_24_29/WCLK
    SLICE_X38Y77         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.532     1.816    
    SLICE_X38Y77         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.016    lm32_cpu/registers_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK        n/a            3.272         10.000      6.728      DSP48_X1Y29     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.272         10.000      6.728      DSP48_X1Y30     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y88    IDELAYE2/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y91    IDELAYE2_1/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y76    IDELAYE2_10/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y86    IDELAYE2_11/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y77    IDELAYE2_12/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y85    IDELAYE2_13/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X0Y78    IDELAYE2_14/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y73    lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y73    lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y73    lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y73    lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y73    lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y73    lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y73    lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y73    lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y76    lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y76    lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y79    lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y79    lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y79    lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y79    lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y79    lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y79    lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y79    lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y79    lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y42     storage_3_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y42     storage_3_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys4x
  To Clock:  crg_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y1   BUFG_3/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y77    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys4x_dqs
  To Clock:  crg_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y3   BUFG_4/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y94    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y82    OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y58    OSERDESE2_30/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y70    OSERDESE2_32/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.673ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.059ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.065     0.065    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X1Y75          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     2.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.226    crg_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     3.832    clk200_clk
    SLICE_X1Y75          FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.832    
                         clock uncertainty           -0.088     3.743    
    SLICE_X1Y75          FDPE (Setup_fdpe_C_D)       -0.005     3.738    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.738    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  3.673    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  crg_pll_sys

Setup :            0  Failing Endpoints,  Worst Slack        3.658ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by crg_pll_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             crg_pll_sys
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.059ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.065     0.065    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y48         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     2.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.725 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.501     3.226    crg_pll_sys
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.252 r  BUFG/O
                         net (fo=4694, routed)        0.596     3.848    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     3.848    
                         clock uncertainty           -0.089     3.758    
    SLICE_X64Y48         FDPE (Setup_fdpe_C_D)       -0.035     3.723    FDPE_1
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  3.658    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal      |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock         |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------+
clk50     | serial_rx    | FDRE           | -        |     0.379 (r) | FAST    |     1.781 (r) | SLOW    | crg_pll_sys   |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -1.088 (r) | FAST    |     4.200 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -1.016 (f) | FAST    |     4.200 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -1.079 (r) | FAST    |     4.193 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -1.007 (f) | FAST    |     4.193 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -1.052 (r) | FAST    |     4.166 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.980 (f) | FAST    |     4.166 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -1.076 (r) | FAST    |     4.190 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -1.004 (f) | FAST    |     4.190 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -1.063 (r) | FAST    |     4.178 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.991 (f) | FAST    |     4.178 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -1.090 (r) | FAST    |     4.204 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -1.018 (f) | FAST    |     4.204 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -1.063 (r) | FAST    |     4.179 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.991 (f) | FAST    |     4.179 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -1.086 (r) | FAST    |     4.200 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -1.014 (f) | FAST    |     4.200 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -1.080 (r) | FAST    |     4.188 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -1.008 (f) | FAST    |     4.188 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -1.062 (r) | FAST    |     4.173 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.990 (f) | FAST    |     4.173 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -1.083 (r) | FAST    |     4.190 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -1.011 (f) | FAST    |     4.190 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -1.068 (r) | FAST    |     4.179 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.996 (f) | FAST    |     4.179 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -1.064 (r) | FAST    |     4.173 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.992 (f) | FAST    |     4.173 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -1.065 (r) | FAST    |     4.176 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.993 (f) | FAST    |     4.176 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -1.069 (r) | FAST    |     4.178 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.997 (f) | FAST    |     4.178 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -1.066 (r) | FAST    |     4.178 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.994 (f) | FAST    |     4.178 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -1.120 (r) | FAST    |     4.235 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -1.048 (f) | FAST    |     4.235 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -1.118 (r) | FAST    |     4.230 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -1.046 (f) | FAST    |     4.230 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -1.120 (r) | FAST    |     4.234 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -1.048 (f) | FAST    |     4.234 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -1.103 (r) | FAST    |     4.217 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -1.031 (f) | FAST    |     4.217 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -1.130 (r) | FAST    |     4.243 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -1.058 (f) | FAST    |     4.243 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -1.099 (r) | FAST    |     4.214 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -1.027 (f) | FAST    |     4.214 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -1.121 (r) | FAST    |     4.235 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -1.049 (f) | FAST    |     4.235 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.241 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.241 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -1.087 (r) | FAST    |     4.198 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -1.015 (f) | FAST    |     4.198 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -1.094 (r) | FAST    |     4.202 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -1.022 (f) | FAST    |     4.202 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -1.086 (r) | FAST    |     4.196 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -1.014 (f) | FAST    |     4.196 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -1.086 (r) | FAST    |     4.194 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -1.014 (f) | FAST    |     4.194 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -1.086 (r) | FAST    |     4.195 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -1.014 (f) | FAST    |     4.195 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -1.107 (r) | FAST    |     4.218 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -1.035 (f) | FAST    |     4.218 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -1.093 (r) | FAST    |     4.200 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -1.021 (f) | FAST    |     4.200 (f) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -1.116 (r) | FAST    |     4.227 (r) | SLOW    | crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -1.044 (f) | FAST    |     4.227 (f) | SLOW    | crg_pll_sys4x |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk50     | ddram_dq[0]    | FDRE           | -     |     11.620 (r) | SLOW    |      3.918 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[1]    | FDRE           | -     |     11.976 (r) | SLOW    |      4.115 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[2]    | FDRE           | -     |     12.486 (r) | SLOW    |      4.411 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[3]    | FDRE           | -     |     12.006 (r) | SLOW    |      4.142 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[4]    | FDRE           | -     |     12.288 (r) | SLOW    |      4.293 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[5]    | FDRE           | -     |     11.866 (r) | SLOW    |      4.050 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[6]    | FDRE           | -     |     12.255 (r) | SLOW    |      4.286 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[7]    | FDRE           | -     |     11.739 (r) | SLOW    |      3.982 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[8]    | FDRE           | -     |     11.288 (r) | SLOW    |      3.742 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[9]    | FDRE           | -     |     11.342 (r) | SLOW    |      3.793 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[10]   | FDRE           | -     |     11.040 (r) | SLOW    |      3.606 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[11]   | FDRE           | -     |     11.490 (r) | SLOW    |      3.868 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[12]   | FDRE           | -     |     11.168 (r) | SLOW    |      3.698 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[13]   | FDRE           | -     |     11.490 (r) | SLOW    |      3.854 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[14]   | FDRE           | -     |     11.295 (r) | SLOW    |      3.741 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[15]   | FDRE           | -     |     11.361 (r) | SLOW    |      3.802 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[16]   | FDRE           | -     |      9.859 (r) | SLOW    |      2.934 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[17]   | FDRE           | -     |      9.868 (r) | SLOW    |      2.940 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[18]   | FDRE           | -     |      9.620 (r) | SLOW    |      2.808 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[19]   | FDRE           | -     |     10.097 (r) | SLOW    |      3.072 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[20]   | FDRE           | -     |      9.614 (r) | SLOW    |      2.795 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[21]   | FDRE           | -     |      9.987 (r) | SLOW    |      3.022 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[22]   | FDRE           | -     |      9.739 (r) | SLOW    |      2.870 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[23]   | FDRE           | -     |      9.840 (r) | SLOW    |      2.913 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[24]   | FDRE           | -     |      9.997 (r) | SLOW    |      3.037 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[25]   | FDRE           | -     |     10.630 (r) | SLOW    |      3.367 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[26]   | FDRE           | -     |     10.354 (r) | SLOW    |      3.225 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[27]   | FDRE           | -     |     10.632 (r) | SLOW    |      3.370 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[28]   | FDRE           | -     |     10.373 (r) | SLOW    |      3.239 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[29]   | FDRE           | -     |     10.244 (r) | SLOW    |      3.151 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[30]   | FDRE           | -     |     10.760 (r) | SLOW    |      3.435 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dq[31]   | FDRE           | -     |     10.116 (r) | SLOW    |      3.071 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[0] | FDRE           | -     |     12.135 (r) | SLOW    |      4.165 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[1] | FDRE           | -     |     11.477 (r) | SLOW    |      3.787 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[2] | FDRE           | -     |      9.490 (r) | SLOW    |      2.695 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_n[3] | FDRE           | -     |     10.511 (r) | SLOW    |      3.282 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[0] | FDRE           | -     |     12.136 (r) | SLOW    |      4.169 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[1] | FDRE           | -     |     11.478 (r) | SLOW    |      3.783 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[2] | FDRE           | -     |      9.491 (r) | SLOW    |      2.701 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_dqs_p[3] | FDRE           | -     |     10.512 (r) | SLOW    |      3.283 (r) | FAST    | crg_pll_sys       |
clk50     | serial_tx      | FDSE           | -     |     12.714 (r) | SLOW    |      4.592 (r) | FAST    | crg_pll_sys       |
clk50     | user_led0      | FDRE           | -     |     10.627 (r) | SLOW    |      3.455 (r) | FAST    | crg_pll_sys       |
clk50     | ddram_a[0]     | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.481 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[1]     | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.482 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[2]     | OSERDESE2 (IO) | -     |      7.261 (r) | SLOW    |      2.473 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[3]     | OSERDESE2 (IO) | -     |      7.269 (r) | SLOW    |      2.478 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[4]     | OSERDESE2 (IO) | -     |      7.264 (r) | SLOW    |      2.477 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[5]     | OSERDESE2 (IO) | -     |      7.274 (r) | SLOW    |      2.486 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[6]     | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.474 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[7]     | OSERDESE2 (IO) | -     |      7.266 (r) | SLOW    |      2.478 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[8]     | OSERDESE2 (IO) | -     |      7.263 (r) | SLOW    |      2.474 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[9]     | OSERDESE2 (IO) | -     |      7.255 (r) | SLOW    |      2.466 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[10]    | OSERDESE2 (IO) | -     |      7.259 (r) | SLOW    |      2.471 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[11]    | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.473 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[12]    | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.484 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_a[13]    | OSERDESE2 (IO) | -     |      7.252 (r) | SLOW    |      2.464 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ba[0]    | OSERDESE2 (IO) | -     |      7.247 (r) | SLOW    |      2.461 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ba[1]    | OSERDESE2 (IO) | -     |      7.267 (r) | SLOW    |      2.477 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ba[2]    | OSERDESE2 (IO) | -     |      7.244 (r) | SLOW    |      2.457 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_cas_n    | OSERDESE2 (IO) | -     |      7.295 (r) | SLOW    |      2.501 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_cke      | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.482 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_clk_n    | OSERDESE2 (IO) | -     |      7.378 (r) | SLOW    |      2.436 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_clk_p    | OSERDESE2 (IO) | -     |      7.373 (r) | SLOW    |      2.432 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_cs_n     | OSERDESE2 (IO) | -     |      7.277 (r) | SLOW    |      2.483 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[0]    | OSERDESE2 (IO) | -     |      7.351 (r) | SLOW    |      2.567 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[1]    | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.522 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[2]    | OSERDESE2 (IO) | -     |      7.280 (r) | SLOW    |      2.497 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dm[3]    | OSERDESE2 (IO) | -     |      7.306 (r) | SLOW    |      2.527 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[0]    | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.224 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[1]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.233 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[2]    | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.264 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[3]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.236 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[4]    | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.253 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[5]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.222 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[6]    | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.251 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[7]    | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.226 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[8]    | OSERDESE2 (IO) | -     |      8.241 (r) | SLOW    |      2.222 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[9]    | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.246 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[10]   | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.215 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[11]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.240 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[12]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.235 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[13]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.243 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[14]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.231 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[15]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.242 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[16]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.194 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[17]   | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.194 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[18]   | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.192 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[19]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.213 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[20]   | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.183 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[21]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.217 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[22]   | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.191 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[23]   | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.188 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[24]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.221 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[25]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.206 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[26]   | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[27]   | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.214 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[28]   | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[29]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.201 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[30]   | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.205 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dq[31]   | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.192 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_odt      | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.505 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_ras_n    | OSERDESE2 (IO) | -     |      7.291 (r) | SLOW    |      2.497 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_reset_n  | OSERDESE2 (IO) | -     |      7.559 (r) | SLOW    |      2.620 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_we_n     | OSERDESE2 (IO) | -     |      7.251 (r) | SLOW    |      2.463 (r) | FAST    | crg_pll_sys4x     |
clk50     | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.816 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |      8.868 (r) | SLOW    |      2.807 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_n[2] | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.782 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_n[3] | OSERDESE2 (IO) | -     |      8.865 (r) | SLOW    |      2.810 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.821 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |      8.869 (r) | SLOW    |      2.802 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[2] | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.787 (r) | FAST    | crg_pll_sys4x_dqs |
clk50     | ddram_dqs_p[3] | OSERDESE2 (IO) | -     |      8.866 (r) | SLOW    |      2.810 (r) | FAST    | crg_pll_sys4x_dqs |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk50  | clk50       |         8.856 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk50
Worst Case Data Window: 3.264 ns
Ideal Clock Offset to Actual Clock: 2.612 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.088 (r) | FAST    |   4.200 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.016 (f) | FAST    |   4.200 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.079 (r) | FAST    |   4.193 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.007 (f) | FAST    |   4.193 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.052 (r) | FAST    |   4.166 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -0.980 (f) | FAST    |   4.166 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.076 (r) | FAST    |   4.190 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.004 (f) | FAST    |   4.190 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.063 (r) | FAST    |   4.178 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -0.991 (f) | FAST    |   4.178 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.090 (r) | FAST    |   4.204 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.018 (f) | FAST    |   4.204 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.063 (r) | FAST    |   4.179 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -0.991 (f) | FAST    |   4.179 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.086 (r) | FAST    |   4.200 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.014 (f) | FAST    |   4.200 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.080 (r) | FAST    |   4.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.008 (f) | FAST    |   4.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.062 (r) | FAST    |   4.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -0.990 (f) | FAST    |   4.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.083 (r) | FAST    |   4.190 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.011 (f) | FAST    |   4.190 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.068 (r) | FAST    |   4.179 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -0.996 (f) | FAST    |   4.179 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.064 (r) | FAST    |   4.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -0.992 (f) | FAST    |   4.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.065 (r) | FAST    |   4.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -0.993 (f) | FAST    |   4.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.069 (r) | FAST    |   4.178 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -0.997 (f) | FAST    |   4.178 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.066 (r) | FAST    |   4.178 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -0.994 (f) | FAST    |   4.178 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -1.120 (r) | FAST    |   4.235 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -1.048 (f) | FAST    |   4.235 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -1.118 (r) | FAST    |   4.230 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -1.046 (f) | FAST    |   4.230 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -1.120 (r) | FAST    |   4.234 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -1.048 (f) | FAST    |   4.234 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -1.103 (r) | FAST    |   4.217 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -1.031 (f) | FAST    |   4.217 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -1.130 (r) | FAST    |   4.243 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -1.058 (f) | FAST    |   4.243 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -1.099 (r) | FAST    |   4.214 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -1.027 (f) | FAST    |   4.214 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -1.121 (r) | FAST    |   4.235 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -1.049 (f) | FAST    |   4.235 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -1.126 (r) | FAST    |   4.241 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -1.054 (f) | FAST    |   4.241 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -1.087 (r) | FAST    |   4.198 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -1.015 (f) | FAST    |   4.198 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -1.094 (r) | FAST    |   4.202 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -1.022 (f) | FAST    |   4.202 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -1.086 (r) | FAST    |   4.196 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -1.014 (f) | FAST    |   4.196 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -1.086 (r) | FAST    |   4.194 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -1.014 (f) | FAST    |   4.194 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -1.086 (r) | FAST    |   4.195 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -1.014 (f) | FAST    |   4.195 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -1.107 (r) | FAST    |   4.218 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -1.035 (f) | FAST    |   4.218 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -1.093 (r) | FAST    |   4.200 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -1.021 (f) | FAST    |   4.200 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -1.116 (r) | FAST    |   4.227 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -1.044 (f) | FAST    |   4.227 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -0.980 (f) | FAST    |   4.243 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   7.272 (r) | SLOW    |   2.481 (r) | FAST    |    0.020 |
ddram_a[1]         |   7.272 (r) | SLOW    |   2.482 (r) | FAST    |    0.021 |
ddram_a[2]         |   7.261 (r) | SLOW    |   2.473 (r) | FAST    |    0.009 |
ddram_a[3]         |   7.269 (r) | SLOW    |   2.478 (r) | FAST    |    0.017 |
ddram_a[4]         |   7.264 (r) | SLOW    |   2.477 (r) | FAST    |    0.013 |
ddram_a[5]         |   7.274 (r) | SLOW    |   2.486 (r) | FAST    |    0.022 |
ddram_a[6]         |   7.262 (r) | SLOW    |   2.474 (r) | FAST    |    0.010 |
ddram_a[7]         |   7.266 (r) | SLOW    |   2.478 (r) | FAST    |    0.014 |
ddram_a[8]         |   7.263 (r) | SLOW    |   2.474 (r) | FAST    |    0.011 |
ddram_a[9]         |   7.255 (r) | SLOW    |   2.466 (r) | FAST    |    0.003 |
ddram_a[10]        |   7.259 (r) | SLOW    |   2.471 (r) | FAST    |    0.007 |
ddram_a[11]        |   7.262 (r) | SLOW    |   2.473 (r) | FAST    |    0.010 |
ddram_a[12]        |   7.275 (r) | SLOW    |   2.484 (r) | FAST    |    0.023 |
ddram_a[13]        |   7.252 (r) | SLOW    |   2.464 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.275 (r) | SLOW    |   2.464 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   7.247 (r) | SLOW    |   2.461 (r) | FAST    |    0.004 |
ddram_ba[1]        |   7.267 (r) | SLOW    |   2.477 (r) | FAST    |    0.023 |
ddram_ba[2]        |   7.244 (r) | SLOW    |   2.457 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.267 (r) | SLOW    |   2.457 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   7.351 (r) | SLOW    |   2.567 (r) | FAST    |    0.071 |
ddram_dm[1]        |   7.298 (r) | SLOW    |   2.522 (r) | FAST    |    0.024 |
ddram_dm[2]        |   7.280 (r) | SLOW    |   2.497 (r) | FAST    |    0.000 |
ddram_dm[3]        |   7.306 (r) | SLOW    |   2.527 (r) | FAST    |    0.030 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.351 (r) | SLOW    |   2.497 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 2.872 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   11.620 (r) | SLOW    |   2.224 (r) | FAST    |    2.006 |
ddram_dq[1]        |   11.976 (r) | SLOW    |   2.233 (r) | FAST    |    2.362 |
ddram_dq[2]        |   12.486 (r) | SLOW    |   2.264 (r) | FAST    |    2.872 |
ddram_dq[3]        |   12.006 (r) | SLOW    |   2.236 (r) | FAST    |    2.392 |
ddram_dq[4]        |   12.288 (r) | SLOW    |   2.253 (r) | FAST    |    2.674 |
ddram_dq[5]        |   11.866 (r) | SLOW    |   2.222 (r) | FAST    |    2.252 |
ddram_dq[6]        |   12.255 (r) | SLOW    |   2.251 (r) | FAST    |    2.640 |
ddram_dq[7]        |   11.739 (r) | SLOW    |   2.226 (r) | FAST    |    2.124 |
ddram_dq[8]        |   11.288 (r) | SLOW    |   2.222 (r) | FAST    |    1.674 |
ddram_dq[9]        |   11.342 (r) | SLOW    |   2.246 (r) | FAST    |    1.728 |
ddram_dq[10]       |   11.040 (r) | SLOW    |   2.215 (r) | FAST    |    1.426 |
ddram_dq[11]       |   11.490 (r) | SLOW    |   2.240 (r) | FAST    |    1.876 |
ddram_dq[12]       |   11.168 (r) | SLOW    |   2.235 (r) | FAST    |    1.554 |
ddram_dq[13]       |   11.490 (r) | SLOW    |   2.243 (r) | FAST    |    1.876 |
ddram_dq[14]       |   11.295 (r) | SLOW    |   2.231 (r) | FAST    |    1.681 |
ddram_dq[15]       |   11.361 (r) | SLOW    |   2.242 (r) | FAST    |    1.747 |
ddram_dq[16]       |    9.859 (r) | SLOW    |   2.194 (r) | FAST    |    0.245 |
ddram_dq[17]       |    9.868 (r) | SLOW    |   2.194 (r) | FAST    |    0.254 |
ddram_dq[18]       |    9.620 (r) | SLOW    |   2.192 (r) | FAST    |    0.009 |
ddram_dq[19]       |   10.097 (r) | SLOW    |   2.213 (r) | FAST    |    0.482 |
ddram_dq[20]       |    9.614 (r) | SLOW    |   2.183 (r) | FAST    |    0.000 |
ddram_dq[21]       |    9.987 (r) | SLOW    |   2.217 (r) | FAST    |    0.372 |
ddram_dq[22]       |    9.739 (r) | SLOW    |   2.191 (r) | FAST    |    0.124 |
ddram_dq[23]       |    9.840 (r) | SLOW    |   2.188 (r) | FAST    |    0.226 |
ddram_dq[24]       |    9.997 (r) | SLOW    |   2.221 (r) | FAST    |    0.383 |
ddram_dq[25]       |   10.630 (r) | SLOW    |   2.206 (r) | FAST    |    1.016 |
ddram_dq[26]       |   10.354 (r) | SLOW    |   2.220 (r) | FAST    |    0.740 |
ddram_dq[27]       |   10.632 (r) | SLOW    |   2.214 (r) | FAST    |    1.018 |
ddram_dq[28]       |   10.373 (r) | SLOW    |   2.220 (r) | FAST    |    0.759 |
ddram_dq[29]       |   10.244 (r) | SLOW    |   2.201 (r) | FAST    |    0.630 |
ddram_dq[30]       |   10.760 (r) | SLOW    |   2.205 (r) | FAST    |    1.146 |
ddram_dq[31]       |   10.116 (r) | SLOW    |   2.192 (r) | FAST    |    0.502 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.486 (r) | SLOW    |   2.183 (r) | FAST    |    2.872 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 2.646 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   12.135 (r) | SLOW    |   2.816 (r) | FAST    |    2.645 |
ddram_dqs_n[1]     |   11.477 (r) | SLOW    |   2.807 (r) | FAST    |    1.987 |
ddram_dqs_n[2]     |    9.490 (r) | SLOW    |   2.695 (r) | FAST    |    0.000 |
ddram_dqs_n[3]     |   10.511 (r) | SLOW    |   2.810 (r) | FAST    |    1.021 |
ddram_dqs_p[0]     |   12.136 (r) | SLOW    |   2.821 (r) | FAST    |    2.646 |
ddram_dqs_p[1]     |   11.478 (r) | SLOW    |   2.802 (r) | FAST    |    1.988 |
ddram_dqs_p[2]     |    9.491 (r) | SLOW    |   2.701 (r) | FAST    |    0.005 |
ddram_dqs_p[3]     |   10.512 (r) | SLOW    |   2.810 (r) | FAST    |    1.022 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.136 (r) | SLOW    |   2.695 (r) | FAST    |    2.646 |
-------------------+--------------+---------+-------------+---------+----------+




