digraph "CFG for 'main' function" {
	label="CFG for 'main' function";

	Node0x5568580bbfc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{entry:\l  %m = alloca i32, align 4\l  %call = call nonnull align 8 dereferenceable(16)\l... %\"class.std::basic_istream\"* @_ZNSirsERi(%\"class.std::basic_istream\"* nonnull\l... align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4\l... dereferenceable(4) %m)\l  %i = load i32, i32* %m, align 4\l  switch i32 %i, label %sw.default [\l    i32 2, label %sw.bb\l    i32 4, label %sw.bb1\l    i32 6, label %sw.bb4\l  ]\l|{<s0>def|<s1>2|<s2>4|<s3>6}}"];
	Node0x5568580bbfc0:s0 -> Node0x5568580bc400;
	Node0x5568580bbfc0:s1 -> Node0x5568580bc510;
	Node0x5568580bbfc0:s2 -> Node0x5568580bc610;
	Node0x5568580bbfc0:s3 -> Node0x5568580bc710;
	Node0x5568580bc510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cc403a70",label="{sw.bb:                                            \l  br label %sw.epilog\l}"];
	Node0x5568580bc510 -> Node0x5568580bc830;
	Node0x5568580bc610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cc403a70",label="{sw.bb1:                                           \l  br label %sw.epilog\l}"];
	Node0x5568580bc610 -> Node0x5568580bc830;
	Node0x5568580bc710 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cc403a70",label="{sw.bb4:                                           \l  br label %sw.epilog\l}"];
	Node0x5568580bc710 -> Node0x5568580bc830;
	Node0x5568580bc400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cc403a70",label="{sw.default:                                       \l  br label %sw.epilog\l}"];
	Node0x5568580bc400 -> Node0x5568580bc830;
	Node0x5568580bc830 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{sw.epilog:                                        \l  %x.0 = phi i32 [ 2, %sw.default ], [ 3, %sw.bb4 ], [ 7, %sw.bb1 ], [ 7,\l... %sw.bb ]\l  %mul7 = mul nsw i32 2, %x.0\l  %add8 = add nsw i32 %mul7, 10\l  %add9 = add nsw i32 9, %x.0\l  %cmp = icmp sle i32 %add8, %add9\l  br i1 %cmp, label %if.end, label %if.else\l|{<s0>T|<s1>F}}"];
	Node0x5568580bc830:s0 -> Node0x5568580bd0b0;
	Node0x5568580bc830:s1 -> Node0x5568580bd120;
	Node0x5568580bd120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c32e3170",label="{if.else:                                          \l  %mul10 = mul nsw i32 3, %x.0\l  %add11 = add nsw i32 %add8, %mul10\l  switch i32 %add11, label %if.end [\l    i32 200, label %sw.bb13\l    i32 300, label %sw.bb15\l  ]\l|{<s0>def|<s1>200|<s2>300}}"];
	Node0x5568580bd120:s0 -> Node0x5568580bd0b0;
	Node0x5568580bd120:s1 -> Node0x5568580bd3d0;
	Node0x5568580bd120:s2 -> Node0x5568580bd470;
	Node0x5568580bd3d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cc403a70",label="{sw.bb13:                                          \l  br label %end\l}"];
	Node0x5568580bd3d0 -> Node0x5568580bd600;
	Node0x5568580bd470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#5572df70",label="{sw.bb15:                                          \l  unreachable\l}"];
	Node0x5568580bd0b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{if.end:                                           \l  %add17 = add nsw i32 %add8, %x.0\l  store i32 %add17, i32* %m, align 4\l  br label %end\l}"];
	Node0x5568580bd0b0 -> Node0x5568580bd600;
	Node0x5568580bd600 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{end:                                              \l  %add18 = add nsw i32 1, %x.0\l  ret i32 0\l}"];
}
