|MIPS_Processor
iCLK => mem:IMem.clk
iCLK => mem:DMem.clk
iCLK => register_IFID:generic_IFID.clock
iCLK => Register_File:reg.i_CLK
iCLK => barrel_shifter:generic_barrel_shifter.i_clk
iCLK => barrel_shifter:generic_branch_barrel_shifter.i_clk
iCLK => barrel_shifter:generic_barrel_shifter_32bit.i_clk
iCLK => register_IDEX:generic_register_IDEX.clock
iCLK => barrel_shifter:generic_ALU.i_clk
iCLK => barrel_shifter:generic_immediate_barrel_shift.i_clk
iCLK => register_EXMEM:generic_register_EXMEM.clock
iCLK => register_MEMWB:generic_register_MEMWB.clock
iRST => s_reset_IFID.OUTPUTSELECT
iRST => s_reset_IDEX.OUTPUTSELECT
iRST => Register_File:reg.i_RST
iRST => register_EXMEM:generic_register_EXMEM.i_rst
iRST => register_MEMWB:generic_register_MEMWB.i_rst
iInstLd => mem:IMem.we
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstAddr[0] => ~NO_FANOUT~
iInstAddr[1] => ~NO_FANOUT~
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[12] => ~NO_FANOUT~
iInstAddr[13] => ~NO_FANOUT~
iInstAddr[14] => ~NO_FANOUT~
iInstAddr[15] => ~NO_FANOUT~
iInstAddr[16] => ~NO_FANOUT~
iInstAddr[17] => ~NO_FANOUT~
iInstAddr[18] => ~NO_FANOUT~
iInstAddr[19] => ~NO_FANOUT~
iInstAddr[20] => ~NO_FANOUT~
iInstAddr[21] => ~NO_FANOUT~
iInstAddr[22] => ~NO_FANOUT~
iInstAddr[23] => ~NO_FANOUT~
iInstAddr[24] => ~NO_FANOUT~
iInstAddr[25] => ~NO_FANOUT~
iInstAddr[26] => ~NO_FANOUT~
iInstAddr[27] => ~NO_FANOUT~
iInstAddr[28] => ~NO_FANOUT~
iInstAddr[29] => ~NO_FANOUT~
iInstAddr[30] => ~NO_FANOUT~
iInstAddr[31] => ~NO_FANOUT~
iInstExt[0] => mem:IMem.data[0]
iInstExt[1] => mem:IMem.data[1]
iInstExt[2] => mem:IMem.data[2]
iInstExt[3] => mem:IMem.data[3]
iInstExt[4] => mem:IMem.data[4]
iInstExt[5] => mem:IMem.data[5]
iInstExt[6] => mem:IMem.data[6]
iInstExt[7] => mem:IMem.data[7]
iInstExt[8] => mem:IMem.data[8]
iInstExt[9] => mem:IMem.data[9]
iInstExt[10] => mem:IMem.data[10]
iInstExt[11] => mem:IMem.data[11]
iInstExt[12] => mem:IMem.data[12]
iInstExt[13] => mem:IMem.data[13]
iInstExt[14] => mem:IMem.data[14]
iInstExt[15] => mem:IMem.data[15]
iInstExt[16] => mem:IMem.data[16]
iInstExt[17] => mem:IMem.data[17]
iInstExt[18] => mem:IMem.data[18]
iInstExt[19] => mem:IMem.data[19]
iInstExt[20] => mem:IMem.data[20]
iInstExt[21] => mem:IMem.data[21]
iInstExt[22] => mem:IMem.data[22]
iInstExt[23] => mem:IMem.data[23]
iInstExt[24] => mem:IMem.data[24]
iInstExt[25] => mem:IMem.data[25]
iInstExt[26] => mem:IMem.data[26]
iInstExt[27] => mem:IMem.data[27]
iInstExt[28] => mem:IMem.data[28]
iInstExt[29] => mem:IMem.data[29]
iInstExt[30] => mem:IMem.data[30]
iInstExt[31] => mem:IMem.data[31]
oALUOut[0] <= barrel_shifter:generic_ALU.o_O[0]
oALUOut[1] <= barrel_shifter:generic_ALU.o_O[1]
oALUOut[2] <= barrel_shifter:generic_ALU.o_O[2]
oALUOut[3] <= barrel_shifter:generic_ALU.o_O[3]
oALUOut[4] <= barrel_shifter:generic_ALU.o_O[4]
oALUOut[5] <= barrel_shifter:generic_ALU.o_O[5]
oALUOut[6] <= barrel_shifter:generic_ALU.o_O[6]
oALUOut[7] <= barrel_shifter:generic_ALU.o_O[7]
oALUOut[8] <= barrel_shifter:generic_ALU.o_O[8]
oALUOut[9] <= barrel_shifter:generic_ALU.o_O[9]
oALUOut[10] <= barrel_shifter:generic_ALU.o_O[10]
oALUOut[11] <= barrel_shifter:generic_ALU.o_O[11]
oALUOut[12] <= barrel_shifter:generic_ALU.o_O[12]
oALUOut[13] <= barrel_shifter:generic_ALU.o_O[13]
oALUOut[14] <= barrel_shifter:generic_ALU.o_O[14]
oALUOut[15] <= barrel_shifter:generic_ALU.o_O[15]
oALUOut[16] <= barrel_shifter:generic_ALU.o_O[16]
oALUOut[17] <= barrel_shifter:generic_ALU.o_O[17]
oALUOut[18] <= barrel_shifter:generic_ALU.o_O[18]
oALUOut[19] <= barrel_shifter:generic_ALU.o_O[19]
oALUOut[20] <= barrel_shifter:generic_ALU.o_O[20]
oALUOut[21] <= barrel_shifter:generic_ALU.o_O[21]
oALUOut[22] <= barrel_shifter:generic_ALU.o_O[22]
oALUOut[23] <= barrel_shifter:generic_ALU.o_O[23]
oALUOut[24] <= barrel_shifter:generic_ALU.o_O[24]
oALUOut[25] <= barrel_shifter:generic_ALU.o_O[25]
oALUOut[26] <= barrel_shifter:generic_ALU.o_O[26]
oALUOut[27] <= barrel_shifter:generic_ALU.o_O[27]
oALUOut[28] <= barrel_shifter:generic_ALU.o_O[28]
oALUOut[29] <= barrel_shifter:generic_ALU.o_O[29]
oALUOut[30] <= barrel_shifter:generic_ALU.o_O[30]
oALUOut[31] <= barrel_shifter:generic_ALU.o_O[31]


|MIPS_Processor|mem:IMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|Fulladder_N:PC_increment
i_fA[0] => Fulladder:ADDER0.i_fA
i_fA[1] => Fulladder:G_NBit_ADDER:1:ADDERI.i_fA
i_fA[2] => Fulladder:G_NBit_ADDER:2:ADDERI.i_fA
i_fA[3] => Fulladder:G_NBit_ADDER:3:ADDERI.i_fA
i_fA[4] => Fulladder:G_NBit_ADDER:4:ADDERI.i_fA
i_fA[5] => Fulladder:G_NBit_ADDER:5:ADDERI.i_fA
i_fA[6] => Fulladder:G_NBit_ADDER:6:ADDERI.i_fA
i_fA[7] => Fulladder:G_NBit_ADDER:7:ADDERI.i_fA
i_fA[8] => Fulladder:G_NBit_ADDER:8:ADDERI.i_fA
i_fA[9] => Fulladder:G_NBit_ADDER:9:ADDERI.i_fA
i_fA[10] => Fulladder:G_NBit_ADDER:10:ADDERI.i_fA
i_fA[11] => Fulladder:G_NBit_ADDER:11:ADDERI.i_fA
i_fA[12] => Fulladder:G_NBit_ADDER:12:ADDERI.i_fA
i_fA[13] => Fulladder:G_NBit_ADDER:13:ADDERI.i_fA
i_fA[14] => Fulladder:G_NBit_ADDER:14:ADDERI.i_fA
i_fA[15] => Fulladder:G_NBit_ADDER:15:ADDERI.i_fA
i_fA[16] => Fulladder:G_NBit_ADDER:16:ADDERI.i_fA
i_fA[17] => Fulladder:G_NBit_ADDER:17:ADDERI.i_fA
i_fA[18] => Fulladder:G_NBit_ADDER:18:ADDERI.i_fA
i_fA[19] => Fulladder:G_NBit_ADDER:19:ADDERI.i_fA
i_fA[20] => Fulladder:G_NBit_ADDER:20:ADDERI.i_fA
i_fA[21] => Fulladder:G_NBit_ADDER:21:ADDERI.i_fA
i_fA[22] => Fulladder:G_NBit_ADDER:22:ADDERI.i_fA
i_fA[23] => Fulladder:G_NBit_ADDER:23:ADDERI.i_fA
i_fA[24] => Fulladder:G_NBit_ADDER:24:ADDERI.i_fA
i_fA[25] => Fulladder:G_NBit_ADDER:25:ADDERI.i_fA
i_fA[26] => Fulladder:G_NBit_ADDER:26:ADDERI.i_fA
i_fA[27] => Fulladder:G_NBit_ADDER:27:ADDERI.i_fA
i_fA[28] => Fulladder:G_NBit_ADDER:28:ADDERI.i_fA
i_fA[29] => Fulladder:G_NBit_ADDER:29:ADDERI.i_fA
i_fA[30] => Fulladder:G_NBit_ADDER:30:ADDERI.i_fA
i_fA[31] => Fulladder:G_NBit_ADDER:31:ADDERI.i_fA
i_fB[0] => Fulladder:ADDER0.i_fB
i_fB[1] => Fulladder:G_NBit_ADDER:1:ADDERI.i_fB
i_fB[2] => Fulladder:G_NBit_ADDER:2:ADDERI.i_fB
i_fB[3] => Fulladder:G_NBit_ADDER:3:ADDERI.i_fB
i_fB[4] => Fulladder:G_NBit_ADDER:4:ADDERI.i_fB
i_fB[5] => Fulladder:G_NBit_ADDER:5:ADDERI.i_fB
i_fB[6] => Fulladder:G_NBit_ADDER:6:ADDERI.i_fB
i_fB[7] => Fulladder:G_NBit_ADDER:7:ADDERI.i_fB
i_fB[8] => Fulladder:G_NBit_ADDER:8:ADDERI.i_fB
i_fB[9] => Fulladder:G_NBit_ADDER:9:ADDERI.i_fB
i_fB[10] => Fulladder:G_NBit_ADDER:10:ADDERI.i_fB
i_fB[11] => Fulladder:G_NBit_ADDER:11:ADDERI.i_fB
i_fB[12] => Fulladder:G_NBit_ADDER:12:ADDERI.i_fB
i_fB[13] => Fulladder:G_NBit_ADDER:13:ADDERI.i_fB
i_fB[14] => Fulladder:G_NBit_ADDER:14:ADDERI.i_fB
i_fB[15] => Fulladder:G_NBit_ADDER:15:ADDERI.i_fB
i_fB[16] => Fulladder:G_NBit_ADDER:16:ADDERI.i_fB
i_fB[17] => Fulladder:G_NBit_ADDER:17:ADDERI.i_fB
i_fB[18] => Fulladder:G_NBit_ADDER:18:ADDERI.i_fB
i_fB[19] => Fulladder:G_NBit_ADDER:19:ADDERI.i_fB
i_fB[20] => Fulladder:G_NBit_ADDER:20:ADDERI.i_fB
i_fB[21] => Fulladder:G_NBit_ADDER:21:ADDERI.i_fB
i_fB[22] => Fulladder:G_NBit_ADDER:22:ADDERI.i_fB
i_fB[23] => Fulladder:G_NBit_ADDER:23:ADDERI.i_fB
i_fB[24] => Fulladder:G_NBit_ADDER:24:ADDERI.i_fB
i_fB[25] => Fulladder:G_NBit_ADDER:25:ADDERI.i_fB
i_fB[26] => Fulladder:G_NBit_ADDER:26:ADDERI.i_fB
i_fB[27] => Fulladder:G_NBit_ADDER:27:ADDERI.i_fB
i_fB[28] => Fulladder:G_NBit_ADDER:28:ADDERI.i_fB
i_fB[29] => Fulladder:G_NBit_ADDER:29:ADDERI.i_fB
i_fB[30] => Fulladder:G_NBit_ADDER:30:ADDERI.i_fB
i_fB[31] => Fulladder:G_NBit_ADDER:31:ADDERI.i_fB
i_fC => Fulladder:ADDER0.i_fC
o_Cry <= Fulladder:G_NBit_ADDER:31:ADDERI.o_Cry
o_Sum[0] <= Fulladder:ADDER0.o_Sum
o_Sum[1] <= Fulladder:G_NBit_ADDER:1:ADDERI.o_Sum
o_Sum[2] <= Fulladder:G_NBit_ADDER:2:ADDERI.o_Sum
o_Sum[3] <= Fulladder:G_NBit_ADDER:3:ADDERI.o_Sum
o_Sum[4] <= Fulladder:G_NBit_ADDER:4:ADDERI.o_Sum
o_Sum[5] <= Fulladder:G_NBit_ADDER:5:ADDERI.o_Sum
o_Sum[6] <= Fulladder:G_NBit_ADDER:6:ADDERI.o_Sum
o_Sum[7] <= Fulladder:G_NBit_ADDER:7:ADDERI.o_Sum
o_Sum[8] <= Fulladder:G_NBit_ADDER:8:ADDERI.o_Sum
o_Sum[9] <= Fulladder:G_NBit_ADDER:9:ADDERI.o_Sum
o_Sum[10] <= Fulladder:G_NBit_ADDER:10:ADDERI.o_Sum
o_Sum[11] <= Fulladder:G_NBit_ADDER:11:ADDERI.o_Sum
o_Sum[12] <= Fulladder:G_NBit_ADDER:12:ADDERI.o_Sum
o_Sum[13] <= Fulladder:G_NBit_ADDER:13:ADDERI.o_Sum
o_Sum[14] <= Fulladder:G_NBit_ADDER:14:ADDERI.o_Sum
o_Sum[15] <= Fulladder:G_NBit_ADDER:15:ADDERI.o_Sum
o_Sum[16] <= Fulladder:G_NBit_ADDER:16:ADDERI.o_Sum
o_Sum[17] <= Fulladder:G_NBit_ADDER:17:ADDERI.o_Sum
o_Sum[18] <= Fulladder:G_NBit_ADDER:18:ADDERI.o_Sum
o_Sum[19] <= Fulladder:G_NBit_ADDER:19:ADDERI.o_Sum
o_Sum[20] <= Fulladder:G_NBit_ADDER:20:ADDERI.o_Sum
o_Sum[21] <= Fulladder:G_NBit_ADDER:21:ADDERI.o_Sum
o_Sum[22] <= Fulladder:G_NBit_ADDER:22:ADDERI.o_Sum
o_Sum[23] <= Fulladder:G_NBit_ADDER:23:ADDERI.o_Sum
o_Sum[24] <= Fulladder:G_NBit_ADDER:24:ADDERI.o_Sum
o_Sum[25] <= Fulladder:G_NBit_ADDER:25:ADDERI.o_Sum
o_Sum[26] <= Fulladder:G_NBit_ADDER:26:ADDERI.o_Sum
o_Sum[27] <= Fulladder:G_NBit_ADDER:27:ADDERI.o_Sum
o_Sum[28] <= Fulladder:G_NBit_ADDER:28:ADDERI.o_Sum
o_Sum[29] <= Fulladder:G_NBit_ADDER:29:ADDERI.o_Sum
o_Sum[30] <= Fulladder:G_NBit_ADDER:30:ADDERI.o_Sum
o_Sum[31] <= Fulladder:G_NBit_ADDER:31:ADDERI.o_Sum


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:ADDER0
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:ADDER0|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:ADDER0|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:ADDER0|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:ADDER0|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:ADDER0|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:1:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:1:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:1:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:1:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:1:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:1:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:2:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:2:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:2:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:2:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:2:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:2:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:3:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:3:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:3:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:3:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:3:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:3:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:4:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:4:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:4:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:4:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:4:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:4:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:5:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:5:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:5:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:5:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:5:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:5:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:6:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:6:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:6:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:6:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:6:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:6:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:7:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:7:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:7:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:7:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:7:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:7:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:8:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:8:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:8:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:8:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:8:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:8:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:9:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:9:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:9:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:9:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:9:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:9:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:10:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:10:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:10:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:10:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:10:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:10:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:11:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:11:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:11:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:11:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:11:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:11:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:12:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:12:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:12:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:12:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:12:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:12:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:13:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:13:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:13:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:13:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:13:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:13:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:14:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:14:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:14:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:14:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:14:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:14:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:15:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:15:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:15:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:15:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:15:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:15:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:16:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:16:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:16:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:16:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:16:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:16:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:17:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:17:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:17:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:17:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:17:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:17:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:18:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:18:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:18:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:18:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:18:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:18:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:19:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:19:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:19:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:19:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:19:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:19:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:20:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:20:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:20:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:20:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:20:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:20:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:21:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:21:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:21:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:21:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:21:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:21:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:22:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:22:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:22:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:22:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:22:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:22:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:23:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:23:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:23:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:23:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:23:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:23:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:24:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:24:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:24:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:24:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:24:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:24:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:25:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:25:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:25:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:25:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:25:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:25:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:26:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:26:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:26:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:26:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:26:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:26:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:27:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:27:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:27:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:27:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:27:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:27:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:28:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:28:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:28:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:28:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:28:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:28:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:29:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:29:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:29:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:29:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:29:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:29:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:30:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:30:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:30:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:30:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:30:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:30:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:31:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:31:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:31:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:31:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:31:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:PC_increment|Fulladder:\G_NBit_ADDER:31:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux_32bit_dataflow:PC_mux
i_D0[0] => s_D0[0].IN0
i_D0[1] => s_D0[1].IN0
i_D0[2] => s_D0[2].IN0
i_D0[3] => s_D0[3].IN0
i_D0[4] => s_D0[4].IN0
i_D0[5] => s_D0[5].IN0
i_D0[6] => s_D0[6].IN0
i_D0[7] => s_D0[7].IN0
i_D0[8] => s_D0[8].IN0
i_D0[9] => s_D0[9].IN0
i_D0[10] => s_D0[10].IN0
i_D0[11] => s_D0[11].IN0
i_D0[12] => s_D0[12].IN0
i_D0[13] => s_D0[13].IN0
i_D0[14] => s_D0[14].IN0
i_D0[15] => s_D0[15].IN0
i_D0[16] => s_D0[16].IN0
i_D0[17] => s_D0[17].IN0
i_D0[18] => s_D0[18].IN0
i_D0[19] => s_D0[19].IN0
i_D0[20] => s_D0[20].IN0
i_D0[21] => s_D0[21].IN0
i_D0[22] => s_D0[22].IN0
i_D0[23] => s_D0[23].IN0
i_D0[24] => s_D0[24].IN0
i_D0[25] => s_D0[25].IN0
i_D0[26] => s_D0[26].IN0
i_D0[27] => s_D0[27].IN0
i_D0[28] => s_D0[28].IN0
i_D0[29] => s_D0[29].IN0
i_D0[30] => s_D0[30].IN0
i_D0[31] => s_D0[31].IN0
i_D1[0] => s_D1[0].IN0
i_D1[1] => s_D1[1].IN0
i_D1[2] => s_D1[2].IN0
i_D1[3] => s_D1[3].IN0
i_D1[4] => s_D1[4].IN0
i_D1[5] => s_D1[5].IN0
i_D1[6] => s_D1[6].IN0
i_D1[7] => s_D1[7].IN0
i_D1[8] => s_D1[8].IN0
i_D1[9] => s_D1[9].IN0
i_D1[10] => s_D1[10].IN0
i_D1[11] => s_D1[11].IN0
i_D1[12] => s_D1[12].IN0
i_D1[13] => s_D1[13].IN0
i_D1[14] => s_D1[14].IN0
i_D1[15] => s_D1[15].IN0
i_D1[16] => s_D1[16].IN0
i_D1[17] => s_D1[17].IN0
i_D1[18] => s_D1[18].IN0
i_D1[19] => s_D1[19].IN0
i_D1[20] => s_D1[20].IN0
i_D1[21] => s_D1[21].IN0
i_D1[22] => s_D1[22].IN0
i_D1[23] => s_D1[23].IN0
i_D1[24] => s_D1[24].IN0
i_D1[25] => s_D1[25].IN0
i_D1[26] => s_D1[26].IN0
i_D1[27] => s_D1[27].IN0
i_D1[28] => s_D1[28].IN0
i_D1[29] => s_D1[29].IN0
i_D1[30] => s_D1[30].IN0
i_D1[31] => s_D1[31].IN0
i_S => s_D1[0].IN1
i_S => s_D1[1].IN1
i_S => s_D1[2].IN1
i_S => s_D1[3].IN1
i_S => s_D1[4].IN1
i_S => s_D1[5].IN1
i_S => s_D1[6].IN1
i_S => s_D1[7].IN1
i_S => s_D1[8].IN1
i_S => s_D1[9].IN1
i_S => s_D1[10].IN1
i_S => s_D1[11].IN1
i_S => s_D1[12].IN1
i_S => s_D1[13].IN1
i_S => s_D1[14].IN1
i_S => s_D1[15].IN1
i_S => s_D1[16].IN1
i_S => s_D1[17].IN1
i_S => s_D1[18].IN1
i_S => s_D1[19].IN1
i_S => s_D1[20].IN1
i_S => s_D1[21].IN1
i_S => s_D1[22].IN1
i_S => s_D1[23].IN1
i_S => s_D1[24].IN1
i_S => s_D1[25].IN1
i_S => s_D1[26].IN1
i_S => s_D1[27].IN1
i_S => s_D1[28].IN1
i_S => s_D1[29].IN1
i_S => s_D1[30].IN1
i_S => s_D1[31].IN1
i_S => s_D0[31].IN1
i_S => s_D0[30].IN1
i_S => s_D0[29].IN1
i_S => s_D0[28].IN1
i_S => s_D0[27].IN1
i_S => s_D0[26].IN1
i_S => s_D0[25].IN1
i_S => s_D0[24].IN1
i_S => s_D0[23].IN1
i_S => s_D0[22].IN1
i_S => s_D0[21].IN1
i_S => s_D0[20].IN1
i_S => s_D0[19].IN1
i_S => s_D0[18].IN1
i_S => s_D0[17].IN1
i_S => s_D0[16].IN1
i_S => s_D0[15].IN1
i_S => s_D0[14].IN1
i_S => s_D0[13].IN1
i_S => s_D0[12].IN1
i_S => s_D0[11].IN1
i_S => s_D0[10].IN1
i_S => s_D0[9].IN1
i_S => s_D0[8].IN1
i_S => s_D0[7].IN1
i_S => s_D0[6].IN1
i_S => s_D0[5].IN1
i_S => s_D0[4].IN1
i_S => s_D0[3].IN1
i_S => s_D0[2].IN1
i_S => s_D0[1].IN1
i_S => s_D0[0].IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IFID:generic_IFID
clock => register32bit:generic_32bitregister.clock
clock => register32bit:generic_32bitregister1.clock
i_rst => register32bit:generic_32bitregister.i_rst
i_rst => register32bit:generic_32bitregister1.i_rst
i_we => register32bit:generic_32bitregister.i_we
i_we => register32bit:generic_32bitregister1.i_we
PC[0] => register32bit:generic_32bitregister.data[0]
PC[1] => register32bit:generic_32bitregister.data[1]
PC[2] => register32bit:generic_32bitregister.data[2]
PC[3] => register32bit:generic_32bitregister.data[3]
PC[4] => register32bit:generic_32bitregister.data[4]
PC[5] => register32bit:generic_32bitregister.data[5]
PC[6] => register32bit:generic_32bitregister.data[6]
PC[7] => register32bit:generic_32bitregister.data[7]
PC[8] => register32bit:generic_32bitregister.data[8]
PC[9] => register32bit:generic_32bitregister.data[9]
PC[10] => register32bit:generic_32bitregister.data[10]
PC[11] => register32bit:generic_32bitregister.data[11]
PC[12] => register32bit:generic_32bitregister.data[12]
PC[13] => register32bit:generic_32bitregister.data[13]
PC[14] => register32bit:generic_32bitregister.data[14]
PC[15] => register32bit:generic_32bitregister.data[15]
PC[16] => register32bit:generic_32bitregister.data[16]
PC[17] => register32bit:generic_32bitregister.data[17]
PC[18] => register32bit:generic_32bitregister.data[18]
PC[19] => register32bit:generic_32bitregister.data[19]
PC[20] => register32bit:generic_32bitregister.data[20]
PC[21] => register32bit:generic_32bitregister.data[21]
PC[22] => register32bit:generic_32bitregister.data[22]
PC[23] => register32bit:generic_32bitregister.data[23]
PC[24] => register32bit:generic_32bitregister.data[24]
PC[25] => register32bit:generic_32bitregister.data[25]
PC[26] => register32bit:generic_32bitregister.data[26]
PC[27] => register32bit:generic_32bitregister.data[27]
PC[28] => register32bit:generic_32bitregister.data[28]
PC[29] => register32bit:generic_32bitregister.data[29]
PC[30] => register32bit:generic_32bitregister.data[30]
PC[31] => register32bit:generic_32bitregister.data[31]
inst[0] => register32bit:generic_32bitregister1.data[0]
inst[1] => register32bit:generic_32bitregister1.data[1]
inst[2] => register32bit:generic_32bitregister1.data[2]
inst[3] => register32bit:generic_32bitregister1.data[3]
inst[4] => register32bit:generic_32bitregister1.data[4]
inst[5] => register32bit:generic_32bitregister1.data[5]
inst[6] => register32bit:generic_32bitregister1.data[6]
inst[7] => register32bit:generic_32bitregister1.data[7]
inst[8] => register32bit:generic_32bitregister1.data[8]
inst[9] => register32bit:generic_32bitregister1.data[9]
inst[10] => register32bit:generic_32bitregister1.data[10]
inst[11] => register32bit:generic_32bitregister1.data[11]
inst[12] => register32bit:generic_32bitregister1.data[12]
inst[13] => register32bit:generic_32bitregister1.data[13]
inst[14] => register32bit:generic_32bitregister1.data[14]
inst[15] => register32bit:generic_32bitregister1.data[15]
inst[16] => register32bit:generic_32bitregister1.data[16]
inst[17] => register32bit:generic_32bitregister1.data[17]
inst[18] => register32bit:generic_32bitregister1.data[18]
inst[19] => register32bit:generic_32bitregister1.data[19]
inst[20] => register32bit:generic_32bitregister1.data[20]
inst[21] => register32bit:generic_32bitregister1.data[21]
inst[22] => register32bit:generic_32bitregister1.data[22]
inst[23] => register32bit:generic_32bitregister1.data[23]
inst[24] => register32bit:generic_32bitregister1.data[24]
inst[25] => register32bit:generic_32bitregister1.data[25]
inst[26] => register32bit:generic_32bitregister1.data[26]
inst[27] => register32bit:generic_32bitregister1.data[27]
inst[28] => register32bit:generic_32bitregister1.data[28]
inst[29] => register32bit:generic_32bitregister1.data[29]
inst[30] => register32bit:generic_32bitregister1.data[30]
inst[31] => register32bit:generic_32bitregister1.data[31]
o_PC[0] <= register32bit:generic_32bitregister.o_O[0]
o_PC[1] <= register32bit:generic_32bitregister.o_O[1]
o_PC[2] <= register32bit:generic_32bitregister.o_O[2]
o_PC[3] <= register32bit:generic_32bitregister.o_O[3]
o_PC[4] <= register32bit:generic_32bitregister.o_O[4]
o_PC[5] <= register32bit:generic_32bitregister.o_O[5]
o_PC[6] <= register32bit:generic_32bitregister.o_O[6]
o_PC[7] <= register32bit:generic_32bitregister.o_O[7]
o_PC[8] <= register32bit:generic_32bitregister.o_O[8]
o_PC[9] <= register32bit:generic_32bitregister.o_O[9]
o_PC[10] <= register32bit:generic_32bitregister.o_O[10]
o_PC[11] <= register32bit:generic_32bitregister.o_O[11]
o_PC[12] <= register32bit:generic_32bitregister.o_O[12]
o_PC[13] <= register32bit:generic_32bitregister.o_O[13]
o_PC[14] <= register32bit:generic_32bitregister.o_O[14]
o_PC[15] <= register32bit:generic_32bitregister.o_O[15]
o_PC[16] <= register32bit:generic_32bitregister.o_O[16]
o_PC[17] <= register32bit:generic_32bitregister.o_O[17]
o_PC[18] <= register32bit:generic_32bitregister.o_O[18]
o_PC[19] <= register32bit:generic_32bitregister.o_O[19]
o_PC[20] <= register32bit:generic_32bitregister.o_O[20]
o_PC[21] <= register32bit:generic_32bitregister.o_O[21]
o_PC[22] <= register32bit:generic_32bitregister.o_O[22]
o_PC[23] <= register32bit:generic_32bitregister.o_O[23]
o_PC[24] <= register32bit:generic_32bitregister.o_O[24]
o_PC[25] <= register32bit:generic_32bitregister.o_O[25]
o_PC[26] <= register32bit:generic_32bitregister.o_O[26]
o_PC[27] <= register32bit:generic_32bitregister.o_O[27]
o_PC[28] <= register32bit:generic_32bitregister.o_O[28]
o_PC[29] <= register32bit:generic_32bitregister.o_O[29]
o_PC[30] <= register32bit:generic_32bitregister.o_O[30]
o_PC[31] <= register32bit:generic_32bitregister.o_O[31]
o_inst[0] <= register32bit:generic_32bitregister1.o_O[0]
o_inst[1] <= register32bit:generic_32bitregister1.o_O[1]
o_inst[2] <= register32bit:generic_32bitregister1.o_O[2]
o_inst[3] <= register32bit:generic_32bitregister1.o_O[3]
o_inst[4] <= register32bit:generic_32bitregister1.o_O[4]
o_inst[5] <= register32bit:generic_32bitregister1.o_O[5]
o_inst[6] <= register32bit:generic_32bitregister1.o_O[6]
o_inst[7] <= register32bit:generic_32bitregister1.o_O[7]
o_inst[8] <= register32bit:generic_32bitregister1.o_O[8]
o_inst[9] <= register32bit:generic_32bitregister1.o_O[9]
o_inst[10] <= register32bit:generic_32bitregister1.o_O[10]
o_inst[11] <= register32bit:generic_32bitregister1.o_O[11]
o_inst[12] <= register32bit:generic_32bitregister1.o_O[12]
o_inst[13] <= register32bit:generic_32bitregister1.o_O[13]
o_inst[14] <= register32bit:generic_32bitregister1.o_O[14]
o_inst[15] <= register32bit:generic_32bitregister1.o_O[15]
o_inst[16] <= register32bit:generic_32bitregister1.o_O[16]
o_inst[17] <= register32bit:generic_32bitregister1.o_O[17]
o_inst[18] <= register32bit:generic_32bitregister1.o_O[18]
o_inst[19] <= register32bit:generic_32bitregister1.o_O[19]
o_inst[20] <= register32bit:generic_32bitregister1.o_O[20]
o_inst[21] <= register32bit:generic_32bitregister1.o_O[21]
o_inst[22] <= register32bit:generic_32bitregister1.o_O[22]
o_inst[23] <= register32bit:generic_32bitregister1.o_O[23]
o_inst[24] <= register32bit:generic_32bitregister1.o_O[24]
o_inst[25] <= register32bit:generic_32bitregister1.o_O[25]
o_inst[26] <= register32bit:generic_32bitregister1.o_O[26]
o_inst[27] <= register32bit:generic_32bitregister1.o_O[27]
o_inst[28] <= register32bit:generic_32bitregister1.o_O[28]
o_inst[29] <= register32bit:generic_32bitregister1.o_O[29]
o_inst[30] <= register32bit:generic_32bitregister1.o_O[30]
o_inst[31] <= register32bit:generic_32bitregister1.o_O[31]


|MIPS_Processor|register_IFID:generic_IFID|Register32bit:generic_32bitregister
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IFID:generic_IFID|Register32bit:generic_32bitregister1
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg
i_CLK => Reg_N:reg_0.i_CLK
i_CLK => Reg_N:G1:1:reg_i.i_CLK
i_CLK => Reg_N:G1:2:reg_i.i_CLK
i_CLK => Reg_N:G1:3:reg_i.i_CLK
i_CLK => Reg_N:G1:4:reg_i.i_CLK
i_CLK => Reg_N:G1:5:reg_i.i_CLK
i_CLK => Reg_N:G1:6:reg_i.i_CLK
i_CLK => Reg_N:G1:7:reg_i.i_CLK
i_CLK => Reg_N:G1:8:reg_i.i_CLK
i_CLK => Reg_N:G1:9:reg_i.i_CLK
i_CLK => Reg_N:G1:10:reg_i.i_CLK
i_CLK => Reg_N:G1:11:reg_i.i_CLK
i_CLK => Reg_N:G1:12:reg_i.i_CLK
i_CLK => Reg_N:G1:13:reg_i.i_CLK
i_CLK => Reg_N:G1:14:reg_i.i_CLK
i_CLK => Reg_N:G1:15:reg_i.i_CLK
i_CLK => Reg_N:G1:16:reg_i.i_CLK
i_CLK => Reg_N:G1:17:reg_i.i_CLK
i_CLK => Reg_N:G1:18:reg_i.i_CLK
i_CLK => Reg_N:G1:19:reg_i.i_CLK
i_CLK => Reg_N:G1:20:reg_i.i_CLK
i_CLK => Reg_N:G1:21:reg_i.i_CLK
i_CLK => Reg_N:G1:22:reg_i.i_CLK
i_CLK => Reg_N:G1:23:reg_i.i_CLK
i_CLK => Reg_N:G1:24:reg_i.i_CLK
i_CLK => Reg_N:G1:25:reg_i.i_CLK
i_CLK => Reg_N:G1:26:reg_i.i_CLK
i_CLK => Reg_N:G1:27:reg_i.i_CLK
i_CLK => Reg_N:G1:28:reg_i.i_CLK
i_CLK => Reg_N:G1:29:reg_i.i_CLK
i_CLK => Reg_N:G1:30:reg_i.i_CLK
i_CLK => Reg_N:G1:31:reg_i.i_CLK
i_RST => Reg_N:G1:1:reg_i.i_RST
i_RST => Reg_N:G1:2:reg_i.i_RST
i_RST => Reg_N:G1:3:reg_i.i_RST
i_RST => Reg_N:G1:4:reg_i.i_RST
i_RST => Reg_N:G1:5:reg_i.i_RST
i_RST => Reg_N:G1:6:reg_i.i_RST
i_RST => Reg_N:G1:7:reg_i.i_RST
i_RST => Reg_N:G1:8:reg_i.i_RST
i_RST => Reg_N:G1:9:reg_i.i_RST
i_RST => Reg_N:G1:10:reg_i.i_RST
i_RST => Reg_N:G1:11:reg_i.i_RST
i_RST => Reg_N:G1:12:reg_i.i_RST
i_RST => Reg_N:G1:13:reg_i.i_RST
i_RST => Reg_N:G1:14:reg_i.i_RST
i_RST => Reg_N:G1:15:reg_i.i_RST
i_RST => Reg_N:G1:16:reg_i.i_RST
i_RST => Reg_N:G1:17:reg_i.i_RST
i_RST => Reg_N:G1:18:reg_i.i_RST
i_RST => Reg_N:G1:19:reg_i.i_RST
i_RST => Reg_N:G1:20:reg_i.i_RST
i_RST => Reg_N:G1:21:reg_i.i_RST
i_RST => Reg_N:G1:22:reg_i.i_RST
i_RST => Reg_N:G1:23:reg_i.i_RST
i_RST => Reg_N:G1:24:reg_i.i_RST
i_RST => Reg_N:G1:25:reg_i.i_RST
i_RST => Reg_N:G1:26:reg_i.i_RST
i_RST => Reg_N:G1:27:reg_i.i_RST
i_RST => Reg_N:G1:28:reg_i.i_RST
i_RST => Reg_N:G1:29:reg_i.i_RST
i_RST => Reg_N:G1:30:reg_i.i_RST
i_RST => Reg_N:G1:31:reg_i.i_RST
r_1[0] => mux32t1_array:read_mux_t.i_S[0]
r_1[1] => mux32t1_array:read_mux_t.i_S[1]
r_1[2] => mux32t1_array:read_mux_t.i_S[2]
r_1[3] => mux32t1_array:read_mux_t.i_S[3]
r_1[4] => mux32t1_array:read_mux_t.i_S[4]
r_2[0] => mux32t1_array:read_mux_d.i_S[0]
r_2[1] => mux32t1_array:read_mux_d.i_S[1]
r_2[2] => mux32t1_array:read_mux_d.i_S[2]
r_2[3] => mux32t1_array:read_mux_d.i_S[3]
r_2[4] => mux32t1_array:read_mux_d.i_S[4]
i_w[0] => decoder5t32:write_decoder.i_I[0]
i_w[1] => decoder5t32:write_decoder.i_I[1]
i_w[2] => decoder5t32:write_decoder.i_I[2]
i_w[3] => decoder5t32:write_decoder.i_I[3]
i_w[4] => decoder5t32:write_decoder.i_I[4]
WE => andg2:g_and:0:and1.i_B
WE => andg2:g_and:1:and1.i_B
WE => andg2:g_and:2:and1.i_B
WE => andg2:g_and:3:and1.i_B
WE => andg2:g_and:4:and1.i_B
WE => andg2:g_and:5:and1.i_B
WE => andg2:g_and:6:and1.i_B
WE => andg2:g_and:7:and1.i_B
WE => andg2:g_and:8:and1.i_B
WE => andg2:g_and:9:and1.i_B
WE => andg2:g_and:10:and1.i_B
WE => andg2:g_and:11:and1.i_B
WE => andg2:g_and:12:and1.i_B
WE => andg2:g_and:13:and1.i_B
WE => andg2:g_and:14:and1.i_B
WE => andg2:g_and:15:and1.i_B
WE => andg2:g_and:16:and1.i_B
WE => andg2:g_and:17:and1.i_B
WE => andg2:g_and:18:and1.i_B
WE => andg2:g_and:19:and1.i_B
WE => andg2:g_and:20:and1.i_B
WE => andg2:g_and:21:and1.i_B
WE => andg2:g_and:22:and1.i_B
WE => andg2:g_and:23:and1.i_B
WE => andg2:g_and:24:and1.i_B
WE => andg2:g_and:25:and1.i_B
WE => andg2:g_and:26:and1.i_B
WE => andg2:g_and:27:and1.i_B
WE => andg2:g_and:28:and1.i_B
WE => andg2:g_and:29:and1.i_B
WE => andg2:g_and:30:and1.i_B
WE => andg2:g_and:31:and1.i_B
i_Data[0] => Reg_N:reg_0.i_D_N[0]
i_Data[0] => Reg_N:G1:1:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:2:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:3:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:4:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:5:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:6:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:7:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:8:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:9:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:10:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:11:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:12:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:13:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:14:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:15:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:16:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:17:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:18:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:19:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:20:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:21:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:22:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:23:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:24:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:25:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:26:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:27:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:28:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:29:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:30:reg_i.i_D_N[0]
i_Data[0] => Reg_N:G1:31:reg_i.i_D_N[0]
i_Data[1] => Reg_N:reg_0.i_D_N[1]
i_Data[1] => Reg_N:G1:1:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:2:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:3:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:4:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:5:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:6:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:7:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:8:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:9:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:10:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:11:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:12:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:13:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:14:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:15:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:16:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:17:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:18:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:19:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:20:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:21:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:22:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:23:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:24:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:25:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:26:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:27:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:28:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:29:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:30:reg_i.i_D_N[1]
i_Data[1] => Reg_N:G1:31:reg_i.i_D_N[1]
i_Data[2] => Reg_N:reg_0.i_D_N[2]
i_Data[2] => Reg_N:G1:1:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:2:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:3:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:4:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:5:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:6:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:7:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:8:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:9:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:10:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:11:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:12:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:13:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:14:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:15:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:16:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:17:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:18:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:19:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:20:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:21:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:22:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:23:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:24:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:25:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:26:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:27:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:28:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:29:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:30:reg_i.i_D_N[2]
i_Data[2] => Reg_N:G1:31:reg_i.i_D_N[2]
i_Data[3] => Reg_N:reg_0.i_D_N[3]
i_Data[3] => Reg_N:G1:1:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:2:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:3:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:4:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:5:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:6:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:7:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:8:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:9:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:10:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:11:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:12:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:13:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:14:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:15:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:16:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:17:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:18:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:19:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:20:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:21:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:22:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:23:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:24:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:25:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:26:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:27:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:28:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:29:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:30:reg_i.i_D_N[3]
i_Data[3] => Reg_N:G1:31:reg_i.i_D_N[3]
i_Data[4] => Reg_N:reg_0.i_D_N[4]
i_Data[4] => Reg_N:G1:1:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:2:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:3:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:4:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:5:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:6:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:7:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:8:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:9:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:10:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:11:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:12:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:13:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:14:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:15:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:16:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:17:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:18:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:19:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:20:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:21:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:22:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:23:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:24:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:25:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:26:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:27:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:28:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:29:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:30:reg_i.i_D_N[4]
i_Data[4] => Reg_N:G1:31:reg_i.i_D_N[4]
i_Data[5] => Reg_N:reg_0.i_D_N[5]
i_Data[5] => Reg_N:G1:1:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:2:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:3:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:4:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:5:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:6:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:7:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:8:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:9:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:10:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:11:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:12:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:13:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:14:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:15:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:16:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:17:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:18:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:19:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:20:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:21:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:22:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:23:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:24:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:25:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:26:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:27:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:28:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:29:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:30:reg_i.i_D_N[5]
i_Data[5] => Reg_N:G1:31:reg_i.i_D_N[5]
i_Data[6] => Reg_N:reg_0.i_D_N[6]
i_Data[6] => Reg_N:G1:1:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:2:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:3:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:4:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:5:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:6:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:7:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:8:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:9:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:10:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:11:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:12:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:13:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:14:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:15:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:16:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:17:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:18:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:19:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:20:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:21:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:22:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:23:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:24:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:25:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:26:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:27:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:28:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:29:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:30:reg_i.i_D_N[6]
i_Data[6] => Reg_N:G1:31:reg_i.i_D_N[6]
i_Data[7] => Reg_N:reg_0.i_D_N[7]
i_Data[7] => Reg_N:G1:1:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:2:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:3:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:4:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:5:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:6:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:7:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:8:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:9:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:10:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:11:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:12:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:13:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:14:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:15:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:16:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:17:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:18:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:19:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:20:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:21:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:22:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:23:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:24:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:25:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:26:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:27:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:28:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:29:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:30:reg_i.i_D_N[7]
i_Data[7] => Reg_N:G1:31:reg_i.i_D_N[7]
i_Data[8] => Reg_N:reg_0.i_D_N[8]
i_Data[8] => Reg_N:G1:1:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:2:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:3:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:4:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:5:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:6:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:7:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:8:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:9:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:10:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:11:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:12:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:13:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:14:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:15:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:16:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:17:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:18:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:19:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:20:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:21:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:22:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:23:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:24:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:25:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:26:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:27:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:28:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:29:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:30:reg_i.i_D_N[8]
i_Data[8] => Reg_N:G1:31:reg_i.i_D_N[8]
i_Data[9] => Reg_N:reg_0.i_D_N[9]
i_Data[9] => Reg_N:G1:1:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:2:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:3:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:4:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:5:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:6:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:7:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:8:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:9:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:10:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:11:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:12:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:13:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:14:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:15:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:16:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:17:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:18:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:19:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:20:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:21:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:22:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:23:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:24:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:25:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:26:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:27:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:28:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:29:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:30:reg_i.i_D_N[9]
i_Data[9] => Reg_N:G1:31:reg_i.i_D_N[9]
i_Data[10] => Reg_N:reg_0.i_D_N[10]
i_Data[10] => Reg_N:G1:1:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:2:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:3:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:4:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:5:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:6:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:7:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:8:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:9:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:10:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:11:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:12:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:13:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:14:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:15:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:16:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:17:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:18:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:19:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:20:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:21:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:22:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:23:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:24:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:25:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:26:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:27:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:28:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:29:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:30:reg_i.i_D_N[10]
i_Data[10] => Reg_N:G1:31:reg_i.i_D_N[10]
i_Data[11] => Reg_N:reg_0.i_D_N[11]
i_Data[11] => Reg_N:G1:1:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:2:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:3:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:4:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:5:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:6:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:7:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:8:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:9:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:10:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:11:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:12:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:13:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:14:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:15:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:16:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:17:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:18:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:19:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:20:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:21:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:22:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:23:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:24:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:25:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:26:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:27:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:28:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:29:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:30:reg_i.i_D_N[11]
i_Data[11] => Reg_N:G1:31:reg_i.i_D_N[11]
i_Data[12] => Reg_N:reg_0.i_D_N[12]
i_Data[12] => Reg_N:G1:1:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:2:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:3:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:4:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:5:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:6:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:7:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:8:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:9:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:10:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:11:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:12:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:13:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:14:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:15:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:16:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:17:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:18:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:19:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:20:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:21:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:22:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:23:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:24:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:25:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:26:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:27:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:28:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:29:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:30:reg_i.i_D_N[12]
i_Data[12] => Reg_N:G1:31:reg_i.i_D_N[12]
i_Data[13] => Reg_N:reg_0.i_D_N[13]
i_Data[13] => Reg_N:G1:1:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:2:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:3:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:4:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:5:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:6:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:7:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:8:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:9:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:10:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:11:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:12:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:13:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:14:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:15:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:16:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:17:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:18:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:19:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:20:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:21:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:22:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:23:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:24:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:25:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:26:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:27:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:28:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:29:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:30:reg_i.i_D_N[13]
i_Data[13] => Reg_N:G1:31:reg_i.i_D_N[13]
i_Data[14] => Reg_N:reg_0.i_D_N[14]
i_Data[14] => Reg_N:G1:1:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:2:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:3:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:4:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:5:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:6:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:7:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:8:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:9:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:10:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:11:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:12:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:13:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:14:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:15:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:16:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:17:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:18:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:19:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:20:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:21:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:22:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:23:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:24:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:25:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:26:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:27:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:28:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:29:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:30:reg_i.i_D_N[14]
i_Data[14] => Reg_N:G1:31:reg_i.i_D_N[14]
i_Data[15] => Reg_N:reg_0.i_D_N[15]
i_Data[15] => Reg_N:G1:1:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:2:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:3:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:4:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:5:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:6:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:7:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:8:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:9:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:10:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:11:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:12:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:13:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:14:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:15:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:16:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:17:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:18:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:19:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:20:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:21:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:22:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:23:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:24:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:25:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:26:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:27:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:28:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:29:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:30:reg_i.i_D_N[15]
i_Data[15] => Reg_N:G1:31:reg_i.i_D_N[15]
i_Data[16] => Reg_N:reg_0.i_D_N[16]
i_Data[16] => Reg_N:G1:1:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:2:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:3:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:4:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:5:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:6:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:7:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:8:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:9:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:10:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:11:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:12:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:13:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:14:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:15:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:16:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:17:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:18:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:19:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:20:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:21:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:22:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:23:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:24:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:25:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:26:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:27:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:28:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:29:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:30:reg_i.i_D_N[16]
i_Data[16] => Reg_N:G1:31:reg_i.i_D_N[16]
i_Data[17] => Reg_N:reg_0.i_D_N[17]
i_Data[17] => Reg_N:G1:1:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:2:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:3:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:4:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:5:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:6:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:7:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:8:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:9:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:10:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:11:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:12:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:13:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:14:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:15:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:16:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:17:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:18:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:19:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:20:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:21:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:22:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:23:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:24:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:25:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:26:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:27:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:28:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:29:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:30:reg_i.i_D_N[17]
i_Data[17] => Reg_N:G1:31:reg_i.i_D_N[17]
i_Data[18] => Reg_N:reg_0.i_D_N[18]
i_Data[18] => Reg_N:G1:1:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:2:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:3:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:4:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:5:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:6:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:7:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:8:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:9:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:10:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:11:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:12:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:13:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:14:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:15:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:16:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:17:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:18:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:19:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:20:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:21:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:22:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:23:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:24:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:25:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:26:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:27:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:28:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:29:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:30:reg_i.i_D_N[18]
i_Data[18] => Reg_N:G1:31:reg_i.i_D_N[18]
i_Data[19] => Reg_N:reg_0.i_D_N[19]
i_Data[19] => Reg_N:G1:1:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:2:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:3:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:4:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:5:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:6:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:7:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:8:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:9:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:10:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:11:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:12:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:13:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:14:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:15:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:16:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:17:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:18:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:19:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:20:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:21:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:22:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:23:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:24:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:25:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:26:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:27:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:28:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:29:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:30:reg_i.i_D_N[19]
i_Data[19] => Reg_N:G1:31:reg_i.i_D_N[19]
i_Data[20] => Reg_N:reg_0.i_D_N[20]
i_Data[20] => Reg_N:G1:1:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:2:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:3:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:4:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:5:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:6:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:7:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:8:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:9:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:10:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:11:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:12:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:13:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:14:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:15:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:16:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:17:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:18:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:19:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:20:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:21:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:22:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:23:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:24:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:25:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:26:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:27:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:28:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:29:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:30:reg_i.i_D_N[20]
i_Data[20] => Reg_N:G1:31:reg_i.i_D_N[20]
i_Data[21] => Reg_N:reg_0.i_D_N[21]
i_Data[21] => Reg_N:G1:1:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:2:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:3:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:4:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:5:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:6:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:7:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:8:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:9:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:10:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:11:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:12:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:13:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:14:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:15:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:16:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:17:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:18:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:19:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:20:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:21:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:22:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:23:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:24:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:25:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:26:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:27:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:28:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:29:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:30:reg_i.i_D_N[21]
i_Data[21] => Reg_N:G1:31:reg_i.i_D_N[21]
i_Data[22] => Reg_N:reg_0.i_D_N[22]
i_Data[22] => Reg_N:G1:1:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:2:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:3:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:4:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:5:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:6:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:7:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:8:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:9:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:10:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:11:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:12:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:13:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:14:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:15:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:16:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:17:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:18:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:19:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:20:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:21:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:22:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:23:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:24:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:25:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:26:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:27:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:28:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:29:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:30:reg_i.i_D_N[22]
i_Data[22] => Reg_N:G1:31:reg_i.i_D_N[22]
i_Data[23] => Reg_N:reg_0.i_D_N[23]
i_Data[23] => Reg_N:G1:1:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:2:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:3:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:4:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:5:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:6:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:7:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:8:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:9:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:10:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:11:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:12:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:13:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:14:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:15:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:16:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:17:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:18:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:19:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:20:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:21:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:22:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:23:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:24:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:25:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:26:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:27:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:28:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:29:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:30:reg_i.i_D_N[23]
i_Data[23] => Reg_N:G1:31:reg_i.i_D_N[23]
i_Data[24] => Reg_N:reg_0.i_D_N[24]
i_Data[24] => Reg_N:G1:1:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:2:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:3:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:4:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:5:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:6:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:7:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:8:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:9:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:10:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:11:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:12:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:13:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:14:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:15:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:16:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:17:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:18:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:19:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:20:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:21:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:22:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:23:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:24:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:25:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:26:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:27:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:28:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:29:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:30:reg_i.i_D_N[24]
i_Data[24] => Reg_N:G1:31:reg_i.i_D_N[24]
i_Data[25] => Reg_N:reg_0.i_D_N[25]
i_Data[25] => Reg_N:G1:1:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:2:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:3:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:4:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:5:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:6:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:7:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:8:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:9:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:10:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:11:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:12:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:13:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:14:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:15:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:16:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:17:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:18:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:19:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:20:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:21:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:22:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:23:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:24:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:25:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:26:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:27:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:28:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:29:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:30:reg_i.i_D_N[25]
i_Data[25] => Reg_N:G1:31:reg_i.i_D_N[25]
i_Data[26] => Reg_N:reg_0.i_D_N[26]
i_Data[26] => Reg_N:G1:1:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:2:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:3:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:4:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:5:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:6:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:7:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:8:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:9:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:10:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:11:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:12:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:13:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:14:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:15:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:16:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:17:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:18:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:19:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:20:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:21:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:22:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:23:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:24:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:25:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:26:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:27:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:28:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:29:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:30:reg_i.i_D_N[26]
i_Data[26] => Reg_N:G1:31:reg_i.i_D_N[26]
i_Data[27] => Reg_N:reg_0.i_D_N[27]
i_Data[27] => Reg_N:G1:1:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:2:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:3:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:4:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:5:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:6:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:7:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:8:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:9:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:10:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:11:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:12:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:13:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:14:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:15:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:16:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:17:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:18:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:19:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:20:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:21:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:22:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:23:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:24:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:25:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:26:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:27:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:28:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:29:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:30:reg_i.i_D_N[27]
i_Data[27] => Reg_N:G1:31:reg_i.i_D_N[27]
i_Data[28] => Reg_N:reg_0.i_D_N[28]
i_Data[28] => Reg_N:G1:1:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:2:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:3:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:4:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:5:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:6:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:7:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:8:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:9:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:10:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:11:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:12:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:13:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:14:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:15:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:16:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:17:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:18:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:19:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:20:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:21:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:22:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:23:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:24:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:25:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:26:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:27:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:28:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:29:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:30:reg_i.i_D_N[28]
i_Data[28] => Reg_N:G1:31:reg_i.i_D_N[28]
i_Data[29] => Reg_N:reg_0.i_D_N[29]
i_Data[29] => Reg_N:G1:1:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:2:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:3:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:4:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:5:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:6:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:7:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:8:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:9:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:10:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:11:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:12:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:13:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:14:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:15:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:16:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:17:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:18:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:19:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:20:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:21:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:22:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:23:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:24:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:25:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:26:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:27:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:28:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:29:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:30:reg_i.i_D_N[29]
i_Data[29] => Reg_N:G1:31:reg_i.i_D_N[29]
i_Data[30] => Reg_N:reg_0.i_D_N[30]
i_Data[30] => Reg_N:G1:1:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:2:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:3:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:4:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:5:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:6:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:7:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:8:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:9:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:10:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:11:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:12:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:13:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:14:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:15:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:16:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:17:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:18:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:19:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:20:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:21:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:22:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:23:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:24:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:25:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:26:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:27:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:28:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:29:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:30:reg_i.i_D_N[30]
i_Data[30] => Reg_N:G1:31:reg_i.i_D_N[30]
i_Data[31] => Reg_N:reg_0.i_D_N[31]
i_Data[31] => Reg_N:G1:1:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:2:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:3:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:4:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:5:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:6:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:7:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:8:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:9:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:10:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:11:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:12:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:13:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:14:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:15:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:16:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:17:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:18:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:19:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:20:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:21:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:22:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:23:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:24:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:25:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:26:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:27:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:28:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:29:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:30:reg_i.i_D_N[31]
i_Data[31] => Reg_N:G1:31:reg_i.i_D_N[31]
o_r_1[0] <= mux32t1_array:read_mux_t.o_F[0]
o_r_1[1] <= mux32t1_array:read_mux_t.o_F[1]
o_r_1[2] <= mux32t1_array:read_mux_t.o_F[2]
o_r_1[3] <= mux32t1_array:read_mux_t.o_F[3]
o_r_1[4] <= mux32t1_array:read_mux_t.o_F[4]
o_r_1[5] <= mux32t1_array:read_mux_t.o_F[5]
o_r_1[6] <= mux32t1_array:read_mux_t.o_F[6]
o_r_1[7] <= mux32t1_array:read_mux_t.o_F[7]
o_r_1[8] <= mux32t1_array:read_mux_t.o_F[8]
o_r_1[9] <= mux32t1_array:read_mux_t.o_F[9]
o_r_1[10] <= mux32t1_array:read_mux_t.o_F[10]
o_r_1[11] <= mux32t1_array:read_mux_t.o_F[11]
o_r_1[12] <= mux32t1_array:read_mux_t.o_F[12]
o_r_1[13] <= mux32t1_array:read_mux_t.o_F[13]
o_r_1[14] <= mux32t1_array:read_mux_t.o_F[14]
o_r_1[15] <= mux32t1_array:read_mux_t.o_F[15]
o_r_1[16] <= mux32t1_array:read_mux_t.o_F[16]
o_r_1[17] <= mux32t1_array:read_mux_t.o_F[17]
o_r_1[18] <= mux32t1_array:read_mux_t.o_F[18]
o_r_1[19] <= mux32t1_array:read_mux_t.o_F[19]
o_r_1[20] <= mux32t1_array:read_mux_t.o_F[20]
o_r_1[21] <= mux32t1_array:read_mux_t.o_F[21]
o_r_1[22] <= mux32t1_array:read_mux_t.o_F[22]
o_r_1[23] <= mux32t1_array:read_mux_t.o_F[23]
o_r_1[24] <= mux32t1_array:read_mux_t.o_F[24]
o_r_1[25] <= mux32t1_array:read_mux_t.o_F[25]
o_r_1[26] <= mux32t1_array:read_mux_t.o_F[26]
o_r_1[27] <= mux32t1_array:read_mux_t.o_F[27]
o_r_1[28] <= mux32t1_array:read_mux_t.o_F[28]
o_r_1[29] <= mux32t1_array:read_mux_t.o_F[29]
o_r_1[30] <= mux32t1_array:read_mux_t.o_F[30]
o_r_1[31] <= mux32t1_array:read_mux_t.o_F[31]
o_r_2[0] <= mux32t1_array:read_mux_d.o_F[0]
o_r_2[1] <= mux32t1_array:read_mux_d.o_F[1]
o_r_2[2] <= mux32t1_array:read_mux_d.o_F[2]
o_r_2[3] <= mux32t1_array:read_mux_d.o_F[3]
o_r_2[4] <= mux32t1_array:read_mux_d.o_F[4]
o_r_2[5] <= mux32t1_array:read_mux_d.o_F[5]
o_r_2[6] <= mux32t1_array:read_mux_d.o_F[6]
o_r_2[7] <= mux32t1_array:read_mux_d.o_F[7]
o_r_2[8] <= mux32t1_array:read_mux_d.o_F[8]
o_r_2[9] <= mux32t1_array:read_mux_d.o_F[9]
o_r_2[10] <= mux32t1_array:read_mux_d.o_F[10]
o_r_2[11] <= mux32t1_array:read_mux_d.o_F[11]
o_r_2[12] <= mux32t1_array:read_mux_d.o_F[12]
o_r_2[13] <= mux32t1_array:read_mux_d.o_F[13]
o_r_2[14] <= mux32t1_array:read_mux_d.o_F[14]
o_r_2[15] <= mux32t1_array:read_mux_d.o_F[15]
o_r_2[16] <= mux32t1_array:read_mux_d.o_F[16]
o_r_2[17] <= mux32t1_array:read_mux_d.o_F[17]
o_r_2[18] <= mux32t1_array:read_mux_d.o_F[18]
o_r_2[19] <= mux32t1_array:read_mux_d.o_F[19]
o_r_2[20] <= mux32t1_array:read_mux_d.o_F[20]
o_r_2[21] <= mux32t1_array:read_mux_d.o_F[21]
o_r_2[22] <= mux32t1_array:read_mux_d.o_F[22]
o_r_2[23] <= mux32t1_array:read_mux_d.o_F[23]
o_r_2[24] <= mux32t1_array:read_mux_d.o_F[24]
o_r_2[25] <= mux32t1_array:read_mux_d.o_F[25]
o_r_2[26] <= mux32t1_array:read_mux_d.o_F[26]
o_r_2[27] <= mux32t1_array:read_mux_d.o_F[27]
o_r_2[28] <= mux32t1_array:read_mux_d.o_F[28]
o_r_2[29] <= mux32t1_array:read_mux_d.o_F[29]
o_r_2[30] <= mux32t1_array:read_mux_d.o_F[30]
o_r_2[31] <= mux32t1_array:read_mux_d.o_F[31]


|MIPS_Processor|Register_File:reg|decoder5t32:write_decoder
i_I[0] => Mux0.IN36
i_I[0] => Mux1.IN36
i_I[0] => Mux2.IN36
i_I[0] => Mux3.IN36
i_I[0] => Mux4.IN36
i_I[0] => Mux5.IN36
i_I[0] => Mux6.IN36
i_I[0] => Mux7.IN36
i_I[0] => Mux8.IN36
i_I[0] => Mux9.IN36
i_I[0] => Mux10.IN36
i_I[0] => Mux11.IN36
i_I[0] => Mux12.IN36
i_I[0] => Mux13.IN36
i_I[0] => Mux14.IN36
i_I[0] => Mux15.IN36
i_I[0] => Mux16.IN36
i_I[0] => Mux17.IN36
i_I[0] => Mux18.IN36
i_I[0] => Mux19.IN36
i_I[0] => Mux20.IN36
i_I[0] => Mux21.IN36
i_I[0] => Mux22.IN36
i_I[0] => Mux23.IN36
i_I[0] => Mux24.IN36
i_I[0] => Mux25.IN36
i_I[0] => Mux26.IN36
i_I[0] => Mux27.IN36
i_I[0] => Mux28.IN36
i_I[0] => Mux29.IN36
i_I[0] => Mux30.IN36
i_I[0] => Mux31.IN36
i_I[1] => Mux0.IN35
i_I[1] => Mux1.IN35
i_I[1] => Mux2.IN35
i_I[1] => Mux3.IN35
i_I[1] => Mux4.IN35
i_I[1] => Mux5.IN35
i_I[1] => Mux6.IN35
i_I[1] => Mux7.IN35
i_I[1] => Mux8.IN35
i_I[1] => Mux9.IN35
i_I[1] => Mux10.IN35
i_I[1] => Mux11.IN35
i_I[1] => Mux12.IN35
i_I[1] => Mux13.IN35
i_I[1] => Mux14.IN35
i_I[1] => Mux15.IN35
i_I[1] => Mux16.IN35
i_I[1] => Mux17.IN35
i_I[1] => Mux18.IN35
i_I[1] => Mux19.IN35
i_I[1] => Mux20.IN35
i_I[1] => Mux21.IN35
i_I[1] => Mux22.IN35
i_I[1] => Mux23.IN35
i_I[1] => Mux24.IN35
i_I[1] => Mux25.IN35
i_I[1] => Mux26.IN35
i_I[1] => Mux27.IN35
i_I[1] => Mux28.IN35
i_I[1] => Mux29.IN35
i_I[1] => Mux30.IN35
i_I[1] => Mux31.IN35
i_I[2] => Mux0.IN34
i_I[2] => Mux1.IN34
i_I[2] => Mux2.IN34
i_I[2] => Mux3.IN34
i_I[2] => Mux4.IN34
i_I[2] => Mux5.IN34
i_I[2] => Mux6.IN34
i_I[2] => Mux7.IN34
i_I[2] => Mux8.IN34
i_I[2] => Mux9.IN34
i_I[2] => Mux10.IN34
i_I[2] => Mux11.IN34
i_I[2] => Mux12.IN34
i_I[2] => Mux13.IN34
i_I[2] => Mux14.IN34
i_I[2] => Mux15.IN34
i_I[2] => Mux16.IN34
i_I[2] => Mux17.IN34
i_I[2] => Mux18.IN34
i_I[2] => Mux19.IN34
i_I[2] => Mux20.IN34
i_I[2] => Mux21.IN34
i_I[2] => Mux22.IN34
i_I[2] => Mux23.IN34
i_I[2] => Mux24.IN34
i_I[2] => Mux25.IN34
i_I[2] => Mux26.IN34
i_I[2] => Mux27.IN34
i_I[2] => Mux28.IN34
i_I[2] => Mux29.IN34
i_I[2] => Mux30.IN34
i_I[2] => Mux31.IN34
i_I[3] => Mux0.IN33
i_I[3] => Mux1.IN33
i_I[3] => Mux2.IN33
i_I[3] => Mux3.IN33
i_I[3] => Mux4.IN33
i_I[3] => Mux5.IN33
i_I[3] => Mux6.IN33
i_I[3] => Mux7.IN33
i_I[3] => Mux8.IN33
i_I[3] => Mux9.IN33
i_I[3] => Mux10.IN33
i_I[3] => Mux11.IN33
i_I[3] => Mux12.IN33
i_I[3] => Mux13.IN33
i_I[3] => Mux14.IN33
i_I[3] => Mux15.IN33
i_I[3] => Mux16.IN33
i_I[3] => Mux17.IN33
i_I[3] => Mux18.IN33
i_I[3] => Mux19.IN33
i_I[3] => Mux20.IN33
i_I[3] => Mux21.IN33
i_I[3] => Mux22.IN33
i_I[3] => Mux23.IN33
i_I[3] => Mux24.IN33
i_I[3] => Mux25.IN33
i_I[3] => Mux26.IN33
i_I[3] => Mux27.IN33
i_I[3] => Mux28.IN33
i_I[3] => Mux29.IN33
i_I[3] => Mux30.IN33
i_I[3] => Mux31.IN33
i_I[4] => Mux0.IN32
i_I[4] => Mux1.IN32
i_I[4] => Mux2.IN32
i_I[4] => Mux3.IN32
i_I[4] => Mux4.IN32
i_I[4] => Mux5.IN32
i_I[4] => Mux6.IN32
i_I[4] => Mux7.IN32
i_I[4] => Mux8.IN32
i_I[4] => Mux9.IN32
i_I[4] => Mux10.IN32
i_I[4] => Mux11.IN32
i_I[4] => Mux12.IN32
i_I[4] => Mux13.IN32
i_I[4] => Mux14.IN32
i_I[4] => Mux15.IN32
i_I[4] => Mux16.IN32
i_I[4] => Mux17.IN32
i_I[4] => Mux18.IN32
i_I[4] => Mux19.IN32
i_I[4] => Mux20.IN32
i_I[4] => Mux21.IN32
i_I[4] => Mux22.IN32
i_I[4] => Mux23.IN32
i_I[4] => Mux24.IN32
i_I[4] => Mux25.IN32
i_I[4] => Mux26.IN32
i_I[4] => Mux27.IN32
i_I[4] => Mux28.IN32
i_I[4] => Mux29.IN32
i_I[4] => Mux30.IN32
i_I[4] => Mux31.IN32
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:0:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:1:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:3:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:4:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:5:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:6:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:7:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:8:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:9:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:10:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:11:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:12:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:13:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:14:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:15:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:16:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:17:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:18:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:19:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:20:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:21:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:22:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:23:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:24:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:25:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:26:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:27:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:28:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:29:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:30:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|andg2:\g_and:31:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:reg_0|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:1:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:2:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:3:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:4:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:5:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:6:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:7:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:8:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:9:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:10:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:11:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:12:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:13:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:14:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:15:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:16:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:17:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:18:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:19:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:20:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:21:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:22:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:23:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:24:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:25:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:26:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:27:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:28:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:29:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:30:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i
i_CLK => dffg:G_NBit_REG:0:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:1:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:2:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:3:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:4:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:5:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:6:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:7:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:8:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:9:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:10:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:11:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:12:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:13:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:14:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:15:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:16:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:17:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:18:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:19:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:20:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:21:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:22:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:23:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:24:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:25:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:26:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:27:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:28:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:29:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:30:g_dffg0.i_CLK
i_CLK => dffg:G_NBit_REG:31:g_dffg0.i_CLK
i_RST => dffg:G_NBit_REG:0:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:1:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:2:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:3:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:4:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:5:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:6:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:7:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:8:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:9:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:10:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:11:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:12:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:13:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:14:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:15:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:16:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:17:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:18:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:19:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:20:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:21:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:22:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:23:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:24:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:25:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:26:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:27:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:28:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:29:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:30:g_dffg0.i_RST
i_RST => dffg:G_NBit_REG:31:g_dffg0.i_RST
i_WE => dffg:G_NBit_REG:0:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:1:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:2:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:3:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:4:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:5:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:6:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:7:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:8:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:9:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:10:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:11:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:12:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:13:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:14:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:15:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:16:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:17:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:18:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:19:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:20:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:21:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:22:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:23:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:24:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:25:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:26:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:27:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:28:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:29:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:30:g_dffg0.i_WE
i_WE => dffg:G_NBit_REG:31:g_dffg0.i_WE
i_D_N[0] => dffg:G_NBit_REG:0:g_dffg0.i_D
i_D_N[1] => dffg:G_NBit_REG:1:g_dffg0.i_D
i_D_N[2] => dffg:G_NBit_REG:2:g_dffg0.i_D
i_D_N[3] => dffg:G_NBit_REG:3:g_dffg0.i_D
i_D_N[4] => dffg:G_NBit_REG:4:g_dffg0.i_D
i_D_N[5] => dffg:G_NBit_REG:5:g_dffg0.i_D
i_D_N[6] => dffg:G_NBit_REG:6:g_dffg0.i_D
i_D_N[7] => dffg:G_NBit_REG:7:g_dffg0.i_D
i_D_N[8] => dffg:G_NBit_REG:8:g_dffg0.i_D
i_D_N[9] => dffg:G_NBit_REG:9:g_dffg0.i_D
i_D_N[10] => dffg:G_NBit_REG:10:g_dffg0.i_D
i_D_N[11] => dffg:G_NBit_REG:11:g_dffg0.i_D
i_D_N[12] => dffg:G_NBit_REG:12:g_dffg0.i_D
i_D_N[13] => dffg:G_NBit_REG:13:g_dffg0.i_D
i_D_N[14] => dffg:G_NBit_REG:14:g_dffg0.i_D
i_D_N[15] => dffg:G_NBit_REG:15:g_dffg0.i_D
i_D_N[16] => dffg:G_NBit_REG:16:g_dffg0.i_D
i_D_N[17] => dffg:G_NBit_REG:17:g_dffg0.i_D
i_D_N[18] => dffg:G_NBit_REG:18:g_dffg0.i_D
i_D_N[19] => dffg:G_NBit_REG:19:g_dffg0.i_D
i_D_N[20] => dffg:G_NBit_REG:20:g_dffg0.i_D
i_D_N[21] => dffg:G_NBit_REG:21:g_dffg0.i_D
i_D_N[22] => dffg:G_NBit_REG:22:g_dffg0.i_D
i_D_N[23] => dffg:G_NBit_REG:23:g_dffg0.i_D
i_D_N[24] => dffg:G_NBit_REG:24:g_dffg0.i_D
i_D_N[25] => dffg:G_NBit_REG:25:g_dffg0.i_D
i_D_N[26] => dffg:G_NBit_REG:26:g_dffg0.i_D
i_D_N[27] => dffg:G_NBit_REG:27:g_dffg0.i_D
i_D_N[28] => dffg:G_NBit_REG:28:g_dffg0.i_D
i_D_N[29] => dffg:G_NBit_REG:29:g_dffg0.i_D
i_D_N[30] => dffg:G_NBit_REG:30:g_dffg0.i_D
i_D_N[31] => dffg:G_NBit_REG:31:g_dffg0.i_D
o_Q_N[0] <= dffg:G_NBit_REG:0:g_dffg0.o_Q
o_Q_N[1] <= dffg:G_NBit_REG:1:g_dffg0.o_Q
o_Q_N[2] <= dffg:G_NBit_REG:2:g_dffg0.o_Q
o_Q_N[3] <= dffg:G_NBit_REG:3:g_dffg0.o_Q
o_Q_N[4] <= dffg:G_NBit_REG:4:g_dffg0.o_Q
o_Q_N[5] <= dffg:G_NBit_REG:5:g_dffg0.o_Q
o_Q_N[6] <= dffg:G_NBit_REG:6:g_dffg0.o_Q
o_Q_N[7] <= dffg:G_NBit_REG:7:g_dffg0.o_Q
o_Q_N[8] <= dffg:G_NBit_REG:8:g_dffg0.o_Q
o_Q_N[9] <= dffg:G_NBit_REG:9:g_dffg0.o_Q
o_Q_N[10] <= dffg:G_NBit_REG:10:g_dffg0.o_Q
o_Q_N[11] <= dffg:G_NBit_REG:11:g_dffg0.o_Q
o_Q_N[12] <= dffg:G_NBit_REG:12:g_dffg0.o_Q
o_Q_N[13] <= dffg:G_NBit_REG:13:g_dffg0.o_Q
o_Q_N[14] <= dffg:G_NBit_REG:14:g_dffg0.o_Q
o_Q_N[15] <= dffg:G_NBit_REG:15:g_dffg0.o_Q
o_Q_N[16] <= dffg:G_NBit_REG:16:g_dffg0.o_Q
o_Q_N[17] <= dffg:G_NBit_REG:17:g_dffg0.o_Q
o_Q_N[18] <= dffg:G_NBit_REG:18:g_dffg0.o_Q
o_Q_N[19] <= dffg:G_NBit_REG:19:g_dffg0.o_Q
o_Q_N[20] <= dffg:G_NBit_REG:20:g_dffg0.o_Q
o_Q_N[21] <= dffg:G_NBit_REG:21:g_dffg0.o_Q
o_Q_N[22] <= dffg:G_NBit_REG:22:g_dffg0.o_Q
o_Q_N[23] <= dffg:G_NBit_REG:23:g_dffg0.o_Q
o_Q_N[24] <= dffg:G_NBit_REG:24:g_dffg0.o_Q
o_Q_N[25] <= dffg:G_NBit_REG:25:g_dffg0.o_Q
o_Q_N[26] <= dffg:G_NBit_REG:26:g_dffg0.o_Q
o_Q_N[27] <= dffg:G_NBit_REG:27:g_dffg0.o_Q
o_Q_N[28] <= dffg:G_NBit_REG:28:g_dffg0.o_Q
o_Q_N[29] <= dffg:G_NBit_REG:29:g_dffg0.o_Q
o_Q_N[30] <= dffg:G_NBit_REG:30:g_dffg0.o_Q
o_Q_N[31] <= dffg:G_NBit_REG:31:g_dffg0.o_Q


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:0:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:1:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:2:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:3:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:4:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:5:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:6:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:7:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:8:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:9:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:10:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:11:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:12:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:13:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:14:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:15:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:16:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:17:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:18:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:19:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:20:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:21:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:22:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:23:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:24:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:25:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:26:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:27:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:28:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:29:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:30:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|Reg_N:\G1:31:reg_i|dffg:\G_NBit_REG:31:g_dffg0
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|mux32t1_array:read_mux_t
i_A[31][0] => Mux31.IN31
i_A[31][1] => Mux30.IN31
i_A[31][2] => Mux29.IN31
i_A[31][3] => Mux28.IN31
i_A[31][4] => Mux27.IN31
i_A[31][5] => Mux26.IN31
i_A[31][6] => Mux25.IN31
i_A[31][7] => Mux24.IN31
i_A[31][8] => Mux23.IN31
i_A[31][9] => Mux22.IN31
i_A[31][10] => Mux21.IN31
i_A[31][11] => Mux20.IN31
i_A[31][12] => Mux19.IN31
i_A[31][13] => Mux18.IN31
i_A[31][14] => Mux17.IN31
i_A[31][15] => Mux16.IN31
i_A[31][16] => Mux15.IN31
i_A[31][17] => Mux14.IN31
i_A[31][18] => Mux13.IN31
i_A[31][19] => Mux12.IN31
i_A[31][20] => Mux11.IN31
i_A[31][21] => Mux10.IN31
i_A[31][22] => Mux9.IN31
i_A[31][23] => Mux8.IN31
i_A[31][24] => Mux7.IN31
i_A[31][25] => Mux6.IN31
i_A[31][26] => Mux5.IN31
i_A[31][27] => Mux4.IN31
i_A[31][28] => Mux3.IN31
i_A[31][29] => Mux2.IN31
i_A[31][30] => Mux1.IN31
i_A[31][31] => Mux0.IN31
i_A[30][0] => Mux31.IN30
i_A[30][1] => Mux30.IN30
i_A[30][2] => Mux29.IN30
i_A[30][3] => Mux28.IN30
i_A[30][4] => Mux27.IN30
i_A[30][5] => Mux26.IN30
i_A[30][6] => Mux25.IN30
i_A[30][7] => Mux24.IN30
i_A[30][8] => Mux23.IN30
i_A[30][9] => Mux22.IN30
i_A[30][10] => Mux21.IN30
i_A[30][11] => Mux20.IN30
i_A[30][12] => Mux19.IN30
i_A[30][13] => Mux18.IN30
i_A[30][14] => Mux17.IN30
i_A[30][15] => Mux16.IN30
i_A[30][16] => Mux15.IN30
i_A[30][17] => Mux14.IN30
i_A[30][18] => Mux13.IN30
i_A[30][19] => Mux12.IN30
i_A[30][20] => Mux11.IN30
i_A[30][21] => Mux10.IN30
i_A[30][22] => Mux9.IN30
i_A[30][23] => Mux8.IN30
i_A[30][24] => Mux7.IN30
i_A[30][25] => Mux6.IN30
i_A[30][26] => Mux5.IN30
i_A[30][27] => Mux4.IN30
i_A[30][28] => Mux3.IN30
i_A[30][29] => Mux2.IN30
i_A[30][30] => Mux1.IN30
i_A[30][31] => Mux0.IN30
i_A[29][0] => Mux31.IN29
i_A[29][1] => Mux30.IN29
i_A[29][2] => Mux29.IN29
i_A[29][3] => Mux28.IN29
i_A[29][4] => Mux27.IN29
i_A[29][5] => Mux26.IN29
i_A[29][6] => Mux25.IN29
i_A[29][7] => Mux24.IN29
i_A[29][8] => Mux23.IN29
i_A[29][9] => Mux22.IN29
i_A[29][10] => Mux21.IN29
i_A[29][11] => Mux20.IN29
i_A[29][12] => Mux19.IN29
i_A[29][13] => Mux18.IN29
i_A[29][14] => Mux17.IN29
i_A[29][15] => Mux16.IN29
i_A[29][16] => Mux15.IN29
i_A[29][17] => Mux14.IN29
i_A[29][18] => Mux13.IN29
i_A[29][19] => Mux12.IN29
i_A[29][20] => Mux11.IN29
i_A[29][21] => Mux10.IN29
i_A[29][22] => Mux9.IN29
i_A[29][23] => Mux8.IN29
i_A[29][24] => Mux7.IN29
i_A[29][25] => Mux6.IN29
i_A[29][26] => Mux5.IN29
i_A[29][27] => Mux4.IN29
i_A[29][28] => Mux3.IN29
i_A[29][29] => Mux2.IN29
i_A[29][30] => Mux1.IN29
i_A[29][31] => Mux0.IN29
i_A[28][0] => Mux31.IN28
i_A[28][1] => Mux30.IN28
i_A[28][2] => Mux29.IN28
i_A[28][3] => Mux28.IN28
i_A[28][4] => Mux27.IN28
i_A[28][5] => Mux26.IN28
i_A[28][6] => Mux25.IN28
i_A[28][7] => Mux24.IN28
i_A[28][8] => Mux23.IN28
i_A[28][9] => Mux22.IN28
i_A[28][10] => Mux21.IN28
i_A[28][11] => Mux20.IN28
i_A[28][12] => Mux19.IN28
i_A[28][13] => Mux18.IN28
i_A[28][14] => Mux17.IN28
i_A[28][15] => Mux16.IN28
i_A[28][16] => Mux15.IN28
i_A[28][17] => Mux14.IN28
i_A[28][18] => Mux13.IN28
i_A[28][19] => Mux12.IN28
i_A[28][20] => Mux11.IN28
i_A[28][21] => Mux10.IN28
i_A[28][22] => Mux9.IN28
i_A[28][23] => Mux8.IN28
i_A[28][24] => Mux7.IN28
i_A[28][25] => Mux6.IN28
i_A[28][26] => Mux5.IN28
i_A[28][27] => Mux4.IN28
i_A[28][28] => Mux3.IN28
i_A[28][29] => Mux2.IN28
i_A[28][30] => Mux1.IN28
i_A[28][31] => Mux0.IN28
i_A[27][0] => Mux31.IN27
i_A[27][1] => Mux30.IN27
i_A[27][2] => Mux29.IN27
i_A[27][3] => Mux28.IN27
i_A[27][4] => Mux27.IN27
i_A[27][5] => Mux26.IN27
i_A[27][6] => Mux25.IN27
i_A[27][7] => Mux24.IN27
i_A[27][8] => Mux23.IN27
i_A[27][9] => Mux22.IN27
i_A[27][10] => Mux21.IN27
i_A[27][11] => Mux20.IN27
i_A[27][12] => Mux19.IN27
i_A[27][13] => Mux18.IN27
i_A[27][14] => Mux17.IN27
i_A[27][15] => Mux16.IN27
i_A[27][16] => Mux15.IN27
i_A[27][17] => Mux14.IN27
i_A[27][18] => Mux13.IN27
i_A[27][19] => Mux12.IN27
i_A[27][20] => Mux11.IN27
i_A[27][21] => Mux10.IN27
i_A[27][22] => Mux9.IN27
i_A[27][23] => Mux8.IN27
i_A[27][24] => Mux7.IN27
i_A[27][25] => Mux6.IN27
i_A[27][26] => Mux5.IN27
i_A[27][27] => Mux4.IN27
i_A[27][28] => Mux3.IN27
i_A[27][29] => Mux2.IN27
i_A[27][30] => Mux1.IN27
i_A[27][31] => Mux0.IN27
i_A[26][0] => Mux31.IN26
i_A[26][1] => Mux30.IN26
i_A[26][2] => Mux29.IN26
i_A[26][3] => Mux28.IN26
i_A[26][4] => Mux27.IN26
i_A[26][5] => Mux26.IN26
i_A[26][6] => Mux25.IN26
i_A[26][7] => Mux24.IN26
i_A[26][8] => Mux23.IN26
i_A[26][9] => Mux22.IN26
i_A[26][10] => Mux21.IN26
i_A[26][11] => Mux20.IN26
i_A[26][12] => Mux19.IN26
i_A[26][13] => Mux18.IN26
i_A[26][14] => Mux17.IN26
i_A[26][15] => Mux16.IN26
i_A[26][16] => Mux15.IN26
i_A[26][17] => Mux14.IN26
i_A[26][18] => Mux13.IN26
i_A[26][19] => Mux12.IN26
i_A[26][20] => Mux11.IN26
i_A[26][21] => Mux10.IN26
i_A[26][22] => Mux9.IN26
i_A[26][23] => Mux8.IN26
i_A[26][24] => Mux7.IN26
i_A[26][25] => Mux6.IN26
i_A[26][26] => Mux5.IN26
i_A[26][27] => Mux4.IN26
i_A[26][28] => Mux3.IN26
i_A[26][29] => Mux2.IN26
i_A[26][30] => Mux1.IN26
i_A[26][31] => Mux0.IN26
i_A[25][0] => Mux31.IN25
i_A[25][1] => Mux30.IN25
i_A[25][2] => Mux29.IN25
i_A[25][3] => Mux28.IN25
i_A[25][4] => Mux27.IN25
i_A[25][5] => Mux26.IN25
i_A[25][6] => Mux25.IN25
i_A[25][7] => Mux24.IN25
i_A[25][8] => Mux23.IN25
i_A[25][9] => Mux22.IN25
i_A[25][10] => Mux21.IN25
i_A[25][11] => Mux20.IN25
i_A[25][12] => Mux19.IN25
i_A[25][13] => Mux18.IN25
i_A[25][14] => Mux17.IN25
i_A[25][15] => Mux16.IN25
i_A[25][16] => Mux15.IN25
i_A[25][17] => Mux14.IN25
i_A[25][18] => Mux13.IN25
i_A[25][19] => Mux12.IN25
i_A[25][20] => Mux11.IN25
i_A[25][21] => Mux10.IN25
i_A[25][22] => Mux9.IN25
i_A[25][23] => Mux8.IN25
i_A[25][24] => Mux7.IN25
i_A[25][25] => Mux6.IN25
i_A[25][26] => Mux5.IN25
i_A[25][27] => Mux4.IN25
i_A[25][28] => Mux3.IN25
i_A[25][29] => Mux2.IN25
i_A[25][30] => Mux1.IN25
i_A[25][31] => Mux0.IN25
i_A[24][0] => Mux31.IN24
i_A[24][1] => Mux30.IN24
i_A[24][2] => Mux29.IN24
i_A[24][3] => Mux28.IN24
i_A[24][4] => Mux27.IN24
i_A[24][5] => Mux26.IN24
i_A[24][6] => Mux25.IN24
i_A[24][7] => Mux24.IN24
i_A[24][8] => Mux23.IN24
i_A[24][9] => Mux22.IN24
i_A[24][10] => Mux21.IN24
i_A[24][11] => Mux20.IN24
i_A[24][12] => Mux19.IN24
i_A[24][13] => Mux18.IN24
i_A[24][14] => Mux17.IN24
i_A[24][15] => Mux16.IN24
i_A[24][16] => Mux15.IN24
i_A[24][17] => Mux14.IN24
i_A[24][18] => Mux13.IN24
i_A[24][19] => Mux12.IN24
i_A[24][20] => Mux11.IN24
i_A[24][21] => Mux10.IN24
i_A[24][22] => Mux9.IN24
i_A[24][23] => Mux8.IN24
i_A[24][24] => Mux7.IN24
i_A[24][25] => Mux6.IN24
i_A[24][26] => Mux5.IN24
i_A[24][27] => Mux4.IN24
i_A[24][28] => Mux3.IN24
i_A[24][29] => Mux2.IN24
i_A[24][30] => Mux1.IN24
i_A[24][31] => Mux0.IN24
i_A[23][0] => Mux31.IN23
i_A[23][1] => Mux30.IN23
i_A[23][2] => Mux29.IN23
i_A[23][3] => Mux28.IN23
i_A[23][4] => Mux27.IN23
i_A[23][5] => Mux26.IN23
i_A[23][6] => Mux25.IN23
i_A[23][7] => Mux24.IN23
i_A[23][8] => Mux23.IN23
i_A[23][9] => Mux22.IN23
i_A[23][10] => Mux21.IN23
i_A[23][11] => Mux20.IN23
i_A[23][12] => Mux19.IN23
i_A[23][13] => Mux18.IN23
i_A[23][14] => Mux17.IN23
i_A[23][15] => Mux16.IN23
i_A[23][16] => Mux15.IN23
i_A[23][17] => Mux14.IN23
i_A[23][18] => Mux13.IN23
i_A[23][19] => Mux12.IN23
i_A[23][20] => Mux11.IN23
i_A[23][21] => Mux10.IN23
i_A[23][22] => Mux9.IN23
i_A[23][23] => Mux8.IN23
i_A[23][24] => Mux7.IN23
i_A[23][25] => Mux6.IN23
i_A[23][26] => Mux5.IN23
i_A[23][27] => Mux4.IN23
i_A[23][28] => Mux3.IN23
i_A[23][29] => Mux2.IN23
i_A[23][30] => Mux1.IN23
i_A[23][31] => Mux0.IN23
i_A[22][0] => Mux31.IN22
i_A[22][1] => Mux30.IN22
i_A[22][2] => Mux29.IN22
i_A[22][3] => Mux28.IN22
i_A[22][4] => Mux27.IN22
i_A[22][5] => Mux26.IN22
i_A[22][6] => Mux25.IN22
i_A[22][7] => Mux24.IN22
i_A[22][8] => Mux23.IN22
i_A[22][9] => Mux22.IN22
i_A[22][10] => Mux21.IN22
i_A[22][11] => Mux20.IN22
i_A[22][12] => Mux19.IN22
i_A[22][13] => Mux18.IN22
i_A[22][14] => Mux17.IN22
i_A[22][15] => Mux16.IN22
i_A[22][16] => Mux15.IN22
i_A[22][17] => Mux14.IN22
i_A[22][18] => Mux13.IN22
i_A[22][19] => Mux12.IN22
i_A[22][20] => Mux11.IN22
i_A[22][21] => Mux10.IN22
i_A[22][22] => Mux9.IN22
i_A[22][23] => Mux8.IN22
i_A[22][24] => Mux7.IN22
i_A[22][25] => Mux6.IN22
i_A[22][26] => Mux5.IN22
i_A[22][27] => Mux4.IN22
i_A[22][28] => Mux3.IN22
i_A[22][29] => Mux2.IN22
i_A[22][30] => Mux1.IN22
i_A[22][31] => Mux0.IN22
i_A[21][0] => Mux31.IN21
i_A[21][1] => Mux30.IN21
i_A[21][2] => Mux29.IN21
i_A[21][3] => Mux28.IN21
i_A[21][4] => Mux27.IN21
i_A[21][5] => Mux26.IN21
i_A[21][6] => Mux25.IN21
i_A[21][7] => Mux24.IN21
i_A[21][8] => Mux23.IN21
i_A[21][9] => Mux22.IN21
i_A[21][10] => Mux21.IN21
i_A[21][11] => Mux20.IN21
i_A[21][12] => Mux19.IN21
i_A[21][13] => Mux18.IN21
i_A[21][14] => Mux17.IN21
i_A[21][15] => Mux16.IN21
i_A[21][16] => Mux15.IN21
i_A[21][17] => Mux14.IN21
i_A[21][18] => Mux13.IN21
i_A[21][19] => Mux12.IN21
i_A[21][20] => Mux11.IN21
i_A[21][21] => Mux10.IN21
i_A[21][22] => Mux9.IN21
i_A[21][23] => Mux8.IN21
i_A[21][24] => Mux7.IN21
i_A[21][25] => Mux6.IN21
i_A[21][26] => Mux5.IN21
i_A[21][27] => Mux4.IN21
i_A[21][28] => Mux3.IN21
i_A[21][29] => Mux2.IN21
i_A[21][30] => Mux1.IN21
i_A[21][31] => Mux0.IN21
i_A[20][0] => Mux31.IN20
i_A[20][1] => Mux30.IN20
i_A[20][2] => Mux29.IN20
i_A[20][3] => Mux28.IN20
i_A[20][4] => Mux27.IN20
i_A[20][5] => Mux26.IN20
i_A[20][6] => Mux25.IN20
i_A[20][7] => Mux24.IN20
i_A[20][8] => Mux23.IN20
i_A[20][9] => Mux22.IN20
i_A[20][10] => Mux21.IN20
i_A[20][11] => Mux20.IN20
i_A[20][12] => Mux19.IN20
i_A[20][13] => Mux18.IN20
i_A[20][14] => Mux17.IN20
i_A[20][15] => Mux16.IN20
i_A[20][16] => Mux15.IN20
i_A[20][17] => Mux14.IN20
i_A[20][18] => Mux13.IN20
i_A[20][19] => Mux12.IN20
i_A[20][20] => Mux11.IN20
i_A[20][21] => Mux10.IN20
i_A[20][22] => Mux9.IN20
i_A[20][23] => Mux8.IN20
i_A[20][24] => Mux7.IN20
i_A[20][25] => Mux6.IN20
i_A[20][26] => Mux5.IN20
i_A[20][27] => Mux4.IN20
i_A[20][28] => Mux3.IN20
i_A[20][29] => Mux2.IN20
i_A[20][30] => Mux1.IN20
i_A[20][31] => Mux0.IN20
i_A[19][0] => Mux31.IN19
i_A[19][1] => Mux30.IN19
i_A[19][2] => Mux29.IN19
i_A[19][3] => Mux28.IN19
i_A[19][4] => Mux27.IN19
i_A[19][5] => Mux26.IN19
i_A[19][6] => Mux25.IN19
i_A[19][7] => Mux24.IN19
i_A[19][8] => Mux23.IN19
i_A[19][9] => Mux22.IN19
i_A[19][10] => Mux21.IN19
i_A[19][11] => Mux20.IN19
i_A[19][12] => Mux19.IN19
i_A[19][13] => Mux18.IN19
i_A[19][14] => Mux17.IN19
i_A[19][15] => Mux16.IN19
i_A[19][16] => Mux15.IN19
i_A[19][17] => Mux14.IN19
i_A[19][18] => Mux13.IN19
i_A[19][19] => Mux12.IN19
i_A[19][20] => Mux11.IN19
i_A[19][21] => Mux10.IN19
i_A[19][22] => Mux9.IN19
i_A[19][23] => Mux8.IN19
i_A[19][24] => Mux7.IN19
i_A[19][25] => Mux6.IN19
i_A[19][26] => Mux5.IN19
i_A[19][27] => Mux4.IN19
i_A[19][28] => Mux3.IN19
i_A[19][29] => Mux2.IN19
i_A[19][30] => Mux1.IN19
i_A[19][31] => Mux0.IN19
i_A[18][0] => Mux31.IN18
i_A[18][1] => Mux30.IN18
i_A[18][2] => Mux29.IN18
i_A[18][3] => Mux28.IN18
i_A[18][4] => Mux27.IN18
i_A[18][5] => Mux26.IN18
i_A[18][6] => Mux25.IN18
i_A[18][7] => Mux24.IN18
i_A[18][8] => Mux23.IN18
i_A[18][9] => Mux22.IN18
i_A[18][10] => Mux21.IN18
i_A[18][11] => Mux20.IN18
i_A[18][12] => Mux19.IN18
i_A[18][13] => Mux18.IN18
i_A[18][14] => Mux17.IN18
i_A[18][15] => Mux16.IN18
i_A[18][16] => Mux15.IN18
i_A[18][17] => Mux14.IN18
i_A[18][18] => Mux13.IN18
i_A[18][19] => Mux12.IN18
i_A[18][20] => Mux11.IN18
i_A[18][21] => Mux10.IN18
i_A[18][22] => Mux9.IN18
i_A[18][23] => Mux8.IN18
i_A[18][24] => Mux7.IN18
i_A[18][25] => Mux6.IN18
i_A[18][26] => Mux5.IN18
i_A[18][27] => Mux4.IN18
i_A[18][28] => Mux3.IN18
i_A[18][29] => Mux2.IN18
i_A[18][30] => Mux1.IN18
i_A[18][31] => Mux0.IN18
i_A[17][0] => Mux31.IN17
i_A[17][1] => Mux30.IN17
i_A[17][2] => Mux29.IN17
i_A[17][3] => Mux28.IN17
i_A[17][4] => Mux27.IN17
i_A[17][5] => Mux26.IN17
i_A[17][6] => Mux25.IN17
i_A[17][7] => Mux24.IN17
i_A[17][8] => Mux23.IN17
i_A[17][9] => Mux22.IN17
i_A[17][10] => Mux21.IN17
i_A[17][11] => Mux20.IN17
i_A[17][12] => Mux19.IN17
i_A[17][13] => Mux18.IN17
i_A[17][14] => Mux17.IN17
i_A[17][15] => Mux16.IN17
i_A[17][16] => Mux15.IN17
i_A[17][17] => Mux14.IN17
i_A[17][18] => Mux13.IN17
i_A[17][19] => Mux12.IN17
i_A[17][20] => Mux11.IN17
i_A[17][21] => Mux10.IN17
i_A[17][22] => Mux9.IN17
i_A[17][23] => Mux8.IN17
i_A[17][24] => Mux7.IN17
i_A[17][25] => Mux6.IN17
i_A[17][26] => Mux5.IN17
i_A[17][27] => Mux4.IN17
i_A[17][28] => Mux3.IN17
i_A[17][29] => Mux2.IN17
i_A[17][30] => Mux1.IN17
i_A[17][31] => Mux0.IN17
i_A[16][0] => Mux31.IN16
i_A[16][1] => Mux30.IN16
i_A[16][2] => Mux29.IN16
i_A[16][3] => Mux28.IN16
i_A[16][4] => Mux27.IN16
i_A[16][5] => Mux26.IN16
i_A[16][6] => Mux25.IN16
i_A[16][7] => Mux24.IN16
i_A[16][8] => Mux23.IN16
i_A[16][9] => Mux22.IN16
i_A[16][10] => Mux21.IN16
i_A[16][11] => Mux20.IN16
i_A[16][12] => Mux19.IN16
i_A[16][13] => Mux18.IN16
i_A[16][14] => Mux17.IN16
i_A[16][15] => Mux16.IN16
i_A[16][16] => Mux15.IN16
i_A[16][17] => Mux14.IN16
i_A[16][18] => Mux13.IN16
i_A[16][19] => Mux12.IN16
i_A[16][20] => Mux11.IN16
i_A[16][21] => Mux10.IN16
i_A[16][22] => Mux9.IN16
i_A[16][23] => Mux8.IN16
i_A[16][24] => Mux7.IN16
i_A[16][25] => Mux6.IN16
i_A[16][26] => Mux5.IN16
i_A[16][27] => Mux4.IN16
i_A[16][28] => Mux3.IN16
i_A[16][29] => Mux2.IN16
i_A[16][30] => Mux1.IN16
i_A[16][31] => Mux0.IN16
i_A[15][0] => Mux31.IN15
i_A[15][1] => Mux30.IN15
i_A[15][2] => Mux29.IN15
i_A[15][3] => Mux28.IN15
i_A[15][4] => Mux27.IN15
i_A[15][5] => Mux26.IN15
i_A[15][6] => Mux25.IN15
i_A[15][7] => Mux24.IN15
i_A[15][8] => Mux23.IN15
i_A[15][9] => Mux22.IN15
i_A[15][10] => Mux21.IN15
i_A[15][11] => Mux20.IN15
i_A[15][12] => Mux19.IN15
i_A[15][13] => Mux18.IN15
i_A[15][14] => Mux17.IN15
i_A[15][15] => Mux16.IN15
i_A[15][16] => Mux15.IN15
i_A[15][17] => Mux14.IN15
i_A[15][18] => Mux13.IN15
i_A[15][19] => Mux12.IN15
i_A[15][20] => Mux11.IN15
i_A[15][21] => Mux10.IN15
i_A[15][22] => Mux9.IN15
i_A[15][23] => Mux8.IN15
i_A[15][24] => Mux7.IN15
i_A[15][25] => Mux6.IN15
i_A[15][26] => Mux5.IN15
i_A[15][27] => Mux4.IN15
i_A[15][28] => Mux3.IN15
i_A[15][29] => Mux2.IN15
i_A[15][30] => Mux1.IN15
i_A[15][31] => Mux0.IN15
i_A[14][0] => Mux31.IN14
i_A[14][1] => Mux30.IN14
i_A[14][2] => Mux29.IN14
i_A[14][3] => Mux28.IN14
i_A[14][4] => Mux27.IN14
i_A[14][5] => Mux26.IN14
i_A[14][6] => Mux25.IN14
i_A[14][7] => Mux24.IN14
i_A[14][8] => Mux23.IN14
i_A[14][9] => Mux22.IN14
i_A[14][10] => Mux21.IN14
i_A[14][11] => Mux20.IN14
i_A[14][12] => Mux19.IN14
i_A[14][13] => Mux18.IN14
i_A[14][14] => Mux17.IN14
i_A[14][15] => Mux16.IN14
i_A[14][16] => Mux15.IN14
i_A[14][17] => Mux14.IN14
i_A[14][18] => Mux13.IN14
i_A[14][19] => Mux12.IN14
i_A[14][20] => Mux11.IN14
i_A[14][21] => Mux10.IN14
i_A[14][22] => Mux9.IN14
i_A[14][23] => Mux8.IN14
i_A[14][24] => Mux7.IN14
i_A[14][25] => Mux6.IN14
i_A[14][26] => Mux5.IN14
i_A[14][27] => Mux4.IN14
i_A[14][28] => Mux3.IN14
i_A[14][29] => Mux2.IN14
i_A[14][30] => Mux1.IN14
i_A[14][31] => Mux0.IN14
i_A[13][0] => Mux31.IN13
i_A[13][1] => Mux30.IN13
i_A[13][2] => Mux29.IN13
i_A[13][3] => Mux28.IN13
i_A[13][4] => Mux27.IN13
i_A[13][5] => Mux26.IN13
i_A[13][6] => Mux25.IN13
i_A[13][7] => Mux24.IN13
i_A[13][8] => Mux23.IN13
i_A[13][9] => Mux22.IN13
i_A[13][10] => Mux21.IN13
i_A[13][11] => Mux20.IN13
i_A[13][12] => Mux19.IN13
i_A[13][13] => Mux18.IN13
i_A[13][14] => Mux17.IN13
i_A[13][15] => Mux16.IN13
i_A[13][16] => Mux15.IN13
i_A[13][17] => Mux14.IN13
i_A[13][18] => Mux13.IN13
i_A[13][19] => Mux12.IN13
i_A[13][20] => Mux11.IN13
i_A[13][21] => Mux10.IN13
i_A[13][22] => Mux9.IN13
i_A[13][23] => Mux8.IN13
i_A[13][24] => Mux7.IN13
i_A[13][25] => Mux6.IN13
i_A[13][26] => Mux5.IN13
i_A[13][27] => Mux4.IN13
i_A[13][28] => Mux3.IN13
i_A[13][29] => Mux2.IN13
i_A[13][30] => Mux1.IN13
i_A[13][31] => Mux0.IN13
i_A[12][0] => Mux31.IN12
i_A[12][1] => Mux30.IN12
i_A[12][2] => Mux29.IN12
i_A[12][3] => Mux28.IN12
i_A[12][4] => Mux27.IN12
i_A[12][5] => Mux26.IN12
i_A[12][6] => Mux25.IN12
i_A[12][7] => Mux24.IN12
i_A[12][8] => Mux23.IN12
i_A[12][9] => Mux22.IN12
i_A[12][10] => Mux21.IN12
i_A[12][11] => Mux20.IN12
i_A[12][12] => Mux19.IN12
i_A[12][13] => Mux18.IN12
i_A[12][14] => Mux17.IN12
i_A[12][15] => Mux16.IN12
i_A[12][16] => Mux15.IN12
i_A[12][17] => Mux14.IN12
i_A[12][18] => Mux13.IN12
i_A[12][19] => Mux12.IN12
i_A[12][20] => Mux11.IN12
i_A[12][21] => Mux10.IN12
i_A[12][22] => Mux9.IN12
i_A[12][23] => Mux8.IN12
i_A[12][24] => Mux7.IN12
i_A[12][25] => Mux6.IN12
i_A[12][26] => Mux5.IN12
i_A[12][27] => Mux4.IN12
i_A[12][28] => Mux3.IN12
i_A[12][29] => Mux2.IN12
i_A[12][30] => Mux1.IN12
i_A[12][31] => Mux0.IN12
i_A[11][0] => Mux31.IN11
i_A[11][1] => Mux30.IN11
i_A[11][2] => Mux29.IN11
i_A[11][3] => Mux28.IN11
i_A[11][4] => Mux27.IN11
i_A[11][5] => Mux26.IN11
i_A[11][6] => Mux25.IN11
i_A[11][7] => Mux24.IN11
i_A[11][8] => Mux23.IN11
i_A[11][9] => Mux22.IN11
i_A[11][10] => Mux21.IN11
i_A[11][11] => Mux20.IN11
i_A[11][12] => Mux19.IN11
i_A[11][13] => Mux18.IN11
i_A[11][14] => Mux17.IN11
i_A[11][15] => Mux16.IN11
i_A[11][16] => Mux15.IN11
i_A[11][17] => Mux14.IN11
i_A[11][18] => Mux13.IN11
i_A[11][19] => Mux12.IN11
i_A[11][20] => Mux11.IN11
i_A[11][21] => Mux10.IN11
i_A[11][22] => Mux9.IN11
i_A[11][23] => Mux8.IN11
i_A[11][24] => Mux7.IN11
i_A[11][25] => Mux6.IN11
i_A[11][26] => Mux5.IN11
i_A[11][27] => Mux4.IN11
i_A[11][28] => Mux3.IN11
i_A[11][29] => Mux2.IN11
i_A[11][30] => Mux1.IN11
i_A[11][31] => Mux0.IN11
i_A[10][0] => Mux31.IN10
i_A[10][1] => Mux30.IN10
i_A[10][2] => Mux29.IN10
i_A[10][3] => Mux28.IN10
i_A[10][4] => Mux27.IN10
i_A[10][5] => Mux26.IN10
i_A[10][6] => Mux25.IN10
i_A[10][7] => Mux24.IN10
i_A[10][8] => Mux23.IN10
i_A[10][9] => Mux22.IN10
i_A[10][10] => Mux21.IN10
i_A[10][11] => Mux20.IN10
i_A[10][12] => Mux19.IN10
i_A[10][13] => Mux18.IN10
i_A[10][14] => Mux17.IN10
i_A[10][15] => Mux16.IN10
i_A[10][16] => Mux15.IN10
i_A[10][17] => Mux14.IN10
i_A[10][18] => Mux13.IN10
i_A[10][19] => Mux12.IN10
i_A[10][20] => Mux11.IN10
i_A[10][21] => Mux10.IN10
i_A[10][22] => Mux9.IN10
i_A[10][23] => Mux8.IN10
i_A[10][24] => Mux7.IN10
i_A[10][25] => Mux6.IN10
i_A[10][26] => Mux5.IN10
i_A[10][27] => Mux4.IN10
i_A[10][28] => Mux3.IN10
i_A[10][29] => Mux2.IN10
i_A[10][30] => Mux1.IN10
i_A[10][31] => Mux0.IN10
i_A[9][0] => Mux31.IN9
i_A[9][1] => Mux30.IN9
i_A[9][2] => Mux29.IN9
i_A[9][3] => Mux28.IN9
i_A[9][4] => Mux27.IN9
i_A[9][5] => Mux26.IN9
i_A[9][6] => Mux25.IN9
i_A[9][7] => Mux24.IN9
i_A[9][8] => Mux23.IN9
i_A[9][9] => Mux22.IN9
i_A[9][10] => Mux21.IN9
i_A[9][11] => Mux20.IN9
i_A[9][12] => Mux19.IN9
i_A[9][13] => Mux18.IN9
i_A[9][14] => Mux17.IN9
i_A[9][15] => Mux16.IN9
i_A[9][16] => Mux15.IN9
i_A[9][17] => Mux14.IN9
i_A[9][18] => Mux13.IN9
i_A[9][19] => Mux12.IN9
i_A[9][20] => Mux11.IN9
i_A[9][21] => Mux10.IN9
i_A[9][22] => Mux9.IN9
i_A[9][23] => Mux8.IN9
i_A[9][24] => Mux7.IN9
i_A[9][25] => Mux6.IN9
i_A[9][26] => Mux5.IN9
i_A[9][27] => Mux4.IN9
i_A[9][28] => Mux3.IN9
i_A[9][29] => Mux2.IN9
i_A[9][30] => Mux1.IN9
i_A[9][31] => Mux0.IN9
i_A[8][0] => Mux31.IN8
i_A[8][1] => Mux30.IN8
i_A[8][2] => Mux29.IN8
i_A[8][3] => Mux28.IN8
i_A[8][4] => Mux27.IN8
i_A[8][5] => Mux26.IN8
i_A[8][6] => Mux25.IN8
i_A[8][7] => Mux24.IN8
i_A[8][8] => Mux23.IN8
i_A[8][9] => Mux22.IN8
i_A[8][10] => Mux21.IN8
i_A[8][11] => Mux20.IN8
i_A[8][12] => Mux19.IN8
i_A[8][13] => Mux18.IN8
i_A[8][14] => Mux17.IN8
i_A[8][15] => Mux16.IN8
i_A[8][16] => Mux15.IN8
i_A[8][17] => Mux14.IN8
i_A[8][18] => Mux13.IN8
i_A[8][19] => Mux12.IN8
i_A[8][20] => Mux11.IN8
i_A[8][21] => Mux10.IN8
i_A[8][22] => Mux9.IN8
i_A[8][23] => Mux8.IN8
i_A[8][24] => Mux7.IN8
i_A[8][25] => Mux6.IN8
i_A[8][26] => Mux5.IN8
i_A[8][27] => Mux4.IN8
i_A[8][28] => Mux3.IN8
i_A[8][29] => Mux2.IN8
i_A[8][30] => Mux1.IN8
i_A[8][31] => Mux0.IN8
i_A[7][0] => Mux31.IN7
i_A[7][1] => Mux30.IN7
i_A[7][2] => Mux29.IN7
i_A[7][3] => Mux28.IN7
i_A[7][4] => Mux27.IN7
i_A[7][5] => Mux26.IN7
i_A[7][6] => Mux25.IN7
i_A[7][7] => Mux24.IN7
i_A[7][8] => Mux23.IN7
i_A[7][9] => Mux22.IN7
i_A[7][10] => Mux21.IN7
i_A[7][11] => Mux20.IN7
i_A[7][12] => Mux19.IN7
i_A[7][13] => Mux18.IN7
i_A[7][14] => Mux17.IN7
i_A[7][15] => Mux16.IN7
i_A[7][16] => Mux15.IN7
i_A[7][17] => Mux14.IN7
i_A[7][18] => Mux13.IN7
i_A[7][19] => Mux12.IN7
i_A[7][20] => Mux11.IN7
i_A[7][21] => Mux10.IN7
i_A[7][22] => Mux9.IN7
i_A[7][23] => Mux8.IN7
i_A[7][24] => Mux7.IN7
i_A[7][25] => Mux6.IN7
i_A[7][26] => Mux5.IN7
i_A[7][27] => Mux4.IN7
i_A[7][28] => Mux3.IN7
i_A[7][29] => Mux2.IN7
i_A[7][30] => Mux1.IN7
i_A[7][31] => Mux0.IN7
i_A[6][0] => Mux31.IN6
i_A[6][1] => Mux30.IN6
i_A[6][2] => Mux29.IN6
i_A[6][3] => Mux28.IN6
i_A[6][4] => Mux27.IN6
i_A[6][5] => Mux26.IN6
i_A[6][6] => Mux25.IN6
i_A[6][7] => Mux24.IN6
i_A[6][8] => Mux23.IN6
i_A[6][9] => Mux22.IN6
i_A[6][10] => Mux21.IN6
i_A[6][11] => Mux20.IN6
i_A[6][12] => Mux19.IN6
i_A[6][13] => Mux18.IN6
i_A[6][14] => Mux17.IN6
i_A[6][15] => Mux16.IN6
i_A[6][16] => Mux15.IN6
i_A[6][17] => Mux14.IN6
i_A[6][18] => Mux13.IN6
i_A[6][19] => Mux12.IN6
i_A[6][20] => Mux11.IN6
i_A[6][21] => Mux10.IN6
i_A[6][22] => Mux9.IN6
i_A[6][23] => Mux8.IN6
i_A[6][24] => Mux7.IN6
i_A[6][25] => Mux6.IN6
i_A[6][26] => Mux5.IN6
i_A[6][27] => Mux4.IN6
i_A[6][28] => Mux3.IN6
i_A[6][29] => Mux2.IN6
i_A[6][30] => Mux1.IN6
i_A[6][31] => Mux0.IN6
i_A[5][0] => Mux31.IN5
i_A[5][1] => Mux30.IN5
i_A[5][2] => Mux29.IN5
i_A[5][3] => Mux28.IN5
i_A[5][4] => Mux27.IN5
i_A[5][5] => Mux26.IN5
i_A[5][6] => Mux25.IN5
i_A[5][7] => Mux24.IN5
i_A[5][8] => Mux23.IN5
i_A[5][9] => Mux22.IN5
i_A[5][10] => Mux21.IN5
i_A[5][11] => Mux20.IN5
i_A[5][12] => Mux19.IN5
i_A[5][13] => Mux18.IN5
i_A[5][14] => Mux17.IN5
i_A[5][15] => Mux16.IN5
i_A[5][16] => Mux15.IN5
i_A[5][17] => Mux14.IN5
i_A[5][18] => Mux13.IN5
i_A[5][19] => Mux12.IN5
i_A[5][20] => Mux11.IN5
i_A[5][21] => Mux10.IN5
i_A[5][22] => Mux9.IN5
i_A[5][23] => Mux8.IN5
i_A[5][24] => Mux7.IN5
i_A[5][25] => Mux6.IN5
i_A[5][26] => Mux5.IN5
i_A[5][27] => Mux4.IN5
i_A[5][28] => Mux3.IN5
i_A[5][29] => Mux2.IN5
i_A[5][30] => Mux1.IN5
i_A[5][31] => Mux0.IN5
i_A[4][0] => Mux31.IN4
i_A[4][1] => Mux30.IN4
i_A[4][2] => Mux29.IN4
i_A[4][3] => Mux28.IN4
i_A[4][4] => Mux27.IN4
i_A[4][5] => Mux26.IN4
i_A[4][6] => Mux25.IN4
i_A[4][7] => Mux24.IN4
i_A[4][8] => Mux23.IN4
i_A[4][9] => Mux22.IN4
i_A[4][10] => Mux21.IN4
i_A[4][11] => Mux20.IN4
i_A[4][12] => Mux19.IN4
i_A[4][13] => Mux18.IN4
i_A[4][14] => Mux17.IN4
i_A[4][15] => Mux16.IN4
i_A[4][16] => Mux15.IN4
i_A[4][17] => Mux14.IN4
i_A[4][18] => Mux13.IN4
i_A[4][19] => Mux12.IN4
i_A[4][20] => Mux11.IN4
i_A[4][21] => Mux10.IN4
i_A[4][22] => Mux9.IN4
i_A[4][23] => Mux8.IN4
i_A[4][24] => Mux7.IN4
i_A[4][25] => Mux6.IN4
i_A[4][26] => Mux5.IN4
i_A[4][27] => Mux4.IN4
i_A[4][28] => Mux3.IN4
i_A[4][29] => Mux2.IN4
i_A[4][30] => Mux1.IN4
i_A[4][31] => Mux0.IN4
i_A[3][0] => Mux31.IN3
i_A[3][1] => Mux30.IN3
i_A[3][2] => Mux29.IN3
i_A[3][3] => Mux28.IN3
i_A[3][4] => Mux27.IN3
i_A[3][5] => Mux26.IN3
i_A[3][6] => Mux25.IN3
i_A[3][7] => Mux24.IN3
i_A[3][8] => Mux23.IN3
i_A[3][9] => Mux22.IN3
i_A[3][10] => Mux21.IN3
i_A[3][11] => Mux20.IN3
i_A[3][12] => Mux19.IN3
i_A[3][13] => Mux18.IN3
i_A[3][14] => Mux17.IN3
i_A[3][15] => Mux16.IN3
i_A[3][16] => Mux15.IN3
i_A[3][17] => Mux14.IN3
i_A[3][18] => Mux13.IN3
i_A[3][19] => Mux12.IN3
i_A[3][20] => Mux11.IN3
i_A[3][21] => Mux10.IN3
i_A[3][22] => Mux9.IN3
i_A[3][23] => Mux8.IN3
i_A[3][24] => Mux7.IN3
i_A[3][25] => Mux6.IN3
i_A[3][26] => Mux5.IN3
i_A[3][27] => Mux4.IN3
i_A[3][28] => Mux3.IN3
i_A[3][29] => Mux2.IN3
i_A[3][30] => Mux1.IN3
i_A[3][31] => Mux0.IN3
i_A[2][0] => Mux31.IN2
i_A[2][1] => Mux30.IN2
i_A[2][2] => Mux29.IN2
i_A[2][3] => Mux28.IN2
i_A[2][4] => Mux27.IN2
i_A[2][5] => Mux26.IN2
i_A[2][6] => Mux25.IN2
i_A[2][7] => Mux24.IN2
i_A[2][8] => Mux23.IN2
i_A[2][9] => Mux22.IN2
i_A[2][10] => Mux21.IN2
i_A[2][11] => Mux20.IN2
i_A[2][12] => Mux19.IN2
i_A[2][13] => Mux18.IN2
i_A[2][14] => Mux17.IN2
i_A[2][15] => Mux16.IN2
i_A[2][16] => Mux15.IN2
i_A[2][17] => Mux14.IN2
i_A[2][18] => Mux13.IN2
i_A[2][19] => Mux12.IN2
i_A[2][20] => Mux11.IN2
i_A[2][21] => Mux10.IN2
i_A[2][22] => Mux9.IN2
i_A[2][23] => Mux8.IN2
i_A[2][24] => Mux7.IN2
i_A[2][25] => Mux6.IN2
i_A[2][26] => Mux5.IN2
i_A[2][27] => Mux4.IN2
i_A[2][28] => Mux3.IN2
i_A[2][29] => Mux2.IN2
i_A[2][30] => Mux1.IN2
i_A[2][31] => Mux0.IN2
i_A[1][0] => Mux31.IN1
i_A[1][1] => Mux30.IN1
i_A[1][2] => Mux29.IN1
i_A[1][3] => Mux28.IN1
i_A[1][4] => Mux27.IN1
i_A[1][5] => Mux26.IN1
i_A[1][6] => Mux25.IN1
i_A[1][7] => Mux24.IN1
i_A[1][8] => Mux23.IN1
i_A[1][9] => Mux22.IN1
i_A[1][10] => Mux21.IN1
i_A[1][11] => Mux20.IN1
i_A[1][12] => Mux19.IN1
i_A[1][13] => Mux18.IN1
i_A[1][14] => Mux17.IN1
i_A[1][15] => Mux16.IN1
i_A[1][16] => Mux15.IN1
i_A[1][17] => Mux14.IN1
i_A[1][18] => Mux13.IN1
i_A[1][19] => Mux12.IN1
i_A[1][20] => Mux11.IN1
i_A[1][21] => Mux10.IN1
i_A[1][22] => Mux9.IN1
i_A[1][23] => Mux8.IN1
i_A[1][24] => Mux7.IN1
i_A[1][25] => Mux6.IN1
i_A[1][26] => Mux5.IN1
i_A[1][27] => Mux4.IN1
i_A[1][28] => Mux3.IN1
i_A[1][29] => Mux2.IN1
i_A[1][30] => Mux1.IN1
i_A[1][31] => Mux0.IN1
i_A[0][0] => Mux31.IN0
i_A[0][1] => Mux30.IN0
i_A[0][2] => Mux29.IN0
i_A[0][3] => Mux28.IN0
i_A[0][4] => Mux27.IN0
i_A[0][5] => Mux26.IN0
i_A[0][6] => Mux25.IN0
i_A[0][7] => Mux24.IN0
i_A[0][8] => Mux23.IN0
i_A[0][9] => Mux22.IN0
i_A[0][10] => Mux21.IN0
i_A[0][11] => Mux20.IN0
i_A[0][12] => Mux19.IN0
i_A[0][13] => Mux18.IN0
i_A[0][14] => Mux17.IN0
i_A[0][15] => Mux16.IN0
i_A[0][16] => Mux15.IN0
i_A[0][17] => Mux14.IN0
i_A[0][18] => Mux13.IN0
i_A[0][19] => Mux12.IN0
i_A[0][20] => Mux11.IN0
i_A[0][21] => Mux10.IN0
i_A[0][22] => Mux9.IN0
i_A[0][23] => Mux8.IN0
i_A[0][24] => Mux7.IN0
i_A[0][25] => Mux6.IN0
i_A[0][26] => Mux5.IN0
i_A[0][27] => Mux4.IN0
i_A[0][28] => Mux3.IN0
i_A[0][29] => Mux2.IN0
i_A[0][30] => Mux1.IN0
i_A[0][31] => Mux0.IN0
i_S[0] => Mux0.IN36
i_S[0] => Mux1.IN36
i_S[0] => Mux2.IN36
i_S[0] => Mux3.IN36
i_S[0] => Mux4.IN36
i_S[0] => Mux5.IN36
i_S[0] => Mux6.IN36
i_S[0] => Mux7.IN36
i_S[0] => Mux8.IN36
i_S[0] => Mux9.IN36
i_S[0] => Mux10.IN36
i_S[0] => Mux11.IN36
i_S[0] => Mux12.IN36
i_S[0] => Mux13.IN36
i_S[0] => Mux14.IN36
i_S[0] => Mux15.IN36
i_S[0] => Mux16.IN36
i_S[0] => Mux17.IN36
i_S[0] => Mux18.IN36
i_S[0] => Mux19.IN36
i_S[0] => Mux20.IN36
i_S[0] => Mux21.IN36
i_S[0] => Mux22.IN36
i_S[0] => Mux23.IN36
i_S[0] => Mux24.IN36
i_S[0] => Mux25.IN36
i_S[0] => Mux26.IN36
i_S[0] => Mux27.IN36
i_S[0] => Mux28.IN36
i_S[0] => Mux29.IN36
i_S[0] => Mux30.IN36
i_S[0] => Mux31.IN36
i_S[1] => Mux0.IN35
i_S[1] => Mux1.IN35
i_S[1] => Mux2.IN35
i_S[1] => Mux3.IN35
i_S[1] => Mux4.IN35
i_S[1] => Mux5.IN35
i_S[1] => Mux6.IN35
i_S[1] => Mux7.IN35
i_S[1] => Mux8.IN35
i_S[1] => Mux9.IN35
i_S[1] => Mux10.IN35
i_S[1] => Mux11.IN35
i_S[1] => Mux12.IN35
i_S[1] => Mux13.IN35
i_S[1] => Mux14.IN35
i_S[1] => Mux15.IN35
i_S[1] => Mux16.IN35
i_S[1] => Mux17.IN35
i_S[1] => Mux18.IN35
i_S[1] => Mux19.IN35
i_S[1] => Mux20.IN35
i_S[1] => Mux21.IN35
i_S[1] => Mux22.IN35
i_S[1] => Mux23.IN35
i_S[1] => Mux24.IN35
i_S[1] => Mux25.IN35
i_S[1] => Mux26.IN35
i_S[1] => Mux27.IN35
i_S[1] => Mux28.IN35
i_S[1] => Mux29.IN35
i_S[1] => Mux30.IN35
i_S[1] => Mux31.IN35
i_S[2] => Mux0.IN34
i_S[2] => Mux1.IN34
i_S[2] => Mux2.IN34
i_S[2] => Mux3.IN34
i_S[2] => Mux4.IN34
i_S[2] => Mux5.IN34
i_S[2] => Mux6.IN34
i_S[2] => Mux7.IN34
i_S[2] => Mux8.IN34
i_S[2] => Mux9.IN34
i_S[2] => Mux10.IN34
i_S[2] => Mux11.IN34
i_S[2] => Mux12.IN34
i_S[2] => Mux13.IN34
i_S[2] => Mux14.IN34
i_S[2] => Mux15.IN34
i_S[2] => Mux16.IN34
i_S[2] => Mux17.IN34
i_S[2] => Mux18.IN34
i_S[2] => Mux19.IN34
i_S[2] => Mux20.IN34
i_S[2] => Mux21.IN34
i_S[2] => Mux22.IN34
i_S[2] => Mux23.IN34
i_S[2] => Mux24.IN34
i_S[2] => Mux25.IN34
i_S[2] => Mux26.IN34
i_S[2] => Mux27.IN34
i_S[2] => Mux28.IN34
i_S[2] => Mux29.IN34
i_S[2] => Mux30.IN34
i_S[2] => Mux31.IN34
i_S[3] => Mux0.IN33
i_S[3] => Mux1.IN33
i_S[3] => Mux2.IN33
i_S[3] => Mux3.IN33
i_S[3] => Mux4.IN33
i_S[3] => Mux5.IN33
i_S[3] => Mux6.IN33
i_S[3] => Mux7.IN33
i_S[3] => Mux8.IN33
i_S[3] => Mux9.IN33
i_S[3] => Mux10.IN33
i_S[3] => Mux11.IN33
i_S[3] => Mux12.IN33
i_S[3] => Mux13.IN33
i_S[3] => Mux14.IN33
i_S[3] => Mux15.IN33
i_S[3] => Mux16.IN33
i_S[3] => Mux17.IN33
i_S[3] => Mux18.IN33
i_S[3] => Mux19.IN33
i_S[3] => Mux20.IN33
i_S[3] => Mux21.IN33
i_S[3] => Mux22.IN33
i_S[3] => Mux23.IN33
i_S[3] => Mux24.IN33
i_S[3] => Mux25.IN33
i_S[3] => Mux26.IN33
i_S[3] => Mux27.IN33
i_S[3] => Mux28.IN33
i_S[3] => Mux29.IN33
i_S[3] => Mux30.IN33
i_S[3] => Mux31.IN33
i_S[4] => Mux0.IN32
i_S[4] => Mux1.IN32
i_S[4] => Mux2.IN32
i_S[4] => Mux3.IN32
i_S[4] => Mux4.IN32
i_S[4] => Mux5.IN32
i_S[4] => Mux6.IN32
i_S[4] => Mux7.IN32
i_S[4] => Mux8.IN32
i_S[4] => Mux9.IN32
i_S[4] => Mux10.IN32
i_S[4] => Mux11.IN32
i_S[4] => Mux12.IN32
i_S[4] => Mux13.IN32
i_S[4] => Mux14.IN32
i_S[4] => Mux15.IN32
i_S[4] => Mux16.IN32
i_S[4] => Mux17.IN32
i_S[4] => Mux18.IN32
i_S[4] => Mux19.IN32
i_S[4] => Mux20.IN32
i_S[4] => Mux21.IN32
i_S[4] => Mux22.IN32
i_S[4] => Mux23.IN32
i_S[4] => Mux24.IN32
i_S[4] => Mux25.IN32
i_S[4] => Mux26.IN32
i_S[4] => Mux27.IN32
i_S[4] => Mux28.IN32
i_S[4] => Mux29.IN32
i_S[4] => Mux30.IN32
i_S[4] => Mux31.IN32
o_F[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Register_File:reg|mux32t1_array:read_mux_d
i_A[31][0] => Mux31.IN31
i_A[31][1] => Mux30.IN31
i_A[31][2] => Mux29.IN31
i_A[31][3] => Mux28.IN31
i_A[31][4] => Mux27.IN31
i_A[31][5] => Mux26.IN31
i_A[31][6] => Mux25.IN31
i_A[31][7] => Mux24.IN31
i_A[31][8] => Mux23.IN31
i_A[31][9] => Mux22.IN31
i_A[31][10] => Mux21.IN31
i_A[31][11] => Mux20.IN31
i_A[31][12] => Mux19.IN31
i_A[31][13] => Mux18.IN31
i_A[31][14] => Mux17.IN31
i_A[31][15] => Mux16.IN31
i_A[31][16] => Mux15.IN31
i_A[31][17] => Mux14.IN31
i_A[31][18] => Mux13.IN31
i_A[31][19] => Mux12.IN31
i_A[31][20] => Mux11.IN31
i_A[31][21] => Mux10.IN31
i_A[31][22] => Mux9.IN31
i_A[31][23] => Mux8.IN31
i_A[31][24] => Mux7.IN31
i_A[31][25] => Mux6.IN31
i_A[31][26] => Mux5.IN31
i_A[31][27] => Mux4.IN31
i_A[31][28] => Mux3.IN31
i_A[31][29] => Mux2.IN31
i_A[31][30] => Mux1.IN31
i_A[31][31] => Mux0.IN31
i_A[30][0] => Mux31.IN30
i_A[30][1] => Mux30.IN30
i_A[30][2] => Mux29.IN30
i_A[30][3] => Mux28.IN30
i_A[30][4] => Mux27.IN30
i_A[30][5] => Mux26.IN30
i_A[30][6] => Mux25.IN30
i_A[30][7] => Mux24.IN30
i_A[30][8] => Mux23.IN30
i_A[30][9] => Mux22.IN30
i_A[30][10] => Mux21.IN30
i_A[30][11] => Mux20.IN30
i_A[30][12] => Mux19.IN30
i_A[30][13] => Mux18.IN30
i_A[30][14] => Mux17.IN30
i_A[30][15] => Mux16.IN30
i_A[30][16] => Mux15.IN30
i_A[30][17] => Mux14.IN30
i_A[30][18] => Mux13.IN30
i_A[30][19] => Mux12.IN30
i_A[30][20] => Mux11.IN30
i_A[30][21] => Mux10.IN30
i_A[30][22] => Mux9.IN30
i_A[30][23] => Mux8.IN30
i_A[30][24] => Mux7.IN30
i_A[30][25] => Mux6.IN30
i_A[30][26] => Mux5.IN30
i_A[30][27] => Mux4.IN30
i_A[30][28] => Mux3.IN30
i_A[30][29] => Mux2.IN30
i_A[30][30] => Mux1.IN30
i_A[30][31] => Mux0.IN30
i_A[29][0] => Mux31.IN29
i_A[29][1] => Mux30.IN29
i_A[29][2] => Mux29.IN29
i_A[29][3] => Mux28.IN29
i_A[29][4] => Mux27.IN29
i_A[29][5] => Mux26.IN29
i_A[29][6] => Mux25.IN29
i_A[29][7] => Mux24.IN29
i_A[29][8] => Mux23.IN29
i_A[29][9] => Mux22.IN29
i_A[29][10] => Mux21.IN29
i_A[29][11] => Mux20.IN29
i_A[29][12] => Mux19.IN29
i_A[29][13] => Mux18.IN29
i_A[29][14] => Mux17.IN29
i_A[29][15] => Mux16.IN29
i_A[29][16] => Mux15.IN29
i_A[29][17] => Mux14.IN29
i_A[29][18] => Mux13.IN29
i_A[29][19] => Mux12.IN29
i_A[29][20] => Mux11.IN29
i_A[29][21] => Mux10.IN29
i_A[29][22] => Mux9.IN29
i_A[29][23] => Mux8.IN29
i_A[29][24] => Mux7.IN29
i_A[29][25] => Mux6.IN29
i_A[29][26] => Mux5.IN29
i_A[29][27] => Mux4.IN29
i_A[29][28] => Mux3.IN29
i_A[29][29] => Mux2.IN29
i_A[29][30] => Mux1.IN29
i_A[29][31] => Mux0.IN29
i_A[28][0] => Mux31.IN28
i_A[28][1] => Mux30.IN28
i_A[28][2] => Mux29.IN28
i_A[28][3] => Mux28.IN28
i_A[28][4] => Mux27.IN28
i_A[28][5] => Mux26.IN28
i_A[28][6] => Mux25.IN28
i_A[28][7] => Mux24.IN28
i_A[28][8] => Mux23.IN28
i_A[28][9] => Mux22.IN28
i_A[28][10] => Mux21.IN28
i_A[28][11] => Mux20.IN28
i_A[28][12] => Mux19.IN28
i_A[28][13] => Mux18.IN28
i_A[28][14] => Mux17.IN28
i_A[28][15] => Mux16.IN28
i_A[28][16] => Mux15.IN28
i_A[28][17] => Mux14.IN28
i_A[28][18] => Mux13.IN28
i_A[28][19] => Mux12.IN28
i_A[28][20] => Mux11.IN28
i_A[28][21] => Mux10.IN28
i_A[28][22] => Mux9.IN28
i_A[28][23] => Mux8.IN28
i_A[28][24] => Mux7.IN28
i_A[28][25] => Mux6.IN28
i_A[28][26] => Mux5.IN28
i_A[28][27] => Mux4.IN28
i_A[28][28] => Mux3.IN28
i_A[28][29] => Mux2.IN28
i_A[28][30] => Mux1.IN28
i_A[28][31] => Mux0.IN28
i_A[27][0] => Mux31.IN27
i_A[27][1] => Mux30.IN27
i_A[27][2] => Mux29.IN27
i_A[27][3] => Mux28.IN27
i_A[27][4] => Mux27.IN27
i_A[27][5] => Mux26.IN27
i_A[27][6] => Mux25.IN27
i_A[27][7] => Mux24.IN27
i_A[27][8] => Mux23.IN27
i_A[27][9] => Mux22.IN27
i_A[27][10] => Mux21.IN27
i_A[27][11] => Mux20.IN27
i_A[27][12] => Mux19.IN27
i_A[27][13] => Mux18.IN27
i_A[27][14] => Mux17.IN27
i_A[27][15] => Mux16.IN27
i_A[27][16] => Mux15.IN27
i_A[27][17] => Mux14.IN27
i_A[27][18] => Mux13.IN27
i_A[27][19] => Mux12.IN27
i_A[27][20] => Mux11.IN27
i_A[27][21] => Mux10.IN27
i_A[27][22] => Mux9.IN27
i_A[27][23] => Mux8.IN27
i_A[27][24] => Mux7.IN27
i_A[27][25] => Mux6.IN27
i_A[27][26] => Mux5.IN27
i_A[27][27] => Mux4.IN27
i_A[27][28] => Mux3.IN27
i_A[27][29] => Mux2.IN27
i_A[27][30] => Mux1.IN27
i_A[27][31] => Mux0.IN27
i_A[26][0] => Mux31.IN26
i_A[26][1] => Mux30.IN26
i_A[26][2] => Mux29.IN26
i_A[26][3] => Mux28.IN26
i_A[26][4] => Mux27.IN26
i_A[26][5] => Mux26.IN26
i_A[26][6] => Mux25.IN26
i_A[26][7] => Mux24.IN26
i_A[26][8] => Mux23.IN26
i_A[26][9] => Mux22.IN26
i_A[26][10] => Mux21.IN26
i_A[26][11] => Mux20.IN26
i_A[26][12] => Mux19.IN26
i_A[26][13] => Mux18.IN26
i_A[26][14] => Mux17.IN26
i_A[26][15] => Mux16.IN26
i_A[26][16] => Mux15.IN26
i_A[26][17] => Mux14.IN26
i_A[26][18] => Mux13.IN26
i_A[26][19] => Mux12.IN26
i_A[26][20] => Mux11.IN26
i_A[26][21] => Mux10.IN26
i_A[26][22] => Mux9.IN26
i_A[26][23] => Mux8.IN26
i_A[26][24] => Mux7.IN26
i_A[26][25] => Mux6.IN26
i_A[26][26] => Mux5.IN26
i_A[26][27] => Mux4.IN26
i_A[26][28] => Mux3.IN26
i_A[26][29] => Mux2.IN26
i_A[26][30] => Mux1.IN26
i_A[26][31] => Mux0.IN26
i_A[25][0] => Mux31.IN25
i_A[25][1] => Mux30.IN25
i_A[25][2] => Mux29.IN25
i_A[25][3] => Mux28.IN25
i_A[25][4] => Mux27.IN25
i_A[25][5] => Mux26.IN25
i_A[25][6] => Mux25.IN25
i_A[25][7] => Mux24.IN25
i_A[25][8] => Mux23.IN25
i_A[25][9] => Mux22.IN25
i_A[25][10] => Mux21.IN25
i_A[25][11] => Mux20.IN25
i_A[25][12] => Mux19.IN25
i_A[25][13] => Mux18.IN25
i_A[25][14] => Mux17.IN25
i_A[25][15] => Mux16.IN25
i_A[25][16] => Mux15.IN25
i_A[25][17] => Mux14.IN25
i_A[25][18] => Mux13.IN25
i_A[25][19] => Mux12.IN25
i_A[25][20] => Mux11.IN25
i_A[25][21] => Mux10.IN25
i_A[25][22] => Mux9.IN25
i_A[25][23] => Mux8.IN25
i_A[25][24] => Mux7.IN25
i_A[25][25] => Mux6.IN25
i_A[25][26] => Mux5.IN25
i_A[25][27] => Mux4.IN25
i_A[25][28] => Mux3.IN25
i_A[25][29] => Mux2.IN25
i_A[25][30] => Mux1.IN25
i_A[25][31] => Mux0.IN25
i_A[24][0] => Mux31.IN24
i_A[24][1] => Mux30.IN24
i_A[24][2] => Mux29.IN24
i_A[24][3] => Mux28.IN24
i_A[24][4] => Mux27.IN24
i_A[24][5] => Mux26.IN24
i_A[24][6] => Mux25.IN24
i_A[24][7] => Mux24.IN24
i_A[24][8] => Mux23.IN24
i_A[24][9] => Mux22.IN24
i_A[24][10] => Mux21.IN24
i_A[24][11] => Mux20.IN24
i_A[24][12] => Mux19.IN24
i_A[24][13] => Mux18.IN24
i_A[24][14] => Mux17.IN24
i_A[24][15] => Mux16.IN24
i_A[24][16] => Mux15.IN24
i_A[24][17] => Mux14.IN24
i_A[24][18] => Mux13.IN24
i_A[24][19] => Mux12.IN24
i_A[24][20] => Mux11.IN24
i_A[24][21] => Mux10.IN24
i_A[24][22] => Mux9.IN24
i_A[24][23] => Mux8.IN24
i_A[24][24] => Mux7.IN24
i_A[24][25] => Mux6.IN24
i_A[24][26] => Mux5.IN24
i_A[24][27] => Mux4.IN24
i_A[24][28] => Mux3.IN24
i_A[24][29] => Mux2.IN24
i_A[24][30] => Mux1.IN24
i_A[24][31] => Mux0.IN24
i_A[23][0] => Mux31.IN23
i_A[23][1] => Mux30.IN23
i_A[23][2] => Mux29.IN23
i_A[23][3] => Mux28.IN23
i_A[23][4] => Mux27.IN23
i_A[23][5] => Mux26.IN23
i_A[23][6] => Mux25.IN23
i_A[23][7] => Mux24.IN23
i_A[23][8] => Mux23.IN23
i_A[23][9] => Mux22.IN23
i_A[23][10] => Mux21.IN23
i_A[23][11] => Mux20.IN23
i_A[23][12] => Mux19.IN23
i_A[23][13] => Mux18.IN23
i_A[23][14] => Mux17.IN23
i_A[23][15] => Mux16.IN23
i_A[23][16] => Mux15.IN23
i_A[23][17] => Mux14.IN23
i_A[23][18] => Mux13.IN23
i_A[23][19] => Mux12.IN23
i_A[23][20] => Mux11.IN23
i_A[23][21] => Mux10.IN23
i_A[23][22] => Mux9.IN23
i_A[23][23] => Mux8.IN23
i_A[23][24] => Mux7.IN23
i_A[23][25] => Mux6.IN23
i_A[23][26] => Mux5.IN23
i_A[23][27] => Mux4.IN23
i_A[23][28] => Mux3.IN23
i_A[23][29] => Mux2.IN23
i_A[23][30] => Mux1.IN23
i_A[23][31] => Mux0.IN23
i_A[22][0] => Mux31.IN22
i_A[22][1] => Mux30.IN22
i_A[22][2] => Mux29.IN22
i_A[22][3] => Mux28.IN22
i_A[22][4] => Mux27.IN22
i_A[22][5] => Mux26.IN22
i_A[22][6] => Mux25.IN22
i_A[22][7] => Mux24.IN22
i_A[22][8] => Mux23.IN22
i_A[22][9] => Mux22.IN22
i_A[22][10] => Mux21.IN22
i_A[22][11] => Mux20.IN22
i_A[22][12] => Mux19.IN22
i_A[22][13] => Mux18.IN22
i_A[22][14] => Mux17.IN22
i_A[22][15] => Mux16.IN22
i_A[22][16] => Mux15.IN22
i_A[22][17] => Mux14.IN22
i_A[22][18] => Mux13.IN22
i_A[22][19] => Mux12.IN22
i_A[22][20] => Mux11.IN22
i_A[22][21] => Mux10.IN22
i_A[22][22] => Mux9.IN22
i_A[22][23] => Mux8.IN22
i_A[22][24] => Mux7.IN22
i_A[22][25] => Mux6.IN22
i_A[22][26] => Mux5.IN22
i_A[22][27] => Mux4.IN22
i_A[22][28] => Mux3.IN22
i_A[22][29] => Mux2.IN22
i_A[22][30] => Mux1.IN22
i_A[22][31] => Mux0.IN22
i_A[21][0] => Mux31.IN21
i_A[21][1] => Mux30.IN21
i_A[21][2] => Mux29.IN21
i_A[21][3] => Mux28.IN21
i_A[21][4] => Mux27.IN21
i_A[21][5] => Mux26.IN21
i_A[21][6] => Mux25.IN21
i_A[21][7] => Mux24.IN21
i_A[21][8] => Mux23.IN21
i_A[21][9] => Mux22.IN21
i_A[21][10] => Mux21.IN21
i_A[21][11] => Mux20.IN21
i_A[21][12] => Mux19.IN21
i_A[21][13] => Mux18.IN21
i_A[21][14] => Mux17.IN21
i_A[21][15] => Mux16.IN21
i_A[21][16] => Mux15.IN21
i_A[21][17] => Mux14.IN21
i_A[21][18] => Mux13.IN21
i_A[21][19] => Mux12.IN21
i_A[21][20] => Mux11.IN21
i_A[21][21] => Mux10.IN21
i_A[21][22] => Mux9.IN21
i_A[21][23] => Mux8.IN21
i_A[21][24] => Mux7.IN21
i_A[21][25] => Mux6.IN21
i_A[21][26] => Mux5.IN21
i_A[21][27] => Mux4.IN21
i_A[21][28] => Mux3.IN21
i_A[21][29] => Mux2.IN21
i_A[21][30] => Mux1.IN21
i_A[21][31] => Mux0.IN21
i_A[20][0] => Mux31.IN20
i_A[20][1] => Mux30.IN20
i_A[20][2] => Mux29.IN20
i_A[20][3] => Mux28.IN20
i_A[20][4] => Mux27.IN20
i_A[20][5] => Mux26.IN20
i_A[20][6] => Mux25.IN20
i_A[20][7] => Mux24.IN20
i_A[20][8] => Mux23.IN20
i_A[20][9] => Mux22.IN20
i_A[20][10] => Mux21.IN20
i_A[20][11] => Mux20.IN20
i_A[20][12] => Mux19.IN20
i_A[20][13] => Mux18.IN20
i_A[20][14] => Mux17.IN20
i_A[20][15] => Mux16.IN20
i_A[20][16] => Mux15.IN20
i_A[20][17] => Mux14.IN20
i_A[20][18] => Mux13.IN20
i_A[20][19] => Mux12.IN20
i_A[20][20] => Mux11.IN20
i_A[20][21] => Mux10.IN20
i_A[20][22] => Mux9.IN20
i_A[20][23] => Mux8.IN20
i_A[20][24] => Mux7.IN20
i_A[20][25] => Mux6.IN20
i_A[20][26] => Mux5.IN20
i_A[20][27] => Mux4.IN20
i_A[20][28] => Mux3.IN20
i_A[20][29] => Mux2.IN20
i_A[20][30] => Mux1.IN20
i_A[20][31] => Mux0.IN20
i_A[19][0] => Mux31.IN19
i_A[19][1] => Mux30.IN19
i_A[19][2] => Mux29.IN19
i_A[19][3] => Mux28.IN19
i_A[19][4] => Mux27.IN19
i_A[19][5] => Mux26.IN19
i_A[19][6] => Mux25.IN19
i_A[19][7] => Mux24.IN19
i_A[19][8] => Mux23.IN19
i_A[19][9] => Mux22.IN19
i_A[19][10] => Mux21.IN19
i_A[19][11] => Mux20.IN19
i_A[19][12] => Mux19.IN19
i_A[19][13] => Mux18.IN19
i_A[19][14] => Mux17.IN19
i_A[19][15] => Mux16.IN19
i_A[19][16] => Mux15.IN19
i_A[19][17] => Mux14.IN19
i_A[19][18] => Mux13.IN19
i_A[19][19] => Mux12.IN19
i_A[19][20] => Mux11.IN19
i_A[19][21] => Mux10.IN19
i_A[19][22] => Mux9.IN19
i_A[19][23] => Mux8.IN19
i_A[19][24] => Mux7.IN19
i_A[19][25] => Mux6.IN19
i_A[19][26] => Mux5.IN19
i_A[19][27] => Mux4.IN19
i_A[19][28] => Mux3.IN19
i_A[19][29] => Mux2.IN19
i_A[19][30] => Mux1.IN19
i_A[19][31] => Mux0.IN19
i_A[18][0] => Mux31.IN18
i_A[18][1] => Mux30.IN18
i_A[18][2] => Mux29.IN18
i_A[18][3] => Mux28.IN18
i_A[18][4] => Mux27.IN18
i_A[18][5] => Mux26.IN18
i_A[18][6] => Mux25.IN18
i_A[18][7] => Mux24.IN18
i_A[18][8] => Mux23.IN18
i_A[18][9] => Mux22.IN18
i_A[18][10] => Mux21.IN18
i_A[18][11] => Mux20.IN18
i_A[18][12] => Mux19.IN18
i_A[18][13] => Mux18.IN18
i_A[18][14] => Mux17.IN18
i_A[18][15] => Mux16.IN18
i_A[18][16] => Mux15.IN18
i_A[18][17] => Mux14.IN18
i_A[18][18] => Mux13.IN18
i_A[18][19] => Mux12.IN18
i_A[18][20] => Mux11.IN18
i_A[18][21] => Mux10.IN18
i_A[18][22] => Mux9.IN18
i_A[18][23] => Mux8.IN18
i_A[18][24] => Mux7.IN18
i_A[18][25] => Mux6.IN18
i_A[18][26] => Mux5.IN18
i_A[18][27] => Mux4.IN18
i_A[18][28] => Mux3.IN18
i_A[18][29] => Mux2.IN18
i_A[18][30] => Mux1.IN18
i_A[18][31] => Mux0.IN18
i_A[17][0] => Mux31.IN17
i_A[17][1] => Mux30.IN17
i_A[17][2] => Mux29.IN17
i_A[17][3] => Mux28.IN17
i_A[17][4] => Mux27.IN17
i_A[17][5] => Mux26.IN17
i_A[17][6] => Mux25.IN17
i_A[17][7] => Mux24.IN17
i_A[17][8] => Mux23.IN17
i_A[17][9] => Mux22.IN17
i_A[17][10] => Mux21.IN17
i_A[17][11] => Mux20.IN17
i_A[17][12] => Mux19.IN17
i_A[17][13] => Mux18.IN17
i_A[17][14] => Mux17.IN17
i_A[17][15] => Mux16.IN17
i_A[17][16] => Mux15.IN17
i_A[17][17] => Mux14.IN17
i_A[17][18] => Mux13.IN17
i_A[17][19] => Mux12.IN17
i_A[17][20] => Mux11.IN17
i_A[17][21] => Mux10.IN17
i_A[17][22] => Mux9.IN17
i_A[17][23] => Mux8.IN17
i_A[17][24] => Mux7.IN17
i_A[17][25] => Mux6.IN17
i_A[17][26] => Mux5.IN17
i_A[17][27] => Mux4.IN17
i_A[17][28] => Mux3.IN17
i_A[17][29] => Mux2.IN17
i_A[17][30] => Mux1.IN17
i_A[17][31] => Mux0.IN17
i_A[16][0] => Mux31.IN16
i_A[16][1] => Mux30.IN16
i_A[16][2] => Mux29.IN16
i_A[16][3] => Mux28.IN16
i_A[16][4] => Mux27.IN16
i_A[16][5] => Mux26.IN16
i_A[16][6] => Mux25.IN16
i_A[16][7] => Mux24.IN16
i_A[16][8] => Mux23.IN16
i_A[16][9] => Mux22.IN16
i_A[16][10] => Mux21.IN16
i_A[16][11] => Mux20.IN16
i_A[16][12] => Mux19.IN16
i_A[16][13] => Mux18.IN16
i_A[16][14] => Mux17.IN16
i_A[16][15] => Mux16.IN16
i_A[16][16] => Mux15.IN16
i_A[16][17] => Mux14.IN16
i_A[16][18] => Mux13.IN16
i_A[16][19] => Mux12.IN16
i_A[16][20] => Mux11.IN16
i_A[16][21] => Mux10.IN16
i_A[16][22] => Mux9.IN16
i_A[16][23] => Mux8.IN16
i_A[16][24] => Mux7.IN16
i_A[16][25] => Mux6.IN16
i_A[16][26] => Mux5.IN16
i_A[16][27] => Mux4.IN16
i_A[16][28] => Mux3.IN16
i_A[16][29] => Mux2.IN16
i_A[16][30] => Mux1.IN16
i_A[16][31] => Mux0.IN16
i_A[15][0] => Mux31.IN15
i_A[15][1] => Mux30.IN15
i_A[15][2] => Mux29.IN15
i_A[15][3] => Mux28.IN15
i_A[15][4] => Mux27.IN15
i_A[15][5] => Mux26.IN15
i_A[15][6] => Mux25.IN15
i_A[15][7] => Mux24.IN15
i_A[15][8] => Mux23.IN15
i_A[15][9] => Mux22.IN15
i_A[15][10] => Mux21.IN15
i_A[15][11] => Mux20.IN15
i_A[15][12] => Mux19.IN15
i_A[15][13] => Mux18.IN15
i_A[15][14] => Mux17.IN15
i_A[15][15] => Mux16.IN15
i_A[15][16] => Mux15.IN15
i_A[15][17] => Mux14.IN15
i_A[15][18] => Mux13.IN15
i_A[15][19] => Mux12.IN15
i_A[15][20] => Mux11.IN15
i_A[15][21] => Mux10.IN15
i_A[15][22] => Mux9.IN15
i_A[15][23] => Mux8.IN15
i_A[15][24] => Mux7.IN15
i_A[15][25] => Mux6.IN15
i_A[15][26] => Mux5.IN15
i_A[15][27] => Mux4.IN15
i_A[15][28] => Mux3.IN15
i_A[15][29] => Mux2.IN15
i_A[15][30] => Mux1.IN15
i_A[15][31] => Mux0.IN15
i_A[14][0] => Mux31.IN14
i_A[14][1] => Mux30.IN14
i_A[14][2] => Mux29.IN14
i_A[14][3] => Mux28.IN14
i_A[14][4] => Mux27.IN14
i_A[14][5] => Mux26.IN14
i_A[14][6] => Mux25.IN14
i_A[14][7] => Mux24.IN14
i_A[14][8] => Mux23.IN14
i_A[14][9] => Mux22.IN14
i_A[14][10] => Mux21.IN14
i_A[14][11] => Mux20.IN14
i_A[14][12] => Mux19.IN14
i_A[14][13] => Mux18.IN14
i_A[14][14] => Mux17.IN14
i_A[14][15] => Mux16.IN14
i_A[14][16] => Mux15.IN14
i_A[14][17] => Mux14.IN14
i_A[14][18] => Mux13.IN14
i_A[14][19] => Mux12.IN14
i_A[14][20] => Mux11.IN14
i_A[14][21] => Mux10.IN14
i_A[14][22] => Mux9.IN14
i_A[14][23] => Mux8.IN14
i_A[14][24] => Mux7.IN14
i_A[14][25] => Mux6.IN14
i_A[14][26] => Mux5.IN14
i_A[14][27] => Mux4.IN14
i_A[14][28] => Mux3.IN14
i_A[14][29] => Mux2.IN14
i_A[14][30] => Mux1.IN14
i_A[14][31] => Mux0.IN14
i_A[13][0] => Mux31.IN13
i_A[13][1] => Mux30.IN13
i_A[13][2] => Mux29.IN13
i_A[13][3] => Mux28.IN13
i_A[13][4] => Mux27.IN13
i_A[13][5] => Mux26.IN13
i_A[13][6] => Mux25.IN13
i_A[13][7] => Mux24.IN13
i_A[13][8] => Mux23.IN13
i_A[13][9] => Mux22.IN13
i_A[13][10] => Mux21.IN13
i_A[13][11] => Mux20.IN13
i_A[13][12] => Mux19.IN13
i_A[13][13] => Mux18.IN13
i_A[13][14] => Mux17.IN13
i_A[13][15] => Mux16.IN13
i_A[13][16] => Mux15.IN13
i_A[13][17] => Mux14.IN13
i_A[13][18] => Mux13.IN13
i_A[13][19] => Mux12.IN13
i_A[13][20] => Mux11.IN13
i_A[13][21] => Mux10.IN13
i_A[13][22] => Mux9.IN13
i_A[13][23] => Mux8.IN13
i_A[13][24] => Mux7.IN13
i_A[13][25] => Mux6.IN13
i_A[13][26] => Mux5.IN13
i_A[13][27] => Mux4.IN13
i_A[13][28] => Mux3.IN13
i_A[13][29] => Mux2.IN13
i_A[13][30] => Mux1.IN13
i_A[13][31] => Mux0.IN13
i_A[12][0] => Mux31.IN12
i_A[12][1] => Mux30.IN12
i_A[12][2] => Mux29.IN12
i_A[12][3] => Mux28.IN12
i_A[12][4] => Mux27.IN12
i_A[12][5] => Mux26.IN12
i_A[12][6] => Mux25.IN12
i_A[12][7] => Mux24.IN12
i_A[12][8] => Mux23.IN12
i_A[12][9] => Mux22.IN12
i_A[12][10] => Mux21.IN12
i_A[12][11] => Mux20.IN12
i_A[12][12] => Mux19.IN12
i_A[12][13] => Mux18.IN12
i_A[12][14] => Mux17.IN12
i_A[12][15] => Mux16.IN12
i_A[12][16] => Mux15.IN12
i_A[12][17] => Mux14.IN12
i_A[12][18] => Mux13.IN12
i_A[12][19] => Mux12.IN12
i_A[12][20] => Mux11.IN12
i_A[12][21] => Mux10.IN12
i_A[12][22] => Mux9.IN12
i_A[12][23] => Mux8.IN12
i_A[12][24] => Mux7.IN12
i_A[12][25] => Mux6.IN12
i_A[12][26] => Mux5.IN12
i_A[12][27] => Mux4.IN12
i_A[12][28] => Mux3.IN12
i_A[12][29] => Mux2.IN12
i_A[12][30] => Mux1.IN12
i_A[12][31] => Mux0.IN12
i_A[11][0] => Mux31.IN11
i_A[11][1] => Mux30.IN11
i_A[11][2] => Mux29.IN11
i_A[11][3] => Mux28.IN11
i_A[11][4] => Mux27.IN11
i_A[11][5] => Mux26.IN11
i_A[11][6] => Mux25.IN11
i_A[11][7] => Mux24.IN11
i_A[11][8] => Mux23.IN11
i_A[11][9] => Mux22.IN11
i_A[11][10] => Mux21.IN11
i_A[11][11] => Mux20.IN11
i_A[11][12] => Mux19.IN11
i_A[11][13] => Mux18.IN11
i_A[11][14] => Mux17.IN11
i_A[11][15] => Mux16.IN11
i_A[11][16] => Mux15.IN11
i_A[11][17] => Mux14.IN11
i_A[11][18] => Mux13.IN11
i_A[11][19] => Mux12.IN11
i_A[11][20] => Mux11.IN11
i_A[11][21] => Mux10.IN11
i_A[11][22] => Mux9.IN11
i_A[11][23] => Mux8.IN11
i_A[11][24] => Mux7.IN11
i_A[11][25] => Mux6.IN11
i_A[11][26] => Mux5.IN11
i_A[11][27] => Mux4.IN11
i_A[11][28] => Mux3.IN11
i_A[11][29] => Mux2.IN11
i_A[11][30] => Mux1.IN11
i_A[11][31] => Mux0.IN11
i_A[10][0] => Mux31.IN10
i_A[10][1] => Mux30.IN10
i_A[10][2] => Mux29.IN10
i_A[10][3] => Mux28.IN10
i_A[10][4] => Mux27.IN10
i_A[10][5] => Mux26.IN10
i_A[10][6] => Mux25.IN10
i_A[10][7] => Mux24.IN10
i_A[10][8] => Mux23.IN10
i_A[10][9] => Mux22.IN10
i_A[10][10] => Mux21.IN10
i_A[10][11] => Mux20.IN10
i_A[10][12] => Mux19.IN10
i_A[10][13] => Mux18.IN10
i_A[10][14] => Mux17.IN10
i_A[10][15] => Mux16.IN10
i_A[10][16] => Mux15.IN10
i_A[10][17] => Mux14.IN10
i_A[10][18] => Mux13.IN10
i_A[10][19] => Mux12.IN10
i_A[10][20] => Mux11.IN10
i_A[10][21] => Mux10.IN10
i_A[10][22] => Mux9.IN10
i_A[10][23] => Mux8.IN10
i_A[10][24] => Mux7.IN10
i_A[10][25] => Mux6.IN10
i_A[10][26] => Mux5.IN10
i_A[10][27] => Mux4.IN10
i_A[10][28] => Mux3.IN10
i_A[10][29] => Mux2.IN10
i_A[10][30] => Mux1.IN10
i_A[10][31] => Mux0.IN10
i_A[9][0] => Mux31.IN9
i_A[9][1] => Mux30.IN9
i_A[9][2] => Mux29.IN9
i_A[9][3] => Mux28.IN9
i_A[9][4] => Mux27.IN9
i_A[9][5] => Mux26.IN9
i_A[9][6] => Mux25.IN9
i_A[9][7] => Mux24.IN9
i_A[9][8] => Mux23.IN9
i_A[9][9] => Mux22.IN9
i_A[9][10] => Mux21.IN9
i_A[9][11] => Mux20.IN9
i_A[9][12] => Mux19.IN9
i_A[9][13] => Mux18.IN9
i_A[9][14] => Mux17.IN9
i_A[9][15] => Mux16.IN9
i_A[9][16] => Mux15.IN9
i_A[9][17] => Mux14.IN9
i_A[9][18] => Mux13.IN9
i_A[9][19] => Mux12.IN9
i_A[9][20] => Mux11.IN9
i_A[9][21] => Mux10.IN9
i_A[9][22] => Mux9.IN9
i_A[9][23] => Mux8.IN9
i_A[9][24] => Mux7.IN9
i_A[9][25] => Mux6.IN9
i_A[9][26] => Mux5.IN9
i_A[9][27] => Mux4.IN9
i_A[9][28] => Mux3.IN9
i_A[9][29] => Mux2.IN9
i_A[9][30] => Mux1.IN9
i_A[9][31] => Mux0.IN9
i_A[8][0] => Mux31.IN8
i_A[8][1] => Mux30.IN8
i_A[8][2] => Mux29.IN8
i_A[8][3] => Mux28.IN8
i_A[8][4] => Mux27.IN8
i_A[8][5] => Mux26.IN8
i_A[8][6] => Mux25.IN8
i_A[8][7] => Mux24.IN8
i_A[8][8] => Mux23.IN8
i_A[8][9] => Mux22.IN8
i_A[8][10] => Mux21.IN8
i_A[8][11] => Mux20.IN8
i_A[8][12] => Mux19.IN8
i_A[8][13] => Mux18.IN8
i_A[8][14] => Mux17.IN8
i_A[8][15] => Mux16.IN8
i_A[8][16] => Mux15.IN8
i_A[8][17] => Mux14.IN8
i_A[8][18] => Mux13.IN8
i_A[8][19] => Mux12.IN8
i_A[8][20] => Mux11.IN8
i_A[8][21] => Mux10.IN8
i_A[8][22] => Mux9.IN8
i_A[8][23] => Mux8.IN8
i_A[8][24] => Mux7.IN8
i_A[8][25] => Mux6.IN8
i_A[8][26] => Mux5.IN8
i_A[8][27] => Mux4.IN8
i_A[8][28] => Mux3.IN8
i_A[8][29] => Mux2.IN8
i_A[8][30] => Mux1.IN8
i_A[8][31] => Mux0.IN8
i_A[7][0] => Mux31.IN7
i_A[7][1] => Mux30.IN7
i_A[7][2] => Mux29.IN7
i_A[7][3] => Mux28.IN7
i_A[7][4] => Mux27.IN7
i_A[7][5] => Mux26.IN7
i_A[7][6] => Mux25.IN7
i_A[7][7] => Mux24.IN7
i_A[7][8] => Mux23.IN7
i_A[7][9] => Mux22.IN7
i_A[7][10] => Mux21.IN7
i_A[7][11] => Mux20.IN7
i_A[7][12] => Mux19.IN7
i_A[7][13] => Mux18.IN7
i_A[7][14] => Mux17.IN7
i_A[7][15] => Mux16.IN7
i_A[7][16] => Mux15.IN7
i_A[7][17] => Mux14.IN7
i_A[7][18] => Mux13.IN7
i_A[7][19] => Mux12.IN7
i_A[7][20] => Mux11.IN7
i_A[7][21] => Mux10.IN7
i_A[7][22] => Mux9.IN7
i_A[7][23] => Mux8.IN7
i_A[7][24] => Mux7.IN7
i_A[7][25] => Mux6.IN7
i_A[7][26] => Mux5.IN7
i_A[7][27] => Mux4.IN7
i_A[7][28] => Mux3.IN7
i_A[7][29] => Mux2.IN7
i_A[7][30] => Mux1.IN7
i_A[7][31] => Mux0.IN7
i_A[6][0] => Mux31.IN6
i_A[6][1] => Mux30.IN6
i_A[6][2] => Mux29.IN6
i_A[6][3] => Mux28.IN6
i_A[6][4] => Mux27.IN6
i_A[6][5] => Mux26.IN6
i_A[6][6] => Mux25.IN6
i_A[6][7] => Mux24.IN6
i_A[6][8] => Mux23.IN6
i_A[6][9] => Mux22.IN6
i_A[6][10] => Mux21.IN6
i_A[6][11] => Mux20.IN6
i_A[6][12] => Mux19.IN6
i_A[6][13] => Mux18.IN6
i_A[6][14] => Mux17.IN6
i_A[6][15] => Mux16.IN6
i_A[6][16] => Mux15.IN6
i_A[6][17] => Mux14.IN6
i_A[6][18] => Mux13.IN6
i_A[6][19] => Mux12.IN6
i_A[6][20] => Mux11.IN6
i_A[6][21] => Mux10.IN6
i_A[6][22] => Mux9.IN6
i_A[6][23] => Mux8.IN6
i_A[6][24] => Mux7.IN6
i_A[6][25] => Mux6.IN6
i_A[6][26] => Mux5.IN6
i_A[6][27] => Mux4.IN6
i_A[6][28] => Mux3.IN6
i_A[6][29] => Mux2.IN6
i_A[6][30] => Mux1.IN6
i_A[6][31] => Mux0.IN6
i_A[5][0] => Mux31.IN5
i_A[5][1] => Mux30.IN5
i_A[5][2] => Mux29.IN5
i_A[5][3] => Mux28.IN5
i_A[5][4] => Mux27.IN5
i_A[5][5] => Mux26.IN5
i_A[5][6] => Mux25.IN5
i_A[5][7] => Mux24.IN5
i_A[5][8] => Mux23.IN5
i_A[5][9] => Mux22.IN5
i_A[5][10] => Mux21.IN5
i_A[5][11] => Mux20.IN5
i_A[5][12] => Mux19.IN5
i_A[5][13] => Mux18.IN5
i_A[5][14] => Mux17.IN5
i_A[5][15] => Mux16.IN5
i_A[5][16] => Mux15.IN5
i_A[5][17] => Mux14.IN5
i_A[5][18] => Mux13.IN5
i_A[5][19] => Mux12.IN5
i_A[5][20] => Mux11.IN5
i_A[5][21] => Mux10.IN5
i_A[5][22] => Mux9.IN5
i_A[5][23] => Mux8.IN5
i_A[5][24] => Mux7.IN5
i_A[5][25] => Mux6.IN5
i_A[5][26] => Mux5.IN5
i_A[5][27] => Mux4.IN5
i_A[5][28] => Mux3.IN5
i_A[5][29] => Mux2.IN5
i_A[5][30] => Mux1.IN5
i_A[5][31] => Mux0.IN5
i_A[4][0] => Mux31.IN4
i_A[4][1] => Mux30.IN4
i_A[4][2] => Mux29.IN4
i_A[4][3] => Mux28.IN4
i_A[4][4] => Mux27.IN4
i_A[4][5] => Mux26.IN4
i_A[4][6] => Mux25.IN4
i_A[4][7] => Mux24.IN4
i_A[4][8] => Mux23.IN4
i_A[4][9] => Mux22.IN4
i_A[4][10] => Mux21.IN4
i_A[4][11] => Mux20.IN4
i_A[4][12] => Mux19.IN4
i_A[4][13] => Mux18.IN4
i_A[4][14] => Mux17.IN4
i_A[4][15] => Mux16.IN4
i_A[4][16] => Mux15.IN4
i_A[4][17] => Mux14.IN4
i_A[4][18] => Mux13.IN4
i_A[4][19] => Mux12.IN4
i_A[4][20] => Mux11.IN4
i_A[4][21] => Mux10.IN4
i_A[4][22] => Mux9.IN4
i_A[4][23] => Mux8.IN4
i_A[4][24] => Mux7.IN4
i_A[4][25] => Mux6.IN4
i_A[4][26] => Mux5.IN4
i_A[4][27] => Mux4.IN4
i_A[4][28] => Mux3.IN4
i_A[4][29] => Mux2.IN4
i_A[4][30] => Mux1.IN4
i_A[4][31] => Mux0.IN4
i_A[3][0] => Mux31.IN3
i_A[3][1] => Mux30.IN3
i_A[3][2] => Mux29.IN3
i_A[3][3] => Mux28.IN3
i_A[3][4] => Mux27.IN3
i_A[3][5] => Mux26.IN3
i_A[3][6] => Mux25.IN3
i_A[3][7] => Mux24.IN3
i_A[3][8] => Mux23.IN3
i_A[3][9] => Mux22.IN3
i_A[3][10] => Mux21.IN3
i_A[3][11] => Mux20.IN3
i_A[3][12] => Mux19.IN3
i_A[3][13] => Mux18.IN3
i_A[3][14] => Mux17.IN3
i_A[3][15] => Mux16.IN3
i_A[3][16] => Mux15.IN3
i_A[3][17] => Mux14.IN3
i_A[3][18] => Mux13.IN3
i_A[3][19] => Mux12.IN3
i_A[3][20] => Mux11.IN3
i_A[3][21] => Mux10.IN3
i_A[3][22] => Mux9.IN3
i_A[3][23] => Mux8.IN3
i_A[3][24] => Mux7.IN3
i_A[3][25] => Mux6.IN3
i_A[3][26] => Mux5.IN3
i_A[3][27] => Mux4.IN3
i_A[3][28] => Mux3.IN3
i_A[3][29] => Mux2.IN3
i_A[3][30] => Mux1.IN3
i_A[3][31] => Mux0.IN3
i_A[2][0] => Mux31.IN2
i_A[2][1] => Mux30.IN2
i_A[2][2] => Mux29.IN2
i_A[2][3] => Mux28.IN2
i_A[2][4] => Mux27.IN2
i_A[2][5] => Mux26.IN2
i_A[2][6] => Mux25.IN2
i_A[2][7] => Mux24.IN2
i_A[2][8] => Mux23.IN2
i_A[2][9] => Mux22.IN2
i_A[2][10] => Mux21.IN2
i_A[2][11] => Mux20.IN2
i_A[2][12] => Mux19.IN2
i_A[2][13] => Mux18.IN2
i_A[2][14] => Mux17.IN2
i_A[2][15] => Mux16.IN2
i_A[2][16] => Mux15.IN2
i_A[2][17] => Mux14.IN2
i_A[2][18] => Mux13.IN2
i_A[2][19] => Mux12.IN2
i_A[2][20] => Mux11.IN2
i_A[2][21] => Mux10.IN2
i_A[2][22] => Mux9.IN2
i_A[2][23] => Mux8.IN2
i_A[2][24] => Mux7.IN2
i_A[2][25] => Mux6.IN2
i_A[2][26] => Mux5.IN2
i_A[2][27] => Mux4.IN2
i_A[2][28] => Mux3.IN2
i_A[2][29] => Mux2.IN2
i_A[2][30] => Mux1.IN2
i_A[2][31] => Mux0.IN2
i_A[1][0] => Mux31.IN1
i_A[1][1] => Mux30.IN1
i_A[1][2] => Mux29.IN1
i_A[1][3] => Mux28.IN1
i_A[1][4] => Mux27.IN1
i_A[1][5] => Mux26.IN1
i_A[1][6] => Mux25.IN1
i_A[1][7] => Mux24.IN1
i_A[1][8] => Mux23.IN1
i_A[1][9] => Mux22.IN1
i_A[1][10] => Mux21.IN1
i_A[1][11] => Mux20.IN1
i_A[1][12] => Mux19.IN1
i_A[1][13] => Mux18.IN1
i_A[1][14] => Mux17.IN1
i_A[1][15] => Mux16.IN1
i_A[1][16] => Mux15.IN1
i_A[1][17] => Mux14.IN1
i_A[1][18] => Mux13.IN1
i_A[1][19] => Mux12.IN1
i_A[1][20] => Mux11.IN1
i_A[1][21] => Mux10.IN1
i_A[1][22] => Mux9.IN1
i_A[1][23] => Mux8.IN1
i_A[1][24] => Mux7.IN1
i_A[1][25] => Mux6.IN1
i_A[1][26] => Mux5.IN1
i_A[1][27] => Mux4.IN1
i_A[1][28] => Mux3.IN1
i_A[1][29] => Mux2.IN1
i_A[1][30] => Mux1.IN1
i_A[1][31] => Mux0.IN1
i_A[0][0] => Mux31.IN0
i_A[0][1] => Mux30.IN0
i_A[0][2] => Mux29.IN0
i_A[0][3] => Mux28.IN0
i_A[0][4] => Mux27.IN0
i_A[0][5] => Mux26.IN0
i_A[0][6] => Mux25.IN0
i_A[0][7] => Mux24.IN0
i_A[0][8] => Mux23.IN0
i_A[0][9] => Mux22.IN0
i_A[0][10] => Mux21.IN0
i_A[0][11] => Mux20.IN0
i_A[0][12] => Mux19.IN0
i_A[0][13] => Mux18.IN0
i_A[0][14] => Mux17.IN0
i_A[0][15] => Mux16.IN0
i_A[0][16] => Mux15.IN0
i_A[0][17] => Mux14.IN0
i_A[0][18] => Mux13.IN0
i_A[0][19] => Mux12.IN0
i_A[0][20] => Mux11.IN0
i_A[0][21] => Mux10.IN0
i_A[0][22] => Mux9.IN0
i_A[0][23] => Mux8.IN0
i_A[0][24] => Mux7.IN0
i_A[0][25] => Mux6.IN0
i_A[0][26] => Mux5.IN0
i_A[0][27] => Mux4.IN0
i_A[0][28] => Mux3.IN0
i_A[0][29] => Mux2.IN0
i_A[0][30] => Mux1.IN0
i_A[0][31] => Mux0.IN0
i_S[0] => Mux0.IN36
i_S[0] => Mux1.IN36
i_S[0] => Mux2.IN36
i_S[0] => Mux3.IN36
i_S[0] => Mux4.IN36
i_S[0] => Mux5.IN36
i_S[0] => Mux6.IN36
i_S[0] => Mux7.IN36
i_S[0] => Mux8.IN36
i_S[0] => Mux9.IN36
i_S[0] => Mux10.IN36
i_S[0] => Mux11.IN36
i_S[0] => Mux12.IN36
i_S[0] => Mux13.IN36
i_S[0] => Mux14.IN36
i_S[0] => Mux15.IN36
i_S[0] => Mux16.IN36
i_S[0] => Mux17.IN36
i_S[0] => Mux18.IN36
i_S[0] => Mux19.IN36
i_S[0] => Mux20.IN36
i_S[0] => Mux21.IN36
i_S[0] => Mux22.IN36
i_S[0] => Mux23.IN36
i_S[0] => Mux24.IN36
i_S[0] => Mux25.IN36
i_S[0] => Mux26.IN36
i_S[0] => Mux27.IN36
i_S[0] => Mux28.IN36
i_S[0] => Mux29.IN36
i_S[0] => Mux30.IN36
i_S[0] => Mux31.IN36
i_S[1] => Mux0.IN35
i_S[1] => Mux1.IN35
i_S[1] => Mux2.IN35
i_S[1] => Mux3.IN35
i_S[1] => Mux4.IN35
i_S[1] => Mux5.IN35
i_S[1] => Mux6.IN35
i_S[1] => Mux7.IN35
i_S[1] => Mux8.IN35
i_S[1] => Mux9.IN35
i_S[1] => Mux10.IN35
i_S[1] => Mux11.IN35
i_S[1] => Mux12.IN35
i_S[1] => Mux13.IN35
i_S[1] => Mux14.IN35
i_S[1] => Mux15.IN35
i_S[1] => Mux16.IN35
i_S[1] => Mux17.IN35
i_S[1] => Mux18.IN35
i_S[1] => Mux19.IN35
i_S[1] => Mux20.IN35
i_S[1] => Mux21.IN35
i_S[1] => Mux22.IN35
i_S[1] => Mux23.IN35
i_S[1] => Mux24.IN35
i_S[1] => Mux25.IN35
i_S[1] => Mux26.IN35
i_S[1] => Mux27.IN35
i_S[1] => Mux28.IN35
i_S[1] => Mux29.IN35
i_S[1] => Mux30.IN35
i_S[1] => Mux31.IN35
i_S[2] => Mux0.IN34
i_S[2] => Mux1.IN34
i_S[2] => Mux2.IN34
i_S[2] => Mux3.IN34
i_S[2] => Mux4.IN34
i_S[2] => Mux5.IN34
i_S[2] => Mux6.IN34
i_S[2] => Mux7.IN34
i_S[2] => Mux8.IN34
i_S[2] => Mux9.IN34
i_S[2] => Mux10.IN34
i_S[2] => Mux11.IN34
i_S[2] => Mux12.IN34
i_S[2] => Mux13.IN34
i_S[2] => Mux14.IN34
i_S[2] => Mux15.IN34
i_S[2] => Mux16.IN34
i_S[2] => Mux17.IN34
i_S[2] => Mux18.IN34
i_S[2] => Mux19.IN34
i_S[2] => Mux20.IN34
i_S[2] => Mux21.IN34
i_S[2] => Mux22.IN34
i_S[2] => Mux23.IN34
i_S[2] => Mux24.IN34
i_S[2] => Mux25.IN34
i_S[2] => Mux26.IN34
i_S[2] => Mux27.IN34
i_S[2] => Mux28.IN34
i_S[2] => Mux29.IN34
i_S[2] => Mux30.IN34
i_S[2] => Mux31.IN34
i_S[3] => Mux0.IN33
i_S[3] => Mux1.IN33
i_S[3] => Mux2.IN33
i_S[3] => Mux3.IN33
i_S[3] => Mux4.IN33
i_S[3] => Mux5.IN33
i_S[3] => Mux6.IN33
i_S[3] => Mux7.IN33
i_S[3] => Mux8.IN33
i_S[3] => Mux9.IN33
i_S[3] => Mux10.IN33
i_S[3] => Mux11.IN33
i_S[3] => Mux12.IN33
i_S[3] => Mux13.IN33
i_S[3] => Mux14.IN33
i_S[3] => Mux15.IN33
i_S[3] => Mux16.IN33
i_S[3] => Mux17.IN33
i_S[3] => Mux18.IN33
i_S[3] => Mux19.IN33
i_S[3] => Mux20.IN33
i_S[3] => Mux21.IN33
i_S[3] => Mux22.IN33
i_S[3] => Mux23.IN33
i_S[3] => Mux24.IN33
i_S[3] => Mux25.IN33
i_S[3] => Mux26.IN33
i_S[3] => Mux27.IN33
i_S[3] => Mux28.IN33
i_S[3] => Mux29.IN33
i_S[3] => Mux30.IN33
i_S[3] => Mux31.IN33
i_S[4] => Mux0.IN32
i_S[4] => Mux1.IN32
i_S[4] => Mux2.IN32
i_S[4] => Mux3.IN32
i_S[4] => Mux4.IN32
i_S[4] => Mux5.IN32
i_S[4] => Mux6.IN32
i_S[4] => Mux7.IN32
i_S[4] => Mux8.IN32
i_S[4] => Mux9.IN32
i_S[4] => Mux10.IN32
i_S[4] => Mux11.IN32
i_S[4] => Mux12.IN32
i_S[4] => Mux13.IN32
i_S[4] => Mux14.IN32
i_S[4] => Mux15.IN32
i_S[4] => Mux16.IN32
i_S[4] => Mux17.IN32
i_S[4] => Mux18.IN32
i_S[4] => Mux19.IN32
i_S[4] => Mux20.IN32
i_S[4] => Mux21.IN32
i_S[4] => Mux22.IN32
i_S[4] => Mux23.IN32
i_S[4] => Mux24.IN32
i_S[4] => Mux25.IN32
i_S[4] => Mux26.IN32
i_S[4] => Mux27.IN32
i_S[4] => Mux28.IN32
i_S[4] => Mux29.IN32
i_S[4] => Mux30.IN32
i_S[4] => Mux31.IN32
o_F[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1:generic_forwarding_mux3
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAB
i_D1[1] => o_O.DATAB
i_D1[2] => o_O.DATAB
i_D1[3] => o_O.DATAB
i_D1[4] => o_O.DATAB
i_D1[5] => o_O.DATAB
i_D1[6] => o_O.DATAB
i_D1[7] => o_O.DATAB
i_D1[8] => o_O.DATAB
i_D1[9] => o_O.DATAB
i_D1[10] => o_O.DATAB
i_D1[11] => o_O.DATAB
i_D1[12] => o_O.DATAB
i_D1[13] => o_O.DATAB
i_D1[14] => o_O.DATAB
i_D1[15] => o_O.DATAB
i_D1[16] => o_O.DATAB
i_D1[17] => o_O.DATAB
i_D1[18] => o_O.DATAB
i_D1[19] => o_O.DATAB
i_D1[20] => o_O.DATAB
i_D1[21] => o_O.DATAB
i_D1[22] => o_O.DATAB
i_D1[23] => o_O.DATAB
i_D1[24] => o_O.DATAB
i_D1[25] => o_O.DATAB
i_D1[26] => o_O.DATAB
i_D1[27] => o_O.DATAB
i_D1[28] => o_O.DATAB
i_D1[29] => o_O.DATAB
i_D1[30] => o_O.DATAB
i_D1[31] => o_O.DATAB
i_D2[0] => o_O.DATAB
i_D2[1] => o_O.DATAB
i_D2[2] => o_O.DATAB
i_D2[3] => o_O.DATAB
i_D2[4] => o_O.DATAB
i_D2[5] => o_O.DATAB
i_D2[6] => o_O.DATAB
i_D2[7] => o_O.DATAB
i_D2[8] => o_O.DATAB
i_D2[9] => o_O.DATAB
i_D2[10] => o_O.DATAB
i_D2[11] => o_O.DATAB
i_D2[12] => o_O.DATAB
i_D2[13] => o_O.DATAB
i_D2[14] => o_O.DATAB
i_D2[15] => o_O.DATAB
i_D2[16] => o_O.DATAB
i_D2[17] => o_O.DATAB
i_D2[18] => o_O.DATAB
i_D2[19] => o_O.DATAB
i_D2[20] => o_O.DATAB
i_D2[21] => o_O.DATAB
i_D2[22] => o_O.DATAB
i_D2[23] => o_O.DATAB
i_D2[24] => o_O.DATAB
i_D2[25] => o_O.DATAB
i_D2[26] => o_O.DATAB
i_D2[27] => o_O.DATAB
i_D2[28] => o_O.DATAB
i_D2[29] => o_O.DATAB
i_D2[30] => o_O.DATAB
i_D2[31] => o_O.DATAB
i_D3[0] => o_O.DATAA
i_D3[1] => o_O.DATAA
i_D3[2] => o_O.DATAA
i_D3[3] => o_O.DATAA
i_D3[4] => o_O.DATAA
i_D3[5] => o_O.DATAA
i_D3[6] => o_O.DATAA
i_D3[7] => o_O.DATAA
i_D3[8] => o_O.DATAA
i_D3[9] => o_O.DATAA
i_D3[10] => o_O.DATAA
i_D3[11] => o_O.DATAA
i_D3[12] => o_O.DATAA
i_D3[13] => o_O.DATAA
i_D3[14] => o_O.DATAA
i_D3[15] => o_O.DATAA
i_D3[16] => o_O.DATAA
i_D3[17] => o_O.DATAA
i_D3[18] => o_O.DATAA
i_D3[19] => o_O.DATAA
i_D3[20] => o_O.DATAA
i_D3[21] => o_O.DATAA
i_D3[22] => o_O.DATAA
i_D3[23] => o_O.DATAA
i_D3[24] => o_O.DATAA
i_D3[25] => o_O.DATAA
i_D3[26] => o_O.DATAA
i_D3[27] => o_O.DATAA
i_D3[28] => o_O.DATAA
i_D3[29] => o_O.DATAA
i_D3[30] => o_O.DATAA
i_D3[31] => o_O.DATAA
i_F[0] => Equal0.IN1
i_F[0] => Equal1.IN1
i_F[0] => Equal2.IN0
i_F[1] => Equal0.IN0
i_F[1] => Equal1.IN0
i_F[1] => Equal2.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1:generic_forwarding_mux4
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAB
i_D1[1] => o_O.DATAB
i_D1[2] => o_O.DATAB
i_D1[3] => o_O.DATAB
i_D1[4] => o_O.DATAB
i_D1[5] => o_O.DATAB
i_D1[6] => o_O.DATAB
i_D1[7] => o_O.DATAB
i_D1[8] => o_O.DATAB
i_D1[9] => o_O.DATAB
i_D1[10] => o_O.DATAB
i_D1[11] => o_O.DATAB
i_D1[12] => o_O.DATAB
i_D1[13] => o_O.DATAB
i_D1[14] => o_O.DATAB
i_D1[15] => o_O.DATAB
i_D1[16] => o_O.DATAB
i_D1[17] => o_O.DATAB
i_D1[18] => o_O.DATAB
i_D1[19] => o_O.DATAB
i_D1[20] => o_O.DATAB
i_D1[21] => o_O.DATAB
i_D1[22] => o_O.DATAB
i_D1[23] => o_O.DATAB
i_D1[24] => o_O.DATAB
i_D1[25] => o_O.DATAB
i_D1[26] => o_O.DATAB
i_D1[27] => o_O.DATAB
i_D1[28] => o_O.DATAB
i_D1[29] => o_O.DATAB
i_D1[30] => o_O.DATAB
i_D1[31] => o_O.DATAB
i_D2[0] => o_O.DATAB
i_D2[1] => o_O.DATAB
i_D2[2] => o_O.DATAB
i_D2[3] => o_O.DATAB
i_D2[4] => o_O.DATAB
i_D2[5] => o_O.DATAB
i_D2[6] => o_O.DATAB
i_D2[7] => o_O.DATAB
i_D2[8] => o_O.DATAB
i_D2[9] => o_O.DATAB
i_D2[10] => o_O.DATAB
i_D2[11] => o_O.DATAB
i_D2[12] => o_O.DATAB
i_D2[13] => o_O.DATAB
i_D2[14] => o_O.DATAB
i_D2[15] => o_O.DATAB
i_D2[16] => o_O.DATAB
i_D2[17] => o_O.DATAB
i_D2[18] => o_O.DATAB
i_D2[19] => o_O.DATAB
i_D2[20] => o_O.DATAB
i_D2[21] => o_O.DATAB
i_D2[22] => o_O.DATAB
i_D2[23] => o_O.DATAB
i_D2[24] => o_O.DATAB
i_D2[25] => o_O.DATAB
i_D2[26] => o_O.DATAB
i_D2[27] => o_O.DATAB
i_D2[28] => o_O.DATAB
i_D2[29] => o_O.DATAB
i_D2[30] => o_O.DATAB
i_D2[31] => o_O.DATAB
i_D3[0] => o_O.DATAA
i_D3[1] => o_O.DATAA
i_D3[2] => o_O.DATAA
i_D3[3] => o_O.DATAA
i_D3[4] => o_O.DATAA
i_D3[5] => o_O.DATAA
i_D3[6] => o_O.DATAA
i_D3[7] => o_O.DATAA
i_D3[8] => o_O.DATAA
i_D3[9] => o_O.DATAA
i_D3[10] => o_O.DATAA
i_D3[11] => o_O.DATAA
i_D3[12] => o_O.DATAA
i_D3[13] => o_O.DATAA
i_D3[14] => o_O.DATAA
i_D3[15] => o_O.DATAA
i_D3[16] => o_O.DATAA
i_D3[17] => o_O.DATAA
i_D3[18] => o_O.DATAA
i_D3[19] => o_O.DATAA
i_D3[20] => o_O.DATAA
i_D3[21] => o_O.DATAA
i_D3[22] => o_O.DATAA
i_D3[23] => o_O.DATAA
i_D3[24] => o_O.DATAA
i_D3[25] => o_O.DATAA
i_D3[26] => o_O.DATAA
i_D3[27] => o_O.DATAA
i_D3[28] => o_O.DATAA
i_D3[29] => o_O.DATAA
i_D3[30] => o_O.DATAA
i_D3[31] => o_O.DATAA
i_F[0] => Equal0.IN1
i_F[0] => Equal1.IN1
i_F[0] => Equal2.IN0
i_F[1] => Equal0.IN0
i_F[1] => Equal1.IN0
i_F[1] => Equal2.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux_32bit_dataflow:jal_read_mux
i_D0[0] => s_D0[0].IN0
i_D0[1] => s_D0[1].IN0
i_D0[2] => s_D0[2].IN0
i_D0[3] => s_D0[3].IN0
i_D0[4] => s_D0[4].IN0
i_D1[0] => s_D1[0].IN0
i_D1[1] => s_D1[1].IN0
i_D1[2] => s_D1[2].IN0
i_D1[3] => s_D1[3].IN0
i_D1[4] => s_D1[4].IN0
i_S => s_D1[0].IN1
i_S => s_D1[1].IN1
i_S => s_D1[2].IN1
i_S => s_D1[3].IN1
i_S => s_D1[4].IN1
i_S => s_D0[4].IN1
i_S => s_D0[3].IN1
i_S => s_D0[2].IN1
i_S => s_D0[1].IN1
i_S => s_D0[0].IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|controlUnit:generic_controlUnit
op_Code[0] => code[0].DATAA
op_Code[0] => Equal0.IN5
op_Code[1] => code[1].DATAA
op_Code[1] => Equal0.IN4
op_Code[2] => code[2].DATAA
op_Code[2] => Equal0.IN3
op_Code[3] => code[3].DATAA
op_Code[3] => Equal0.IN2
op_Code[4] => code[4].DATAA
op_Code[4] => Equal0.IN1
op_Code[5] => code[5].DATAA
op_Code[5] => Equal0.IN0
Funct[0] => code[0].DATAB
Funct[1] => code[1].DATAB
Funct[2] => code[2].DATAB
Funct[3] => code[3].DATAB
Funct[4] => code[4].DATAB
Funct[5] => code[5].DATAB
RegDst <= RegDst$latch.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg$latch.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= <GND>
ALUSrc <= ALUSrc$latch.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= ALUControl[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ALUControl[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= ALUControl[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[3] <= ALUControl[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
beq <= beq$latch.DB_MAX_OUTPUT_PORT_TYPE
bne <= bne$latch.DB_MAX_OUTPUT_PORT_TYPE
j <= j$latch.DB_MAX_OUTPUT_PORT_TYPE
jr <= jr$latch.DB_MAX_OUTPUT_PORT_TYPE
sltu <= sltu$latch.DB_MAX_OUTPUT_PORT_TYPE
shiftVariable <= shiftVariable$latch.DB_MAX_OUTPUT_PORT_TYPE
upper_immediate <= upper_immediate$latch.DB_MAX_OUTPUT_PORT_TYPE
halt <= <VCC>


|MIPS_Processor|extender_N:generic_immediate_extend
i_D[0] => o_O[0].DATAIN
i_D[1] => o_O[1].DATAIN
i_D[2] => o_O[2].DATAIN
i_D[3] => o_O[3].DATAIN
i_D[4] => o_O[4].DATAIN
i_D[5] => o_O[5].DATAIN
i_D[6] => o_O[6].DATAIN
i_D[7] => o_O[7].DATAIN
i_D[8] => o_O[8].DATAIN
i_D[9] => o_O[9].DATAIN
i_D[10] => o_O[10].DATAIN
i_D[11] => o_O[11].DATAIN
i_D[12] => o_O[12].DATAIN
i_D[13] => o_O[13].DATAIN
i_D[14] => o_O[14].DATAIN
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O.DATAB
i_D[15] => o_O[15].DATAIN
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
i_S => o_O.OUTPUTSELECT
o_O[0] <= i_D[0].DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= i_D[1].DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= i_D[2].DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= i_D[3].DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= i_D[4].DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= i_D[5].DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= i_D[6].DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= i_D[7].DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= i_D[8].DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= i_D[9].DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= i_D[10].DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= i_D[11].DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= i_D[12].DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= i_D[13].DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= i_D[14].DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= i_D[15].DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|barrel_shifter:generic_barrel_shifter
i_clk => o_O[0]~reg0.CLK
i_clk => o_O[1]~reg0.CLK
i_clk => o_O[2]~reg0.CLK
i_clk => o_O[3]~reg0.CLK
i_clk => o_O[4]~reg0.CLK
i_clk => o_O[5]~reg0.CLK
i_clk => o_O[6]~reg0.CLK
i_clk => o_O[7]~reg0.CLK
i_clk => o_O[8]~reg0.CLK
i_clk => o_O[9]~reg0.CLK
i_clk => o_O[10]~reg0.CLK
i_clk => o_O[11]~reg0.CLK
i_clk => o_O[12]~reg0.CLK
i_clk => o_O[13]~reg0.CLK
i_clk => o_O[14]~reg0.CLK
i_clk => o_O[15]~reg0.CLK
i_clk => o_O[16]~reg0.CLK
i_clk => o_O[17]~reg0.CLK
i_clk => o_O[18]~reg0.CLK
i_clk => o_O[19]~reg0.CLK
i_clk => o_O[20]~reg0.CLK
i_clk => o_O[21]~reg0.CLK
i_clk => o_O[22]~reg0.CLK
i_clk => o_O[23]~reg0.CLK
i_clk => o_O[24]~reg0.CLK
i_clk => o_O[25]~reg0.CLK
i_clk => o_O[26]~reg0.CLK
i_clk => o_O[27]~reg0.CLK
i_clk => o_O[28]~reg0.CLK
i_clk => o_O[29]~reg0.CLK
i_clk => o_O[30]~reg0.CLK
i_clk => o_O[31]~reg0.CLK
i_I[0] => ShiftRight0.IN32
i_I[0] => ShiftLeft0.IN32
i_I[0] => ShiftRight1.IN32
i_I[1] => ShiftRight0.IN31
i_I[1] => ShiftLeft0.IN31
i_I[1] => ShiftRight1.IN31
i_I[2] => ShiftRight0.IN30
i_I[2] => ShiftLeft0.IN30
i_I[2] => ShiftRight1.IN30
i_I[3] => ShiftRight0.IN29
i_I[3] => ShiftLeft0.IN29
i_I[3] => ShiftRight1.IN29
i_I[4] => ShiftRight0.IN28
i_I[4] => ShiftLeft0.IN28
i_I[4] => ShiftRight1.IN28
i_I[5] => ShiftRight0.IN27
i_I[5] => ShiftLeft0.IN27
i_I[5] => ShiftRight1.IN27
i_I[6] => ShiftRight0.IN26
i_I[6] => ShiftLeft0.IN26
i_I[6] => ShiftRight1.IN26
i_I[7] => ShiftRight0.IN25
i_I[7] => ShiftLeft0.IN25
i_I[7] => ShiftRight1.IN25
i_I[8] => ShiftRight0.IN24
i_I[8] => ShiftLeft0.IN24
i_I[8] => ShiftRight1.IN24
i_I[9] => ShiftRight0.IN23
i_I[9] => ShiftLeft0.IN23
i_I[9] => ShiftRight1.IN23
i_I[10] => ShiftRight0.IN22
i_I[10] => ShiftLeft0.IN22
i_I[10] => ShiftRight1.IN22
i_I[11] => ShiftRight0.IN21
i_I[11] => ShiftLeft0.IN21
i_I[11] => ShiftRight1.IN21
i_I[12] => ShiftRight0.IN20
i_I[12] => ShiftLeft0.IN20
i_I[12] => ShiftRight1.IN20
i_I[13] => ShiftRight0.IN19
i_I[13] => ShiftLeft0.IN19
i_I[13] => ShiftRight1.IN19
i_I[14] => ShiftRight0.IN18
i_I[14] => ShiftLeft0.IN18
i_I[14] => ShiftRight1.IN18
i_I[15] => ShiftRight0.IN17
i_I[15] => ShiftLeft0.IN17
i_I[15] => ShiftRight1.IN17
i_I[16] => ShiftRight0.IN16
i_I[16] => ShiftLeft0.IN16
i_I[16] => ShiftRight1.IN16
i_I[17] => ShiftRight0.IN15
i_I[17] => ShiftLeft0.IN15
i_I[17] => ShiftRight1.IN15
i_I[18] => ShiftRight0.IN14
i_I[18] => ShiftLeft0.IN14
i_I[18] => ShiftRight1.IN14
i_I[19] => ShiftRight0.IN13
i_I[19] => ShiftLeft0.IN13
i_I[19] => ShiftRight1.IN13
i_I[20] => ShiftRight0.IN12
i_I[20] => ShiftLeft0.IN12
i_I[20] => ShiftRight1.IN12
i_I[21] => ShiftRight0.IN11
i_I[21] => ShiftLeft0.IN11
i_I[21] => ShiftRight1.IN11
i_I[22] => ShiftRight0.IN10
i_I[22] => ShiftLeft0.IN10
i_I[22] => ShiftRight1.IN10
i_I[23] => ShiftRight0.IN9
i_I[23] => ShiftLeft0.IN9
i_I[23] => ShiftRight1.IN9
i_I[24] => ShiftRight0.IN8
i_I[24] => ShiftLeft0.IN8
i_I[24] => ShiftRight1.IN8
i_I[25] => ShiftRight0.IN7
i_I[25] => ShiftLeft0.IN7
i_I[25] => ShiftRight1.IN7
i_I[26] => ShiftRight0.IN6
i_I[26] => ShiftLeft0.IN6
i_I[26] => ShiftRight1.IN6
i_I[27] => ShiftRight0.IN5
i_I[27] => ShiftLeft0.IN5
i_I[27] => ShiftRight1.IN5
i_I[28] => ShiftRight0.IN4
i_I[28] => ShiftLeft0.IN4
i_I[28] => ShiftRight1.IN4
i_I[29] => ShiftRight0.IN3
i_I[29] => ShiftLeft0.IN3
i_I[29] => ShiftRight1.IN3
i_I[30] => ShiftRight0.IN2
i_I[30] => ShiftLeft0.IN2
i_I[30] => ShiftRight1.IN2
i_I[31] => ShiftRight0.IN0
i_I[31] => ShiftRight0.IN1
i_I[31] => ShiftLeft0.IN1
i_I[31] => ShiftRight1.IN1
i_S[0] => ShiftRight0.IN37
i_S[0] => ShiftLeft0.IN37
i_S[0] => ShiftRight1.IN37
i_S[1] => ShiftRight0.IN36
i_S[1] => ShiftLeft0.IN36
i_S[1] => ShiftRight1.IN36
i_S[2] => ShiftRight0.IN35
i_S[2] => ShiftLeft0.IN35
i_S[2] => ShiftRight1.IN35
i_S[3] => ShiftRight0.IN34
i_S[3] => ShiftLeft0.IN34
i_S[3] => ShiftRight1.IN34
i_S[4] => ShiftRight0.IN33
i_S[4] => ShiftLeft0.IN33
i_S[4] => ShiftRight1.IN33
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux_32bit_dataflow:jump_mux
i_D0[0] => s_D0[0].IN0
i_D0[1] => s_D0[1].IN0
i_D0[2] => s_D0[2].IN0
i_D0[3] => s_D0[3].IN0
i_D0[4] => s_D0[4].IN0
i_D0[5] => s_D0[5].IN0
i_D0[6] => s_D0[6].IN0
i_D0[7] => s_D0[7].IN0
i_D0[8] => s_D0[8].IN0
i_D0[9] => s_D0[9].IN0
i_D0[10] => s_D0[10].IN0
i_D0[11] => s_D0[11].IN0
i_D0[12] => s_D0[12].IN0
i_D0[13] => s_D0[13].IN0
i_D0[14] => s_D0[14].IN0
i_D0[15] => s_D0[15].IN0
i_D0[16] => s_D0[16].IN0
i_D0[17] => s_D0[17].IN0
i_D0[18] => s_D0[18].IN0
i_D0[19] => s_D0[19].IN0
i_D0[20] => s_D0[20].IN0
i_D0[21] => s_D0[21].IN0
i_D0[22] => s_D0[22].IN0
i_D0[23] => s_D0[23].IN0
i_D0[24] => s_D0[24].IN0
i_D0[25] => s_D0[25].IN0
i_D0[26] => s_D0[26].IN0
i_D0[27] => s_D0[27].IN0
i_D0[28] => s_D0[28].IN0
i_D0[29] => s_D0[29].IN0
i_D0[30] => s_D0[30].IN0
i_D0[31] => s_D0[31].IN0
i_D1[0] => s_D1[0].IN0
i_D1[1] => s_D1[1].IN0
i_D1[2] => s_D1[2].IN0
i_D1[3] => s_D1[3].IN0
i_D1[4] => s_D1[4].IN0
i_D1[5] => s_D1[5].IN0
i_D1[6] => s_D1[6].IN0
i_D1[7] => s_D1[7].IN0
i_D1[8] => s_D1[8].IN0
i_D1[9] => s_D1[9].IN0
i_D1[10] => s_D1[10].IN0
i_D1[11] => s_D1[11].IN0
i_D1[12] => s_D1[12].IN0
i_D1[13] => s_D1[13].IN0
i_D1[14] => s_D1[14].IN0
i_D1[15] => s_D1[15].IN0
i_D1[16] => s_D1[16].IN0
i_D1[17] => s_D1[17].IN0
i_D1[18] => s_D1[18].IN0
i_D1[19] => s_D1[19].IN0
i_D1[20] => s_D1[20].IN0
i_D1[21] => s_D1[21].IN0
i_D1[22] => s_D1[22].IN0
i_D1[23] => s_D1[23].IN0
i_D1[24] => s_D1[24].IN0
i_D1[25] => s_D1[25].IN0
i_D1[26] => s_D1[26].IN0
i_D1[27] => s_D1[27].IN0
i_D1[28] => s_D1[28].IN0
i_D1[29] => s_D1[29].IN0
i_D1[30] => s_D1[30].IN0
i_D1[31] => s_D1[31].IN0
i_S => s_D1[0].IN1
i_S => s_D1[1].IN1
i_S => s_D1[2].IN1
i_S => s_D1[3].IN1
i_S => s_D1[4].IN1
i_S => s_D1[5].IN1
i_S => s_D1[6].IN1
i_S => s_D1[7].IN1
i_S => s_D1[8].IN1
i_S => s_D1[9].IN1
i_S => s_D1[10].IN1
i_S => s_D1[11].IN1
i_S => s_D1[12].IN1
i_S => s_D1[13].IN1
i_S => s_D1[14].IN1
i_S => s_D1[15].IN1
i_S => s_D1[16].IN1
i_S => s_D1[17].IN1
i_S => s_D1[18].IN1
i_S => s_D1[19].IN1
i_S => s_D1[20].IN1
i_S => s_D1[21].IN1
i_S => s_D1[22].IN1
i_S => s_D1[23].IN1
i_S => s_D1[24].IN1
i_S => s_D1[25].IN1
i_S => s_D1[26].IN1
i_S => s_D1[27].IN1
i_S => s_D1[28].IN1
i_S => s_D1[29].IN1
i_S => s_D1[30].IN1
i_S => s_D1[31].IN1
i_S => s_D0[31].IN1
i_S => s_D0[30].IN1
i_S => s_D0[29].IN1
i_S => s_D0[28].IN1
i_S => s_D0[27].IN1
i_S => s_D0[26].IN1
i_S => s_D0[25].IN1
i_S => s_D0[24].IN1
i_S => s_D0[23].IN1
i_S => s_D0[22].IN1
i_S => s_D0[21].IN1
i_S => s_D0[20].IN1
i_S => s_D0[19].IN1
i_S => s_D0[18].IN1
i_S => s_D0[17].IN1
i_S => s_D0[16].IN1
i_S => s_D0[15].IN1
i_S => s_D0[14].IN1
i_S => s_D0[13].IN1
i_S => s_D0[12].IN1
i_S => s_D0[11].IN1
i_S => s_D0[10].IN1
i_S => s_D0[9].IN1
i_S => s_D0[8].IN1
i_S => s_D0[7].IN1
i_S => s_D0[6].IN1
i_S => s_D0[5].IN1
i_S => s_D0[4].IN1
i_S => s_D0[3].IN1
i_S => s_D0[2].IN1
i_S => s_D0[1].IN1
i_S => s_D0[0].IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux_32bit_dataflow:generic_jr_mux
i_D0[0] => s_D0[0].IN0
i_D0[1] => s_D0[1].IN0
i_D0[2] => s_D0[2].IN0
i_D0[3] => s_D0[3].IN0
i_D0[4] => s_D0[4].IN0
i_D0[5] => s_D0[5].IN0
i_D0[6] => s_D0[6].IN0
i_D0[7] => s_D0[7].IN0
i_D0[8] => s_D0[8].IN0
i_D0[9] => s_D0[9].IN0
i_D0[10] => s_D0[10].IN0
i_D0[11] => s_D0[11].IN0
i_D0[12] => s_D0[12].IN0
i_D0[13] => s_D0[13].IN0
i_D0[14] => s_D0[14].IN0
i_D0[15] => s_D0[15].IN0
i_D0[16] => s_D0[16].IN0
i_D0[17] => s_D0[17].IN0
i_D0[18] => s_D0[18].IN0
i_D0[19] => s_D0[19].IN0
i_D0[20] => s_D0[20].IN0
i_D0[21] => s_D0[21].IN0
i_D0[22] => s_D0[22].IN0
i_D0[23] => s_D0[23].IN0
i_D0[24] => s_D0[24].IN0
i_D0[25] => s_D0[25].IN0
i_D0[26] => s_D0[26].IN0
i_D0[27] => s_D0[27].IN0
i_D0[28] => s_D0[28].IN0
i_D0[29] => s_D0[29].IN0
i_D0[30] => s_D0[30].IN0
i_D0[31] => s_D0[31].IN0
i_D1[0] => s_D1[0].IN0
i_D1[1] => s_D1[1].IN0
i_D1[2] => s_D1[2].IN0
i_D1[3] => s_D1[3].IN0
i_D1[4] => s_D1[4].IN0
i_D1[5] => s_D1[5].IN0
i_D1[6] => s_D1[6].IN0
i_D1[7] => s_D1[7].IN0
i_D1[8] => s_D1[8].IN0
i_D1[9] => s_D1[9].IN0
i_D1[10] => s_D1[10].IN0
i_D1[11] => s_D1[11].IN0
i_D1[12] => s_D1[12].IN0
i_D1[13] => s_D1[13].IN0
i_D1[14] => s_D1[14].IN0
i_D1[15] => s_D1[15].IN0
i_D1[16] => s_D1[16].IN0
i_D1[17] => s_D1[17].IN0
i_D1[18] => s_D1[18].IN0
i_D1[19] => s_D1[19].IN0
i_D1[20] => s_D1[20].IN0
i_D1[21] => s_D1[21].IN0
i_D1[22] => s_D1[22].IN0
i_D1[23] => s_D1[23].IN0
i_D1[24] => s_D1[24].IN0
i_D1[25] => s_D1[25].IN0
i_D1[26] => s_D1[26].IN0
i_D1[27] => s_D1[27].IN0
i_D1[28] => s_D1[28].IN0
i_D1[29] => s_D1[29].IN0
i_D1[30] => s_D1[30].IN0
i_D1[31] => s_D1[31].IN0
i_S => s_D1[0].IN1
i_S => s_D1[1].IN1
i_S => s_D1[2].IN1
i_S => s_D1[3].IN1
i_S => s_D1[4].IN1
i_S => s_D1[5].IN1
i_S => s_D1[6].IN1
i_S => s_D1[7].IN1
i_S => s_D1[8].IN1
i_S => s_D1[9].IN1
i_S => s_D1[10].IN1
i_S => s_D1[11].IN1
i_S => s_D1[12].IN1
i_S => s_D1[13].IN1
i_S => s_D1[14].IN1
i_S => s_D1[15].IN1
i_S => s_D1[16].IN1
i_S => s_D1[17].IN1
i_S => s_D1[18].IN1
i_S => s_D1[19].IN1
i_S => s_D1[20].IN1
i_S => s_D1[21].IN1
i_S => s_D1[22].IN1
i_S => s_D1[23].IN1
i_S => s_D1[24].IN1
i_S => s_D1[25].IN1
i_S => s_D1[26].IN1
i_S => s_D1[27].IN1
i_S => s_D1[28].IN1
i_S => s_D1[29].IN1
i_S => s_D1[30].IN1
i_S => s_D1[31].IN1
i_S => s_D0[31].IN1
i_S => s_D0[30].IN1
i_S => s_D0[29].IN1
i_S => s_D0[28].IN1
i_S => s_D0[27].IN1
i_S => s_D0[26].IN1
i_S => s_D0[25].IN1
i_S => s_D0[24].IN1
i_S => s_D0[23].IN1
i_S => s_D0[22].IN1
i_S => s_D0[21].IN1
i_S => s_D0[20].IN1
i_S => s_D0[19].IN1
i_S => s_D0[18].IN1
i_S => s_D0[17].IN1
i_S => s_D0[16].IN1
i_S => s_D0[15].IN1
i_S => s_D0[14].IN1
i_S => s_D0[13].IN1
i_S => s_D0[12].IN1
i_S => s_D0[11].IN1
i_S => s_D0[10].IN1
i_S => s_D0[9].IN1
i_S => s_D0[8].IN1
i_S => s_D0[7].IN1
i_S => s_D0[6].IN1
i_S => s_D0[5].IN1
i_S => s_D0[4].IN1
i_S => s_D0[3].IN1
i_S => s_D0[2].IN1
i_S => s_D0[1].IN1
i_S => s_D0[0].IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|barrel_shifter:generic_branch_barrel_shifter
i_clk => o_O[0]~reg0.CLK
i_clk => o_O[1]~reg0.CLK
i_clk => o_O[2]~reg0.CLK
i_clk => o_O[3]~reg0.CLK
i_clk => o_O[4]~reg0.CLK
i_clk => o_O[5]~reg0.CLK
i_clk => o_O[6]~reg0.CLK
i_clk => o_O[7]~reg0.CLK
i_clk => o_O[8]~reg0.CLK
i_clk => o_O[9]~reg0.CLK
i_clk => o_O[10]~reg0.CLK
i_clk => o_O[11]~reg0.CLK
i_clk => o_O[12]~reg0.CLK
i_clk => o_O[13]~reg0.CLK
i_clk => o_O[14]~reg0.CLK
i_clk => o_O[15]~reg0.CLK
i_clk => o_O[16]~reg0.CLK
i_clk => o_O[17]~reg0.CLK
i_clk => o_O[18]~reg0.CLK
i_clk => o_O[19]~reg0.CLK
i_clk => o_O[20]~reg0.CLK
i_clk => o_O[21]~reg0.CLK
i_clk => o_O[22]~reg0.CLK
i_clk => o_O[23]~reg0.CLK
i_clk => o_O[24]~reg0.CLK
i_clk => o_O[25]~reg0.CLK
i_clk => o_O[26]~reg0.CLK
i_clk => o_O[27]~reg0.CLK
i_clk => o_O[28]~reg0.CLK
i_clk => o_O[29]~reg0.CLK
i_clk => o_O[30]~reg0.CLK
i_clk => o_O[31]~reg0.CLK
i_I[0] => ShiftRight0.IN32
i_I[0] => ShiftLeft0.IN32
i_I[0] => ShiftRight1.IN32
i_I[1] => ShiftRight0.IN31
i_I[1] => ShiftLeft0.IN31
i_I[1] => ShiftRight1.IN31
i_I[2] => ShiftRight0.IN30
i_I[2] => ShiftLeft0.IN30
i_I[2] => ShiftRight1.IN30
i_I[3] => ShiftRight0.IN29
i_I[3] => ShiftLeft0.IN29
i_I[3] => ShiftRight1.IN29
i_I[4] => ShiftRight0.IN28
i_I[4] => ShiftLeft0.IN28
i_I[4] => ShiftRight1.IN28
i_I[5] => ShiftRight0.IN27
i_I[5] => ShiftLeft0.IN27
i_I[5] => ShiftRight1.IN27
i_I[6] => ShiftRight0.IN26
i_I[6] => ShiftLeft0.IN26
i_I[6] => ShiftRight1.IN26
i_I[7] => ShiftRight0.IN25
i_I[7] => ShiftLeft0.IN25
i_I[7] => ShiftRight1.IN25
i_I[8] => ShiftRight0.IN24
i_I[8] => ShiftLeft0.IN24
i_I[8] => ShiftRight1.IN24
i_I[9] => ShiftRight0.IN23
i_I[9] => ShiftLeft0.IN23
i_I[9] => ShiftRight1.IN23
i_I[10] => ShiftRight0.IN22
i_I[10] => ShiftLeft0.IN22
i_I[10] => ShiftRight1.IN22
i_I[11] => ShiftRight0.IN21
i_I[11] => ShiftLeft0.IN21
i_I[11] => ShiftRight1.IN21
i_I[12] => ShiftRight0.IN20
i_I[12] => ShiftLeft0.IN20
i_I[12] => ShiftRight1.IN20
i_I[13] => ShiftRight0.IN19
i_I[13] => ShiftLeft0.IN19
i_I[13] => ShiftRight1.IN19
i_I[14] => ShiftRight0.IN18
i_I[14] => ShiftLeft0.IN18
i_I[14] => ShiftRight1.IN18
i_I[15] => ShiftRight0.IN17
i_I[15] => ShiftLeft0.IN17
i_I[15] => ShiftRight1.IN17
i_I[16] => ShiftRight0.IN16
i_I[16] => ShiftLeft0.IN16
i_I[16] => ShiftRight1.IN16
i_I[17] => ShiftRight0.IN15
i_I[17] => ShiftLeft0.IN15
i_I[17] => ShiftRight1.IN15
i_I[18] => ShiftRight0.IN14
i_I[18] => ShiftLeft0.IN14
i_I[18] => ShiftRight1.IN14
i_I[19] => ShiftRight0.IN13
i_I[19] => ShiftLeft0.IN13
i_I[19] => ShiftRight1.IN13
i_I[20] => ShiftRight0.IN12
i_I[20] => ShiftLeft0.IN12
i_I[20] => ShiftRight1.IN12
i_I[21] => ShiftRight0.IN11
i_I[21] => ShiftLeft0.IN11
i_I[21] => ShiftRight1.IN11
i_I[22] => ShiftRight0.IN10
i_I[22] => ShiftLeft0.IN10
i_I[22] => ShiftRight1.IN10
i_I[23] => ShiftRight0.IN9
i_I[23] => ShiftLeft0.IN9
i_I[23] => ShiftRight1.IN9
i_I[24] => ShiftRight0.IN8
i_I[24] => ShiftLeft0.IN8
i_I[24] => ShiftRight1.IN8
i_I[25] => ShiftRight0.IN7
i_I[25] => ShiftLeft0.IN7
i_I[25] => ShiftRight1.IN7
i_I[26] => ShiftRight0.IN6
i_I[26] => ShiftLeft0.IN6
i_I[26] => ShiftRight1.IN6
i_I[27] => ShiftRight0.IN5
i_I[27] => ShiftLeft0.IN5
i_I[27] => ShiftRight1.IN5
i_I[28] => ShiftRight0.IN4
i_I[28] => ShiftLeft0.IN4
i_I[28] => ShiftRight1.IN4
i_I[29] => ShiftRight0.IN3
i_I[29] => ShiftLeft0.IN3
i_I[29] => ShiftRight1.IN3
i_I[30] => ShiftRight0.IN2
i_I[30] => ShiftLeft0.IN2
i_I[30] => ShiftRight1.IN2
i_I[31] => ShiftRight0.IN0
i_I[31] => ShiftRight0.IN1
i_I[31] => ShiftLeft0.IN1
i_I[31] => ShiftRight1.IN1
i_S[0] => ShiftRight0.IN37
i_S[0] => ShiftLeft0.IN37
i_S[0] => ShiftRight1.IN37
i_S[1] => ShiftRight0.IN36
i_S[1] => ShiftLeft0.IN36
i_S[1] => ShiftRight1.IN36
i_S[2] => ShiftRight0.IN35
i_S[2] => ShiftLeft0.IN35
i_S[2] => ShiftRight1.IN35
i_S[3] => ShiftRight0.IN34
i_S[3] => ShiftLeft0.IN34
i_S[3] => ShiftRight1.IN34
i_S[4] => ShiftRight0.IN33
i_S[4] => ShiftLeft0.IN33
i_S[4] => ShiftRight1.IN33
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder
i_fA[0] => Fulladder:ADDER0.i_fA
i_fA[1] => Fulladder:G_NBit_ADDER:1:ADDERI.i_fA
i_fA[2] => Fulladder:G_NBit_ADDER:2:ADDERI.i_fA
i_fA[3] => Fulladder:G_NBit_ADDER:3:ADDERI.i_fA
i_fA[4] => Fulladder:G_NBit_ADDER:4:ADDERI.i_fA
i_fA[5] => Fulladder:G_NBit_ADDER:5:ADDERI.i_fA
i_fA[6] => Fulladder:G_NBit_ADDER:6:ADDERI.i_fA
i_fA[7] => Fulladder:G_NBit_ADDER:7:ADDERI.i_fA
i_fA[8] => Fulladder:G_NBit_ADDER:8:ADDERI.i_fA
i_fA[9] => Fulladder:G_NBit_ADDER:9:ADDERI.i_fA
i_fA[10] => Fulladder:G_NBit_ADDER:10:ADDERI.i_fA
i_fA[11] => Fulladder:G_NBit_ADDER:11:ADDERI.i_fA
i_fA[12] => Fulladder:G_NBit_ADDER:12:ADDERI.i_fA
i_fA[13] => Fulladder:G_NBit_ADDER:13:ADDERI.i_fA
i_fA[14] => Fulladder:G_NBit_ADDER:14:ADDERI.i_fA
i_fA[15] => Fulladder:G_NBit_ADDER:15:ADDERI.i_fA
i_fA[16] => Fulladder:G_NBit_ADDER:16:ADDERI.i_fA
i_fA[17] => Fulladder:G_NBit_ADDER:17:ADDERI.i_fA
i_fA[18] => Fulladder:G_NBit_ADDER:18:ADDERI.i_fA
i_fA[19] => Fulladder:G_NBit_ADDER:19:ADDERI.i_fA
i_fA[20] => Fulladder:G_NBit_ADDER:20:ADDERI.i_fA
i_fA[21] => Fulladder:G_NBit_ADDER:21:ADDERI.i_fA
i_fA[22] => Fulladder:G_NBit_ADDER:22:ADDERI.i_fA
i_fA[23] => Fulladder:G_NBit_ADDER:23:ADDERI.i_fA
i_fA[24] => Fulladder:G_NBit_ADDER:24:ADDERI.i_fA
i_fA[25] => Fulladder:G_NBit_ADDER:25:ADDERI.i_fA
i_fA[26] => Fulladder:G_NBit_ADDER:26:ADDERI.i_fA
i_fA[27] => Fulladder:G_NBit_ADDER:27:ADDERI.i_fA
i_fA[28] => Fulladder:G_NBit_ADDER:28:ADDERI.i_fA
i_fA[29] => Fulladder:G_NBit_ADDER:29:ADDERI.i_fA
i_fA[30] => Fulladder:G_NBit_ADDER:30:ADDERI.i_fA
i_fA[31] => Fulladder:G_NBit_ADDER:31:ADDERI.i_fA
i_fB[0] => Fulladder:ADDER0.i_fB
i_fB[1] => Fulladder:G_NBit_ADDER:1:ADDERI.i_fB
i_fB[2] => Fulladder:G_NBit_ADDER:2:ADDERI.i_fB
i_fB[3] => Fulladder:G_NBit_ADDER:3:ADDERI.i_fB
i_fB[4] => Fulladder:G_NBit_ADDER:4:ADDERI.i_fB
i_fB[5] => Fulladder:G_NBit_ADDER:5:ADDERI.i_fB
i_fB[6] => Fulladder:G_NBit_ADDER:6:ADDERI.i_fB
i_fB[7] => Fulladder:G_NBit_ADDER:7:ADDERI.i_fB
i_fB[8] => Fulladder:G_NBit_ADDER:8:ADDERI.i_fB
i_fB[9] => Fulladder:G_NBit_ADDER:9:ADDERI.i_fB
i_fB[10] => Fulladder:G_NBit_ADDER:10:ADDERI.i_fB
i_fB[11] => Fulladder:G_NBit_ADDER:11:ADDERI.i_fB
i_fB[12] => Fulladder:G_NBit_ADDER:12:ADDERI.i_fB
i_fB[13] => Fulladder:G_NBit_ADDER:13:ADDERI.i_fB
i_fB[14] => Fulladder:G_NBit_ADDER:14:ADDERI.i_fB
i_fB[15] => Fulladder:G_NBit_ADDER:15:ADDERI.i_fB
i_fB[16] => Fulladder:G_NBit_ADDER:16:ADDERI.i_fB
i_fB[17] => Fulladder:G_NBit_ADDER:17:ADDERI.i_fB
i_fB[18] => Fulladder:G_NBit_ADDER:18:ADDERI.i_fB
i_fB[19] => Fulladder:G_NBit_ADDER:19:ADDERI.i_fB
i_fB[20] => Fulladder:G_NBit_ADDER:20:ADDERI.i_fB
i_fB[21] => Fulladder:G_NBit_ADDER:21:ADDERI.i_fB
i_fB[22] => Fulladder:G_NBit_ADDER:22:ADDERI.i_fB
i_fB[23] => Fulladder:G_NBit_ADDER:23:ADDERI.i_fB
i_fB[24] => Fulladder:G_NBit_ADDER:24:ADDERI.i_fB
i_fB[25] => Fulladder:G_NBit_ADDER:25:ADDERI.i_fB
i_fB[26] => Fulladder:G_NBit_ADDER:26:ADDERI.i_fB
i_fB[27] => Fulladder:G_NBit_ADDER:27:ADDERI.i_fB
i_fB[28] => Fulladder:G_NBit_ADDER:28:ADDERI.i_fB
i_fB[29] => Fulladder:G_NBit_ADDER:29:ADDERI.i_fB
i_fB[30] => Fulladder:G_NBit_ADDER:30:ADDERI.i_fB
i_fB[31] => Fulladder:G_NBit_ADDER:31:ADDERI.i_fB
i_fC => Fulladder:ADDER0.i_fC
o_Cry <= Fulladder:G_NBit_ADDER:31:ADDERI.o_Cry
o_Sum[0] <= Fulladder:ADDER0.o_Sum
o_Sum[1] <= Fulladder:G_NBit_ADDER:1:ADDERI.o_Sum
o_Sum[2] <= Fulladder:G_NBit_ADDER:2:ADDERI.o_Sum
o_Sum[3] <= Fulladder:G_NBit_ADDER:3:ADDERI.o_Sum
o_Sum[4] <= Fulladder:G_NBit_ADDER:4:ADDERI.o_Sum
o_Sum[5] <= Fulladder:G_NBit_ADDER:5:ADDERI.o_Sum
o_Sum[6] <= Fulladder:G_NBit_ADDER:6:ADDERI.o_Sum
o_Sum[7] <= Fulladder:G_NBit_ADDER:7:ADDERI.o_Sum
o_Sum[8] <= Fulladder:G_NBit_ADDER:8:ADDERI.o_Sum
o_Sum[9] <= Fulladder:G_NBit_ADDER:9:ADDERI.o_Sum
o_Sum[10] <= Fulladder:G_NBit_ADDER:10:ADDERI.o_Sum
o_Sum[11] <= Fulladder:G_NBit_ADDER:11:ADDERI.o_Sum
o_Sum[12] <= Fulladder:G_NBit_ADDER:12:ADDERI.o_Sum
o_Sum[13] <= Fulladder:G_NBit_ADDER:13:ADDERI.o_Sum
o_Sum[14] <= Fulladder:G_NBit_ADDER:14:ADDERI.o_Sum
o_Sum[15] <= Fulladder:G_NBit_ADDER:15:ADDERI.o_Sum
o_Sum[16] <= Fulladder:G_NBit_ADDER:16:ADDERI.o_Sum
o_Sum[17] <= Fulladder:G_NBit_ADDER:17:ADDERI.o_Sum
o_Sum[18] <= Fulladder:G_NBit_ADDER:18:ADDERI.o_Sum
o_Sum[19] <= Fulladder:G_NBit_ADDER:19:ADDERI.o_Sum
o_Sum[20] <= Fulladder:G_NBit_ADDER:20:ADDERI.o_Sum
o_Sum[21] <= Fulladder:G_NBit_ADDER:21:ADDERI.o_Sum
o_Sum[22] <= Fulladder:G_NBit_ADDER:22:ADDERI.o_Sum
o_Sum[23] <= Fulladder:G_NBit_ADDER:23:ADDERI.o_Sum
o_Sum[24] <= Fulladder:G_NBit_ADDER:24:ADDERI.o_Sum
o_Sum[25] <= Fulladder:G_NBit_ADDER:25:ADDERI.o_Sum
o_Sum[26] <= Fulladder:G_NBit_ADDER:26:ADDERI.o_Sum
o_Sum[27] <= Fulladder:G_NBit_ADDER:27:ADDERI.o_Sum
o_Sum[28] <= Fulladder:G_NBit_ADDER:28:ADDERI.o_Sum
o_Sum[29] <= Fulladder:G_NBit_ADDER:29:ADDERI.o_Sum
o_Sum[30] <= Fulladder:G_NBit_ADDER:30:ADDERI.o_Sum
o_Sum[31] <= Fulladder:G_NBit_ADDER:31:ADDERI.o_Sum


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:ADDER0
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:ADDER0|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:ADDER0|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:ADDER0|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:ADDER0|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:ADDER0|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:1:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:1:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:1:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:1:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:1:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:1:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:2:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:2:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:2:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:2:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:2:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:2:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:3:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:3:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:3:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:3:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:3:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:3:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:4:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:4:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:4:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:4:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:4:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:4:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:5:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:5:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:5:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:5:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:5:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:5:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:6:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:6:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:6:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:6:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:6:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:6:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:7:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:7:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:7:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:7:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:7:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:7:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:8:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:8:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:8:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:8:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:8:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:8:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:9:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:9:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:9:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:9:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:9:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:9:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:10:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:10:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:10:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:10:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:10:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:10:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:11:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:11:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:11:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:11:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:11:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:11:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:12:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:12:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:12:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:12:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:12:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:12:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:13:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:13:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:13:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:13:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:13:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:13:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:14:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:14:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:14:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:14:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:14:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:14:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:15:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:15:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:15:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:15:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:15:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:15:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:16:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:16:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:16:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:16:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:16:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:16:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:17:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:17:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:17:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:17:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:17:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:17:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:18:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:18:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:18:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:18:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:18:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:18:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:19:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:19:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:19:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:19:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:19:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:19:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:20:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:20:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:20:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:20:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:20:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:20:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:21:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:21:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:21:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:21:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:21:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:21:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:22:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:22:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:22:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:22:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:22:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:22:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:23:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:23:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:23:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:23:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:23:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:23:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:24:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:24:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:24:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:24:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:24:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:24:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:25:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:25:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:25:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:25:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:25:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:25:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:26:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:26:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:26:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:26:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:26:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:26:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:27:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:27:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:27:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:27:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:27:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:27:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:28:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:28:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:28:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:28:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:28:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:28:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:29:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:29:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:29:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:29:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:29:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:29:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:30:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:30:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:30:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:30:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:30:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:30:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:31:ADDERI
i_fA => xorg2:g_xor0.i_A
i_fA => andg2:g_and1.i_A
i_fB => xorg2:g_xor0.i_B
i_fB => andg2:g_and1.i_B
i_fC => xorg2:g_xor1.i_B
i_fC => andg2:g_and0.i_A
o_Cry <= org2:g_or0.o_F
o_Sum <= xorg2:g_xor1.o_F


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:31:ADDERI|xorg2:g_xor0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:31:ADDERI|xorg2:g_xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:31:ADDERI|andg2:g_and0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:31:ADDERI|andg2:g_and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Fulladder_N:generic_branch_full_adder|Fulladder:\G_NBit_ADDER:31:ADDERI|org2:g_or0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux_32bit_dataflow:branch_mux
i_D0[0] => s_D0[0].IN0
i_D0[1] => s_D0[1].IN0
i_D0[2] => s_D0[2].IN0
i_D0[3] => s_D0[3].IN0
i_D0[4] => s_D0[4].IN0
i_D0[5] => s_D0[5].IN0
i_D0[6] => s_D0[6].IN0
i_D0[7] => s_D0[7].IN0
i_D0[8] => s_D0[8].IN0
i_D0[9] => s_D0[9].IN0
i_D0[10] => s_D0[10].IN0
i_D0[11] => s_D0[11].IN0
i_D0[12] => s_D0[12].IN0
i_D0[13] => s_D0[13].IN0
i_D0[14] => s_D0[14].IN0
i_D0[15] => s_D0[15].IN0
i_D0[16] => s_D0[16].IN0
i_D0[17] => s_D0[17].IN0
i_D0[18] => s_D0[18].IN0
i_D0[19] => s_D0[19].IN0
i_D0[20] => s_D0[20].IN0
i_D0[21] => s_D0[21].IN0
i_D0[22] => s_D0[22].IN0
i_D0[23] => s_D0[23].IN0
i_D0[24] => s_D0[24].IN0
i_D0[25] => s_D0[25].IN0
i_D0[26] => s_D0[26].IN0
i_D0[27] => s_D0[27].IN0
i_D0[28] => s_D0[28].IN0
i_D0[29] => s_D0[29].IN0
i_D0[30] => s_D0[30].IN0
i_D0[31] => s_D0[31].IN0
i_D1[0] => s_D1[0].IN0
i_D1[1] => s_D1[1].IN0
i_D1[2] => s_D1[2].IN0
i_D1[3] => s_D1[3].IN0
i_D1[4] => s_D1[4].IN0
i_D1[5] => s_D1[5].IN0
i_D1[6] => s_D1[6].IN0
i_D1[7] => s_D1[7].IN0
i_D1[8] => s_D1[8].IN0
i_D1[9] => s_D1[9].IN0
i_D1[10] => s_D1[10].IN0
i_D1[11] => s_D1[11].IN0
i_D1[12] => s_D1[12].IN0
i_D1[13] => s_D1[13].IN0
i_D1[14] => s_D1[14].IN0
i_D1[15] => s_D1[15].IN0
i_D1[16] => s_D1[16].IN0
i_D1[17] => s_D1[17].IN0
i_D1[18] => s_D1[18].IN0
i_D1[19] => s_D1[19].IN0
i_D1[20] => s_D1[20].IN0
i_D1[21] => s_D1[21].IN0
i_D1[22] => s_D1[22].IN0
i_D1[23] => s_D1[23].IN0
i_D1[24] => s_D1[24].IN0
i_D1[25] => s_D1[25].IN0
i_D1[26] => s_D1[26].IN0
i_D1[27] => s_D1[27].IN0
i_D1[28] => s_D1[28].IN0
i_D1[29] => s_D1[29].IN0
i_D1[30] => s_D1[30].IN0
i_D1[31] => s_D1[31].IN0
i_S => s_D1[0].IN1
i_S => s_D1[1].IN1
i_S => s_D1[2].IN1
i_S => s_D1[3].IN1
i_S => s_D1[4].IN1
i_S => s_D1[5].IN1
i_S => s_D1[6].IN1
i_S => s_D1[7].IN1
i_S => s_D1[8].IN1
i_S => s_D1[9].IN1
i_S => s_D1[10].IN1
i_S => s_D1[11].IN1
i_S => s_D1[12].IN1
i_S => s_D1[13].IN1
i_S => s_D1[14].IN1
i_S => s_D1[15].IN1
i_S => s_D1[16].IN1
i_S => s_D1[17].IN1
i_S => s_D1[18].IN1
i_S => s_D1[19].IN1
i_S => s_D1[20].IN1
i_S => s_D1[21].IN1
i_S => s_D1[22].IN1
i_S => s_D1[23].IN1
i_S => s_D1[24].IN1
i_S => s_D1[25].IN1
i_S => s_D1[26].IN1
i_S => s_D1[27].IN1
i_S => s_D1[28].IN1
i_S => s_D1[29].IN1
i_S => s_D1[30].IN1
i_S => s_D1[31].IN1
i_S => s_D0[31].IN1
i_S => s_D0[30].IN1
i_S => s_D0[29].IN1
i_S => s_D0[28].IN1
i_S => s_D0[27].IN1
i_S => s_D0[26].IN1
i_S => s_D0[25].IN1
i_S => s_D0[24].IN1
i_S => s_D0[23].IN1
i_S => s_D0[22].IN1
i_S => s_D0[21].IN1
i_S => s_D0[20].IN1
i_S => s_D0[19].IN1
i_S => s_D0[18].IN1
i_S => s_D0[17].IN1
i_S => s_D0[16].IN1
i_S => s_D0[15].IN1
i_S => s_D0[14].IN1
i_S => s_D0[13].IN1
i_S => s_D0[12].IN1
i_S => s_D0[11].IN1
i_S => s_D0[10].IN1
i_S => s_D0[9].IN1
i_S => s_D0[8].IN1
i_S => s_D0[7].IN1
i_S => s_D0[6].IN1
i_S => s_D0[5].IN1
i_S => s_D0[4].IN1
i_S => s_D0[3].IN1
i_S => s_D0[2].IN1
i_S => s_D0[1].IN1
i_S => s_D0[0].IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|control_hazard_dataflow:hazard
branch => stall_IFID.IN1
jump => stall_IFID.IN1
branch_IDEX => flush_IFID.IN0
branch_IDEX => stall_PC.IN1
memtoReg_IDEX => flush_IDEX.IN0
memtoReg_IDEX => stall_IDEX.IN0
memtoReg_IDEX => stall_IFID.IN1
jr => stall_IDEX.IN1
jr => stall_IFID.IN1
j_IDEX => flush_IFID.IN1
j_IDEX => stall_PC.IN1
jr_IDEX => flush_IFID.IN1
jr_IDEX => stall_PC.IN1
memtoReg_EXMEM => flush_IDEX.IN1
rd_IFID[0] => Equal2.IN4
rd_IFID[1] => Equal2.IN3
rd_IFID[2] => Equal2.IN2
rd_IFID[3] => Equal2.IN1
rd_IFID[4] => Equal2.IN0
rt_IFID[0] => Equal1.IN4
rt_IFID[1] => Equal1.IN3
rt_IFID[2] => Equal1.IN2
rt_IFID[3] => Equal1.IN1
rt_IFID[4] => Equal1.IN0
regdst_EXMEM[0] => Equal1.IN9
regdst_EXMEM[0] => Equal2.IN9
regdst_EXMEM[0] => Equal3.IN4
regdst_EXMEM[1] => Equal1.IN8
regdst_EXMEM[1] => Equal2.IN8
regdst_EXMEM[1] => Equal3.IN3
regdst_EXMEM[2] => Equal1.IN7
regdst_EXMEM[2] => Equal2.IN7
regdst_EXMEM[2] => Equal3.IN2
regdst_EXMEM[3] => Equal1.IN6
regdst_EXMEM[3] => Equal2.IN6
regdst_EXMEM[3] => Equal3.IN1
regdst_EXMEM[4] => Equal1.IN5
regdst_EXMEM[4] => Equal2.IN5
regdst_EXMEM[4] => Equal3.IN0
writeAddr_EXMEM[0] => ~NO_FANOUT~
writeAddr_EXMEM[1] => ~NO_FANOUT~
writeAddr_EXMEM[2] => ~NO_FANOUT~
writeAddr_EXMEM[3] => ~NO_FANOUT~
writeAddr_EXMEM[4] => ~NO_FANOUT~
inst_IDEX[0] => Equal0.IN31
inst_IDEX[1] => Equal0.IN30
inst_IDEX[2] => Equal0.IN29
inst_IDEX[3] => Equal0.IN28
inst_IDEX[4] => Equal0.IN27
inst_IDEX[5] => Equal0.IN26
inst_IDEX[6] => Equal0.IN25
inst_IDEX[7] => Equal0.IN24
inst_IDEX[8] => Equal0.IN23
inst_IDEX[9] => Equal0.IN22
inst_IDEX[10] => Equal0.IN21
inst_IDEX[11] => Equal0.IN20
inst_IDEX[12] => Equal0.IN19
inst_IDEX[13] => Equal0.IN18
inst_IDEX[14] => Equal0.IN17
inst_IDEX[15] => Equal0.IN16
inst_IDEX[16] => Equal0.IN15
inst_IDEX[17] => Equal0.IN14
inst_IDEX[18] => Equal0.IN13
inst_IDEX[19] => Equal0.IN12
inst_IDEX[20] => Equal0.IN11
inst_IDEX[21] => Equal0.IN10
inst_IDEX[22] => Equal0.IN9
inst_IDEX[23] => Equal0.IN8
inst_IDEX[24] => Equal0.IN7
inst_IDEX[25] => Equal0.IN6
inst_IDEX[26] => Equal0.IN5
inst_IDEX[27] => Equal0.IN4
inst_IDEX[28] => Equal0.IN3
inst_IDEX[29] => Equal0.IN2
inst_IDEX[30] => Equal0.IN1
inst_IDEX[31] => Equal0.IN0
inst_EXMEM[0] => Equal0.IN63
inst_EXMEM[1] => Equal0.IN62
inst_EXMEM[2] => Equal0.IN61
inst_EXMEM[3] => Equal0.IN60
inst_EXMEM[4] => Equal0.IN59
inst_EXMEM[5] => Equal0.IN58
inst_EXMEM[6] => Equal0.IN57
inst_EXMEM[7] => Equal0.IN56
inst_EXMEM[8] => Equal0.IN55
inst_EXMEM[9] => Equal0.IN54
inst_EXMEM[10] => Equal0.IN53
inst_EXMEM[11] => Equal0.IN52
inst_EXMEM[12] => Equal0.IN51
inst_EXMEM[13] => Equal0.IN50
inst_EXMEM[14] => Equal0.IN49
inst_EXMEM[15] => Equal0.IN48
inst_EXMEM[16] => Equal0.IN47
inst_EXMEM[17] => Equal0.IN46
inst_EXMEM[18] => Equal0.IN45
inst_EXMEM[19] => Equal0.IN44
inst_EXMEM[20] => Equal0.IN43
inst_EXMEM[21] => Equal0.IN42
inst_EXMEM[22] => Equal0.IN41
inst_EXMEM[23] => Equal0.IN40
inst_EXMEM[24] => Equal0.IN39
inst_EXMEM[25] => Equal0.IN38
inst_EXMEM[26] => Equal0.IN37
inst_EXMEM[27] => Equal0.IN36
inst_EXMEM[28] => Equal0.IN35
inst_EXMEM[29] => Equal0.IN34
inst_EXMEM[30] => Equal0.IN33
inst_EXMEM[31] => Equal0.IN32
flush_IFID <= flush_IFID.DB_MAX_OUTPUT_PORT_TYPE
stall_IFID <= stall_IFID.DB_MAX_OUTPUT_PORT_TYPE
stall_IDEX <= stall_IDEX.DB_MAX_OUTPUT_PORT_TYPE
stall_PC <= stall_PC.DB_MAX_OUTPUT_PORT_TYPE
flush_IDEX <= flush_IDEX.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|forwarding_dataflow:generic_forwarding
regWrite_EXMEM => process_0.IN1
regWrite_MEMWB => process_0.IN1
regWrite_MEMWB => process_0.IN1
regWrite_MEMWB => process_0.IN1
jr => process_0.IN1
jr => process_0.IN1
beq => process_0.IN0
bne => process_0.IN1
sltu => process_0.IN1
sltu => process_0.IN1
upperImmediate => process_0.IN1
upperImmediate => process_0.IN1
rd_IDEX[0] => Equal4.IN4
rd_IDEX[0] => Equal5.IN4
rd_IDEX[1] => Equal4.IN3
rd_IDEX[1] => Equal5.IN3
rd_IDEX[2] => Equal4.IN2
rd_IDEX[2] => Equal5.IN2
rd_IDEX[3] => Equal4.IN1
rd_IDEX[3] => Equal5.IN1
rd_IDEX[4] => Equal4.IN0
rd_IDEX[4] => Equal5.IN0
rt_IDEX[0] => Equal1.IN4
rt_IDEX[0] => Equal3.IN4
rt_IDEX[1] => Equal1.IN3
rt_IDEX[1] => Equal3.IN3
rt_IDEX[2] => Equal1.IN2
rt_IDEX[2] => Equal3.IN2
rt_IDEX[3] => Equal1.IN1
rt_IDEX[3] => Equal3.IN1
rt_IDEX[4] => Equal1.IN0
rt_IDEX[4] => Equal3.IN0
writeAddr_EXMEM[0] => Equal1.IN9
writeAddr_EXMEM[0] => Equal4.IN9
writeAddr_EXMEM[0] => Equal8.IN4
writeAddr_EXMEM[0] => Equal11.IN4
writeAddr_EXMEM[0] => Equal0.IN4
writeAddr_EXMEM[0] => Equal6.IN4
writeAddr_EXMEM[1] => Equal1.IN8
writeAddr_EXMEM[1] => Equal4.IN8
writeAddr_EXMEM[1] => Equal8.IN3
writeAddr_EXMEM[1] => Equal11.IN3
writeAddr_EXMEM[1] => Equal0.IN3
writeAddr_EXMEM[1] => Equal6.IN3
writeAddr_EXMEM[2] => Equal1.IN7
writeAddr_EXMEM[2] => Equal4.IN7
writeAddr_EXMEM[2] => Equal8.IN2
writeAddr_EXMEM[2] => Equal11.IN2
writeAddr_EXMEM[2] => Equal0.IN2
writeAddr_EXMEM[2] => Equal6.IN2
writeAddr_EXMEM[3] => Equal1.IN6
writeAddr_EXMEM[3] => Equal4.IN6
writeAddr_EXMEM[3] => Equal8.IN1
writeAddr_EXMEM[3] => Equal11.IN1
writeAddr_EXMEM[3] => Equal0.IN1
writeAddr_EXMEM[3] => Equal6.IN1
writeAddr_EXMEM[4] => Equal1.IN5
writeAddr_EXMEM[4] => Equal4.IN5
writeAddr_EXMEM[4] => Equal8.IN0
writeAddr_EXMEM[4] => Equal11.IN0
writeAddr_EXMEM[4] => Equal0.IN0
writeAddr_EXMEM[4] => Equal6.IN0
writeAddr_MEMWB[0] => Equal3.IN9
writeAddr_MEMWB[0] => Equal5.IN9
writeAddr_MEMWB[0] => Equal9.IN4
writeAddr_MEMWB[0] => Equal12.IN4
writeAddr_MEMWB[0] => Equal2.IN4
writeAddr_MEMWB[1] => Equal3.IN8
writeAddr_MEMWB[1] => Equal5.IN8
writeAddr_MEMWB[1] => Equal9.IN3
writeAddr_MEMWB[1] => Equal12.IN3
writeAddr_MEMWB[1] => Equal2.IN3
writeAddr_MEMWB[2] => Equal3.IN7
writeAddr_MEMWB[2] => Equal5.IN7
writeAddr_MEMWB[2] => Equal9.IN2
writeAddr_MEMWB[2] => Equal12.IN2
writeAddr_MEMWB[2] => Equal2.IN2
writeAddr_MEMWB[3] => Equal3.IN6
writeAddr_MEMWB[3] => Equal5.IN6
writeAddr_MEMWB[3] => Equal9.IN1
writeAddr_MEMWB[3] => Equal12.IN1
writeAddr_MEMWB[3] => Equal2.IN1
writeAddr_MEMWB[4] => Equal3.IN5
writeAddr_MEMWB[4] => Equal5.IN5
writeAddr_MEMWB[4] => Equal9.IN0
writeAddr_MEMWB[4] => Equal12.IN0
writeAddr_MEMWB[4] => Equal2.IN0
rt_IFID[0] => Equal7.IN4
rt_IFID[0] => Equal8.IN9
rt_IFID[0] => Equal9.IN9
rt_IFID[1] => Equal7.IN3
rt_IFID[1] => Equal8.IN8
rt_IFID[1] => Equal9.IN8
rt_IFID[2] => Equal7.IN2
rt_IFID[2] => Equal8.IN7
rt_IFID[2] => Equal9.IN7
rt_IFID[3] => Equal7.IN1
rt_IFID[3] => Equal8.IN6
rt_IFID[3] => Equal9.IN6
rt_IFID[4] => Equal7.IN0
rt_IFID[4] => Equal8.IN5
rt_IFID[4] => Equal9.IN5
rd_IFID[0] => Equal10.IN4
rd_IFID[0] => Equal11.IN9
rd_IFID[0] => Equal12.IN9
rd_IFID[1] => Equal10.IN3
rd_IFID[1] => Equal11.IN8
rd_IFID[1] => Equal12.IN8
rd_IFID[2] => Equal10.IN2
rd_IFID[2] => Equal11.IN7
rd_IFID[2] => Equal12.IN7
rd_IFID[3] => Equal10.IN1
rd_IFID[3] => Equal11.IN6
rd_IFID[3] => Equal12.IN6
rd_IFID[4] => Equal10.IN0
rd_IFID[4] => Equal11.IN5
rd_IFID[4] => Equal12.IN5
regdst_EX[0] => Equal7.IN9
regdst_EX[0] => Equal10.IN9
regdst_EX[1] => Equal7.IN8
regdst_EX[1] => Equal10.IN8
regdst_EX[2] => Equal7.IN7
regdst_EX[2] => Equal10.IN7
regdst_EX[3] => Equal7.IN6
regdst_EX[3] => Equal10.IN6
regdst_EX[4] => Equal7.IN5
regdst_EX[4] => Equal10.IN5
forwarding_mux <= process_0.DB_MAX_OUTPUT_PORT_TYPE
forwarding_mux1[0] <= forwarding_mux1.DB_MAX_OUTPUT_PORT_TYPE
forwarding_mux1[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
forwarding_mux2[0] <= forwarding_mux2.DB_MAX_OUTPUT_PORT_TYPE
forwarding_mux2[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
forwarding_mux3[0] <= forwarding_mux3.DB_MAX_OUTPUT_PORT_TYPE
forwarding_mux3[1] <= forwarding_mux3.DB_MAX_OUTPUT_PORT_TYPE
forwarding_mux4[0] <= forwarding_mux4.DB_MAX_OUTPUT_PORT_TYPE
forwarding_mux4[1] <= forwarding_mux4.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|barrel_shifter:generic_barrel_shifter_32bit
i_clk => o_O[0]~reg0.CLK
i_clk => o_O[1]~reg0.CLK
i_clk => o_O[2]~reg0.CLK
i_clk => o_O[3]~reg0.CLK
i_clk => o_O[4]~reg0.CLK
i_clk => o_O[5]~reg0.CLK
i_clk => o_O[6]~reg0.CLK
i_clk => o_O[7]~reg0.CLK
i_clk => o_O[8]~reg0.CLK
i_clk => o_O[9]~reg0.CLK
i_clk => o_O[10]~reg0.CLK
i_clk => o_O[11]~reg0.CLK
i_clk => o_O[12]~reg0.CLK
i_clk => o_O[13]~reg0.CLK
i_clk => o_O[14]~reg0.CLK
i_clk => o_O[15]~reg0.CLK
i_clk => o_O[16]~reg0.CLK
i_clk => o_O[17]~reg0.CLK
i_clk => o_O[18]~reg0.CLK
i_clk => o_O[19]~reg0.CLK
i_clk => o_O[20]~reg0.CLK
i_clk => o_O[21]~reg0.CLK
i_clk => o_O[22]~reg0.CLK
i_clk => o_O[23]~reg0.CLK
i_clk => o_O[24]~reg0.CLK
i_clk => o_O[25]~reg0.CLK
i_clk => o_O[26]~reg0.CLK
i_clk => o_O[27]~reg0.CLK
i_clk => o_O[28]~reg0.CLK
i_clk => o_O[29]~reg0.CLK
i_clk => o_O[30]~reg0.CLK
i_clk => o_O[31]~reg0.CLK
i_I[0] => ShiftRight0.IN32
i_I[0] => ShiftLeft0.IN32
i_I[0] => ShiftRight1.IN32
i_I[1] => ShiftRight0.IN31
i_I[1] => ShiftLeft0.IN31
i_I[1] => ShiftRight1.IN31
i_I[2] => ShiftRight0.IN30
i_I[2] => ShiftLeft0.IN30
i_I[2] => ShiftRight1.IN30
i_I[3] => ShiftRight0.IN29
i_I[3] => ShiftLeft0.IN29
i_I[3] => ShiftRight1.IN29
i_I[4] => ShiftRight0.IN28
i_I[4] => ShiftLeft0.IN28
i_I[4] => ShiftRight1.IN28
i_I[5] => ShiftRight0.IN27
i_I[5] => ShiftLeft0.IN27
i_I[5] => ShiftRight1.IN27
i_I[6] => ShiftRight0.IN26
i_I[6] => ShiftLeft0.IN26
i_I[6] => ShiftRight1.IN26
i_I[7] => ShiftRight0.IN25
i_I[7] => ShiftLeft0.IN25
i_I[7] => ShiftRight1.IN25
i_I[8] => ShiftRight0.IN24
i_I[8] => ShiftLeft0.IN24
i_I[8] => ShiftRight1.IN24
i_I[9] => ShiftRight0.IN23
i_I[9] => ShiftLeft0.IN23
i_I[9] => ShiftRight1.IN23
i_I[10] => ShiftRight0.IN22
i_I[10] => ShiftLeft0.IN22
i_I[10] => ShiftRight1.IN22
i_I[11] => ShiftRight0.IN21
i_I[11] => ShiftLeft0.IN21
i_I[11] => ShiftRight1.IN21
i_I[12] => ShiftRight0.IN20
i_I[12] => ShiftLeft0.IN20
i_I[12] => ShiftRight1.IN20
i_I[13] => ShiftRight0.IN19
i_I[13] => ShiftLeft0.IN19
i_I[13] => ShiftRight1.IN19
i_I[14] => ShiftRight0.IN18
i_I[14] => ShiftLeft0.IN18
i_I[14] => ShiftRight1.IN18
i_I[15] => ShiftRight0.IN17
i_I[15] => ShiftLeft0.IN17
i_I[15] => ShiftRight1.IN17
i_I[16] => ShiftRight0.IN16
i_I[16] => ShiftLeft0.IN16
i_I[16] => ShiftRight1.IN16
i_I[17] => ShiftRight0.IN15
i_I[17] => ShiftLeft0.IN15
i_I[17] => ShiftRight1.IN15
i_I[18] => ShiftRight0.IN14
i_I[18] => ShiftLeft0.IN14
i_I[18] => ShiftRight1.IN14
i_I[19] => ShiftRight0.IN13
i_I[19] => ShiftLeft0.IN13
i_I[19] => ShiftRight1.IN13
i_I[20] => ShiftRight0.IN12
i_I[20] => ShiftLeft0.IN12
i_I[20] => ShiftRight1.IN12
i_I[21] => ShiftRight0.IN11
i_I[21] => ShiftLeft0.IN11
i_I[21] => ShiftRight1.IN11
i_I[22] => ShiftRight0.IN10
i_I[22] => ShiftLeft0.IN10
i_I[22] => ShiftRight1.IN10
i_I[23] => ShiftRight0.IN9
i_I[23] => ShiftLeft0.IN9
i_I[23] => ShiftRight1.IN9
i_I[24] => ShiftRight0.IN8
i_I[24] => ShiftLeft0.IN8
i_I[24] => ShiftRight1.IN8
i_I[25] => ShiftRight0.IN7
i_I[25] => ShiftLeft0.IN7
i_I[25] => ShiftRight1.IN7
i_I[26] => ShiftRight0.IN6
i_I[26] => ShiftLeft0.IN6
i_I[26] => ShiftRight1.IN6
i_I[27] => ShiftRight0.IN5
i_I[27] => ShiftLeft0.IN5
i_I[27] => ShiftRight1.IN5
i_I[28] => ShiftRight0.IN4
i_I[28] => ShiftLeft0.IN4
i_I[28] => ShiftRight1.IN4
i_I[29] => ShiftRight0.IN3
i_I[29] => ShiftLeft0.IN3
i_I[29] => ShiftRight1.IN3
i_I[30] => ShiftRight0.IN2
i_I[30] => ShiftLeft0.IN2
i_I[30] => ShiftRight1.IN2
i_I[31] => ShiftRight0.IN0
i_I[31] => ShiftRight0.IN1
i_I[31] => ShiftLeft0.IN1
i_I[31] => ShiftRight1.IN1
i_S[0] => ShiftRight0.IN37
i_S[0] => ShiftLeft0.IN37
i_S[0] => ShiftRight1.IN37
i_S[1] => ShiftRight0.IN36
i_S[1] => ShiftLeft0.IN36
i_S[1] => ShiftRight1.IN36
i_S[2] => ShiftRight0.IN35
i_S[2] => ShiftLeft0.IN35
i_S[2] => ShiftRight1.IN35
i_S[3] => ShiftRight0.IN34
i_S[3] => ShiftLeft0.IN34
i_S[3] => ShiftRight1.IN34
i_S[4] => ShiftRight0.IN33
i_S[4] => ShiftLeft0.IN33
i_S[4] => ShiftRight1.IN33
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX
clock => register32bit:generic_wrAddr.clock
clock => register32bit:generic_inst.clock
clock => register32bit:generic_32bitregister.clock
clock => register32bit:generic_rd.clock
clock => register32bit:generic_rt.clock
clock => register32bit:generic_shamt.clock
clock => register32bit:generic_rtD.clock
clock => register32bit:generic_rd1.clock
clock => register32bit:generic_immediateExtend.clock
clock => register32bit:generic_op.clock
clock => dffg:generic_upperImmediate.i_CLK
clock => dffg:generic_sltu.i_CLK
clock => dffg:generic_jal.i_CLK
clock => dffg:generic_memtoReg.i_CLK
clock => dffg:generic_register_Write.i_CLK
clock => dffg:generic_memory_Write.i_CLK
clock => dffg:generic_ALUSrc.i_CLK
clock => dffg:generic_sl.i_CLK
clock => dffg:generic_sr.i_CLK
clock => dffg:generic_ALUControl.i_CLK
clock => dffg:generic_shiftvariable.i_CLK
clock => dffg:generic_register_Dst.i_CLK
clock => dffg:generic_branch.i_CLK
clock => dffg:generic_jump_and_register.i_CLK
clock => register32bit:generic_PC.clock
i_rst => register32bit:generic_wrAddr.i_rst
i_rst => register32bit:generic_inst.i_rst
i_rst => register32bit:generic_32bitregister.i_rst
i_rst => register32bit:generic_rd.i_rst
i_rst => register32bit:generic_rt.i_rst
i_rst => register32bit:generic_shamt.i_rst
i_rst => register32bit:generic_rtD.i_rst
i_rst => register32bit:generic_rd1.i_rst
i_rst => register32bit:generic_immediateExtend.i_rst
i_rst => register32bit:generic_op.i_rst
i_rst => dffg:generic_upperImmediate.i_RST
i_rst => dffg:generic_sltu.i_RST
i_rst => dffg:generic_jal.i_RST
i_rst => dffg:generic_memtoReg.i_RST
i_rst => dffg:generic_register_Write.i_RST
i_rst => dffg:generic_memory_Write.i_RST
i_rst => dffg:generic_ALUSrc.i_RST
i_rst => dffg:generic_sl.i_RST
i_rst => dffg:generic_sr.i_RST
i_rst => dffg:generic_ALUControl.i_RST
i_rst => dffg:generic_shiftvariable.i_RST
i_rst => dffg:generic_register_Dst.i_RST
i_rst => dffg:generic_branch.i_RST
i_rst => dffg:generic_jump_and_register.i_RST
i_rst => register32bit:generic_PC.i_rst
i_we => register32bit:generic_wrAddr.i_we
i_we => register32bit:generic_inst.i_we
i_we => register32bit:generic_32bitregister.i_we
i_we => register32bit:generic_rd.i_we
i_we => register32bit:generic_rt.i_we
i_we => register32bit:generic_shamt.i_we
i_we => register32bit:generic_rtD.i_we
i_we => register32bit:generic_rd1.i_we
i_we => register32bit:generic_immediateExtend.i_we
i_we => register32bit:generic_op.i_we
i_we => dffg:generic_upperImmediate.i_WE
i_we => dffg:generic_sltu.i_WE
i_we => dffg:generic_jal.i_WE
i_we => dffg:generic_memtoReg.i_WE
i_we => dffg:generic_register_Write.i_WE
i_we => dffg:generic_memory_Write.i_WE
i_we => dffg:generic_ALUSrc.i_WE
i_we => dffg:generic_sl.i_WE
i_we => dffg:generic_sr.i_WE
i_we => dffg:generic_ALUControl.i_WE
i_we => dffg:generic_shiftvariable.i_WE
i_we => dffg:generic_register_Dst.i_WE
i_we => dffg:generic_branch.i_WE
i_we => dffg:generic_jump_and_register.i_WE
i_we => register32bit:generic_PC.i_we
upperImmediate => dffg:generic_upperImmediate.i_D
regdst => dffg:generic_register_Dst.i_D
sltu => dffg:generic_sltu.i_D
jal => dffg:generic_jal.i_D
memtoreg => dffg:generic_memtoReg.i_D
regWrite => dffg:generic_register_Write.i_D
memWrite => dffg:generic_memory_Write.i_D
ALUSrc => dffg:generic_ALUSrc.i_D
sl => dffg:generic_sl.i_D
sr => dffg:generic_sr.i_D
ALUControl => dffg:generic_ALUControl.i_D
sv => dffg:generic_shiftvariable.i_D
branch => dffg:generic_branch.i_D
jr => dffg:generic_jump_and_register.i_D
op[0] => register32bit:generic_op.data[0]
op[1] => register32bit:generic_op.data[1]
op[2] => register32bit:generic_op.data[2]
op[3] => register32bit:generic_op.data[3]
writeaddr[0] => register32bit:generic_wrAddr.data[0]
writeaddr[1] => register32bit:generic_wrAddr.data[1]
writeaddr[2] => register32bit:generic_wrAddr.data[2]
writeaddr[3] => register32bit:generic_wrAddr.data[3]
writeaddr[4] => register32bit:generic_wrAddr.data[4]
rd[0] => register32bit:generic_rd.data[0]
rd[1] => register32bit:generic_rd.data[1]
rd[2] => register32bit:generic_rd.data[2]
rd[3] => register32bit:generic_rd.data[3]
rd[4] => register32bit:generic_rd.data[4]
rt[0] => register32bit:generic_rt.data[0]
rt[1] => register32bit:generic_rt.data[1]
rt[2] => register32bit:generic_rt.data[2]
rt[3] => register32bit:generic_rt.data[3]
rt[4] => register32bit:generic_rt.data[4]
shamt[0] => register32bit:generic_shamt.data[0]
shamt[1] => register32bit:generic_shamt.data[1]
shamt[2] => register32bit:generic_shamt.data[2]
shamt[3] => register32bit:generic_shamt.data[3]
shamt[4] => register32bit:generic_shamt.data[4]
rt1[0] => register32bit:generic_rtD.data[0]
rt1[1] => register32bit:generic_rtD.data[1]
rt1[2] => register32bit:generic_rtD.data[2]
rt1[3] => register32bit:generic_rtD.data[3]
rt1[4] => register32bit:generic_rtD.data[4]
rt1[5] => register32bit:generic_rtD.data[5]
rt1[6] => register32bit:generic_rtD.data[6]
rt1[7] => register32bit:generic_rtD.data[7]
rt1[8] => register32bit:generic_rtD.data[8]
rt1[9] => register32bit:generic_rtD.data[9]
rt1[10] => register32bit:generic_rtD.data[10]
rt1[11] => register32bit:generic_rtD.data[11]
rt1[12] => register32bit:generic_rtD.data[12]
rt1[13] => register32bit:generic_rtD.data[13]
rt1[14] => register32bit:generic_rtD.data[14]
rt1[15] => register32bit:generic_rtD.data[15]
rt1[16] => register32bit:generic_rtD.data[16]
rt1[17] => register32bit:generic_rtD.data[17]
rt1[18] => register32bit:generic_rtD.data[18]
rt1[19] => register32bit:generic_rtD.data[19]
rt1[20] => register32bit:generic_rtD.data[20]
rt1[21] => register32bit:generic_rtD.data[21]
rt1[22] => register32bit:generic_rtD.data[22]
rt1[23] => register32bit:generic_rtD.data[23]
rt1[24] => register32bit:generic_rtD.data[24]
rt1[25] => register32bit:generic_rtD.data[25]
rt1[26] => register32bit:generic_rtD.data[26]
rt1[27] => register32bit:generic_rtD.data[27]
rt1[28] => register32bit:generic_rtD.data[28]
rt1[29] => register32bit:generic_rtD.data[29]
rt1[30] => register32bit:generic_rtD.data[30]
rt1[31] => register32bit:generic_rtD.data[31]
rd1[0] => register32bit:generic_rd1.data[0]
rd1[1] => register32bit:generic_rd1.data[1]
rd1[2] => register32bit:generic_rd1.data[2]
rd1[3] => register32bit:generic_rd1.data[3]
rd1[4] => register32bit:generic_rd1.data[4]
rd1[5] => register32bit:generic_rd1.data[5]
rd1[6] => register32bit:generic_rd1.data[6]
rd1[7] => register32bit:generic_rd1.data[7]
rd1[8] => register32bit:generic_rd1.data[8]
rd1[9] => register32bit:generic_rd1.data[9]
rd1[10] => register32bit:generic_rd1.data[10]
rd1[11] => register32bit:generic_rd1.data[11]
rd1[12] => register32bit:generic_rd1.data[12]
rd1[13] => register32bit:generic_rd1.data[13]
rd1[14] => register32bit:generic_rd1.data[14]
rd1[15] => register32bit:generic_rd1.data[15]
rd1[16] => register32bit:generic_rd1.data[16]
rd1[17] => register32bit:generic_rd1.data[17]
rd1[18] => register32bit:generic_rd1.data[18]
rd1[19] => register32bit:generic_rd1.data[19]
rd1[20] => register32bit:generic_rd1.data[20]
rd1[21] => register32bit:generic_rd1.data[21]
rd1[22] => register32bit:generic_rd1.data[22]
rd1[23] => register32bit:generic_rd1.data[23]
rd1[24] => register32bit:generic_rd1.data[24]
rd1[25] => register32bit:generic_rd1.data[25]
rd1[26] => register32bit:generic_rd1.data[26]
rd1[27] => register32bit:generic_rd1.data[27]
rd1[28] => register32bit:generic_rd1.data[28]
rd1[29] => register32bit:generic_rd1.data[29]
rd1[30] => register32bit:generic_rd1.data[30]
rd1[31] => register32bit:generic_rd1.data[31]
immediateExtend[0] => register32bit:generic_immediateExtend.data[0]
immediateExtend[1] => register32bit:generic_immediateExtend.data[1]
immediateExtend[2] => register32bit:generic_immediateExtend.data[2]
immediateExtend[3] => register32bit:generic_immediateExtend.data[3]
immediateExtend[4] => register32bit:generic_immediateExtend.data[4]
immediateExtend[5] => register32bit:generic_immediateExtend.data[5]
immediateExtend[6] => register32bit:generic_immediateExtend.data[6]
immediateExtend[7] => register32bit:generic_immediateExtend.data[7]
immediateExtend[8] => register32bit:generic_immediateExtend.data[8]
immediateExtend[9] => register32bit:generic_immediateExtend.data[9]
immediateExtend[10] => register32bit:generic_immediateExtend.data[10]
immediateExtend[11] => register32bit:generic_immediateExtend.data[11]
immediateExtend[12] => register32bit:generic_immediateExtend.data[12]
immediateExtend[13] => register32bit:generic_immediateExtend.data[13]
immediateExtend[14] => register32bit:generic_immediateExtend.data[14]
immediateExtend[15] => register32bit:generic_immediateExtend.data[15]
immediateExtend[16] => register32bit:generic_immediateExtend.data[16]
immediateExtend[17] => register32bit:generic_immediateExtend.data[17]
immediateExtend[18] => register32bit:generic_immediateExtend.data[18]
immediateExtend[19] => register32bit:generic_immediateExtend.data[19]
immediateExtend[20] => register32bit:generic_immediateExtend.data[20]
immediateExtend[21] => register32bit:generic_immediateExtend.data[21]
immediateExtend[22] => register32bit:generic_immediateExtend.data[22]
immediateExtend[23] => register32bit:generic_immediateExtend.data[23]
immediateExtend[24] => register32bit:generic_immediateExtend.data[24]
immediateExtend[25] => register32bit:generic_immediateExtend.data[25]
immediateExtend[26] => register32bit:generic_immediateExtend.data[26]
immediateExtend[27] => register32bit:generic_immediateExtend.data[27]
immediateExtend[28] => register32bit:generic_immediateExtend.data[28]
immediateExtend[29] => register32bit:generic_immediateExtend.data[29]
immediateExtend[30] => register32bit:generic_immediateExtend.data[30]
immediateExtend[31] => register32bit:generic_immediateExtend.data[31]
PC[0] => register32bit:generic_PC.data[0]
PC[1] => register32bit:generic_PC.data[1]
PC[2] => register32bit:generic_PC.data[2]
PC[3] => register32bit:generic_PC.data[3]
PC[4] => register32bit:generic_PC.data[4]
PC[5] => register32bit:generic_PC.data[5]
PC[6] => register32bit:generic_PC.data[6]
PC[7] => register32bit:generic_PC.data[7]
PC[8] => register32bit:generic_PC.data[8]
PC[9] => register32bit:generic_PC.data[9]
PC[10] => register32bit:generic_PC.data[10]
PC[11] => register32bit:generic_PC.data[11]
PC[12] => register32bit:generic_PC.data[12]
PC[13] => register32bit:generic_PC.data[13]
PC[14] => register32bit:generic_PC.data[14]
PC[15] => register32bit:generic_PC.data[15]
PC[16] => register32bit:generic_PC.data[16]
PC[17] => register32bit:generic_PC.data[17]
PC[18] => register32bit:generic_PC.data[18]
PC[19] => register32bit:generic_PC.data[19]
PC[20] => register32bit:generic_PC.data[20]
PC[21] => register32bit:generic_PC.data[21]
PC[22] => register32bit:generic_PC.data[22]
PC[23] => register32bit:generic_PC.data[23]
PC[24] => register32bit:generic_PC.data[24]
PC[25] => register32bit:generic_PC.data[25]
PC[26] => register32bit:generic_PC.data[26]
PC[27] => register32bit:generic_PC.data[27]
PC[28] => register32bit:generic_PC.data[28]
PC[29] => register32bit:generic_PC.data[29]
PC[30] => register32bit:generic_PC.data[30]
PC[31] => register32bit:generic_PC.data[31]
D0[0] => register32bit:generic_32bitregister.data[0]
D0[1] => register32bit:generic_32bitregister.data[1]
D0[2] => register32bit:generic_32bitregister.data[2]
D0[3] => register32bit:generic_32bitregister.data[3]
D0[4] => register32bit:generic_32bitregister.data[4]
D0[5] => register32bit:generic_32bitregister.data[5]
D0[6] => register32bit:generic_32bitregister.data[6]
D0[7] => register32bit:generic_32bitregister.data[7]
D0[8] => register32bit:generic_32bitregister.data[8]
D0[9] => register32bit:generic_32bitregister.data[9]
D0[10] => register32bit:generic_32bitregister.data[10]
D0[11] => register32bit:generic_32bitregister.data[11]
D0[12] => register32bit:generic_32bitregister.data[12]
D0[13] => register32bit:generic_32bitregister.data[13]
D0[14] => register32bit:generic_32bitregister.data[14]
D0[15] => register32bit:generic_32bitregister.data[15]
D0[16] => register32bit:generic_32bitregister.data[16]
D0[17] => register32bit:generic_32bitregister.data[17]
D0[18] => register32bit:generic_32bitregister.data[18]
D0[19] => register32bit:generic_32bitregister.data[19]
D0[20] => register32bit:generic_32bitregister.data[20]
D0[21] => register32bit:generic_32bitregister.data[21]
D0[22] => register32bit:generic_32bitregister.data[22]
D0[23] => register32bit:generic_32bitregister.data[23]
D0[24] => register32bit:generic_32bitregister.data[24]
D0[25] => register32bit:generic_32bitregister.data[25]
D0[26] => register32bit:generic_32bitregister.data[26]
D0[27] => register32bit:generic_32bitregister.data[27]
D0[28] => register32bit:generic_32bitregister.data[28]
D0[29] => register32bit:generic_32bitregister.data[29]
D0[30] => register32bit:generic_32bitregister.data[30]
D0[31] => register32bit:generic_32bitregister.data[31]
inst[0] => register32bit:generic_inst.data[0]
inst[1] => register32bit:generic_inst.data[1]
inst[2] => register32bit:generic_inst.data[2]
inst[3] => register32bit:generic_inst.data[3]
inst[4] => register32bit:generic_inst.data[4]
inst[5] => register32bit:generic_inst.data[5]
inst[6] => register32bit:generic_inst.data[6]
inst[7] => register32bit:generic_inst.data[7]
inst[8] => register32bit:generic_inst.data[8]
inst[9] => register32bit:generic_inst.data[9]
inst[10] => register32bit:generic_inst.data[10]
inst[11] => register32bit:generic_inst.data[11]
inst[12] => register32bit:generic_inst.data[12]
inst[13] => register32bit:generic_inst.data[13]
inst[14] => register32bit:generic_inst.data[14]
inst[15] => register32bit:generic_inst.data[15]
inst[16] => register32bit:generic_inst.data[16]
inst[17] => register32bit:generic_inst.data[17]
inst[18] => register32bit:generic_inst.data[18]
inst[19] => register32bit:generic_inst.data[19]
inst[20] => register32bit:generic_inst.data[20]
inst[21] => register32bit:generic_inst.data[21]
inst[22] => register32bit:generic_inst.data[22]
inst[23] => register32bit:generic_inst.data[23]
inst[24] => register32bit:generic_inst.data[24]
inst[25] => register32bit:generic_inst.data[25]
inst[26] => register32bit:generic_inst.data[26]
inst[27] => register32bit:generic_inst.data[27]
inst[28] => register32bit:generic_inst.data[28]
inst[29] => register32bit:generic_inst.data[29]
inst[30] => register32bit:generic_inst.data[30]
inst[31] => register32bit:generic_inst.data[31]
o_upperImmediate <= dffg:generic_upperImmediate.o_Q
o_RegDst <= dffg:generic_register_Dst.o_Q
o_sltu <= dffg:generic_sltu.o_Q
o_jal <= dffg:generic_jal.o_Q
o_MemtoReg <= dffg:generic_memtoReg.o_Q
o_RegWrite <= dffg:generic_register_Write.o_Q
o_MemWrite <= dffg:generic_memory_Write.o_Q
o_ALUSrc <= dffg:generic_ALUSrc.o_Q
o_sl <= dffg:generic_sl.o_Q
o_sr <= dffg:generic_sr.o_Q
o_ALUControl <= dffg:generic_ALUControl.o_Q
o_sv <= dffg:generic_shiftvariable.o_Q
o_branch <= dffg:generic_branch.o_Q
o_jr <= dffg:generic_jump_and_register.o_Q
o_op[0] <= register32bit:generic_op.o_O[0]
o_op[1] <= register32bit:generic_op.o_O[1]
o_op[2] <= register32bit:generic_op.o_O[2]
o_op[3] <= register32bit:generic_op.o_O[3]
o_writeaddr[0] <= register32bit:generic_wrAddr.o_O[0]
o_writeaddr[1] <= register32bit:generic_wrAddr.o_O[1]
o_writeaddr[2] <= register32bit:generic_wrAddr.o_O[2]
o_writeaddr[3] <= register32bit:generic_wrAddr.o_O[3]
o_writeaddr[4] <= register32bit:generic_wrAddr.o_O[4]
o_rd[0] <= register32bit:generic_rd.o_O[0]
o_rd[1] <= register32bit:generic_rd.o_O[1]
o_rd[2] <= register32bit:generic_rd.o_O[2]
o_rd[3] <= register32bit:generic_rd.o_O[3]
o_rd[4] <= register32bit:generic_rd.o_O[4]
o_rt[0] <= register32bit:generic_rt.o_O[0]
o_rt[1] <= register32bit:generic_rt.o_O[1]
o_rt[2] <= register32bit:generic_rt.o_O[2]
o_rt[3] <= register32bit:generic_rt.o_O[3]
o_rt[4] <= register32bit:generic_rt.o_O[4]
o_shamt[0] <= register32bit:generic_shamt.o_O[0]
o_shamt[1] <= register32bit:generic_shamt.o_O[1]
o_shamt[2] <= register32bit:generic_shamt.o_O[2]
o_shamt[3] <= register32bit:generic_shamt.o_O[3]
o_shamt[4] <= register32bit:generic_shamt.o_O[4]
o_rt1[0] <= register32bit:generic_rtD.o_O[0]
o_rt1[1] <= register32bit:generic_rtD.o_O[1]
o_rt1[2] <= register32bit:generic_rtD.o_O[2]
o_rt1[3] <= register32bit:generic_rtD.o_O[3]
o_rt1[4] <= register32bit:generic_rtD.o_O[4]
o_rt1[5] <= register32bit:generic_rtD.o_O[5]
o_rt1[6] <= register32bit:generic_rtD.o_O[6]
o_rt1[7] <= register32bit:generic_rtD.o_O[7]
o_rt1[8] <= register32bit:generic_rtD.o_O[8]
o_rt1[9] <= register32bit:generic_rtD.o_O[9]
o_rt1[10] <= register32bit:generic_rtD.o_O[10]
o_rt1[11] <= register32bit:generic_rtD.o_O[11]
o_rt1[12] <= register32bit:generic_rtD.o_O[12]
o_rt1[13] <= register32bit:generic_rtD.o_O[13]
o_rt1[14] <= register32bit:generic_rtD.o_O[14]
o_rt1[15] <= register32bit:generic_rtD.o_O[15]
o_rt1[16] <= register32bit:generic_rtD.o_O[16]
o_rt1[17] <= register32bit:generic_rtD.o_O[17]
o_rt1[18] <= register32bit:generic_rtD.o_O[18]
o_rt1[19] <= register32bit:generic_rtD.o_O[19]
o_rt1[20] <= register32bit:generic_rtD.o_O[20]
o_rt1[21] <= register32bit:generic_rtD.o_O[21]
o_rt1[22] <= register32bit:generic_rtD.o_O[22]
o_rt1[23] <= register32bit:generic_rtD.o_O[23]
o_rt1[24] <= register32bit:generic_rtD.o_O[24]
o_rt1[25] <= register32bit:generic_rtD.o_O[25]
o_rt1[26] <= register32bit:generic_rtD.o_O[26]
o_rt1[27] <= register32bit:generic_rtD.o_O[27]
o_rt1[28] <= register32bit:generic_rtD.o_O[28]
o_rt1[29] <= register32bit:generic_rtD.o_O[29]
o_rt1[30] <= register32bit:generic_rtD.o_O[30]
o_rt1[31] <= register32bit:generic_rtD.o_O[31]
o_rd1[0] <= register32bit:generic_rd1.o_O[0]
o_rd1[1] <= register32bit:generic_rd1.o_O[1]
o_rd1[2] <= register32bit:generic_rd1.o_O[2]
o_rd1[3] <= register32bit:generic_rd1.o_O[3]
o_rd1[4] <= register32bit:generic_rd1.o_O[4]
o_rd1[5] <= register32bit:generic_rd1.o_O[5]
o_rd1[6] <= register32bit:generic_rd1.o_O[6]
o_rd1[7] <= register32bit:generic_rd1.o_O[7]
o_rd1[8] <= register32bit:generic_rd1.o_O[8]
o_rd1[9] <= register32bit:generic_rd1.o_O[9]
o_rd1[10] <= register32bit:generic_rd1.o_O[10]
o_rd1[11] <= register32bit:generic_rd1.o_O[11]
o_rd1[12] <= register32bit:generic_rd1.o_O[12]
o_rd1[13] <= register32bit:generic_rd1.o_O[13]
o_rd1[14] <= register32bit:generic_rd1.o_O[14]
o_rd1[15] <= register32bit:generic_rd1.o_O[15]
o_rd1[16] <= register32bit:generic_rd1.o_O[16]
o_rd1[17] <= register32bit:generic_rd1.o_O[17]
o_rd1[18] <= register32bit:generic_rd1.o_O[18]
o_rd1[19] <= register32bit:generic_rd1.o_O[19]
o_rd1[20] <= register32bit:generic_rd1.o_O[20]
o_rd1[21] <= register32bit:generic_rd1.o_O[21]
o_rd1[22] <= register32bit:generic_rd1.o_O[22]
o_rd1[23] <= register32bit:generic_rd1.o_O[23]
o_rd1[24] <= register32bit:generic_rd1.o_O[24]
o_rd1[25] <= register32bit:generic_rd1.o_O[25]
o_rd1[26] <= register32bit:generic_rd1.o_O[26]
o_rd1[27] <= register32bit:generic_rd1.o_O[27]
o_rd1[28] <= register32bit:generic_rd1.o_O[28]
o_rd1[29] <= register32bit:generic_rd1.o_O[29]
o_rd1[30] <= register32bit:generic_rd1.o_O[30]
o_rd1[31] <= register32bit:generic_rd1.o_O[31]
o_immediateExtend[0] <= register32bit:generic_immediateExtend.o_O[0]
o_immediateExtend[1] <= register32bit:generic_immediateExtend.o_O[1]
o_immediateExtend[2] <= register32bit:generic_immediateExtend.o_O[2]
o_immediateExtend[3] <= register32bit:generic_immediateExtend.o_O[3]
o_immediateExtend[4] <= register32bit:generic_immediateExtend.o_O[4]
o_immediateExtend[5] <= register32bit:generic_immediateExtend.o_O[5]
o_immediateExtend[6] <= register32bit:generic_immediateExtend.o_O[6]
o_immediateExtend[7] <= register32bit:generic_immediateExtend.o_O[7]
o_immediateExtend[8] <= register32bit:generic_immediateExtend.o_O[8]
o_immediateExtend[9] <= register32bit:generic_immediateExtend.o_O[9]
o_immediateExtend[10] <= register32bit:generic_immediateExtend.o_O[10]
o_immediateExtend[11] <= register32bit:generic_immediateExtend.o_O[11]
o_immediateExtend[12] <= register32bit:generic_immediateExtend.o_O[12]
o_immediateExtend[13] <= register32bit:generic_immediateExtend.o_O[13]
o_immediateExtend[14] <= register32bit:generic_immediateExtend.o_O[14]
o_immediateExtend[15] <= register32bit:generic_immediateExtend.o_O[15]
o_immediateExtend[16] <= register32bit:generic_immediateExtend.o_O[16]
o_immediateExtend[17] <= register32bit:generic_immediateExtend.o_O[17]
o_immediateExtend[18] <= register32bit:generic_immediateExtend.o_O[18]
o_immediateExtend[19] <= register32bit:generic_immediateExtend.o_O[19]
o_immediateExtend[20] <= register32bit:generic_immediateExtend.o_O[20]
o_immediateExtend[21] <= register32bit:generic_immediateExtend.o_O[21]
o_immediateExtend[22] <= register32bit:generic_immediateExtend.o_O[22]
o_immediateExtend[23] <= register32bit:generic_immediateExtend.o_O[23]
o_immediateExtend[24] <= register32bit:generic_immediateExtend.o_O[24]
o_immediateExtend[25] <= register32bit:generic_immediateExtend.o_O[25]
o_immediateExtend[26] <= register32bit:generic_immediateExtend.o_O[26]
o_immediateExtend[27] <= register32bit:generic_immediateExtend.o_O[27]
o_immediateExtend[28] <= register32bit:generic_immediateExtend.o_O[28]
o_immediateExtend[29] <= register32bit:generic_immediateExtend.o_O[29]
o_immediateExtend[30] <= register32bit:generic_immediateExtend.o_O[30]
o_immediateExtend[31] <= register32bit:generic_immediateExtend.o_O[31]
o_PC[0] <= register32bit:generic_PC.o_O[0]
o_PC[1] <= register32bit:generic_PC.o_O[1]
o_PC[2] <= register32bit:generic_PC.o_O[2]
o_PC[3] <= register32bit:generic_PC.o_O[3]
o_PC[4] <= register32bit:generic_PC.o_O[4]
o_PC[5] <= register32bit:generic_PC.o_O[5]
o_PC[6] <= register32bit:generic_PC.o_O[6]
o_PC[7] <= register32bit:generic_PC.o_O[7]
o_PC[8] <= register32bit:generic_PC.o_O[8]
o_PC[9] <= register32bit:generic_PC.o_O[9]
o_PC[10] <= register32bit:generic_PC.o_O[10]
o_PC[11] <= register32bit:generic_PC.o_O[11]
o_PC[12] <= register32bit:generic_PC.o_O[12]
o_PC[13] <= register32bit:generic_PC.o_O[13]
o_PC[14] <= register32bit:generic_PC.o_O[14]
o_PC[15] <= register32bit:generic_PC.o_O[15]
o_PC[16] <= register32bit:generic_PC.o_O[16]
o_PC[17] <= register32bit:generic_PC.o_O[17]
o_PC[18] <= register32bit:generic_PC.o_O[18]
o_PC[19] <= register32bit:generic_PC.o_O[19]
o_PC[20] <= register32bit:generic_PC.o_O[20]
o_PC[21] <= register32bit:generic_PC.o_O[21]
o_PC[22] <= register32bit:generic_PC.o_O[22]
o_PC[23] <= register32bit:generic_PC.o_O[23]
o_PC[24] <= register32bit:generic_PC.o_O[24]
o_PC[25] <= register32bit:generic_PC.o_O[25]
o_PC[26] <= register32bit:generic_PC.o_O[26]
o_PC[27] <= register32bit:generic_PC.o_O[27]
o_PC[28] <= register32bit:generic_PC.o_O[28]
o_PC[29] <= register32bit:generic_PC.o_O[29]
o_PC[30] <= register32bit:generic_PC.o_O[30]
o_PC[31] <= register32bit:generic_PC.o_O[31]
o_D0[0] <= register32bit:generic_32bitregister.o_O[0]
o_D0[1] <= register32bit:generic_32bitregister.o_O[1]
o_D0[2] <= register32bit:generic_32bitregister.o_O[2]
o_D0[3] <= register32bit:generic_32bitregister.o_O[3]
o_D0[4] <= register32bit:generic_32bitregister.o_O[4]
o_D0[5] <= register32bit:generic_32bitregister.o_O[5]
o_D0[6] <= register32bit:generic_32bitregister.o_O[6]
o_D0[7] <= register32bit:generic_32bitregister.o_O[7]
o_D0[8] <= register32bit:generic_32bitregister.o_O[8]
o_D0[9] <= register32bit:generic_32bitregister.o_O[9]
o_D0[10] <= register32bit:generic_32bitregister.o_O[10]
o_D0[11] <= register32bit:generic_32bitregister.o_O[11]
o_D0[12] <= register32bit:generic_32bitregister.o_O[12]
o_D0[13] <= register32bit:generic_32bitregister.o_O[13]
o_D0[14] <= register32bit:generic_32bitregister.o_O[14]
o_D0[15] <= register32bit:generic_32bitregister.o_O[15]
o_D0[16] <= register32bit:generic_32bitregister.o_O[16]
o_D0[17] <= register32bit:generic_32bitregister.o_O[17]
o_D0[18] <= register32bit:generic_32bitregister.o_O[18]
o_D0[19] <= register32bit:generic_32bitregister.o_O[19]
o_D0[20] <= register32bit:generic_32bitregister.o_O[20]
o_D0[21] <= register32bit:generic_32bitregister.o_O[21]
o_D0[22] <= register32bit:generic_32bitregister.o_O[22]
o_D0[23] <= register32bit:generic_32bitregister.o_O[23]
o_D0[24] <= register32bit:generic_32bitregister.o_O[24]
o_D0[25] <= register32bit:generic_32bitregister.o_O[25]
o_D0[26] <= register32bit:generic_32bitregister.o_O[26]
o_D0[27] <= register32bit:generic_32bitregister.o_O[27]
o_D0[28] <= register32bit:generic_32bitregister.o_O[28]
o_D0[29] <= register32bit:generic_32bitregister.o_O[29]
o_D0[30] <= register32bit:generic_32bitregister.o_O[30]
o_D0[31] <= register32bit:generic_32bitregister.o_O[31]
o_inst[0] <= register32bit:generic_inst.o_O[0]
o_inst[1] <= register32bit:generic_inst.o_O[1]
o_inst[2] <= register32bit:generic_inst.o_O[2]
o_inst[3] <= register32bit:generic_inst.o_O[3]
o_inst[4] <= register32bit:generic_inst.o_O[4]
o_inst[5] <= register32bit:generic_inst.o_O[5]
o_inst[6] <= register32bit:generic_inst.o_O[6]
o_inst[7] <= register32bit:generic_inst.o_O[7]
o_inst[8] <= register32bit:generic_inst.o_O[8]
o_inst[9] <= register32bit:generic_inst.o_O[9]
o_inst[10] <= register32bit:generic_inst.o_O[10]
o_inst[11] <= register32bit:generic_inst.o_O[11]
o_inst[12] <= register32bit:generic_inst.o_O[12]
o_inst[13] <= register32bit:generic_inst.o_O[13]
o_inst[14] <= register32bit:generic_inst.o_O[14]
o_inst[15] <= register32bit:generic_inst.o_O[15]
o_inst[16] <= register32bit:generic_inst.o_O[16]
o_inst[17] <= register32bit:generic_inst.o_O[17]
o_inst[18] <= register32bit:generic_inst.o_O[18]
o_inst[19] <= register32bit:generic_inst.o_O[19]
o_inst[20] <= register32bit:generic_inst.o_O[20]
o_inst[21] <= register32bit:generic_inst.o_O[21]
o_inst[22] <= register32bit:generic_inst.o_O[22]
o_inst[23] <= register32bit:generic_inst.o_O[23]
o_inst[24] <= register32bit:generic_inst.o_O[24]
o_inst[25] <= register32bit:generic_inst.o_O[25]
o_inst[26] <= register32bit:generic_inst.o_O[26]
o_inst[27] <= register32bit:generic_inst.o_O[27]
o_inst[28] <= register32bit:generic_inst.o_O[28]
o_inst[29] <= register32bit:generic_inst.o_O[29]
o_inst[30] <= register32bit:generic_inst.o_O[30]
o_inst[31] <= register32bit:generic_inst.o_O[31]


|MIPS_Processor|register_IDEX:generic_register_IDEX|Register32bit:generic_wrAddr
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|Register32bit:generic_inst
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|Register32bit:generic_32bitregister
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|Register32bit:generic_rd
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|Register32bit:generic_rt
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|Register32bit:generic_shamt
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|Register32bit:generic_rtD
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|Register32bit:generic_rd1
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|Register32bit:generic_immediateExtend
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|Register32bit:generic_op
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_upperImmediate
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_sltu
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_jal
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_memtoReg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_register_Write
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_memory_Write
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_ALUSrc
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_sl
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_sr
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_ALUControl
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_shiftvariable
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_register_Dst
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_branch
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|dffg:generic_jump_and_register
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_IDEX:generic_register_IDEX|Register32bit:generic_PC
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux_32bit_dataflow:generic_regDst_mux
i_D0[0] => s_D0[0].IN0
i_D0[1] => s_D0[1].IN0
i_D0[2] => s_D0[2].IN0
i_D0[3] => s_D0[3].IN0
i_D0[4] => s_D0[4].IN0
i_D1[0] => s_D1[0].IN0
i_D1[1] => s_D1[1].IN0
i_D1[2] => s_D1[2].IN0
i_D1[3] => s_D1[3].IN0
i_D1[4] => s_D1[4].IN0
i_S => s_D1[0].IN1
i_S => s_D1[1].IN1
i_S => s_D1[2].IN1
i_S => s_D1[3].IN1
i_S => s_D1[4].IN1
i_S => s_D0[4].IN1
i_S => s_D0[3].IN1
i_S => s_D0[2].IN1
i_S => s_D0[1].IN1
i_S => s_D0[0].IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux_32bit_dataflow:ALUSrc_mux
i_D0[0] => s_D0[0].IN0
i_D0[1] => s_D0[1].IN0
i_D0[2] => s_D0[2].IN0
i_D0[3] => s_D0[3].IN0
i_D0[4] => s_D0[4].IN0
i_D0[5] => s_D0[5].IN0
i_D0[6] => s_D0[6].IN0
i_D0[7] => s_D0[7].IN0
i_D0[8] => s_D0[8].IN0
i_D0[9] => s_D0[9].IN0
i_D0[10] => s_D0[10].IN0
i_D0[11] => s_D0[11].IN0
i_D0[12] => s_D0[12].IN0
i_D0[13] => s_D0[13].IN0
i_D0[14] => s_D0[14].IN0
i_D0[15] => s_D0[15].IN0
i_D0[16] => s_D0[16].IN0
i_D0[17] => s_D0[17].IN0
i_D0[18] => s_D0[18].IN0
i_D0[19] => s_D0[19].IN0
i_D0[20] => s_D0[20].IN0
i_D0[21] => s_D0[21].IN0
i_D0[22] => s_D0[22].IN0
i_D0[23] => s_D0[23].IN0
i_D0[24] => s_D0[24].IN0
i_D0[25] => s_D0[25].IN0
i_D0[26] => s_D0[26].IN0
i_D0[27] => s_D0[27].IN0
i_D0[28] => s_D0[28].IN0
i_D0[29] => s_D0[29].IN0
i_D0[30] => s_D0[30].IN0
i_D0[31] => s_D0[31].IN0
i_D1[0] => s_D1[0].IN0
i_D1[1] => s_D1[1].IN0
i_D1[2] => s_D1[2].IN0
i_D1[3] => s_D1[3].IN0
i_D1[4] => s_D1[4].IN0
i_D1[5] => s_D1[5].IN0
i_D1[6] => s_D1[6].IN0
i_D1[7] => s_D1[7].IN0
i_D1[8] => s_D1[8].IN0
i_D1[9] => s_D1[9].IN0
i_D1[10] => s_D1[10].IN0
i_D1[11] => s_D1[11].IN0
i_D1[12] => s_D1[12].IN0
i_D1[13] => s_D1[13].IN0
i_D1[14] => s_D1[14].IN0
i_D1[15] => s_D1[15].IN0
i_D1[16] => s_D1[16].IN0
i_D1[17] => s_D1[17].IN0
i_D1[18] => s_D1[18].IN0
i_D1[19] => s_D1[19].IN0
i_D1[20] => s_D1[20].IN0
i_D1[21] => s_D1[21].IN0
i_D1[22] => s_D1[22].IN0
i_D1[23] => s_D1[23].IN0
i_D1[24] => s_D1[24].IN0
i_D1[25] => s_D1[25].IN0
i_D1[26] => s_D1[26].IN0
i_D1[27] => s_D1[27].IN0
i_D1[28] => s_D1[28].IN0
i_D1[29] => s_D1[29].IN0
i_D1[30] => s_D1[30].IN0
i_D1[31] => s_D1[31].IN0
i_S => s_D1[0].IN1
i_S => s_D1[1].IN1
i_S => s_D1[2].IN1
i_S => s_D1[3].IN1
i_S => s_D1[4].IN1
i_S => s_D1[5].IN1
i_S => s_D1[6].IN1
i_S => s_D1[7].IN1
i_S => s_D1[8].IN1
i_S => s_D1[9].IN1
i_S => s_D1[10].IN1
i_S => s_D1[11].IN1
i_S => s_D1[12].IN1
i_S => s_D1[13].IN1
i_S => s_D1[14].IN1
i_S => s_D1[15].IN1
i_S => s_D1[16].IN1
i_S => s_D1[17].IN1
i_S => s_D1[18].IN1
i_S => s_D1[19].IN1
i_S => s_D1[20].IN1
i_S => s_D1[21].IN1
i_S => s_D1[22].IN1
i_S => s_D1[23].IN1
i_S => s_D1[24].IN1
i_S => s_D1[25].IN1
i_S => s_D1[26].IN1
i_S => s_D1[27].IN1
i_S => s_D1[28].IN1
i_S => s_D1[29].IN1
i_S => s_D1[30].IN1
i_S => s_D1[31].IN1
i_S => s_D0[31].IN1
i_S => s_D0[30].IN1
i_S => s_D0[29].IN1
i_S => s_D0[28].IN1
i_S => s_D0[27].IN1
i_S => s_D0[26].IN1
i_S => s_D0[25].IN1
i_S => s_D0[24].IN1
i_S => s_D0[23].IN1
i_S => s_D0[22].IN1
i_S => s_D0[21].IN1
i_S => s_D0[20].IN1
i_S => s_D0[19].IN1
i_S => s_D0[18].IN1
i_S => s_D0[17].IN1
i_S => s_D0[16].IN1
i_S => s_D0[15].IN1
i_S => s_D0[14].IN1
i_S => s_D0[13].IN1
i_S => s_D0[12].IN1
i_S => s_D0[11].IN1
i_S => s_D0[10].IN1
i_S => s_D0[9].IN1
i_S => s_D0[8].IN1
i_S => s_D0[7].IN1
i_S => s_D0[6].IN1
i_S => s_D0[5].IN1
i_S => s_D0[4].IN1
i_S => s_D0[3].IN1
i_S => s_D0[2].IN1
i_S => s_D0[1].IN1
i_S => s_D0[0].IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux_32bit_dataflow:generic_sv_mux
i_D0[0] => s_D0[0].IN0
i_D0[1] => s_D0[1].IN0
i_D0[2] => s_D0[2].IN0
i_D0[3] => s_D0[3].IN0
i_D0[4] => s_D0[4].IN0
i_D1[0] => s_D1[0].IN0
i_D1[1] => s_D1[1].IN0
i_D1[2] => s_D1[2].IN0
i_D1[3] => s_D1[3].IN0
i_D1[4] => s_D1[4].IN0
i_S => s_D1[0].IN1
i_S => s_D1[1].IN1
i_S => s_D1[2].IN1
i_S => s_D1[3].IN1
i_S => s_D1[4].IN1
i_S => s_D0[4].IN1
i_S => s_D0[3].IN1
i_S => s_D0[2].IN1
i_S => s_D0[1].IN1
i_S => s_D0[0].IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1:generic_ALU_mux_1
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAB
i_D1[1] => o_O.DATAB
i_D1[2] => o_O.DATAB
i_D1[3] => o_O.DATAB
i_D1[4] => o_O.DATAB
i_D1[5] => o_O.DATAB
i_D1[6] => o_O.DATAB
i_D1[7] => o_O.DATAB
i_D1[8] => o_O.DATAB
i_D1[9] => o_O.DATAB
i_D1[10] => o_O.DATAB
i_D1[11] => o_O.DATAB
i_D1[12] => o_O.DATAB
i_D1[13] => o_O.DATAB
i_D1[14] => o_O.DATAB
i_D1[15] => o_O.DATAB
i_D1[16] => o_O.DATAB
i_D1[17] => o_O.DATAB
i_D1[18] => o_O.DATAB
i_D1[19] => o_O.DATAB
i_D1[20] => o_O.DATAB
i_D1[21] => o_O.DATAB
i_D1[22] => o_O.DATAB
i_D1[23] => o_O.DATAB
i_D1[24] => o_O.DATAB
i_D1[25] => o_O.DATAB
i_D1[26] => o_O.DATAB
i_D1[27] => o_O.DATAB
i_D1[28] => o_O.DATAB
i_D1[29] => o_O.DATAB
i_D1[30] => o_O.DATAB
i_D1[31] => o_O.DATAB
i_D2[0] => o_O.DATAB
i_D2[1] => o_O.DATAB
i_D2[2] => o_O.DATAB
i_D2[3] => o_O.DATAB
i_D2[4] => o_O.DATAB
i_D2[5] => o_O.DATAB
i_D2[6] => o_O.DATAB
i_D2[7] => o_O.DATAB
i_D2[8] => o_O.DATAB
i_D2[9] => o_O.DATAB
i_D2[10] => o_O.DATAB
i_D2[11] => o_O.DATAB
i_D2[12] => o_O.DATAB
i_D2[13] => o_O.DATAB
i_D2[14] => o_O.DATAB
i_D2[15] => o_O.DATAB
i_D2[16] => o_O.DATAB
i_D2[17] => o_O.DATAB
i_D2[18] => o_O.DATAB
i_D2[19] => o_O.DATAB
i_D2[20] => o_O.DATAB
i_D2[21] => o_O.DATAB
i_D2[22] => o_O.DATAB
i_D2[23] => o_O.DATAB
i_D2[24] => o_O.DATAB
i_D2[25] => o_O.DATAB
i_D2[26] => o_O.DATAB
i_D2[27] => o_O.DATAB
i_D2[28] => o_O.DATAB
i_D2[29] => o_O.DATAB
i_D2[30] => o_O.DATAB
i_D2[31] => o_O.DATAB
i_D3[0] => o_O.DATAA
i_D3[1] => o_O.DATAA
i_D3[2] => o_O.DATAA
i_D3[3] => o_O.DATAA
i_D3[4] => o_O.DATAA
i_D3[5] => o_O.DATAA
i_D3[6] => o_O.DATAA
i_D3[7] => o_O.DATAA
i_D3[8] => o_O.DATAA
i_D3[9] => o_O.DATAA
i_D3[10] => o_O.DATAA
i_D3[11] => o_O.DATAA
i_D3[12] => o_O.DATAA
i_D3[13] => o_O.DATAA
i_D3[14] => o_O.DATAA
i_D3[15] => o_O.DATAA
i_D3[16] => o_O.DATAA
i_D3[17] => o_O.DATAA
i_D3[18] => o_O.DATAA
i_D3[19] => o_O.DATAA
i_D3[20] => o_O.DATAA
i_D3[21] => o_O.DATAA
i_D3[22] => o_O.DATAA
i_D3[23] => o_O.DATAA
i_D3[24] => o_O.DATAA
i_D3[25] => o_O.DATAA
i_D3[26] => o_O.DATAA
i_D3[27] => o_O.DATAA
i_D3[28] => o_O.DATAA
i_D3[29] => o_O.DATAA
i_D3[30] => o_O.DATAA
i_D3[31] => o_O.DATAA
i_F[0] => Equal0.IN1
i_F[0] => Equal1.IN1
i_F[0] => Equal2.IN0
i_F[1] => Equal0.IN0
i_F[1] => Equal1.IN0
i_F[1] => Equal2.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux4to1:generic_ALU_mux_2
i_D0[0] => o_O.DATAB
i_D0[1] => o_O.DATAB
i_D0[2] => o_O.DATAB
i_D0[3] => o_O.DATAB
i_D0[4] => o_O.DATAB
i_D0[5] => o_O.DATAB
i_D0[6] => o_O.DATAB
i_D0[7] => o_O.DATAB
i_D0[8] => o_O.DATAB
i_D0[9] => o_O.DATAB
i_D0[10] => o_O.DATAB
i_D0[11] => o_O.DATAB
i_D0[12] => o_O.DATAB
i_D0[13] => o_O.DATAB
i_D0[14] => o_O.DATAB
i_D0[15] => o_O.DATAB
i_D0[16] => o_O.DATAB
i_D0[17] => o_O.DATAB
i_D0[18] => o_O.DATAB
i_D0[19] => o_O.DATAB
i_D0[20] => o_O.DATAB
i_D0[21] => o_O.DATAB
i_D0[22] => o_O.DATAB
i_D0[23] => o_O.DATAB
i_D0[24] => o_O.DATAB
i_D0[25] => o_O.DATAB
i_D0[26] => o_O.DATAB
i_D0[27] => o_O.DATAB
i_D0[28] => o_O.DATAB
i_D0[29] => o_O.DATAB
i_D0[30] => o_O.DATAB
i_D0[31] => o_O.DATAB
i_D1[0] => o_O.DATAB
i_D1[1] => o_O.DATAB
i_D1[2] => o_O.DATAB
i_D1[3] => o_O.DATAB
i_D1[4] => o_O.DATAB
i_D1[5] => o_O.DATAB
i_D1[6] => o_O.DATAB
i_D1[7] => o_O.DATAB
i_D1[8] => o_O.DATAB
i_D1[9] => o_O.DATAB
i_D1[10] => o_O.DATAB
i_D1[11] => o_O.DATAB
i_D1[12] => o_O.DATAB
i_D1[13] => o_O.DATAB
i_D1[14] => o_O.DATAB
i_D1[15] => o_O.DATAB
i_D1[16] => o_O.DATAB
i_D1[17] => o_O.DATAB
i_D1[18] => o_O.DATAB
i_D1[19] => o_O.DATAB
i_D1[20] => o_O.DATAB
i_D1[21] => o_O.DATAB
i_D1[22] => o_O.DATAB
i_D1[23] => o_O.DATAB
i_D1[24] => o_O.DATAB
i_D1[25] => o_O.DATAB
i_D1[26] => o_O.DATAB
i_D1[27] => o_O.DATAB
i_D1[28] => o_O.DATAB
i_D1[29] => o_O.DATAB
i_D1[30] => o_O.DATAB
i_D1[31] => o_O.DATAB
i_D2[0] => o_O.DATAB
i_D2[1] => o_O.DATAB
i_D2[2] => o_O.DATAB
i_D2[3] => o_O.DATAB
i_D2[4] => o_O.DATAB
i_D2[5] => o_O.DATAB
i_D2[6] => o_O.DATAB
i_D2[7] => o_O.DATAB
i_D2[8] => o_O.DATAB
i_D2[9] => o_O.DATAB
i_D2[10] => o_O.DATAB
i_D2[11] => o_O.DATAB
i_D2[12] => o_O.DATAB
i_D2[13] => o_O.DATAB
i_D2[14] => o_O.DATAB
i_D2[15] => o_O.DATAB
i_D2[16] => o_O.DATAB
i_D2[17] => o_O.DATAB
i_D2[18] => o_O.DATAB
i_D2[19] => o_O.DATAB
i_D2[20] => o_O.DATAB
i_D2[21] => o_O.DATAB
i_D2[22] => o_O.DATAB
i_D2[23] => o_O.DATAB
i_D2[24] => o_O.DATAB
i_D2[25] => o_O.DATAB
i_D2[26] => o_O.DATAB
i_D2[27] => o_O.DATAB
i_D2[28] => o_O.DATAB
i_D2[29] => o_O.DATAB
i_D2[30] => o_O.DATAB
i_D2[31] => o_O.DATAB
i_D3[0] => o_O.DATAA
i_D3[1] => o_O.DATAA
i_D3[2] => o_O.DATAA
i_D3[3] => o_O.DATAA
i_D3[4] => o_O.DATAA
i_D3[5] => o_O.DATAA
i_D3[6] => o_O.DATAA
i_D3[7] => o_O.DATAA
i_D3[8] => o_O.DATAA
i_D3[9] => o_O.DATAA
i_D3[10] => o_O.DATAA
i_D3[11] => o_O.DATAA
i_D3[12] => o_O.DATAA
i_D3[13] => o_O.DATAA
i_D3[14] => o_O.DATAA
i_D3[15] => o_O.DATAA
i_D3[16] => o_O.DATAA
i_D3[17] => o_O.DATAA
i_D3[18] => o_O.DATAA
i_D3[19] => o_O.DATAA
i_D3[20] => o_O.DATAA
i_D3[21] => o_O.DATAA
i_D3[22] => o_O.DATAA
i_D3[23] => o_O.DATAA
i_D3[24] => o_O.DATAA
i_D3[25] => o_O.DATAA
i_D3[26] => o_O.DATAA
i_D3[27] => o_O.DATAA
i_D3[28] => o_O.DATAA
i_D3[29] => o_O.DATAA
i_D3[30] => o_O.DATAA
i_D3[31] => o_O.DATAA
i_F[0] => Equal0.IN1
i_F[0] => Equal1.IN1
i_F[0] => Equal2.IN0
i_F[1] => Equal0.IN0
i_F[1] => Equal1.IN0
i_F[1] => Equal2.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|barrel_shifter:generic_ALU
i_clk => o_O[0]~reg0.CLK
i_clk => o_O[1]~reg0.CLK
i_clk => o_O[2]~reg0.CLK
i_clk => o_O[3]~reg0.CLK
i_clk => o_O[4]~reg0.CLK
i_clk => o_O[5]~reg0.CLK
i_clk => o_O[6]~reg0.CLK
i_clk => o_O[7]~reg0.CLK
i_clk => o_O[8]~reg0.CLK
i_clk => o_O[9]~reg0.CLK
i_clk => o_O[10]~reg0.CLK
i_clk => o_O[11]~reg0.CLK
i_clk => o_O[12]~reg0.CLK
i_clk => o_O[13]~reg0.CLK
i_clk => o_O[14]~reg0.CLK
i_clk => o_O[15]~reg0.CLK
i_clk => o_O[16]~reg0.CLK
i_clk => o_O[17]~reg0.CLK
i_clk => o_O[18]~reg0.CLK
i_clk => o_O[19]~reg0.CLK
i_clk => o_O[20]~reg0.CLK
i_clk => o_O[21]~reg0.CLK
i_clk => o_O[22]~reg0.CLK
i_clk => o_O[23]~reg0.CLK
i_clk => o_O[24]~reg0.CLK
i_clk => o_O[25]~reg0.CLK
i_clk => o_O[26]~reg0.CLK
i_clk => o_O[27]~reg0.CLK
i_clk => o_O[28]~reg0.CLK
i_clk => o_O[29]~reg0.CLK
i_clk => o_O[30]~reg0.CLK
i_clk => o_O[31]~reg0.CLK
i_I[0] => ShiftRight0.IN32
i_I[0] => ShiftLeft0.IN32
i_I[0] => ShiftRight1.IN32
i_I[1] => ShiftRight0.IN31
i_I[1] => ShiftLeft0.IN31
i_I[1] => ShiftRight1.IN31
i_I[2] => ShiftRight0.IN30
i_I[2] => ShiftLeft0.IN30
i_I[2] => ShiftRight1.IN30
i_I[3] => ShiftRight0.IN29
i_I[3] => ShiftLeft0.IN29
i_I[3] => ShiftRight1.IN29
i_I[4] => ShiftRight0.IN28
i_I[4] => ShiftLeft0.IN28
i_I[4] => ShiftRight1.IN28
i_I[5] => ShiftRight0.IN27
i_I[5] => ShiftLeft0.IN27
i_I[5] => ShiftRight1.IN27
i_I[6] => ShiftRight0.IN26
i_I[6] => ShiftLeft0.IN26
i_I[6] => ShiftRight1.IN26
i_I[7] => ShiftRight0.IN25
i_I[7] => ShiftLeft0.IN25
i_I[7] => ShiftRight1.IN25
i_I[8] => ShiftRight0.IN24
i_I[8] => ShiftLeft0.IN24
i_I[8] => ShiftRight1.IN24
i_I[9] => ShiftRight0.IN23
i_I[9] => ShiftLeft0.IN23
i_I[9] => ShiftRight1.IN23
i_I[10] => ShiftRight0.IN22
i_I[10] => ShiftLeft0.IN22
i_I[10] => ShiftRight1.IN22
i_I[11] => ShiftRight0.IN21
i_I[11] => ShiftLeft0.IN21
i_I[11] => ShiftRight1.IN21
i_I[12] => ShiftRight0.IN20
i_I[12] => ShiftLeft0.IN20
i_I[12] => ShiftRight1.IN20
i_I[13] => ShiftRight0.IN19
i_I[13] => ShiftLeft0.IN19
i_I[13] => ShiftRight1.IN19
i_I[14] => ShiftRight0.IN18
i_I[14] => ShiftLeft0.IN18
i_I[14] => ShiftRight1.IN18
i_I[15] => ShiftRight0.IN17
i_I[15] => ShiftLeft0.IN17
i_I[15] => ShiftRight1.IN17
i_I[16] => ShiftRight0.IN16
i_I[16] => ShiftLeft0.IN16
i_I[16] => ShiftRight1.IN16
i_I[17] => ShiftRight0.IN15
i_I[17] => ShiftLeft0.IN15
i_I[17] => ShiftRight1.IN15
i_I[18] => ShiftRight0.IN14
i_I[18] => ShiftLeft0.IN14
i_I[18] => ShiftRight1.IN14
i_I[19] => ShiftRight0.IN13
i_I[19] => ShiftLeft0.IN13
i_I[19] => ShiftRight1.IN13
i_I[20] => ShiftRight0.IN12
i_I[20] => ShiftLeft0.IN12
i_I[20] => ShiftRight1.IN12
i_I[21] => ShiftRight0.IN11
i_I[21] => ShiftLeft0.IN11
i_I[21] => ShiftRight1.IN11
i_I[22] => ShiftRight0.IN10
i_I[22] => ShiftLeft0.IN10
i_I[22] => ShiftRight1.IN10
i_I[23] => ShiftRight0.IN9
i_I[23] => ShiftLeft0.IN9
i_I[23] => ShiftRight1.IN9
i_I[24] => ShiftRight0.IN8
i_I[24] => ShiftLeft0.IN8
i_I[24] => ShiftRight1.IN8
i_I[25] => ShiftRight0.IN7
i_I[25] => ShiftLeft0.IN7
i_I[25] => ShiftRight1.IN7
i_I[26] => ShiftRight0.IN6
i_I[26] => ShiftLeft0.IN6
i_I[26] => ShiftRight1.IN6
i_I[27] => ShiftRight0.IN5
i_I[27] => ShiftLeft0.IN5
i_I[27] => ShiftRight1.IN5
i_I[28] => ShiftRight0.IN4
i_I[28] => ShiftLeft0.IN4
i_I[28] => ShiftRight1.IN4
i_I[29] => ShiftRight0.IN3
i_I[29] => ShiftLeft0.IN3
i_I[29] => ShiftRight1.IN3
i_I[30] => ShiftRight0.IN2
i_I[30] => ShiftLeft0.IN2
i_I[30] => ShiftRight1.IN2
i_I[31] => ShiftRight0.IN0
i_I[31] => ShiftRight0.IN1
i_I[31] => ShiftLeft0.IN1
i_I[31] => ShiftRight1.IN1
i_S[0] => ShiftRight0.IN37
i_S[0] => ShiftLeft0.IN37
i_S[0] => ShiftRight1.IN37
i_S[1] => ShiftRight0.IN36
i_S[1] => ShiftLeft0.IN36
i_S[1] => ShiftRight1.IN36
i_S[2] => ShiftRight0.IN35
i_S[2] => ShiftLeft0.IN35
i_S[2] => ShiftRight1.IN35
i_S[3] => ShiftRight0.IN34
i_S[3] => ShiftLeft0.IN34
i_S[3] => ShiftRight1.IN34
i_S[4] => ShiftRight0.IN33
i_S[4] => ShiftLeft0.IN33
i_S[4] => ShiftRight1.IN33
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|barrel_shifter:generic_immediate_barrel_shift
i_clk => o_O[0]~reg0.CLK
i_clk => o_O[1]~reg0.CLK
i_clk => o_O[2]~reg0.CLK
i_clk => o_O[3]~reg0.CLK
i_clk => o_O[4]~reg0.CLK
i_clk => o_O[5]~reg0.CLK
i_clk => o_O[6]~reg0.CLK
i_clk => o_O[7]~reg0.CLK
i_clk => o_O[8]~reg0.CLK
i_clk => o_O[9]~reg0.CLK
i_clk => o_O[10]~reg0.CLK
i_clk => o_O[11]~reg0.CLK
i_clk => o_O[12]~reg0.CLK
i_clk => o_O[13]~reg0.CLK
i_clk => o_O[14]~reg0.CLK
i_clk => o_O[15]~reg0.CLK
i_clk => o_O[16]~reg0.CLK
i_clk => o_O[17]~reg0.CLK
i_clk => o_O[18]~reg0.CLK
i_clk => o_O[19]~reg0.CLK
i_clk => o_O[20]~reg0.CLK
i_clk => o_O[21]~reg0.CLK
i_clk => o_O[22]~reg0.CLK
i_clk => o_O[23]~reg0.CLK
i_clk => o_O[24]~reg0.CLK
i_clk => o_O[25]~reg0.CLK
i_clk => o_O[26]~reg0.CLK
i_clk => o_O[27]~reg0.CLK
i_clk => o_O[28]~reg0.CLK
i_clk => o_O[29]~reg0.CLK
i_clk => o_O[30]~reg0.CLK
i_clk => o_O[31]~reg0.CLK
i_I[0] => ShiftRight0.IN32
i_I[0] => ShiftLeft0.IN32
i_I[0] => ShiftRight1.IN32
i_I[1] => ShiftRight0.IN31
i_I[1] => ShiftLeft0.IN31
i_I[1] => ShiftRight1.IN31
i_I[2] => ShiftRight0.IN30
i_I[2] => ShiftLeft0.IN30
i_I[2] => ShiftRight1.IN30
i_I[3] => ShiftRight0.IN29
i_I[3] => ShiftLeft0.IN29
i_I[3] => ShiftRight1.IN29
i_I[4] => ShiftRight0.IN28
i_I[4] => ShiftLeft0.IN28
i_I[4] => ShiftRight1.IN28
i_I[5] => ShiftRight0.IN27
i_I[5] => ShiftLeft0.IN27
i_I[5] => ShiftRight1.IN27
i_I[6] => ShiftRight0.IN26
i_I[6] => ShiftLeft0.IN26
i_I[6] => ShiftRight1.IN26
i_I[7] => ShiftRight0.IN25
i_I[7] => ShiftLeft0.IN25
i_I[7] => ShiftRight1.IN25
i_I[8] => ShiftRight0.IN24
i_I[8] => ShiftLeft0.IN24
i_I[8] => ShiftRight1.IN24
i_I[9] => ShiftRight0.IN23
i_I[9] => ShiftLeft0.IN23
i_I[9] => ShiftRight1.IN23
i_I[10] => ShiftRight0.IN22
i_I[10] => ShiftLeft0.IN22
i_I[10] => ShiftRight1.IN22
i_I[11] => ShiftRight0.IN21
i_I[11] => ShiftLeft0.IN21
i_I[11] => ShiftRight1.IN21
i_I[12] => ShiftRight0.IN20
i_I[12] => ShiftLeft0.IN20
i_I[12] => ShiftRight1.IN20
i_I[13] => ShiftRight0.IN19
i_I[13] => ShiftLeft0.IN19
i_I[13] => ShiftRight1.IN19
i_I[14] => ShiftRight0.IN18
i_I[14] => ShiftLeft0.IN18
i_I[14] => ShiftRight1.IN18
i_I[15] => ShiftRight0.IN17
i_I[15] => ShiftLeft0.IN17
i_I[15] => ShiftRight1.IN17
i_I[16] => ShiftRight0.IN16
i_I[16] => ShiftLeft0.IN16
i_I[16] => ShiftRight1.IN16
i_I[17] => ShiftRight0.IN15
i_I[17] => ShiftLeft0.IN15
i_I[17] => ShiftRight1.IN15
i_I[18] => ShiftRight0.IN14
i_I[18] => ShiftLeft0.IN14
i_I[18] => ShiftRight1.IN14
i_I[19] => ShiftRight0.IN13
i_I[19] => ShiftLeft0.IN13
i_I[19] => ShiftRight1.IN13
i_I[20] => ShiftRight0.IN12
i_I[20] => ShiftLeft0.IN12
i_I[20] => ShiftRight1.IN12
i_I[21] => ShiftRight0.IN11
i_I[21] => ShiftLeft0.IN11
i_I[21] => ShiftRight1.IN11
i_I[22] => ShiftRight0.IN10
i_I[22] => ShiftLeft0.IN10
i_I[22] => ShiftRight1.IN10
i_I[23] => ShiftRight0.IN9
i_I[23] => ShiftLeft0.IN9
i_I[23] => ShiftRight1.IN9
i_I[24] => ShiftRight0.IN8
i_I[24] => ShiftLeft0.IN8
i_I[24] => ShiftRight1.IN8
i_I[25] => ShiftRight0.IN7
i_I[25] => ShiftLeft0.IN7
i_I[25] => ShiftRight1.IN7
i_I[26] => ShiftRight0.IN6
i_I[26] => ShiftLeft0.IN6
i_I[26] => ShiftRight1.IN6
i_I[27] => ShiftRight0.IN5
i_I[27] => ShiftLeft0.IN5
i_I[27] => ShiftRight1.IN5
i_I[28] => ShiftRight0.IN4
i_I[28] => ShiftLeft0.IN4
i_I[28] => ShiftRight1.IN4
i_I[29] => ShiftRight0.IN3
i_I[29] => ShiftLeft0.IN3
i_I[29] => ShiftRight1.IN3
i_I[30] => ShiftRight0.IN2
i_I[30] => ShiftLeft0.IN2
i_I[30] => ShiftRight1.IN2
i_I[31] => ShiftRight0.IN0
i_I[31] => ShiftRight0.IN1
i_I[31] => ShiftLeft0.IN1
i_I[31] => ShiftRight1.IN1
i_S[0] => ShiftRight0.IN37
i_S[0] => ShiftLeft0.IN37
i_S[0] => ShiftRight1.IN37
i_S[1] => ShiftRight0.IN36
i_S[1] => ShiftLeft0.IN36
i_S[1] => ShiftRight1.IN36
i_S[2] => ShiftRight0.IN35
i_S[2] => ShiftLeft0.IN35
i_S[2] => ShiftRight1.IN35
i_S[3] => ShiftRight0.IN34
i_S[3] => ShiftLeft0.IN34
i_S[3] => ShiftRight1.IN34
i_S[4] => ShiftRight0.IN33
i_S[4] => ShiftLeft0.IN33
i_S[4] => ShiftRight1.IN33
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_A => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
i_L => o_O.OUTPUTSELECT
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM
clock => register32bit:generic_ALUout.clock
clock => register32bit:generic_inst_register.clock
clock => register32bit:generic_D0.clock
clock => register32bit:generic_ALU.clock
clock => register32bit:generic_writeaddr.clock
clock => register32bit:generic_sltu1.clock
clock => register32bit:generic_upperImmediate1.clock
clock => dffg:generic_upperImmediate.i_CLK
clock => dffg:generic_sltu.i_CLK
clock => dffg:generic_jal.i_CLK
clock => dffg:memToReg1.i_CLK
clock => dffg:generic_register_Write.i_CLK
clock => dffg:generic_memory_Write.i_CLK
clock => register32bit:generic_PC.clock
i_rst => register32bit:generic_ALUout.i_rst
i_rst => register32bit:generic_inst_register.i_rst
i_rst => register32bit:generic_D0.i_rst
i_rst => register32bit:generic_ALU.i_rst
i_rst => register32bit:generic_writeaddr.i_rst
i_rst => register32bit:generic_sltu1.i_rst
i_rst => register32bit:generic_upperImmediate1.i_rst
i_rst => dffg:generic_upperImmediate.i_RST
i_rst => dffg:generic_sltu.i_RST
i_rst => dffg:generic_jal.i_RST
i_rst => dffg:memToReg1.i_RST
i_rst => dffg:generic_register_Write.i_RST
i_rst => dffg:generic_memory_Write.i_RST
i_rst => register32bit:generic_PC.i_rst
i_we => register32bit:generic_ALUout.i_we
i_we => register32bit:generic_inst_register.i_we
i_we => register32bit:generic_D0.i_we
i_we => register32bit:generic_ALU.i_we
i_we => register32bit:generic_writeaddr.i_we
i_we => register32bit:generic_sltu1.i_we
i_we => register32bit:generic_upperImmediate1.i_we
i_we => dffg:generic_upperImmediate.i_WE
i_we => dffg:generic_sltu.i_WE
i_we => dffg:generic_jal.i_WE
i_we => dffg:memToReg1.i_WE
i_we => dffg:generic_register_Write.i_WE
i_we => dffg:generic_memory_Write.i_WE
i_we => register32bit:generic_PC.i_we
upperImmediate => dffg:generic_upperImmediate.i_D
sltu => dffg:generic_sltu.i_D
jal => dffg:generic_jal.i_D
memToReg => dffg:memToReg1.i_D
regWrite => dffg:generic_register_Write.i_D
memWrite => dffg:generic_memory_Write.i_D
ALUout[0] => register32bit:generic_ALUout.data[0]
ALUout[1] => register32bit:generic_ALUout.data[1]
ALUout[2] => register32bit:generic_ALUout.data[2]
ALUout[3] => register32bit:generic_ALUout.data[3]
ALUout[4] => register32bit:generic_ALUout.data[4]
ALUout[5] => register32bit:generic_ALUout.data[5]
ALUout[6] => register32bit:generic_ALUout.data[6]
ALUout[7] => register32bit:generic_ALUout.data[7]
ALUout[8] => register32bit:generic_ALUout.data[8]
ALUout[9] => register32bit:generic_ALUout.data[9]
ALUout[10] => register32bit:generic_ALUout.data[10]
ALUout[11] => register32bit:generic_ALUout.data[11]
ALUout[12] => register32bit:generic_ALUout.data[12]
ALUout[13] => register32bit:generic_ALUout.data[13]
ALUout[14] => register32bit:generic_ALUout.data[14]
ALUout[15] => register32bit:generic_ALUout.data[15]
ALUout[16] => register32bit:generic_ALUout.data[16]
ALUout[17] => register32bit:generic_ALUout.data[17]
ALUout[18] => register32bit:generic_ALUout.data[18]
ALUout[19] => register32bit:generic_ALUout.data[19]
ALUout[20] => register32bit:generic_ALUout.data[20]
ALUout[21] => register32bit:generic_ALUout.data[21]
ALUout[22] => register32bit:generic_ALUout.data[22]
ALUout[23] => register32bit:generic_ALUout.data[23]
ALUout[24] => register32bit:generic_ALUout.data[24]
ALUout[25] => register32bit:generic_ALUout.data[25]
ALUout[26] => register32bit:generic_ALUout.data[26]
ALUout[27] => register32bit:generic_ALUout.data[27]
ALUout[28] => register32bit:generic_ALUout.data[28]
ALUout[29] => register32bit:generic_ALUout.data[29]
ALUout[30] => register32bit:generic_ALUout.data[30]
ALUout[31] => register32bit:generic_ALUout.data[31]
ALU[0] => register32bit:generic_ALU.data[0]
ALU[1] => register32bit:generic_ALU.data[1]
ALU[2] => register32bit:generic_ALU.data[2]
ALU[3] => register32bit:generic_ALU.data[3]
ALU[4] => register32bit:generic_ALU.data[4]
ALU[5] => register32bit:generic_ALU.data[5]
ALU[6] => register32bit:generic_ALU.data[6]
ALU[7] => register32bit:generic_ALU.data[7]
ALU[8] => register32bit:generic_ALU.data[8]
ALU[9] => register32bit:generic_ALU.data[9]
ALU[10] => register32bit:generic_ALU.data[10]
ALU[11] => register32bit:generic_ALU.data[11]
ALU[12] => register32bit:generic_ALU.data[12]
ALU[13] => register32bit:generic_ALU.data[13]
ALU[14] => register32bit:generic_ALU.data[14]
ALU[15] => register32bit:generic_ALU.data[15]
ALU[16] => register32bit:generic_ALU.data[16]
ALU[17] => register32bit:generic_ALU.data[17]
ALU[18] => register32bit:generic_ALU.data[18]
ALU[19] => register32bit:generic_ALU.data[19]
ALU[20] => register32bit:generic_ALU.data[20]
ALU[21] => register32bit:generic_ALU.data[21]
ALU[22] => register32bit:generic_ALU.data[22]
ALU[23] => register32bit:generic_ALU.data[23]
ALU[24] => register32bit:generic_ALU.data[24]
ALU[25] => register32bit:generic_ALU.data[25]
ALU[26] => register32bit:generic_ALU.data[26]
ALU[27] => register32bit:generic_ALU.data[27]
ALU[28] => register32bit:generic_ALU.data[28]
ALU[29] => register32bit:generic_ALU.data[29]
ALU[30] => register32bit:generic_ALU.data[30]
ALU[31] => register32bit:generic_ALU.data[31]
i_writeaddr[0] => register32bit:generic_writeaddr.data[0]
i_writeaddr[1] => register32bit:generic_writeaddr.data[1]
i_writeaddr[2] => register32bit:generic_writeaddr.data[2]
i_writeaddr[3] => register32bit:generic_writeaddr.data[3]
i_writeaddr[4] => register32bit:generic_writeaddr.data[4]
sltu1[0] => register32bit:generic_sltu1.data[0]
sltu1[1] => register32bit:generic_sltu1.data[1]
sltu1[2] => register32bit:generic_sltu1.data[2]
sltu1[3] => register32bit:generic_sltu1.data[3]
sltu1[4] => register32bit:generic_sltu1.data[4]
sltu1[5] => register32bit:generic_sltu1.data[5]
sltu1[6] => register32bit:generic_sltu1.data[6]
sltu1[7] => register32bit:generic_sltu1.data[7]
sltu1[8] => register32bit:generic_sltu1.data[8]
sltu1[9] => register32bit:generic_sltu1.data[9]
sltu1[10] => register32bit:generic_sltu1.data[10]
sltu1[11] => register32bit:generic_sltu1.data[11]
sltu1[12] => register32bit:generic_sltu1.data[12]
sltu1[13] => register32bit:generic_sltu1.data[13]
sltu1[14] => register32bit:generic_sltu1.data[14]
sltu1[15] => register32bit:generic_sltu1.data[15]
sltu1[16] => register32bit:generic_sltu1.data[16]
sltu1[17] => register32bit:generic_sltu1.data[17]
sltu1[18] => register32bit:generic_sltu1.data[18]
sltu1[19] => register32bit:generic_sltu1.data[19]
sltu1[20] => register32bit:generic_sltu1.data[20]
sltu1[21] => register32bit:generic_sltu1.data[21]
sltu1[22] => register32bit:generic_sltu1.data[22]
sltu1[23] => register32bit:generic_sltu1.data[23]
sltu1[24] => register32bit:generic_sltu1.data[24]
sltu1[25] => register32bit:generic_sltu1.data[25]
sltu1[26] => register32bit:generic_sltu1.data[26]
sltu1[27] => register32bit:generic_sltu1.data[27]
sltu1[28] => register32bit:generic_sltu1.data[28]
sltu1[29] => register32bit:generic_sltu1.data[29]
sltu1[30] => register32bit:generic_sltu1.data[30]
sltu1[31] => register32bit:generic_sltu1.data[31]
upperImmediate1[0] => register32bit:generic_upperImmediate1.data[0]
upperImmediate1[1] => register32bit:generic_upperImmediate1.data[1]
upperImmediate1[2] => register32bit:generic_upperImmediate1.data[2]
upperImmediate1[3] => register32bit:generic_upperImmediate1.data[3]
upperImmediate1[4] => register32bit:generic_upperImmediate1.data[4]
upperImmediate1[5] => register32bit:generic_upperImmediate1.data[5]
upperImmediate1[6] => register32bit:generic_upperImmediate1.data[6]
upperImmediate1[7] => register32bit:generic_upperImmediate1.data[7]
upperImmediate1[8] => register32bit:generic_upperImmediate1.data[8]
upperImmediate1[9] => register32bit:generic_upperImmediate1.data[9]
upperImmediate1[10] => register32bit:generic_upperImmediate1.data[10]
upperImmediate1[11] => register32bit:generic_upperImmediate1.data[11]
upperImmediate1[12] => register32bit:generic_upperImmediate1.data[12]
upperImmediate1[13] => register32bit:generic_upperImmediate1.data[13]
upperImmediate1[14] => register32bit:generic_upperImmediate1.data[14]
upperImmediate1[15] => register32bit:generic_upperImmediate1.data[15]
upperImmediate1[16] => register32bit:generic_upperImmediate1.data[16]
upperImmediate1[17] => register32bit:generic_upperImmediate1.data[17]
upperImmediate1[18] => register32bit:generic_upperImmediate1.data[18]
upperImmediate1[19] => register32bit:generic_upperImmediate1.data[19]
upperImmediate1[20] => register32bit:generic_upperImmediate1.data[20]
upperImmediate1[21] => register32bit:generic_upperImmediate1.data[21]
upperImmediate1[22] => register32bit:generic_upperImmediate1.data[22]
upperImmediate1[23] => register32bit:generic_upperImmediate1.data[23]
upperImmediate1[24] => register32bit:generic_upperImmediate1.data[24]
upperImmediate1[25] => register32bit:generic_upperImmediate1.data[25]
upperImmediate1[26] => register32bit:generic_upperImmediate1.data[26]
upperImmediate1[27] => register32bit:generic_upperImmediate1.data[27]
upperImmediate1[28] => register32bit:generic_upperImmediate1.data[28]
upperImmediate1[29] => register32bit:generic_upperImmediate1.data[29]
upperImmediate1[30] => register32bit:generic_upperImmediate1.data[30]
upperImmediate1[31] => register32bit:generic_upperImmediate1.data[31]
PC[0] => register32bit:generic_PC.data[0]
PC[1] => register32bit:generic_PC.data[1]
PC[2] => register32bit:generic_PC.data[2]
PC[3] => register32bit:generic_PC.data[3]
PC[4] => register32bit:generic_PC.data[4]
PC[5] => register32bit:generic_PC.data[5]
PC[6] => register32bit:generic_PC.data[6]
PC[7] => register32bit:generic_PC.data[7]
PC[8] => register32bit:generic_PC.data[8]
PC[9] => register32bit:generic_PC.data[9]
PC[10] => register32bit:generic_PC.data[10]
PC[11] => register32bit:generic_PC.data[11]
PC[12] => register32bit:generic_PC.data[12]
PC[13] => register32bit:generic_PC.data[13]
PC[14] => register32bit:generic_PC.data[14]
PC[15] => register32bit:generic_PC.data[15]
PC[16] => register32bit:generic_PC.data[16]
PC[17] => register32bit:generic_PC.data[17]
PC[18] => register32bit:generic_PC.data[18]
PC[19] => register32bit:generic_PC.data[19]
PC[20] => register32bit:generic_PC.data[20]
PC[21] => register32bit:generic_PC.data[21]
PC[22] => register32bit:generic_PC.data[22]
PC[23] => register32bit:generic_PC.data[23]
PC[24] => register32bit:generic_PC.data[24]
PC[25] => register32bit:generic_PC.data[25]
PC[26] => register32bit:generic_PC.data[26]
PC[27] => register32bit:generic_PC.data[27]
PC[28] => register32bit:generic_PC.data[28]
PC[29] => register32bit:generic_PC.data[29]
PC[30] => register32bit:generic_PC.data[30]
PC[31] => register32bit:generic_PC.data[31]
D0[0] => register32bit:generic_D0.data[0]
D0[1] => register32bit:generic_D0.data[1]
D0[2] => register32bit:generic_D0.data[2]
D0[3] => register32bit:generic_D0.data[3]
D0[4] => register32bit:generic_D0.data[4]
D0[5] => register32bit:generic_D0.data[5]
D0[6] => register32bit:generic_D0.data[6]
D0[7] => register32bit:generic_D0.data[7]
D0[8] => register32bit:generic_D0.data[8]
D0[9] => register32bit:generic_D0.data[9]
D0[10] => register32bit:generic_D0.data[10]
D0[11] => register32bit:generic_D0.data[11]
D0[12] => register32bit:generic_D0.data[12]
D0[13] => register32bit:generic_D0.data[13]
D0[14] => register32bit:generic_D0.data[14]
D0[15] => register32bit:generic_D0.data[15]
D0[16] => register32bit:generic_D0.data[16]
D0[17] => register32bit:generic_D0.data[17]
D0[18] => register32bit:generic_D0.data[18]
D0[19] => register32bit:generic_D0.data[19]
D0[20] => register32bit:generic_D0.data[20]
D0[21] => register32bit:generic_D0.data[21]
D0[22] => register32bit:generic_D0.data[22]
D0[23] => register32bit:generic_D0.data[23]
D0[24] => register32bit:generic_D0.data[24]
D0[25] => register32bit:generic_D0.data[25]
D0[26] => register32bit:generic_D0.data[26]
D0[27] => register32bit:generic_D0.data[27]
D0[28] => register32bit:generic_D0.data[28]
D0[29] => register32bit:generic_D0.data[29]
D0[30] => register32bit:generic_D0.data[30]
D0[31] => register32bit:generic_D0.data[31]
inst[0] => register32bit:generic_inst_register.data[0]
inst[1] => register32bit:generic_inst_register.data[1]
inst[2] => register32bit:generic_inst_register.data[2]
inst[3] => register32bit:generic_inst_register.data[3]
inst[4] => register32bit:generic_inst_register.data[4]
inst[5] => register32bit:generic_inst_register.data[5]
inst[6] => register32bit:generic_inst_register.data[6]
inst[7] => register32bit:generic_inst_register.data[7]
inst[8] => register32bit:generic_inst_register.data[8]
inst[9] => register32bit:generic_inst_register.data[9]
inst[10] => register32bit:generic_inst_register.data[10]
inst[11] => register32bit:generic_inst_register.data[11]
inst[12] => register32bit:generic_inst_register.data[12]
inst[13] => register32bit:generic_inst_register.data[13]
inst[14] => register32bit:generic_inst_register.data[14]
inst[15] => register32bit:generic_inst_register.data[15]
inst[16] => register32bit:generic_inst_register.data[16]
inst[17] => register32bit:generic_inst_register.data[17]
inst[18] => register32bit:generic_inst_register.data[18]
inst[19] => register32bit:generic_inst_register.data[19]
inst[20] => register32bit:generic_inst_register.data[20]
inst[21] => register32bit:generic_inst_register.data[21]
inst[22] => register32bit:generic_inst_register.data[22]
inst[23] => register32bit:generic_inst_register.data[23]
inst[24] => register32bit:generic_inst_register.data[24]
inst[25] => register32bit:generic_inst_register.data[25]
inst[26] => register32bit:generic_inst_register.data[26]
inst[27] => register32bit:generic_inst_register.data[27]
inst[28] => register32bit:generic_inst_register.data[28]
inst[29] => register32bit:generic_inst_register.data[29]
inst[30] => register32bit:generic_inst_register.data[30]
inst[31] => register32bit:generic_inst_register.data[31]
o_upperImmediate <= dffg:generic_upperImmediate.o_Q
o_sltu <= dffg:generic_sltu.o_Q
o_jal <= dffg:generic_jal.o_Q
o_memToReg <= dffg:memToReg1.o_Q
o_RegWrite <= dffg:generic_register_Write.o_Q
o_MemWrite <= dffg:generic_memory_Write.o_Q
o_ALUout[0] <= register32bit:generic_ALUout.o_O[0]
o_ALUout[1] <= register32bit:generic_ALUout.o_O[1]
o_ALUout[2] <= register32bit:generic_ALUout.o_O[2]
o_ALUout[3] <= register32bit:generic_ALUout.o_O[3]
o_ALUout[4] <= register32bit:generic_ALUout.o_O[4]
o_ALUout[5] <= register32bit:generic_ALUout.o_O[5]
o_ALUout[6] <= register32bit:generic_ALUout.o_O[6]
o_ALUout[7] <= register32bit:generic_ALUout.o_O[7]
o_ALUout[8] <= register32bit:generic_ALUout.o_O[8]
o_ALUout[9] <= register32bit:generic_ALUout.o_O[9]
o_ALUout[10] <= register32bit:generic_ALUout.o_O[10]
o_ALUout[11] <= register32bit:generic_ALUout.o_O[11]
o_ALUout[12] <= register32bit:generic_ALUout.o_O[12]
o_ALUout[13] <= register32bit:generic_ALUout.o_O[13]
o_ALUout[14] <= register32bit:generic_ALUout.o_O[14]
o_ALUout[15] <= register32bit:generic_ALUout.o_O[15]
o_ALUout[16] <= register32bit:generic_ALUout.o_O[16]
o_ALUout[17] <= register32bit:generic_ALUout.o_O[17]
o_ALUout[18] <= register32bit:generic_ALUout.o_O[18]
o_ALUout[19] <= register32bit:generic_ALUout.o_O[19]
o_ALUout[20] <= register32bit:generic_ALUout.o_O[20]
o_ALUout[21] <= register32bit:generic_ALUout.o_O[21]
o_ALUout[22] <= register32bit:generic_ALUout.o_O[22]
o_ALUout[23] <= register32bit:generic_ALUout.o_O[23]
o_ALUout[24] <= register32bit:generic_ALUout.o_O[24]
o_ALUout[25] <= register32bit:generic_ALUout.o_O[25]
o_ALUout[26] <= register32bit:generic_ALUout.o_O[26]
o_ALUout[27] <= register32bit:generic_ALUout.o_O[27]
o_ALUout[28] <= register32bit:generic_ALUout.o_O[28]
o_ALUout[29] <= register32bit:generic_ALUout.o_O[29]
o_ALUout[30] <= register32bit:generic_ALUout.o_O[30]
o_ALUout[31] <= register32bit:generic_ALUout.o_O[31]
o_ALU[0] <= register32bit:generic_ALU.o_O[0]
o_ALU[1] <= register32bit:generic_ALU.o_O[1]
o_ALU[2] <= register32bit:generic_ALU.o_O[2]
o_ALU[3] <= register32bit:generic_ALU.o_O[3]
o_ALU[4] <= register32bit:generic_ALU.o_O[4]
o_ALU[5] <= register32bit:generic_ALU.o_O[5]
o_ALU[6] <= register32bit:generic_ALU.o_O[6]
o_ALU[7] <= register32bit:generic_ALU.o_O[7]
o_ALU[8] <= register32bit:generic_ALU.o_O[8]
o_ALU[9] <= register32bit:generic_ALU.o_O[9]
o_ALU[10] <= register32bit:generic_ALU.o_O[10]
o_ALU[11] <= register32bit:generic_ALU.o_O[11]
o_ALU[12] <= register32bit:generic_ALU.o_O[12]
o_ALU[13] <= register32bit:generic_ALU.o_O[13]
o_ALU[14] <= register32bit:generic_ALU.o_O[14]
o_ALU[15] <= register32bit:generic_ALU.o_O[15]
o_ALU[16] <= register32bit:generic_ALU.o_O[16]
o_ALU[17] <= register32bit:generic_ALU.o_O[17]
o_ALU[18] <= register32bit:generic_ALU.o_O[18]
o_ALU[19] <= register32bit:generic_ALU.o_O[19]
o_ALU[20] <= register32bit:generic_ALU.o_O[20]
o_ALU[21] <= register32bit:generic_ALU.o_O[21]
o_ALU[22] <= register32bit:generic_ALU.o_O[22]
o_ALU[23] <= register32bit:generic_ALU.o_O[23]
o_ALU[24] <= register32bit:generic_ALU.o_O[24]
o_ALU[25] <= register32bit:generic_ALU.o_O[25]
o_ALU[26] <= register32bit:generic_ALU.o_O[26]
o_ALU[27] <= register32bit:generic_ALU.o_O[27]
o_ALU[28] <= register32bit:generic_ALU.o_O[28]
o_ALU[29] <= register32bit:generic_ALU.o_O[29]
o_ALU[30] <= register32bit:generic_ALU.o_O[30]
o_ALU[31] <= register32bit:generic_ALU.o_O[31]
o_writeaddr[0] <= register32bit:generic_writeaddr.o_O[0]
o_writeaddr[1] <= register32bit:generic_writeaddr.o_O[1]
o_writeaddr[2] <= register32bit:generic_writeaddr.o_O[2]
o_writeaddr[3] <= register32bit:generic_writeaddr.o_O[3]
o_writeaddr[4] <= register32bit:generic_writeaddr.o_O[4]
o_sltu1[0] <= register32bit:generic_sltu1.o_O[0]
o_sltu1[1] <= register32bit:generic_sltu1.o_O[1]
o_sltu1[2] <= register32bit:generic_sltu1.o_O[2]
o_sltu1[3] <= register32bit:generic_sltu1.o_O[3]
o_sltu1[4] <= register32bit:generic_sltu1.o_O[4]
o_sltu1[5] <= register32bit:generic_sltu1.o_O[5]
o_sltu1[6] <= register32bit:generic_sltu1.o_O[6]
o_sltu1[7] <= register32bit:generic_sltu1.o_O[7]
o_sltu1[8] <= register32bit:generic_sltu1.o_O[8]
o_sltu1[9] <= register32bit:generic_sltu1.o_O[9]
o_sltu1[10] <= register32bit:generic_sltu1.o_O[10]
o_sltu1[11] <= register32bit:generic_sltu1.o_O[11]
o_sltu1[12] <= register32bit:generic_sltu1.o_O[12]
o_sltu1[13] <= register32bit:generic_sltu1.o_O[13]
o_sltu1[14] <= register32bit:generic_sltu1.o_O[14]
o_sltu1[15] <= register32bit:generic_sltu1.o_O[15]
o_sltu1[16] <= register32bit:generic_sltu1.o_O[16]
o_sltu1[17] <= register32bit:generic_sltu1.o_O[17]
o_sltu1[18] <= register32bit:generic_sltu1.o_O[18]
o_sltu1[19] <= register32bit:generic_sltu1.o_O[19]
o_sltu1[20] <= register32bit:generic_sltu1.o_O[20]
o_sltu1[21] <= register32bit:generic_sltu1.o_O[21]
o_sltu1[22] <= register32bit:generic_sltu1.o_O[22]
o_sltu1[23] <= register32bit:generic_sltu1.o_O[23]
o_sltu1[24] <= register32bit:generic_sltu1.o_O[24]
o_sltu1[25] <= register32bit:generic_sltu1.o_O[25]
o_sltu1[26] <= register32bit:generic_sltu1.o_O[26]
o_sltu1[27] <= register32bit:generic_sltu1.o_O[27]
o_sltu1[28] <= register32bit:generic_sltu1.o_O[28]
o_sltu1[29] <= register32bit:generic_sltu1.o_O[29]
o_sltu1[30] <= register32bit:generic_sltu1.o_O[30]
o_sltu1[31] <= register32bit:generic_sltu1.o_O[31]
o_upperImmediate1[0] <= register32bit:generic_upperImmediate1.o_O[0]
o_upperImmediate1[1] <= register32bit:generic_upperImmediate1.o_O[1]
o_upperImmediate1[2] <= register32bit:generic_upperImmediate1.o_O[2]
o_upperImmediate1[3] <= register32bit:generic_upperImmediate1.o_O[3]
o_upperImmediate1[4] <= register32bit:generic_upperImmediate1.o_O[4]
o_upperImmediate1[5] <= register32bit:generic_upperImmediate1.o_O[5]
o_upperImmediate1[6] <= register32bit:generic_upperImmediate1.o_O[6]
o_upperImmediate1[7] <= register32bit:generic_upperImmediate1.o_O[7]
o_upperImmediate1[8] <= register32bit:generic_upperImmediate1.o_O[8]
o_upperImmediate1[9] <= register32bit:generic_upperImmediate1.o_O[9]
o_upperImmediate1[10] <= register32bit:generic_upperImmediate1.o_O[10]
o_upperImmediate1[11] <= register32bit:generic_upperImmediate1.o_O[11]
o_upperImmediate1[12] <= register32bit:generic_upperImmediate1.o_O[12]
o_upperImmediate1[13] <= register32bit:generic_upperImmediate1.o_O[13]
o_upperImmediate1[14] <= register32bit:generic_upperImmediate1.o_O[14]
o_upperImmediate1[15] <= register32bit:generic_upperImmediate1.o_O[15]
o_upperImmediate1[16] <= register32bit:generic_upperImmediate1.o_O[16]
o_upperImmediate1[17] <= register32bit:generic_upperImmediate1.o_O[17]
o_upperImmediate1[18] <= register32bit:generic_upperImmediate1.o_O[18]
o_upperImmediate1[19] <= register32bit:generic_upperImmediate1.o_O[19]
o_upperImmediate1[20] <= register32bit:generic_upperImmediate1.o_O[20]
o_upperImmediate1[21] <= register32bit:generic_upperImmediate1.o_O[21]
o_upperImmediate1[22] <= register32bit:generic_upperImmediate1.o_O[22]
o_upperImmediate1[23] <= register32bit:generic_upperImmediate1.o_O[23]
o_upperImmediate1[24] <= register32bit:generic_upperImmediate1.o_O[24]
o_upperImmediate1[25] <= register32bit:generic_upperImmediate1.o_O[25]
o_upperImmediate1[26] <= register32bit:generic_upperImmediate1.o_O[26]
o_upperImmediate1[27] <= register32bit:generic_upperImmediate1.o_O[27]
o_upperImmediate1[28] <= register32bit:generic_upperImmediate1.o_O[28]
o_upperImmediate1[29] <= register32bit:generic_upperImmediate1.o_O[29]
o_upperImmediate1[30] <= register32bit:generic_upperImmediate1.o_O[30]
o_upperImmediate1[31] <= register32bit:generic_upperImmediate1.o_O[31]
o_PC[0] <= register32bit:generic_PC.o_O[0]
o_PC[1] <= register32bit:generic_PC.o_O[1]
o_PC[2] <= register32bit:generic_PC.o_O[2]
o_PC[3] <= register32bit:generic_PC.o_O[3]
o_PC[4] <= register32bit:generic_PC.o_O[4]
o_PC[5] <= register32bit:generic_PC.o_O[5]
o_PC[6] <= register32bit:generic_PC.o_O[6]
o_PC[7] <= register32bit:generic_PC.o_O[7]
o_PC[8] <= register32bit:generic_PC.o_O[8]
o_PC[9] <= register32bit:generic_PC.o_O[9]
o_PC[10] <= register32bit:generic_PC.o_O[10]
o_PC[11] <= register32bit:generic_PC.o_O[11]
o_PC[12] <= register32bit:generic_PC.o_O[12]
o_PC[13] <= register32bit:generic_PC.o_O[13]
o_PC[14] <= register32bit:generic_PC.o_O[14]
o_PC[15] <= register32bit:generic_PC.o_O[15]
o_PC[16] <= register32bit:generic_PC.o_O[16]
o_PC[17] <= register32bit:generic_PC.o_O[17]
o_PC[18] <= register32bit:generic_PC.o_O[18]
o_PC[19] <= register32bit:generic_PC.o_O[19]
o_PC[20] <= register32bit:generic_PC.o_O[20]
o_PC[21] <= register32bit:generic_PC.o_O[21]
o_PC[22] <= register32bit:generic_PC.o_O[22]
o_PC[23] <= register32bit:generic_PC.o_O[23]
o_PC[24] <= register32bit:generic_PC.o_O[24]
o_PC[25] <= register32bit:generic_PC.o_O[25]
o_PC[26] <= register32bit:generic_PC.o_O[26]
o_PC[27] <= register32bit:generic_PC.o_O[27]
o_PC[28] <= register32bit:generic_PC.o_O[28]
o_PC[29] <= register32bit:generic_PC.o_O[29]
o_PC[30] <= register32bit:generic_PC.o_O[30]
o_PC[31] <= register32bit:generic_PC.o_O[31]
o_D0[0] <= register32bit:generic_D0.o_O[0]
o_D0[1] <= register32bit:generic_D0.o_O[1]
o_D0[2] <= register32bit:generic_D0.o_O[2]
o_D0[3] <= register32bit:generic_D0.o_O[3]
o_D0[4] <= register32bit:generic_D0.o_O[4]
o_D0[5] <= register32bit:generic_D0.o_O[5]
o_D0[6] <= register32bit:generic_D0.o_O[6]
o_D0[7] <= register32bit:generic_D0.o_O[7]
o_D0[8] <= register32bit:generic_D0.o_O[8]
o_D0[9] <= register32bit:generic_D0.o_O[9]
o_D0[10] <= register32bit:generic_D0.o_O[10]
o_D0[11] <= register32bit:generic_D0.o_O[11]
o_D0[12] <= register32bit:generic_D0.o_O[12]
o_D0[13] <= register32bit:generic_D0.o_O[13]
o_D0[14] <= register32bit:generic_D0.o_O[14]
o_D0[15] <= register32bit:generic_D0.o_O[15]
o_D0[16] <= register32bit:generic_D0.o_O[16]
o_D0[17] <= register32bit:generic_D0.o_O[17]
o_D0[18] <= register32bit:generic_D0.o_O[18]
o_D0[19] <= register32bit:generic_D0.o_O[19]
o_D0[20] <= register32bit:generic_D0.o_O[20]
o_D0[21] <= register32bit:generic_D0.o_O[21]
o_D0[22] <= register32bit:generic_D0.o_O[22]
o_D0[23] <= register32bit:generic_D0.o_O[23]
o_D0[24] <= register32bit:generic_D0.o_O[24]
o_D0[25] <= register32bit:generic_D0.o_O[25]
o_D0[26] <= register32bit:generic_D0.o_O[26]
o_D0[27] <= register32bit:generic_D0.o_O[27]
o_D0[28] <= register32bit:generic_D0.o_O[28]
o_D0[29] <= register32bit:generic_D0.o_O[29]
o_D0[30] <= register32bit:generic_D0.o_O[30]
o_D0[31] <= register32bit:generic_D0.o_O[31]
o_inst[0] <= register32bit:generic_inst_register.o_O[0]
o_inst[1] <= register32bit:generic_inst_register.o_O[1]
o_inst[2] <= register32bit:generic_inst_register.o_O[2]
o_inst[3] <= register32bit:generic_inst_register.o_O[3]
o_inst[4] <= register32bit:generic_inst_register.o_O[4]
o_inst[5] <= register32bit:generic_inst_register.o_O[5]
o_inst[6] <= register32bit:generic_inst_register.o_O[6]
o_inst[7] <= register32bit:generic_inst_register.o_O[7]
o_inst[8] <= register32bit:generic_inst_register.o_O[8]
o_inst[9] <= register32bit:generic_inst_register.o_O[9]
o_inst[10] <= register32bit:generic_inst_register.o_O[10]
o_inst[11] <= register32bit:generic_inst_register.o_O[11]
o_inst[12] <= register32bit:generic_inst_register.o_O[12]
o_inst[13] <= register32bit:generic_inst_register.o_O[13]
o_inst[14] <= register32bit:generic_inst_register.o_O[14]
o_inst[15] <= register32bit:generic_inst_register.o_O[15]
o_inst[16] <= register32bit:generic_inst_register.o_O[16]
o_inst[17] <= register32bit:generic_inst_register.o_O[17]
o_inst[18] <= register32bit:generic_inst_register.o_O[18]
o_inst[19] <= register32bit:generic_inst_register.o_O[19]
o_inst[20] <= register32bit:generic_inst_register.o_O[20]
o_inst[21] <= register32bit:generic_inst_register.o_O[21]
o_inst[22] <= register32bit:generic_inst_register.o_O[22]
o_inst[23] <= register32bit:generic_inst_register.o_O[23]
o_inst[24] <= register32bit:generic_inst_register.o_O[24]
o_inst[25] <= register32bit:generic_inst_register.o_O[25]
o_inst[26] <= register32bit:generic_inst_register.o_O[26]
o_inst[27] <= register32bit:generic_inst_register.o_O[27]
o_inst[28] <= register32bit:generic_inst_register.o_O[28]
o_inst[29] <= register32bit:generic_inst_register.o_O[29]
o_inst[30] <= register32bit:generic_inst_register.o_O[30]
o_inst[31] <= register32bit:generic_inst_register.o_O[31]


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|Register32bit:generic_ALUout
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|Register32bit:generic_inst_register
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|Register32bit:generic_D0
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|Register32bit:generic_ALU
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|Register32bit:generic_writeaddr
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|Register32bit:generic_sltu1
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|Register32bit:generic_upperImmediate1
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|dffg:generic_upperImmediate
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|dffg:generic_sltu
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|dffg:generic_jal
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|dffg:memToReg1
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|dffg:generic_register_Write
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|dffg:generic_memory_Write
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_EXMEM:generic_register_EXMEM|Register32bit:generic_PC
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB
clock => register32bit:generic_dmem_register.clock
clock => register32bit:generic_inst_register.clock
clock => register32bit:generic_D0.clock
clock => register32bit:generic_ALU_register.clock
clock => register32bit:writeaddr_reg.clock
clock => register32bit:generic_sltu1_register.clock
clock => register32bit:generic_upperImmediate1_register.clock
clock => dffg:generic_upperImmediate_register.i_CLK
clock => dffg:generic_sltu_register.i_CLK
clock => dffg:generic_jal_register.i_CLK
clock => dffg:generic_memtoReg_register.i_CLK
clock => dffg:generic_regWrite_register.i_CLK
clock => register32bit:generic_PC.clock
i_rst => register32bit:generic_dmem_register.i_rst
i_rst => register32bit:generic_inst_register.i_rst
i_rst => register32bit:generic_D0.i_rst
i_rst => register32bit:generic_ALU_register.i_rst
i_rst => register32bit:writeaddr_reg.i_rst
i_rst => register32bit:generic_sltu1_register.i_rst
i_rst => register32bit:generic_upperImmediate1_register.i_rst
i_rst => dffg:generic_upperImmediate_register.i_RST
i_rst => dffg:generic_sltu_register.i_RST
i_rst => dffg:generic_jal_register.i_RST
i_rst => dffg:generic_memtoReg_register.i_RST
i_rst => dffg:generic_regWrite_register.i_RST
i_rst => register32bit:generic_PC.i_rst
i_WE => register32bit:generic_dmem_register.i_we
i_WE => register32bit:generic_inst_register.i_we
i_WE => register32bit:generic_D0.i_we
i_WE => register32bit:generic_ALU_register.i_we
i_WE => register32bit:writeaddr_reg.i_we
i_WE => register32bit:generic_sltu1_register.i_we
i_WE => register32bit:generic_upperImmediate1_register.i_we
i_WE => dffg:generic_upperImmediate_register.i_WE
i_WE => dffg:generic_sltu_register.i_WE
i_WE => dffg:generic_jal_register.i_WE
i_WE => dffg:generic_memtoReg_register.i_WE
i_WE => dffg:generic_regWrite_register.i_WE
i_WE => register32bit:generic_PC.i_we
upperImmediate => dffg:generic_upperImmediate_register.i_D
sltu => dffg:generic_sltu_register.i_D
jal => dffg:generic_jal_register.i_D
memToReg => dffg:generic_memtoReg_register.i_D
regWrite => dffg:generic_regWrite_register.i_D
Dmem[0] => register32bit:generic_dmem_register.data[0]
Dmem[1] => register32bit:generic_dmem_register.data[1]
Dmem[2] => register32bit:generic_dmem_register.data[2]
Dmem[3] => register32bit:generic_dmem_register.data[3]
Dmem[4] => register32bit:generic_dmem_register.data[4]
Dmem[5] => register32bit:generic_dmem_register.data[5]
Dmem[6] => register32bit:generic_dmem_register.data[6]
Dmem[7] => register32bit:generic_dmem_register.data[7]
Dmem[8] => register32bit:generic_dmem_register.data[8]
Dmem[9] => register32bit:generic_dmem_register.data[9]
Dmem[10] => register32bit:generic_dmem_register.data[10]
Dmem[11] => register32bit:generic_dmem_register.data[11]
Dmem[12] => register32bit:generic_dmem_register.data[12]
Dmem[13] => register32bit:generic_dmem_register.data[13]
Dmem[14] => register32bit:generic_dmem_register.data[14]
Dmem[15] => register32bit:generic_dmem_register.data[15]
Dmem[16] => register32bit:generic_dmem_register.data[16]
Dmem[17] => register32bit:generic_dmem_register.data[17]
Dmem[18] => register32bit:generic_dmem_register.data[18]
Dmem[19] => register32bit:generic_dmem_register.data[19]
Dmem[20] => register32bit:generic_dmem_register.data[20]
Dmem[21] => register32bit:generic_dmem_register.data[21]
Dmem[22] => register32bit:generic_dmem_register.data[22]
Dmem[23] => register32bit:generic_dmem_register.data[23]
Dmem[24] => register32bit:generic_dmem_register.data[24]
Dmem[25] => register32bit:generic_dmem_register.data[25]
Dmem[26] => register32bit:generic_dmem_register.data[26]
Dmem[27] => register32bit:generic_dmem_register.data[27]
Dmem[28] => register32bit:generic_dmem_register.data[28]
Dmem[29] => register32bit:generic_dmem_register.data[29]
Dmem[30] => register32bit:generic_dmem_register.data[30]
Dmem[31] => register32bit:generic_dmem_register.data[31]
ALU[0] => register32bit:generic_ALU_register.data[0]
ALU[1] => register32bit:generic_ALU_register.data[1]
ALU[2] => register32bit:generic_ALU_register.data[2]
ALU[3] => register32bit:generic_ALU_register.data[3]
ALU[4] => register32bit:generic_ALU_register.data[4]
ALU[5] => register32bit:generic_ALU_register.data[5]
ALU[6] => register32bit:generic_ALU_register.data[6]
ALU[7] => register32bit:generic_ALU_register.data[7]
ALU[8] => register32bit:generic_ALU_register.data[8]
ALU[9] => register32bit:generic_ALU_register.data[9]
ALU[10] => register32bit:generic_ALU_register.data[10]
ALU[11] => register32bit:generic_ALU_register.data[11]
ALU[12] => register32bit:generic_ALU_register.data[12]
ALU[13] => register32bit:generic_ALU_register.data[13]
ALU[14] => register32bit:generic_ALU_register.data[14]
ALU[15] => register32bit:generic_ALU_register.data[15]
ALU[16] => register32bit:generic_ALU_register.data[16]
ALU[17] => register32bit:generic_ALU_register.data[17]
ALU[18] => register32bit:generic_ALU_register.data[18]
ALU[19] => register32bit:generic_ALU_register.data[19]
ALU[20] => register32bit:generic_ALU_register.data[20]
ALU[21] => register32bit:generic_ALU_register.data[21]
ALU[22] => register32bit:generic_ALU_register.data[22]
ALU[23] => register32bit:generic_ALU_register.data[23]
ALU[24] => register32bit:generic_ALU_register.data[24]
ALU[25] => register32bit:generic_ALU_register.data[25]
ALU[26] => register32bit:generic_ALU_register.data[26]
ALU[27] => register32bit:generic_ALU_register.data[27]
ALU[28] => register32bit:generic_ALU_register.data[28]
ALU[29] => register32bit:generic_ALU_register.data[29]
ALU[30] => register32bit:generic_ALU_register.data[30]
ALU[31] => register32bit:generic_ALU_register.data[31]
upperImmediate1[0] => register32bit:generic_upperImmediate1_register.data[0]
upperImmediate1[1] => register32bit:generic_upperImmediate1_register.data[1]
upperImmediate1[2] => register32bit:generic_upperImmediate1_register.data[2]
upperImmediate1[3] => register32bit:generic_upperImmediate1_register.data[3]
upperImmediate1[4] => register32bit:generic_upperImmediate1_register.data[4]
upperImmediate1[5] => register32bit:generic_upperImmediate1_register.data[5]
upperImmediate1[6] => register32bit:generic_upperImmediate1_register.data[6]
upperImmediate1[7] => register32bit:generic_upperImmediate1_register.data[7]
upperImmediate1[8] => register32bit:generic_upperImmediate1_register.data[8]
upperImmediate1[9] => register32bit:generic_upperImmediate1_register.data[9]
upperImmediate1[10] => register32bit:generic_upperImmediate1_register.data[10]
upperImmediate1[11] => register32bit:generic_upperImmediate1_register.data[11]
upperImmediate1[12] => register32bit:generic_upperImmediate1_register.data[12]
upperImmediate1[13] => register32bit:generic_upperImmediate1_register.data[13]
upperImmediate1[14] => register32bit:generic_upperImmediate1_register.data[14]
upperImmediate1[15] => register32bit:generic_upperImmediate1_register.data[15]
upperImmediate1[16] => register32bit:generic_upperImmediate1_register.data[16]
upperImmediate1[17] => register32bit:generic_upperImmediate1_register.data[17]
upperImmediate1[18] => register32bit:generic_upperImmediate1_register.data[18]
upperImmediate1[19] => register32bit:generic_upperImmediate1_register.data[19]
upperImmediate1[20] => register32bit:generic_upperImmediate1_register.data[20]
upperImmediate1[21] => register32bit:generic_upperImmediate1_register.data[21]
upperImmediate1[22] => register32bit:generic_upperImmediate1_register.data[22]
upperImmediate1[23] => register32bit:generic_upperImmediate1_register.data[23]
upperImmediate1[24] => register32bit:generic_upperImmediate1_register.data[24]
upperImmediate1[25] => register32bit:generic_upperImmediate1_register.data[25]
upperImmediate1[26] => register32bit:generic_upperImmediate1_register.data[26]
upperImmediate1[27] => register32bit:generic_upperImmediate1_register.data[27]
upperImmediate1[28] => register32bit:generic_upperImmediate1_register.data[28]
upperImmediate1[29] => register32bit:generic_upperImmediate1_register.data[29]
upperImmediate1[30] => register32bit:generic_upperImmediate1_register.data[30]
upperImmediate1[31] => register32bit:generic_upperImmediate1_register.data[31]
sltu1[0] => register32bit:generic_sltu1_register.data[0]
sltu1[1] => register32bit:generic_sltu1_register.data[1]
sltu1[2] => register32bit:generic_sltu1_register.data[2]
sltu1[3] => register32bit:generic_sltu1_register.data[3]
sltu1[4] => register32bit:generic_sltu1_register.data[4]
sltu1[5] => register32bit:generic_sltu1_register.data[5]
sltu1[6] => register32bit:generic_sltu1_register.data[6]
sltu1[7] => register32bit:generic_sltu1_register.data[7]
sltu1[8] => register32bit:generic_sltu1_register.data[8]
sltu1[9] => register32bit:generic_sltu1_register.data[9]
sltu1[10] => register32bit:generic_sltu1_register.data[10]
sltu1[11] => register32bit:generic_sltu1_register.data[11]
sltu1[12] => register32bit:generic_sltu1_register.data[12]
sltu1[13] => register32bit:generic_sltu1_register.data[13]
sltu1[14] => register32bit:generic_sltu1_register.data[14]
sltu1[15] => register32bit:generic_sltu1_register.data[15]
sltu1[16] => register32bit:generic_sltu1_register.data[16]
sltu1[17] => register32bit:generic_sltu1_register.data[17]
sltu1[18] => register32bit:generic_sltu1_register.data[18]
sltu1[19] => register32bit:generic_sltu1_register.data[19]
sltu1[20] => register32bit:generic_sltu1_register.data[20]
sltu1[21] => register32bit:generic_sltu1_register.data[21]
sltu1[22] => register32bit:generic_sltu1_register.data[22]
sltu1[23] => register32bit:generic_sltu1_register.data[23]
sltu1[24] => register32bit:generic_sltu1_register.data[24]
sltu1[25] => register32bit:generic_sltu1_register.data[25]
sltu1[26] => register32bit:generic_sltu1_register.data[26]
sltu1[27] => register32bit:generic_sltu1_register.data[27]
sltu1[28] => register32bit:generic_sltu1_register.data[28]
sltu1[29] => register32bit:generic_sltu1_register.data[29]
sltu1[30] => register32bit:generic_sltu1_register.data[30]
sltu1[31] => register32bit:generic_sltu1_register.data[31]
PC[0] => register32bit:generic_PC.data[0]
PC[1] => register32bit:generic_PC.data[1]
PC[2] => register32bit:generic_PC.data[2]
PC[3] => register32bit:generic_PC.data[3]
PC[4] => register32bit:generic_PC.data[4]
PC[5] => register32bit:generic_PC.data[5]
PC[6] => register32bit:generic_PC.data[6]
PC[7] => register32bit:generic_PC.data[7]
PC[8] => register32bit:generic_PC.data[8]
PC[9] => register32bit:generic_PC.data[9]
PC[10] => register32bit:generic_PC.data[10]
PC[11] => register32bit:generic_PC.data[11]
PC[12] => register32bit:generic_PC.data[12]
PC[13] => register32bit:generic_PC.data[13]
PC[14] => register32bit:generic_PC.data[14]
PC[15] => register32bit:generic_PC.data[15]
PC[16] => register32bit:generic_PC.data[16]
PC[17] => register32bit:generic_PC.data[17]
PC[18] => register32bit:generic_PC.data[18]
PC[19] => register32bit:generic_PC.data[19]
PC[20] => register32bit:generic_PC.data[20]
PC[21] => register32bit:generic_PC.data[21]
PC[22] => register32bit:generic_PC.data[22]
PC[23] => register32bit:generic_PC.data[23]
PC[24] => register32bit:generic_PC.data[24]
PC[25] => register32bit:generic_PC.data[25]
PC[26] => register32bit:generic_PC.data[26]
PC[27] => register32bit:generic_PC.data[27]
PC[28] => register32bit:generic_PC.data[28]
PC[29] => register32bit:generic_PC.data[29]
PC[30] => register32bit:generic_PC.data[30]
PC[31] => register32bit:generic_PC.data[31]
D0[0] => register32bit:generic_D0.data[0]
D0[1] => register32bit:generic_D0.data[1]
D0[2] => register32bit:generic_D0.data[2]
D0[3] => register32bit:generic_D0.data[3]
D0[4] => register32bit:generic_D0.data[4]
D0[5] => register32bit:generic_D0.data[5]
D0[6] => register32bit:generic_D0.data[6]
D0[7] => register32bit:generic_D0.data[7]
D0[8] => register32bit:generic_D0.data[8]
D0[9] => register32bit:generic_D0.data[9]
D0[10] => register32bit:generic_D0.data[10]
D0[11] => register32bit:generic_D0.data[11]
D0[12] => register32bit:generic_D0.data[12]
D0[13] => register32bit:generic_D0.data[13]
D0[14] => register32bit:generic_D0.data[14]
D0[15] => register32bit:generic_D0.data[15]
D0[16] => register32bit:generic_D0.data[16]
D0[17] => register32bit:generic_D0.data[17]
D0[18] => register32bit:generic_D0.data[18]
D0[19] => register32bit:generic_D0.data[19]
D0[20] => register32bit:generic_D0.data[20]
D0[21] => register32bit:generic_D0.data[21]
D0[22] => register32bit:generic_D0.data[22]
D0[23] => register32bit:generic_D0.data[23]
D0[24] => register32bit:generic_D0.data[24]
D0[25] => register32bit:generic_D0.data[25]
D0[26] => register32bit:generic_D0.data[26]
D0[27] => register32bit:generic_D0.data[27]
D0[28] => register32bit:generic_D0.data[28]
D0[29] => register32bit:generic_D0.data[29]
D0[30] => register32bit:generic_D0.data[30]
D0[31] => register32bit:generic_D0.data[31]
inst[0] => register32bit:generic_inst_register.data[0]
inst[1] => register32bit:generic_inst_register.data[1]
inst[2] => register32bit:generic_inst_register.data[2]
inst[3] => register32bit:generic_inst_register.data[3]
inst[4] => register32bit:generic_inst_register.data[4]
inst[5] => register32bit:generic_inst_register.data[5]
inst[6] => register32bit:generic_inst_register.data[6]
inst[7] => register32bit:generic_inst_register.data[7]
inst[8] => register32bit:generic_inst_register.data[8]
inst[9] => register32bit:generic_inst_register.data[9]
inst[10] => register32bit:generic_inst_register.data[10]
inst[11] => register32bit:generic_inst_register.data[11]
inst[12] => register32bit:generic_inst_register.data[12]
inst[13] => register32bit:generic_inst_register.data[13]
inst[14] => register32bit:generic_inst_register.data[14]
inst[15] => register32bit:generic_inst_register.data[15]
inst[16] => register32bit:generic_inst_register.data[16]
inst[17] => register32bit:generic_inst_register.data[17]
inst[18] => register32bit:generic_inst_register.data[18]
inst[19] => register32bit:generic_inst_register.data[19]
inst[20] => register32bit:generic_inst_register.data[20]
inst[21] => register32bit:generic_inst_register.data[21]
inst[22] => register32bit:generic_inst_register.data[22]
inst[23] => register32bit:generic_inst_register.data[23]
inst[24] => register32bit:generic_inst_register.data[24]
inst[25] => register32bit:generic_inst_register.data[25]
inst[26] => register32bit:generic_inst_register.data[26]
inst[27] => register32bit:generic_inst_register.data[27]
inst[28] => register32bit:generic_inst_register.data[28]
inst[29] => register32bit:generic_inst_register.data[29]
inst[30] => register32bit:generic_inst_register.data[30]
inst[31] => register32bit:generic_inst_register.data[31]
writeaddr[0] => register32bit:writeaddr_reg.data[0]
writeaddr[1] => register32bit:writeaddr_reg.data[1]
writeaddr[2] => register32bit:writeaddr_reg.data[2]
writeaddr[3] => register32bit:writeaddr_reg.data[3]
writeaddr[4] => register32bit:writeaddr_reg.data[4]
o_upperImmediate <= dffg:generic_upperImmediate_register.o_Q
o_sltu <= dffg:generic_sltu_register.o_Q
o_jal <= dffg:generic_jal_register.o_Q
o_memToReg <= dffg:generic_memtoReg_register.o_Q
o_RegWrite <= dffg:generic_regWrite_register.o_Q
o_Dmem[0] <= register32bit:generic_dmem_register.o_O[0]
o_Dmem[1] <= register32bit:generic_dmem_register.o_O[1]
o_Dmem[2] <= register32bit:generic_dmem_register.o_O[2]
o_Dmem[3] <= register32bit:generic_dmem_register.o_O[3]
o_Dmem[4] <= register32bit:generic_dmem_register.o_O[4]
o_Dmem[5] <= register32bit:generic_dmem_register.o_O[5]
o_Dmem[6] <= register32bit:generic_dmem_register.o_O[6]
o_Dmem[7] <= register32bit:generic_dmem_register.o_O[7]
o_Dmem[8] <= register32bit:generic_dmem_register.o_O[8]
o_Dmem[9] <= register32bit:generic_dmem_register.o_O[9]
o_Dmem[10] <= register32bit:generic_dmem_register.o_O[10]
o_Dmem[11] <= register32bit:generic_dmem_register.o_O[11]
o_Dmem[12] <= register32bit:generic_dmem_register.o_O[12]
o_Dmem[13] <= register32bit:generic_dmem_register.o_O[13]
o_Dmem[14] <= register32bit:generic_dmem_register.o_O[14]
o_Dmem[15] <= register32bit:generic_dmem_register.o_O[15]
o_Dmem[16] <= register32bit:generic_dmem_register.o_O[16]
o_Dmem[17] <= register32bit:generic_dmem_register.o_O[17]
o_Dmem[18] <= register32bit:generic_dmem_register.o_O[18]
o_Dmem[19] <= register32bit:generic_dmem_register.o_O[19]
o_Dmem[20] <= register32bit:generic_dmem_register.o_O[20]
o_Dmem[21] <= register32bit:generic_dmem_register.o_O[21]
o_Dmem[22] <= register32bit:generic_dmem_register.o_O[22]
o_Dmem[23] <= register32bit:generic_dmem_register.o_O[23]
o_Dmem[24] <= register32bit:generic_dmem_register.o_O[24]
o_Dmem[25] <= register32bit:generic_dmem_register.o_O[25]
o_Dmem[26] <= register32bit:generic_dmem_register.o_O[26]
o_Dmem[27] <= register32bit:generic_dmem_register.o_O[27]
o_Dmem[28] <= register32bit:generic_dmem_register.o_O[28]
o_Dmem[29] <= register32bit:generic_dmem_register.o_O[29]
o_Dmem[30] <= register32bit:generic_dmem_register.o_O[30]
o_Dmem[31] <= register32bit:generic_dmem_register.o_O[31]
o_ALU[0] <= register32bit:generic_ALU_register.o_O[0]
o_ALU[1] <= register32bit:generic_ALU_register.o_O[1]
o_ALU[2] <= register32bit:generic_ALU_register.o_O[2]
o_ALU[3] <= register32bit:generic_ALU_register.o_O[3]
o_ALU[4] <= register32bit:generic_ALU_register.o_O[4]
o_ALU[5] <= register32bit:generic_ALU_register.o_O[5]
o_ALU[6] <= register32bit:generic_ALU_register.o_O[6]
o_ALU[7] <= register32bit:generic_ALU_register.o_O[7]
o_ALU[8] <= register32bit:generic_ALU_register.o_O[8]
o_ALU[9] <= register32bit:generic_ALU_register.o_O[9]
o_ALU[10] <= register32bit:generic_ALU_register.o_O[10]
o_ALU[11] <= register32bit:generic_ALU_register.o_O[11]
o_ALU[12] <= register32bit:generic_ALU_register.o_O[12]
o_ALU[13] <= register32bit:generic_ALU_register.o_O[13]
o_ALU[14] <= register32bit:generic_ALU_register.o_O[14]
o_ALU[15] <= register32bit:generic_ALU_register.o_O[15]
o_ALU[16] <= register32bit:generic_ALU_register.o_O[16]
o_ALU[17] <= register32bit:generic_ALU_register.o_O[17]
o_ALU[18] <= register32bit:generic_ALU_register.o_O[18]
o_ALU[19] <= register32bit:generic_ALU_register.o_O[19]
o_ALU[20] <= register32bit:generic_ALU_register.o_O[20]
o_ALU[21] <= register32bit:generic_ALU_register.o_O[21]
o_ALU[22] <= register32bit:generic_ALU_register.o_O[22]
o_ALU[23] <= register32bit:generic_ALU_register.o_O[23]
o_ALU[24] <= register32bit:generic_ALU_register.o_O[24]
o_ALU[25] <= register32bit:generic_ALU_register.o_O[25]
o_ALU[26] <= register32bit:generic_ALU_register.o_O[26]
o_ALU[27] <= register32bit:generic_ALU_register.o_O[27]
o_ALU[28] <= register32bit:generic_ALU_register.o_O[28]
o_ALU[29] <= register32bit:generic_ALU_register.o_O[29]
o_ALU[30] <= register32bit:generic_ALU_register.o_O[30]
o_ALU[31] <= register32bit:generic_ALU_register.o_O[31]
o_upperImmediate1[0] <= register32bit:generic_upperImmediate1_register.o_O[0]
o_upperImmediate1[1] <= register32bit:generic_upperImmediate1_register.o_O[1]
o_upperImmediate1[2] <= register32bit:generic_upperImmediate1_register.o_O[2]
o_upperImmediate1[3] <= register32bit:generic_upperImmediate1_register.o_O[3]
o_upperImmediate1[4] <= register32bit:generic_upperImmediate1_register.o_O[4]
o_upperImmediate1[5] <= register32bit:generic_upperImmediate1_register.o_O[5]
o_upperImmediate1[6] <= register32bit:generic_upperImmediate1_register.o_O[6]
o_upperImmediate1[7] <= register32bit:generic_upperImmediate1_register.o_O[7]
o_upperImmediate1[8] <= register32bit:generic_upperImmediate1_register.o_O[8]
o_upperImmediate1[9] <= register32bit:generic_upperImmediate1_register.o_O[9]
o_upperImmediate1[10] <= register32bit:generic_upperImmediate1_register.o_O[10]
o_upperImmediate1[11] <= register32bit:generic_upperImmediate1_register.o_O[11]
o_upperImmediate1[12] <= register32bit:generic_upperImmediate1_register.o_O[12]
o_upperImmediate1[13] <= register32bit:generic_upperImmediate1_register.o_O[13]
o_upperImmediate1[14] <= register32bit:generic_upperImmediate1_register.o_O[14]
o_upperImmediate1[15] <= register32bit:generic_upperImmediate1_register.o_O[15]
o_upperImmediate1[16] <= register32bit:generic_upperImmediate1_register.o_O[16]
o_upperImmediate1[17] <= register32bit:generic_upperImmediate1_register.o_O[17]
o_upperImmediate1[18] <= register32bit:generic_upperImmediate1_register.o_O[18]
o_upperImmediate1[19] <= register32bit:generic_upperImmediate1_register.o_O[19]
o_upperImmediate1[20] <= register32bit:generic_upperImmediate1_register.o_O[20]
o_upperImmediate1[21] <= register32bit:generic_upperImmediate1_register.o_O[21]
o_upperImmediate1[22] <= register32bit:generic_upperImmediate1_register.o_O[22]
o_upperImmediate1[23] <= register32bit:generic_upperImmediate1_register.o_O[23]
o_upperImmediate1[24] <= register32bit:generic_upperImmediate1_register.o_O[24]
o_upperImmediate1[25] <= register32bit:generic_upperImmediate1_register.o_O[25]
o_upperImmediate1[26] <= register32bit:generic_upperImmediate1_register.o_O[26]
o_upperImmediate1[27] <= register32bit:generic_upperImmediate1_register.o_O[27]
o_upperImmediate1[28] <= register32bit:generic_upperImmediate1_register.o_O[28]
o_upperImmediate1[29] <= register32bit:generic_upperImmediate1_register.o_O[29]
o_upperImmediate1[30] <= register32bit:generic_upperImmediate1_register.o_O[30]
o_upperImmediate1[31] <= register32bit:generic_upperImmediate1_register.o_O[31]
o_sltu1[0] <= register32bit:generic_sltu1_register.o_O[0]
o_sltu1[1] <= register32bit:generic_sltu1_register.o_O[1]
o_sltu1[2] <= register32bit:generic_sltu1_register.o_O[2]
o_sltu1[3] <= register32bit:generic_sltu1_register.o_O[3]
o_sltu1[4] <= register32bit:generic_sltu1_register.o_O[4]
o_sltu1[5] <= register32bit:generic_sltu1_register.o_O[5]
o_sltu1[6] <= register32bit:generic_sltu1_register.o_O[6]
o_sltu1[7] <= register32bit:generic_sltu1_register.o_O[7]
o_sltu1[8] <= register32bit:generic_sltu1_register.o_O[8]
o_sltu1[9] <= register32bit:generic_sltu1_register.o_O[9]
o_sltu1[10] <= register32bit:generic_sltu1_register.o_O[10]
o_sltu1[11] <= register32bit:generic_sltu1_register.o_O[11]
o_sltu1[12] <= register32bit:generic_sltu1_register.o_O[12]
o_sltu1[13] <= register32bit:generic_sltu1_register.o_O[13]
o_sltu1[14] <= register32bit:generic_sltu1_register.o_O[14]
o_sltu1[15] <= register32bit:generic_sltu1_register.o_O[15]
o_sltu1[16] <= register32bit:generic_sltu1_register.o_O[16]
o_sltu1[17] <= register32bit:generic_sltu1_register.o_O[17]
o_sltu1[18] <= register32bit:generic_sltu1_register.o_O[18]
o_sltu1[19] <= register32bit:generic_sltu1_register.o_O[19]
o_sltu1[20] <= register32bit:generic_sltu1_register.o_O[20]
o_sltu1[21] <= register32bit:generic_sltu1_register.o_O[21]
o_sltu1[22] <= register32bit:generic_sltu1_register.o_O[22]
o_sltu1[23] <= register32bit:generic_sltu1_register.o_O[23]
o_sltu1[24] <= register32bit:generic_sltu1_register.o_O[24]
o_sltu1[25] <= register32bit:generic_sltu1_register.o_O[25]
o_sltu1[26] <= register32bit:generic_sltu1_register.o_O[26]
o_sltu1[27] <= register32bit:generic_sltu1_register.o_O[27]
o_sltu1[28] <= register32bit:generic_sltu1_register.o_O[28]
o_sltu1[29] <= register32bit:generic_sltu1_register.o_O[29]
o_sltu1[30] <= register32bit:generic_sltu1_register.o_O[30]
o_sltu1[31] <= register32bit:generic_sltu1_register.o_O[31]
o_PC[0] <= register32bit:generic_PC.o_O[0]
o_PC[1] <= register32bit:generic_PC.o_O[1]
o_PC[2] <= register32bit:generic_PC.o_O[2]
o_PC[3] <= register32bit:generic_PC.o_O[3]
o_PC[4] <= register32bit:generic_PC.o_O[4]
o_PC[5] <= register32bit:generic_PC.o_O[5]
o_PC[6] <= register32bit:generic_PC.o_O[6]
o_PC[7] <= register32bit:generic_PC.o_O[7]
o_PC[8] <= register32bit:generic_PC.o_O[8]
o_PC[9] <= register32bit:generic_PC.o_O[9]
o_PC[10] <= register32bit:generic_PC.o_O[10]
o_PC[11] <= register32bit:generic_PC.o_O[11]
o_PC[12] <= register32bit:generic_PC.o_O[12]
o_PC[13] <= register32bit:generic_PC.o_O[13]
o_PC[14] <= register32bit:generic_PC.o_O[14]
o_PC[15] <= register32bit:generic_PC.o_O[15]
o_PC[16] <= register32bit:generic_PC.o_O[16]
o_PC[17] <= register32bit:generic_PC.o_O[17]
o_PC[18] <= register32bit:generic_PC.o_O[18]
o_PC[19] <= register32bit:generic_PC.o_O[19]
o_PC[20] <= register32bit:generic_PC.o_O[20]
o_PC[21] <= register32bit:generic_PC.o_O[21]
o_PC[22] <= register32bit:generic_PC.o_O[22]
o_PC[23] <= register32bit:generic_PC.o_O[23]
o_PC[24] <= register32bit:generic_PC.o_O[24]
o_PC[25] <= register32bit:generic_PC.o_O[25]
o_PC[26] <= register32bit:generic_PC.o_O[26]
o_PC[27] <= register32bit:generic_PC.o_O[27]
o_PC[28] <= register32bit:generic_PC.o_O[28]
o_PC[29] <= register32bit:generic_PC.o_O[29]
o_PC[30] <= register32bit:generic_PC.o_O[30]
o_PC[31] <= register32bit:generic_PC.o_O[31]
o_D0[0] <= register32bit:generic_D0.o_O[0]
o_D0[1] <= register32bit:generic_D0.o_O[1]
o_D0[2] <= register32bit:generic_D0.o_O[2]
o_D0[3] <= register32bit:generic_D0.o_O[3]
o_D0[4] <= register32bit:generic_D0.o_O[4]
o_D0[5] <= register32bit:generic_D0.o_O[5]
o_D0[6] <= register32bit:generic_D0.o_O[6]
o_D0[7] <= register32bit:generic_D0.o_O[7]
o_D0[8] <= register32bit:generic_D0.o_O[8]
o_D0[9] <= register32bit:generic_D0.o_O[9]
o_D0[10] <= register32bit:generic_D0.o_O[10]
o_D0[11] <= register32bit:generic_D0.o_O[11]
o_D0[12] <= register32bit:generic_D0.o_O[12]
o_D0[13] <= register32bit:generic_D0.o_O[13]
o_D0[14] <= register32bit:generic_D0.o_O[14]
o_D0[15] <= register32bit:generic_D0.o_O[15]
o_D0[16] <= register32bit:generic_D0.o_O[16]
o_D0[17] <= register32bit:generic_D0.o_O[17]
o_D0[18] <= register32bit:generic_D0.o_O[18]
o_D0[19] <= register32bit:generic_D0.o_O[19]
o_D0[20] <= register32bit:generic_D0.o_O[20]
o_D0[21] <= register32bit:generic_D0.o_O[21]
o_D0[22] <= register32bit:generic_D0.o_O[22]
o_D0[23] <= register32bit:generic_D0.o_O[23]
o_D0[24] <= register32bit:generic_D0.o_O[24]
o_D0[25] <= register32bit:generic_D0.o_O[25]
o_D0[26] <= register32bit:generic_D0.o_O[26]
o_D0[27] <= register32bit:generic_D0.o_O[27]
o_D0[28] <= register32bit:generic_D0.o_O[28]
o_D0[29] <= register32bit:generic_D0.o_O[29]
o_D0[30] <= register32bit:generic_D0.o_O[30]
o_D0[31] <= register32bit:generic_D0.o_O[31]
o_Inst[0] <= register32bit:generic_inst_register.o_O[0]
o_Inst[1] <= register32bit:generic_inst_register.o_O[1]
o_Inst[2] <= register32bit:generic_inst_register.o_O[2]
o_Inst[3] <= register32bit:generic_inst_register.o_O[3]
o_Inst[4] <= register32bit:generic_inst_register.o_O[4]
o_Inst[5] <= register32bit:generic_inst_register.o_O[5]
o_Inst[6] <= register32bit:generic_inst_register.o_O[6]
o_Inst[7] <= register32bit:generic_inst_register.o_O[7]
o_Inst[8] <= register32bit:generic_inst_register.o_O[8]
o_Inst[9] <= register32bit:generic_inst_register.o_O[9]
o_Inst[10] <= register32bit:generic_inst_register.o_O[10]
o_Inst[11] <= register32bit:generic_inst_register.o_O[11]
o_Inst[12] <= register32bit:generic_inst_register.o_O[12]
o_Inst[13] <= register32bit:generic_inst_register.o_O[13]
o_Inst[14] <= register32bit:generic_inst_register.o_O[14]
o_Inst[15] <= register32bit:generic_inst_register.o_O[15]
o_Inst[16] <= register32bit:generic_inst_register.o_O[16]
o_Inst[17] <= register32bit:generic_inst_register.o_O[17]
o_Inst[18] <= register32bit:generic_inst_register.o_O[18]
o_Inst[19] <= register32bit:generic_inst_register.o_O[19]
o_Inst[20] <= register32bit:generic_inst_register.o_O[20]
o_Inst[21] <= register32bit:generic_inst_register.o_O[21]
o_Inst[22] <= register32bit:generic_inst_register.o_O[22]
o_Inst[23] <= register32bit:generic_inst_register.o_O[23]
o_Inst[24] <= register32bit:generic_inst_register.o_O[24]
o_Inst[25] <= register32bit:generic_inst_register.o_O[25]
o_Inst[26] <= register32bit:generic_inst_register.o_O[26]
o_Inst[27] <= register32bit:generic_inst_register.o_O[27]
o_Inst[28] <= register32bit:generic_inst_register.o_O[28]
o_Inst[29] <= register32bit:generic_inst_register.o_O[29]
o_Inst[30] <= register32bit:generic_inst_register.o_O[30]
o_Inst[31] <= register32bit:generic_inst_register.o_O[31]
o_writeaddr[0] <= register32bit:writeaddr_reg.o_O[0]
o_writeaddr[1] <= register32bit:writeaddr_reg.o_O[1]
o_writeaddr[2] <= register32bit:writeaddr_reg.o_O[2]
o_writeaddr[3] <= register32bit:writeaddr_reg.o_O[3]
o_writeaddr[4] <= register32bit:writeaddr_reg.o_O[4]


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|Register32bit:generic_dmem_register
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|Register32bit:generic_inst_register
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|Register32bit:generic_D0
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|Register32bit:generic_ALU_register
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|Register32bit:writeaddr_reg
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|Register32bit:generic_sltu1_register
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|Register32bit:generic_upperImmediate1_register
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|dffg:generic_upperImmediate_register
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|dffg:generic_sltu_register
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|dffg:generic_jal_register
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|dffg:generic_memtoReg_register
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|dffg:generic_regWrite_register
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_MEMWB:generic_register_MEMWB|Register32bit:generic_PC
clock => o_O[0]~reg0.CLK
clock => o_O[1]~reg0.CLK
clock => o_O[2]~reg0.CLK
clock => o_O[3]~reg0.CLK
clock => o_O[4]~reg0.CLK
clock => o_O[5]~reg0.CLK
clock => o_O[6]~reg0.CLK
clock => o_O[7]~reg0.CLK
clock => o_O[8]~reg0.CLK
clock => o_O[9]~reg0.CLK
clock => o_O[10]~reg0.CLK
clock => o_O[11]~reg0.CLK
clock => o_O[12]~reg0.CLK
clock => o_O[13]~reg0.CLK
clock => o_O[14]~reg0.CLK
clock => o_O[15]~reg0.CLK
clock => o_O[16]~reg0.CLK
clock => o_O[17]~reg0.CLK
clock => o_O[18]~reg0.CLK
clock => o_O[19]~reg0.CLK
clock => o_O[20]~reg0.CLK
clock => o_O[21]~reg0.CLK
clock => o_O[22]~reg0.CLK
clock => o_O[23]~reg0.CLK
clock => o_O[24]~reg0.CLK
clock => o_O[25]~reg0.CLK
clock => o_O[26]~reg0.CLK
clock => o_O[27]~reg0.CLK
clock => o_O[28]~reg0.CLK
clock => o_O[29]~reg0.CLK
clock => o_O[30]~reg0.CLK
clock => o_O[31]~reg0.CLK
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => o_O.OUTPUTSELECT
i_rst => process_0.IN0
i_we => process_0.IN1
data[0] => o_O.DATAB
data[1] => o_O.DATAB
data[2] => o_O.DATAB
data[3] => o_O.DATAB
data[4] => o_O.DATAB
data[5] => o_O.DATAB
data[6] => o_O.DATAB
data[7] => o_O.DATAB
data[8] => o_O.DATAB
data[9] => o_O.DATAB
data[10] => o_O.DATAB
data[11] => o_O.DATAB
data[12] => o_O.DATAB
data[13] => o_O.DATAB
data[14] => o_O.DATAB
data[15] => o_O.DATAB
data[16] => o_O.DATAB
data[17] => o_O.DATAB
data[18] => o_O.DATAB
data[19] => o_O.DATAB
data[20] => o_O.DATAB
data[21] => o_O.DATAB
data[22] => o_O.DATAB
data[23] => o_O.DATAB
data[24] => o_O.DATAB
data[25] => o_O.DATAB
data[26] => o_O.DATAB
data[27] => o_O.DATAB
data[28] => o_O.DATAB
data[29] => o_O.DATAB
data[30] => o_O.DATAB
data[31] => o_O.DATAB
o_O[0] <= o_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux_32bit_dataflow:generic_memtoReg_mux
i_D0[0] => s_D0[0].IN0
i_D0[1] => s_D0[1].IN0
i_D0[2] => s_D0[2].IN0
i_D0[3] => s_D0[3].IN0
i_D0[4] => s_D0[4].IN0
i_D0[5] => s_D0[5].IN0
i_D0[6] => s_D0[6].IN0
i_D0[7] => s_D0[7].IN0
i_D0[8] => s_D0[8].IN0
i_D0[9] => s_D0[9].IN0
i_D0[10] => s_D0[10].IN0
i_D0[11] => s_D0[11].IN0
i_D0[12] => s_D0[12].IN0
i_D0[13] => s_D0[13].IN0
i_D0[14] => s_D0[14].IN0
i_D0[15] => s_D0[15].IN0
i_D0[16] => s_D0[16].IN0
i_D0[17] => s_D0[17].IN0
i_D0[18] => s_D0[18].IN0
i_D0[19] => s_D0[19].IN0
i_D0[20] => s_D0[20].IN0
i_D0[21] => s_D0[21].IN0
i_D0[22] => s_D0[22].IN0
i_D0[23] => s_D0[23].IN0
i_D0[24] => s_D0[24].IN0
i_D0[25] => s_D0[25].IN0
i_D0[26] => s_D0[26].IN0
i_D0[27] => s_D0[27].IN0
i_D0[28] => s_D0[28].IN0
i_D0[29] => s_D0[29].IN0
i_D0[30] => s_D0[30].IN0
i_D0[31] => s_D0[31].IN0
i_D1[0] => s_D1[0].IN0
i_D1[1] => s_D1[1].IN0
i_D1[2] => s_D1[2].IN0
i_D1[3] => s_D1[3].IN0
i_D1[4] => s_D1[4].IN0
i_D1[5] => s_D1[5].IN0
i_D1[6] => s_D1[6].IN0
i_D1[7] => s_D1[7].IN0
i_D1[8] => s_D1[8].IN0
i_D1[9] => s_D1[9].IN0
i_D1[10] => s_D1[10].IN0
i_D1[11] => s_D1[11].IN0
i_D1[12] => s_D1[12].IN0
i_D1[13] => s_D1[13].IN0
i_D1[14] => s_D1[14].IN0
i_D1[15] => s_D1[15].IN0
i_D1[16] => s_D1[16].IN0
i_D1[17] => s_D1[17].IN0
i_D1[18] => s_D1[18].IN0
i_D1[19] => s_D1[19].IN0
i_D1[20] => s_D1[20].IN0
i_D1[21] => s_D1[21].IN0
i_D1[22] => s_D1[22].IN0
i_D1[23] => s_D1[23].IN0
i_D1[24] => s_D1[24].IN0
i_D1[25] => s_D1[25].IN0
i_D1[26] => s_D1[26].IN0
i_D1[27] => s_D1[27].IN0
i_D1[28] => s_D1[28].IN0
i_D1[29] => s_D1[29].IN0
i_D1[30] => s_D1[30].IN0
i_D1[31] => s_D1[31].IN0
i_S => s_D1[0].IN1
i_S => s_D1[1].IN1
i_S => s_D1[2].IN1
i_S => s_D1[3].IN1
i_S => s_D1[4].IN1
i_S => s_D1[5].IN1
i_S => s_D1[6].IN1
i_S => s_D1[7].IN1
i_S => s_D1[8].IN1
i_S => s_D1[9].IN1
i_S => s_D1[10].IN1
i_S => s_D1[11].IN1
i_S => s_D1[12].IN1
i_S => s_D1[13].IN1
i_S => s_D1[14].IN1
i_S => s_D1[15].IN1
i_S => s_D1[16].IN1
i_S => s_D1[17].IN1
i_S => s_D1[18].IN1
i_S => s_D1[19].IN1
i_S => s_D1[20].IN1
i_S => s_D1[21].IN1
i_S => s_D1[22].IN1
i_S => s_D1[23].IN1
i_S => s_D1[24].IN1
i_S => s_D1[25].IN1
i_S => s_D1[26].IN1
i_S => s_D1[27].IN1
i_S => s_D1[28].IN1
i_S => s_D1[29].IN1
i_S => s_D1[30].IN1
i_S => s_D1[31].IN1
i_S => s_D0[31].IN1
i_S => s_D0[30].IN1
i_S => s_D0[29].IN1
i_S => s_D0[28].IN1
i_S => s_D0[27].IN1
i_S => s_D0[26].IN1
i_S => s_D0[25].IN1
i_S => s_D0[24].IN1
i_S => s_D0[23].IN1
i_S => s_D0[22].IN1
i_S => s_D0[21].IN1
i_S => s_D0[20].IN1
i_S => s_D0[19].IN1
i_S => s_D0[18].IN1
i_S => s_D0[17].IN1
i_S => s_D0[16].IN1
i_S => s_D0[15].IN1
i_S => s_D0[14].IN1
i_S => s_D0[13].IN1
i_S => s_D0[12].IN1
i_S => s_D0[11].IN1
i_S => s_D0[10].IN1
i_S => s_D0[9].IN1
i_S => s_D0[8].IN1
i_S => s_D0[7].IN1
i_S => s_D0[6].IN1
i_S => s_D0[5].IN1
i_S => s_D0[4].IN1
i_S => s_D0[3].IN1
i_S => s_D0[2].IN1
i_S => s_D0[1].IN1
i_S => s_D0[0].IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux_32bit_dataflow:generic_upperImmediate_mux
i_D0[0] => s_D0[0].IN0
i_D0[1] => s_D0[1].IN0
i_D0[2] => s_D0[2].IN0
i_D0[3] => s_D0[3].IN0
i_D0[4] => s_D0[4].IN0
i_D0[5] => s_D0[5].IN0
i_D0[6] => s_D0[6].IN0
i_D0[7] => s_D0[7].IN0
i_D0[8] => s_D0[8].IN0
i_D0[9] => s_D0[9].IN0
i_D0[10] => s_D0[10].IN0
i_D0[11] => s_D0[11].IN0
i_D0[12] => s_D0[12].IN0
i_D0[13] => s_D0[13].IN0
i_D0[14] => s_D0[14].IN0
i_D0[15] => s_D0[15].IN0
i_D0[16] => s_D0[16].IN0
i_D0[17] => s_D0[17].IN0
i_D0[18] => s_D0[18].IN0
i_D0[19] => s_D0[19].IN0
i_D0[20] => s_D0[20].IN0
i_D0[21] => s_D0[21].IN0
i_D0[22] => s_D0[22].IN0
i_D0[23] => s_D0[23].IN0
i_D0[24] => s_D0[24].IN0
i_D0[25] => s_D0[25].IN0
i_D0[26] => s_D0[26].IN0
i_D0[27] => s_D0[27].IN0
i_D0[28] => s_D0[28].IN0
i_D0[29] => s_D0[29].IN0
i_D0[30] => s_D0[30].IN0
i_D0[31] => s_D0[31].IN0
i_D1[0] => s_D1[0].IN0
i_D1[1] => s_D1[1].IN0
i_D1[2] => s_D1[2].IN0
i_D1[3] => s_D1[3].IN0
i_D1[4] => s_D1[4].IN0
i_D1[5] => s_D1[5].IN0
i_D1[6] => s_D1[6].IN0
i_D1[7] => s_D1[7].IN0
i_D1[8] => s_D1[8].IN0
i_D1[9] => s_D1[9].IN0
i_D1[10] => s_D1[10].IN0
i_D1[11] => s_D1[11].IN0
i_D1[12] => s_D1[12].IN0
i_D1[13] => s_D1[13].IN0
i_D1[14] => s_D1[14].IN0
i_D1[15] => s_D1[15].IN0
i_D1[16] => s_D1[16].IN0
i_D1[17] => s_D1[17].IN0
i_D1[18] => s_D1[18].IN0
i_D1[19] => s_D1[19].IN0
i_D1[20] => s_D1[20].IN0
i_D1[21] => s_D1[21].IN0
i_D1[22] => s_D1[22].IN0
i_D1[23] => s_D1[23].IN0
i_D1[24] => s_D1[24].IN0
i_D1[25] => s_D1[25].IN0
i_D1[26] => s_D1[26].IN0
i_D1[27] => s_D1[27].IN0
i_D1[28] => s_D1[28].IN0
i_D1[29] => s_D1[29].IN0
i_D1[30] => s_D1[30].IN0
i_D1[31] => s_D1[31].IN0
i_S => s_D1[0].IN1
i_S => s_D1[1].IN1
i_S => s_D1[2].IN1
i_S => s_D1[3].IN1
i_S => s_D1[4].IN1
i_S => s_D1[5].IN1
i_S => s_D1[6].IN1
i_S => s_D1[7].IN1
i_S => s_D1[8].IN1
i_S => s_D1[9].IN1
i_S => s_D1[10].IN1
i_S => s_D1[11].IN1
i_S => s_D1[12].IN1
i_S => s_D1[13].IN1
i_S => s_D1[14].IN1
i_S => s_D1[15].IN1
i_S => s_D1[16].IN1
i_S => s_D1[17].IN1
i_S => s_D1[18].IN1
i_S => s_D1[19].IN1
i_S => s_D1[20].IN1
i_S => s_D1[21].IN1
i_S => s_D1[22].IN1
i_S => s_D1[23].IN1
i_S => s_D1[24].IN1
i_S => s_D1[25].IN1
i_S => s_D1[26].IN1
i_S => s_D1[27].IN1
i_S => s_D1[28].IN1
i_S => s_D1[29].IN1
i_S => s_D1[30].IN1
i_S => s_D1[31].IN1
i_S => s_D0[31].IN1
i_S => s_D0[30].IN1
i_S => s_D0[29].IN1
i_S => s_D0[28].IN1
i_S => s_D0[27].IN1
i_S => s_D0[26].IN1
i_S => s_D0[25].IN1
i_S => s_D0[24].IN1
i_S => s_D0[23].IN1
i_S => s_D0[22].IN1
i_S => s_D0[21].IN1
i_S => s_D0[20].IN1
i_S => s_D0[19].IN1
i_S => s_D0[18].IN1
i_S => s_D0[17].IN1
i_S => s_D0[16].IN1
i_S => s_D0[15].IN1
i_S => s_D0[14].IN1
i_S => s_D0[13].IN1
i_S => s_D0[12].IN1
i_S => s_D0[11].IN1
i_S => s_D0[10].IN1
i_S => s_D0[9].IN1
i_S => s_D0[8].IN1
i_S => s_D0[7].IN1
i_S => s_D0[6].IN1
i_S => s_D0[5].IN1
i_S => s_D0[4].IN1
i_S => s_D0[3].IN1
i_S => s_D0[2].IN1
i_S => s_D0[1].IN1
i_S => s_D0[0].IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux_32bit_dataflow:generic_sltu_mux
i_D0[0] => s_D0[0].IN0
i_D0[1] => s_D0[1].IN0
i_D0[2] => s_D0[2].IN0
i_D0[3] => s_D0[3].IN0
i_D0[4] => s_D0[4].IN0
i_D0[5] => s_D0[5].IN0
i_D0[6] => s_D0[6].IN0
i_D0[7] => s_D0[7].IN0
i_D0[8] => s_D0[8].IN0
i_D0[9] => s_D0[9].IN0
i_D0[10] => s_D0[10].IN0
i_D0[11] => s_D0[11].IN0
i_D0[12] => s_D0[12].IN0
i_D0[13] => s_D0[13].IN0
i_D0[14] => s_D0[14].IN0
i_D0[15] => s_D0[15].IN0
i_D0[16] => s_D0[16].IN0
i_D0[17] => s_D0[17].IN0
i_D0[18] => s_D0[18].IN0
i_D0[19] => s_D0[19].IN0
i_D0[20] => s_D0[20].IN0
i_D0[21] => s_D0[21].IN0
i_D0[22] => s_D0[22].IN0
i_D0[23] => s_D0[23].IN0
i_D0[24] => s_D0[24].IN0
i_D0[25] => s_D0[25].IN0
i_D0[26] => s_D0[26].IN0
i_D0[27] => s_D0[27].IN0
i_D0[28] => s_D0[28].IN0
i_D0[29] => s_D0[29].IN0
i_D0[30] => s_D0[30].IN0
i_D0[31] => s_D0[31].IN0
i_D1[0] => s_D1[0].IN0
i_D1[1] => s_D1[1].IN0
i_D1[2] => s_D1[2].IN0
i_D1[3] => s_D1[3].IN0
i_D1[4] => s_D1[4].IN0
i_D1[5] => s_D1[5].IN0
i_D1[6] => s_D1[6].IN0
i_D1[7] => s_D1[7].IN0
i_D1[8] => s_D1[8].IN0
i_D1[9] => s_D1[9].IN0
i_D1[10] => s_D1[10].IN0
i_D1[11] => s_D1[11].IN0
i_D1[12] => s_D1[12].IN0
i_D1[13] => s_D1[13].IN0
i_D1[14] => s_D1[14].IN0
i_D1[15] => s_D1[15].IN0
i_D1[16] => s_D1[16].IN0
i_D1[17] => s_D1[17].IN0
i_D1[18] => s_D1[18].IN0
i_D1[19] => s_D1[19].IN0
i_D1[20] => s_D1[20].IN0
i_D1[21] => s_D1[21].IN0
i_D1[22] => s_D1[22].IN0
i_D1[23] => s_D1[23].IN0
i_D1[24] => s_D1[24].IN0
i_D1[25] => s_D1[25].IN0
i_D1[26] => s_D1[26].IN0
i_D1[27] => s_D1[27].IN0
i_D1[28] => s_D1[28].IN0
i_D1[29] => s_D1[29].IN0
i_D1[30] => s_D1[30].IN0
i_D1[31] => s_D1[31].IN0
i_S => s_D1[0].IN1
i_S => s_D1[1].IN1
i_S => s_D1[2].IN1
i_S => s_D1[3].IN1
i_S => s_D1[4].IN1
i_S => s_D1[5].IN1
i_S => s_D1[6].IN1
i_S => s_D1[7].IN1
i_S => s_D1[8].IN1
i_S => s_D1[9].IN1
i_S => s_D1[10].IN1
i_S => s_D1[11].IN1
i_S => s_D1[12].IN1
i_S => s_D1[13].IN1
i_S => s_D1[14].IN1
i_S => s_D1[15].IN1
i_S => s_D1[16].IN1
i_S => s_D1[17].IN1
i_S => s_D1[18].IN1
i_S => s_D1[19].IN1
i_S => s_D1[20].IN1
i_S => s_D1[21].IN1
i_S => s_D1[22].IN1
i_S => s_D1[23].IN1
i_S => s_D1[24].IN1
i_S => s_D1[25].IN1
i_S => s_D1[26].IN1
i_S => s_D1[27].IN1
i_S => s_D1[28].IN1
i_S => s_D1[29].IN1
i_S => s_D1[30].IN1
i_S => s_D1[31].IN1
i_S => s_D0[31].IN1
i_S => s_D0[30].IN1
i_S => s_D0[29].IN1
i_S => s_D0[28].IN1
i_S => s_D0[27].IN1
i_S => s_D0[26].IN1
i_S => s_D0[25].IN1
i_S => s_D0[24].IN1
i_S => s_D0[23].IN1
i_S => s_D0[22].IN1
i_S => s_D0[21].IN1
i_S => s_D0[20].IN1
i_S => s_D0[19].IN1
i_S => s_D0[18].IN1
i_S => s_D0[17].IN1
i_S => s_D0[16].IN1
i_S => s_D0[15].IN1
i_S => s_D0[14].IN1
i_S => s_D0[13].IN1
i_S => s_D0[12].IN1
i_S => s_D0[11].IN1
i_S => s_D0[10].IN1
i_S => s_D0[9].IN1
i_S => s_D0[8].IN1
i_S => s_D0[7].IN1
i_S => s_D0[6].IN1
i_S => s_D0[5].IN1
i_S => s_D0[4].IN1
i_S => s_D0[3].IN1
i_S => s_D0[2].IN1
i_S => s_D0[1].IN1
i_S => s_D0[0].IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux_32bit_dataflow:generic_jal_mux
i_D0[0] => s_D0[0].IN0
i_D0[1] => s_D0[1].IN0
i_D0[2] => s_D0[2].IN0
i_D0[3] => s_D0[3].IN0
i_D0[4] => s_D0[4].IN0
i_D0[5] => s_D0[5].IN0
i_D0[6] => s_D0[6].IN0
i_D0[7] => s_D0[7].IN0
i_D0[8] => s_D0[8].IN0
i_D0[9] => s_D0[9].IN0
i_D0[10] => s_D0[10].IN0
i_D0[11] => s_D0[11].IN0
i_D0[12] => s_D0[12].IN0
i_D0[13] => s_D0[13].IN0
i_D0[14] => s_D0[14].IN0
i_D0[15] => s_D0[15].IN0
i_D0[16] => s_D0[16].IN0
i_D0[17] => s_D0[17].IN0
i_D0[18] => s_D0[18].IN0
i_D0[19] => s_D0[19].IN0
i_D0[20] => s_D0[20].IN0
i_D0[21] => s_D0[21].IN0
i_D0[22] => s_D0[22].IN0
i_D0[23] => s_D0[23].IN0
i_D0[24] => s_D0[24].IN0
i_D0[25] => s_D0[25].IN0
i_D0[26] => s_D0[26].IN0
i_D0[27] => s_D0[27].IN0
i_D0[28] => s_D0[28].IN0
i_D0[29] => s_D0[29].IN0
i_D0[30] => s_D0[30].IN0
i_D0[31] => s_D0[31].IN0
i_D1[0] => s_D1[0].IN0
i_D1[1] => s_D1[1].IN0
i_D1[2] => s_D1[2].IN0
i_D1[3] => s_D1[3].IN0
i_D1[4] => s_D1[4].IN0
i_D1[5] => s_D1[5].IN0
i_D1[6] => s_D1[6].IN0
i_D1[7] => s_D1[7].IN0
i_D1[8] => s_D1[8].IN0
i_D1[9] => s_D1[9].IN0
i_D1[10] => s_D1[10].IN0
i_D1[11] => s_D1[11].IN0
i_D1[12] => s_D1[12].IN0
i_D1[13] => s_D1[13].IN0
i_D1[14] => s_D1[14].IN0
i_D1[15] => s_D1[15].IN0
i_D1[16] => s_D1[16].IN0
i_D1[17] => s_D1[17].IN0
i_D1[18] => s_D1[18].IN0
i_D1[19] => s_D1[19].IN0
i_D1[20] => s_D1[20].IN0
i_D1[21] => s_D1[21].IN0
i_D1[22] => s_D1[22].IN0
i_D1[23] => s_D1[23].IN0
i_D1[24] => s_D1[24].IN0
i_D1[25] => s_D1[25].IN0
i_D1[26] => s_D1[26].IN0
i_D1[27] => s_D1[27].IN0
i_D1[28] => s_D1[28].IN0
i_D1[29] => s_D1[29].IN0
i_D1[30] => s_D1[30].IN0
i_D1[31] => s_D1[31].IN0
i_S => s_D1[0].IN1
i_S => s_D1[1].IN1
i_S => s_D1[2].IN1
i_S => s_D1[3].IN1
i_S => s_D1[4].IN1
i_S => s_D1[5].IN1
i_S => s_D1[6].IN1
i_S => s_D1[7].IN1
i_S => s_D1[8].IN1
i_S => s_D1[9].IN1
i_S => s_D1[10].IN1
i_S => s_D1[11].IN1
i_S => s_D1[12].IN1
i_S => s_D1[13].IN1
i_S => s_D1[14].IN1
i_S => s_D1[15].IN1
i_S => s_D1[16].IN1
i_S => s_D1[17].IN1
i_S => s_D1[18].IN1
i_S => s_D1[19].IN1
i_S => s_D1[20].IN1
i_S => s_D1[21].IN1
i_S => s_D1[22].IN1
i_S => s_D1[23].IN1
i_S => s_D1[24].IN1
i_S => s_D1[25].IN1
i_S => s_D1[26].IN1
i_S => s_D1[27].IN1
i_S => s_D1[28].IN1
i_S => s_D1[29].IN1
i_S => s_D1[30].IN1
i_S => s_D1[31].IN1
i_S => s_D0[31].IN1
i_S => s_D0[30].IN1
i_S => s_D0[29].IN1
i_S => s_D0[28].IN1
i_S => s_D0[27].IN1
i_S => s_D0[26].IN1
i_S => s_D0[25].IN1
i_S => s_D0[24].IN1
i_S => s_D0[23].IN1
i_S => s_D0[22].IN1
i_S => s_D0[21].IN1
i_S => s_D0[20].IN1
i_S => s_D0[19].IN1
i_S => s_D0[18].IN1
i_S => s_D0[17].IN1
i_S => s_D0[16].IN1
i_S => s_D0[15].IN1
i_S => s_D0[14].IN1
i_S => s_D0[13].IN1
i_S => s_D0[12].IN1
i_S => s_D0[11].IN1
i_S => s_D0[10].IN1
i_S => s_D0[9].IN1
i_S => s_D0[8].IN1
i_S => s_D0[7].IN1
i_S => s_D0[6].IN1
i_S => s_D0[5].IN1
i_S => s_D0[4].IN1
i_S => s_D0[3].IN1
i_S => s_D0[2].IN1
i_S => s_D0[1].IN1
i_S => s_D0[0].IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


