# ==============================================================
# File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
# Version: 2013.4
# Copyright (C) 2013 Xilinx Inc. All rights reserved.
# 
# ==============================================================

#
# Settings for Vivado implementation flow
#
set top_module nfa_accept_samples_generic_hw
set language vhdl
set family kintex7
set device xc7k325t
set package ffg676
set speed -3
set clock ap_clk
set fsm_ext "auto"

# For customizing the implementation flow
set add_io_buffers false ;# true|false
set comb_luts false      ;# true|false
