

================================================================
== Vitis HLS Report for 'Block_entry_gmem1_wr_proc'
================================================================
* Date:           Fri Jul 18 13:04:10 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1554|     1554|  15.540 us|  15.540 us|  1554|  1554|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |                            |                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |          Instance          |      Module      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_write_output_top_fu_83  |write_output_top  |     1545|     1545|  15.450 us|  15.450 us|  1545|  1545|       no|
        +----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      1|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      70|    280|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    289|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     146|    570|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------+---------+----+----+-----+-----+
    |          Instance          |      Module      | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------+------------------+---------+----+----+-----+-----+
    |grp_write_output_top_fu_83  |write_output_top  |        0|   0|  70|  280|    0|
    +----------------------------+------------------+---------+----+----+-----+-----+
    |Total                       |                  |        0|   0|  70|  280|    0|
    +----------------------------+------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  45|         11|    1|         11|
    |ap_done                 |   9|          2|    1|          2|
    |gmem1_blk_n_AW          |   9|          2|    1|          2|
    |gmem1_blk_n_B           |   9|          2|    1|          2|
    |gmem1_blk_n_W           |   9|          2|    1|          2|
    |m_axi_gmem1_0_AWADDR    |  13|          3|   32|         96|
    |m_axi_gmem1_0_AWBURST   |   9|          2|    2|          4|
    |m_axi_gmem1_0_AWCACHE   |   9|          2|    4|          8|
    |m_axi_gmem1_0_AWID      |   9|          2|    1|          2|
    |m_axi_gmem1_0_AWLEN     |  13|          3|   32|         96|
    |m_axi_gmem1_0_AWLOCK    |   9|          2|    2|          4|
    |m_axi_gmem1_0_AWPROT    |   9|          2|    3|          6|
    |m_axi_gmem1_0_AWQOS     |   9|          2|    4|          8|
    |m_axi_gmem1_0_AWREGION  |   9|          2|    4|          8|
    |m_axi_gmem1_0_AWSIZE    |   9|          2|    3|          6|
    |m_axi_gmem1_0_AWUSER    |   9|          2|    1|          2|
    |m_axi_gmem1_0_AWVALID   |  13|          3|    1|          3|
    |m_axi_gmem1_0_BREADY    |  13|          3|    1|          3|
    |m_axi_gmem1_0_WDATA     |  13|          3|   16|         48|
    |m_axi_gmem1_0_WID       |   9|          2|    1|          2|
    |m_axi_gmem1_0_WLAST     |   9|          2|    1|          2|
    |m_axi_gmem1_0_WSTRB     |  13|          3|    2|          6|
    |m_axi_gmem1_0_WUSER     |   9|          2|    1|          2|
    |m_axi_gmem1_0_WVALID    |  13|          3|    1|          3|
    |output_r_blk_n          |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 289|         66|  118|        330|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  10|   0|   10|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |gmem1_addr_reg_117                       |  32|   0|   32|          0|
    |grp_write_output_top_fu_83_ap_start_reg  |   1|   0|    1|          0|
    |output_r_read_reg_112                    |  32|   0|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  76|   0|   76|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Block_entry_gmem1_wr_proc|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Block_entry_gmem1_wr_proc|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Block_entry_gmem1_wr_proc|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Block_entry_gmem1_wr_proc|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Block_entry_gmem1_wr_proc|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Block_entry_gmem1_wr_proc|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Block_entry_gmem1_wr_proc|  return value|
|output_r_dout            |   in|   32|     ap_fifo|                   output_r|       pointer|
|output_r_empty_n         |   in|    1|     ap_fifo|                   output_r|       pointer|
|output_r_read            |  out|    1|     ap_fifo|                   output_r|       pointer|
|output_r_num_data_valid  |   in|    4|     ap_fifo|                   output_r|       pointer|
|output_r_fifo_cap        |   in|    4|     ap_fifo|                   output_r|       pointer|
|m_axi_gmem1_0_AWVALID    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWREADY    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWADDR     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWLEN      |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE     |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWBURST    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK     |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE    |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWPROT     |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWQOS      |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWREGION   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_AWUSER     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WVALID     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WREADY     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WDATA      |  out|   16|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WSTRB      |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WLAST      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WID        |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_WUSER      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARVALID    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARREADY    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARADDR     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARLEN      |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE     |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARBURST    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK     |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE    |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARPROT     |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARQOS      |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARREGION   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_ARUSER     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RVALID     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RREADY     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RDATA      |   in|   16|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RLAST      |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RID        |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM   |   in|   11|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RUSER      |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_RRESP      |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BVALID     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BREADY     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BRESP      |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BID        |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_0_BUSER      |   in|    1|       m_axi|                      gmem1|       pointer|
|output_s_dout            |   in|   16|     ap_fifo|                   output_s|       pointer|
|output_s_empty_n         |   in|    1|     ap_fifo|                   output_s|       pointer|
|output_s_read            |  out|    1|     ap_fifo|                   output_s|       pointer|
|output_s_num_data_valid  |   in|   10|     ap_fifo|                   output_s|       pointer|
|output_s_fifo_cap        |   in|   10|     ap_fifo|                   output_s|       pointer|
+-------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.24>
ST_1 : Operation 11 [1/1] ( I:3.24ns O:3.24ns )   --->   "%output_r_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %output_r"   --->   Operation 11 'read' 'output_r_read' <Predicate = true> <Delay = 3.24> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %output_r_read, i32 1, i32 31" [cnn_layer.cpp:250]   --->   Operation 12 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln250 = sext i31 %trunc_ln" [cnn_layer.cpp:250]   --->   Operation 13 'sext' 'sext_ln250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i32 %sext_ln250" [cnn_layer.cpp:250]   --->   Operation 14 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 15 [1/1] (7.30ns)   --->   "%gmem1_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i32 %gmem1_addr, i32 1" [cnn_layer.cpp:250]   --->   Operation 15 'writereq' 'gmem1_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 16 [1/1] (7.30ns)   --->   "%write_ln250 = write void @_ssdm_op_Write.m_axi.i16P1A, i32 %gmem1_addr, i16 8, i2 3" [cnn_layer.cpp:250]   --->   Operation 16 'write' 'write_ln250' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 17 [5/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem1_addr" [cnn_layer.cpp:250]   --->   Operation 17 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 18 [4/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem1_addr" [cnn_layer.cpp:250]   --->   Operation 18 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 19 [3/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem1_addr" [cnn_layer.cpp:250]   --->   Operation 19 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 20 [2/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem1_addr" [cnn_layer.cpp:250]   --->   Operation 20 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 21 [1/5] (7.30ns)   --->   "%gmem1_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i32 %gmem1_addr" [cnn_layer.cpp:250]   --->   Operation 21 'writeresp' 'gmem1_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 22 [2/2] (7.30ns)   --->   "%call_ln251 = call void @write_output_top, i16 %output_s, i16 %gmem1, i32 %output_r_read" [cnn_layer.cpp:251]   --->   Operation 22 'call' 'call_ln251' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_s, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 512, void @empty_5, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln251 = call void @write_output_top, i16 %output_s, i16 %gmem1, i32 %output_r_read" [cnn_layer.cpp:251]   --->   Operation 26 'call' 'call_ln251' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_r_read     (read         ) [ 00111111111]
trunc_ln          (partselect   ) [ 00000000000]
sext_ln250        (sext         ) [ 00000000000]
gmem1_addr        (getelementptr) [ 00111111100]
gmem1_addr_req    (writereq     ) [ 00000000000]
write_ln250       (write        ) [ 00000000000]
gmem1_addr_resp   (writeresp    ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
call_ln251        (call         ) [ 00000000000]
ret_ln0           (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_output_top"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="output_r_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="gmem1_addr_req_writereq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="1"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="gmem1_addr_req/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="write_ln250_write_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="16" slack="2"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="0" index="3" bw="1" slack="0"/>
<pin id="74" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln250/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_writeresp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="3"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="gmem1_addr_resp/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_write_output_top_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="0" index="2" bw="16" slack="0"/>
<pin id="87" dir="0" index="3" bw="32" slack="8"/>
<pin id="88" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln251/9 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="0" index="3" bw="6" slack="0"/>
<pin id="97" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln250_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="31" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln250/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="gmem1_addr_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="output_r_read_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="8"/>
<pin id="114" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="117" class="1005" name="gmem1_addr_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="1"/>
<pin id="119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="69" pin=3"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="56" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="92" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="102" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="56" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="83" pin=3"/></net>

<net id="120"><net_src comp="106" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {2 3 4 5 6 7 8 9 10 }
 - Input state : 
	Port: Block_entry_gmem1_wr_proc : output_r | {1 }
	Port: Block_entry_gmem1_wr_proc : gmem1 | {}
	Port: Block_entry_gmem1_wr_proc : output_s | {9 10 }
  - Chain level:
	State 1
		sext_ln250 : 1
		gmem1_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   call   |   grp_write_output_top_fu_83  |    89   |    20   |
|----------|-------------------------------|---------|---------|
|   read   |    output_r_read_read_fu_56   |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writereq | gmem1_addr_req_writereq_fu_62 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln250_write_fu_69    |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_78      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|         trunc_ln_fu_92        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       sext_ln250_fu_102       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    89   |    20   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  gmem1_addr_reg_117 |   16   |
|output_r_read_reg_112|   32   |
+---------------------+--------+
|        Total        |   48   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   89   |   20   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   48   |    -   |
+-----------+--------+--------+
|   Total   |   137  |   20   |
+-----------+--------+--------+
