# RISC-V Emulator

This an emulator based on the RV32I instruction set
of the RISC-V architecture.

It runs files assembled by the [RARS](https://github.com/TheThirdOne/rars) program.

## Usage

```
./assemble.sh [asm]
make
main.out text.bin data.bin
```
