INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/testbenchs/sine_generator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_generator_tb
