<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="sql.css">
    <script src="sql.js"></script>
    <title>Document</title>
</head>
<body>
    <center><h3>Note:Save Files with thier ENTITY names</h3></center>
    <div class="container">
      <h1>Half Adder</h1>
        <pre class="language-vhdl"><code>
  library IEEE;
  use IEEE.std_logic_1164.all;
  entity ha is
  port(
  a,b : IN std_logic;
  HA_sum, HA_carry : OUT std_logic);
  end ha;
  architecture dataflow of ha is
  begin
  HA_sum <= a xor b;
  HA_carry <= a and b;
  end dataflow;</code>
        </pre>
    </div>
    <div class="container">
        <h1>HalfAdder TB</h1>
        <pre class="language-vhdl">
            <code>
library IEEE;
use IEEE.std_logic_1164.all;
entity ha1_tb is
end entity;
architecture tb of ha1_tb is
component ha is
port(a,b : IN std_logic;
HA_sum, HA_carry : OUT std_logic);
end component;
signal a, b, HA_sum, HA_carry : std_logic;
begin
uut: ha port map(
a => a, b => b,
HA_sum => HA_sum,
HA_carry => HA_carry);
stim: process
begin
a <= '0';
b <= '0';
wait for 10 ns;
a <= '0';
b <= '1';
wait for 10 ns;
a <= '1';
b <= '0';
wait for 10 ns;
a <= '1';
b <= '1';
wait for 10 ns;
wait;
end process;
end tb;
</code> </pre></div>
<div class="container">
    <h1>Full Adder</h1>
    <pre class="language-vhdl">
        <code>
library IEEE;
use IEEE.std_logic_1164.all;
entity fa is
port(
a,b,cin : IN std_logic;
 FA_sum, FA_carry : OUT std_logic);
end fa;
architecture dataflow of fa is
begin
FA_sum <= (a xor b) xor cin;
FA_carry <= (a and b) or (b and cin) or (cin and a);
end dataflow;</code></pre>
</div>
<div class="container">
    <h1>Full Adder TB</h1>
    <pre class="language-vhdl">
        <code>
library IEEE;
use IEEE.std_logic_1164.all;

entity fa1_tb is
end entity;

architecture tb of fa1_tb is
component fa is
port(a,b,cin : IN std_logic;
 FA_sum, FA_carry : OUT std_logic);
end component;
signal a, b, cin,FA_sum, FA_carry : std_logic;
begin
uut: fa port map(
a => a, b => b,
cin => cin,
FA_sum => FA_sum,
FA_carry => FA_carry);
stim: process
begin

a <= '0';
b <= '0';
cin <= '0';
wait for 10 ns;

a <= '0';
b <= '0';
cin <= '1';
wait for 10 ns;

a <= '0';
b <= '1';
cin <= '0';
wait for 10 ns;

a <= '0';
b <= '1';
cin <= '1';
wait for 10 ns;

a <= '1';
b <= '0';
cin <= '0';
wait for 10 ns;

a <= '1';
b <= '0';
cin <= '1';
wait for 10 ns;

a <= '1';
b <= '1';
cin <= '0';
wait for 10 ns;

a <= '1';
b <= '1';
cin <= '1';
wait for 10 ns;
wait;

end process;

end tb;
        </code>
    </pre>
</div>

<div class="container">
    <h1> Half Subtractor</h1>
    <pre class="language-vhdl">
        <code>
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity half_sub is
port( A, B : in std_logic;
DIFF, Borrow : out std_logic);
end entity;
architecture dataflow of half_sub is
begin
DIFF <= A xor B;
Borrow <= (not A) and B
end architecture;</code>
    </pre>
</div>
<div class="container">
    <h1> Half Subtractor Tb</h1>
    <pre class="language-vhdl">
        <code>
            library IEEE;
            use IEEE.STD_LOGIC_1164.ALL;
            entity half_sub_tb is
            end entity;
            architecture tb of half_sub_tb is
            component half_sub is
            port( A, B : in std_logic;
            DIFF, Borrow : out std_logic);
            end component;
            signal A, B, DIFF, Borrow : std_logic;
            begin
            uut: half_sub port map(
            A => A, B => B,
            DIFF => DIFF,
            Borrow => Borrow);
            stim: process
            begin
            A <= '0';
            B <= '0';
            wait for 20 ns;
            A <= '0';
            B <= '1';
            wait for 20 ns;
            A <= '1';
            B <= '0';
            wait for 20 ns;
            A <= '1';
            B <= '1';
            wait for 20 ns;
            wait;
            end process;
            end tb;</code></pre>
</div>
<div class="container">
    <h1>Full subtractor</h1>
    <pre class="language-vhdl">
        <code>
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity full_sub is
port( A, B, C : in std_logic;
DIFF, Borrow : out std_logic);
end entity;
architecture dataflow of full_sub is
begin
DIFF <= (A xor B) xor C;
Borrow <= ((not A) and (B or C)) or (B and C);
end dataflow;
        </code>
    </pre>
</div>
<div class="container">
    <h1>Full Subtractor Tb</h1>
    <pre class="language-vhdl">
        <code>
            library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity full_sub_tb is
end entity;
architecture tb of full_sub_tb is
component full_sub is
port( A, B, C : in std_logic;
DIFF, Borrow : out std_logic);
end component;
signal A, B, C, DIFF, Borrow: std_logic;
begin
uut: full_sub port map(
A => A, B => B, C => C,
DIFF => DIFF,
Borrow => Borrow);
stim: process
begin
A <= '0';
B <= '0';
C <= '0';
wait for 20 ns;
A <= '0';
B <= '0';
C <= '1';
wait for 20 ns;
A <= '0';
B <= '1';
C <= '0';
wait for 20 ns;
A <= '0';
B <= '1';
C <= '1';
wait for 20 ns;
A <= '1';
B <= '0';
C <= '0';
wait for 20 ns;
A <= '1';
B <= '0';
C <= '1';
wait for 20 ns;
A <= '1';
B <= '1';
C <= '0';
wait for 20 ns;
A <= '1';
B <= '1';
C <= '1';
wait for 20 ns;
wait;
end process;
end tb;</code></pre>
</div>
<div class="container">
    <h1>Binary to Grey</h1>
    <pre class="language-vhdl">
        <code>
library ieee;
use ieee.std_logic_1164.all;
entity b2g is
port (bin : in std_logic_vector(3 downto 0);
      g : out std_logic_vector(3 downto 0));
end b2g;
architecture b2g_arch of b2g is
 begin
g(3) <= bin(3);
g(2) <= bin(3) xor bin(2);
g(1) <= bin(2) xor bin(1);
g(0) <= bin(1) xor bin(0);
 end  b2g_arch;</code></pre>
</div>
<div class="container">
    <h1></h1>
    <pre class="language-vhdl">
        <code>
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY bin2grey IS
END bin2grey;
ARCHITECTURE behavior OF bin2grey IS
component b2g is
    port(   bin : in std_logic_vector(3 downto 0);
            g : out std_logic_vector(3 downto 0)
            );
end component;
signal bin,g,b_out : std_logic_vector(3 downto 0) := (others => '0');
BEGIN
uut1: b2g port map (
         bin => bin,
          g=> g
        );
stim_proc: process
   begin        
        bin <= "0000";    wait for 10 ns;
        bin <= "0001";  wait for 10 ns;
        bin <= "0010";  wait for 10 ns;
        bin <= "0011";  wait for 10 ns;
        bin <= "0100";    wait for 10 ns;
        bin <= "0101";  wait for 10 ns;
        bin <= "0110";  wait for 10 ns;
        bin <= "0111";  wait for 10 ns;
        bin <= "1000";    wait for 10 ns;
        bin <= "1001";  wait for 10 ns;
        bin <= "1010";  wait for 10 ns;
        bin <= "1011";  wait for 10 ns;
        bin <= "1100";    wait for 10 ns;
        bin <= "1101";  wait for 10 ns;
        bin <= "1110";  wait for 10 ns;
        bin <= "1111";  wait for 10 ns;     
      wait;
   end process;
end;
        </code>
    </pre>
</div>
 

</body>
</html>
