/** ==================================================================
 *  @file   mcspi_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   MCSPI
 *
 *  @Filename:    mcspi_cred.h
 *
 *  @Description:   
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __MCSPI_CRED_H
#define __MCSPI_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance MCSPI1 of component MCSPI mapped in MONICA at address 0x48098000
     * Instance MCSPI2 of component MCSPI mapped in MONICA at address 0x4809A000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component MCSPI
     *
     */

    /* 
     *  List of bundle arrays for component MCSPI
     *
     */

    /* 
     *  List of bundles for component MCSPI
     *
     */

    /* 
     * List of registers for component MCSPI
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_REV
 *
 * @BRIEF        IP Revision Identifier (X.Y.R) 
 *               Used by software to track features, bugs, and compatibility 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_REV                                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO
 *
 * @BRIEF        Information about the IP module's hardware configuration, 
 *               i.e. typically the module's HDL generics (if any). 
 *               Actual field format and encoding is up to the module's 
 *               designer to decide. 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO                             0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG
 *
 * @BRIEF        Clock management configuration 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG                          0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_REVISION
 *
 * @BRIEF        This register contains the hard coded RTL revision number.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_REVISION                              0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG
 *
 * @BRIEF        This register allows controlling various parameters of the 
 *               OCP interface.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG                             0x110ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSSTATUS
 *
 * @BRIEF        This register provides status information about the module 
 *               excluding the interrupt status information  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSSTATUS                             0x114ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS
 *
 * @BRIEF        The interrupt status regroups all the status of the module 
 *               internal events that can generate an interrupt  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS                             0x118ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE
 *
 * @BRIEF        This register allows to enable/disable the module internal 
 *               sources of interrupt, on an event-by-event basis.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE                             0x11Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_WAKEUPENABLE
 *
 * @BRIEF        The wakeup enable register allows to enable/disable the 
 *               module internal sources of wakeup on event-by-event basis.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_WAKEUPENABLE                          0x120ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST
 *
 * @BRIEF        This register is used to check the correctness of the system 
 *               interconnect either internally to peripheral bus, or 
 *               externally to device IO pads, when the module is configured 
 *               in system test (SYSTEST) mode.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST                                  0x124ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL
 *
 * @BRIEF        This register is dedicated to the configuration of the 
 *               serial port interface.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL                             0x128ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF
 *
 * @BRIEF        This register is dedicated to the configuration of the 
 *               channel 0 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF                               0x12Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT
 *
 * @BRIEF        This register provides status information about transmitter 
 *               and receiver registers of channel 0 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT                               0x130ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CTRL
 *
 * @BRIEF        This register is dedicated to enable the channel 0 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CTRL                               0x134ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_TX0
 *
 * @BRIEF        This register contains a single SPI word to transmit on the 
 *               serial link,  what ever SPI word length is.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_TX0                                   0x138ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_RX0
 *
 * @BRIEF        This register contains a single SPI word received through 
 *               the serial link, what ever SPI word length is.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_RX0                                   0x13Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF
 *
 * @BRIEF        This register is dedicated to the configuration of the 
 *               channel. 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF                               0x140ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT
 *
 * @BRIEF        This register provides status information about transmitter 
 *               and receiver registers of channel 1 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT                               0x144ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CTRL
 *
 * @BRIEF        This register is dedicated to enable the channel 1 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CTRL                               0x148ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_TX1
 *
 * @BRIEF        This register contains a single SPI word to transmit on the 
 *               serial link,  what ever SPI word length is.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_TX1                                   0x14Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_RX1
 *
 * @BRIEF        This register contains a single SPI word received through 
 *               the serial link, what ever SPI word length is.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_RX1                                   0x150ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF
 *
 * @BRIEF        This register is dedicated to the configuration of the 
 *               channel 2 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF                               0x154ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT
 *
 * @BRIEF        This register provides status information about transmitter 
 *               and receiver registers of channel 2 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT                               0x158ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CTRL
 *
 * @BRIEF        This register is dedicated to enable the channel 2 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CTRL                               0x15Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_TX2
 *
 * @BRIEF        This register contains a single SPI word to transmit on the 
 *               serial link,  what ever SPI word length is.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_TX2                                   0x160ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_RX2
 *
 * @BRIEF        This register contains a single SPI word received through 
 *               the serial link, what ever SPI word length is.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_RX2                                   0x164ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF
 *
 * @BRIEF        This register is dedicated to the configuration of the 
 *               channel 3 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF                               0x168ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT
 *
 * @BRIEF        This register provides status information about transmitter 
 *               and receiver registers of channel 3 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT                               0x16Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CTRL
 *
 * @BRIEF        This register is dedicated to enable the channel 3 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CTRL                               0x170ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_TX3
 *
 * @BRIEF        This register contains a single SPI word to transmit on the 
 *               serial link,  what ever SPI word length is.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_TX3                                   0x174ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_RX3
 *
 * @BRIEF        This register contains a single SPI word received through 
 *               the serial link, what ever SPI word length is.  
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_RX3                                   0x178ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL
 *
 * @BRIEF        This register provides transfer levels needed while using 
 *               FIFO buffer during transfer. 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL                             0x17Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_DAFTX
 *
 * @BRIEF        This register contains the  SPI words to transmit on the 
 *               serial link when FIFO used and DMA address is aligned on 256 
 *               bit.This register is an image of one of MCSPI_TX(i) register 
 *               corresponding to the channel which have its FIFO enabled. 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_DAFTX                                 0x180ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_DAFRX
 *
 * @BRIEF        This register contains the  SPI words to received on the 
 *               serial link when FIFO used and DMA address is aligned on 256 
 *               bit.This register is an image of one of MCSPI_RX(i) register 
 *               corresponding to the channel which have its FIFO enabled. 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_DAFRX                                 0x1A0ul

    /* 
     * List of register bitfields for component MCSPI
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_REV__SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_REV__SCHEME                   BITFIELD(31, 30)
#define MCSPI__MCSPI_HL_REV__SCHEME__POS              30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_REV__RSVD   
 *
 * @BRIEF        Reserved 
 *               These bits are initialized to zero, and writes to them are 
 *               ignored. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_REV__RSVD                     BITFIELD(29, 28)
#define MCSPI__MCSPI_HL_REV__RSVD__POS                28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_REV__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence REVISION) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_REV__FUNC                     BITFIELD(27, 16)
#define MCSPI__MCSPI_HL_REV__FUNC__POS                16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_REV__R_RTL   
 *
 * @BRIEF        RTL Version (R), maintained by IP design owner. 
 *               RTL follows a numbering such as X.Y.R.Z which are explained 
 *               in this table.  
 *               R changes ONLY when:  
 *               (1) PDS uploads occur which may have been due to spec 
 *               changes 
 *               (2) Bug fixes occur  
 *               (3) Resets to '0' when X or Y changes.  
 *               Design team has an internal 'Z' (customer invisible) number 
 *               which increments on every drop that happens due to DV and 
 *               RTL updates. Z resets to 0 when R increments. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_REV__R_RTL                    BITFIELD(15, 11)
#define MCSPI__MCSPI_HL_REV__R_RTL__POS               11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_REV__X_MAJOR   
 *
 * @BRIEF        Major Revision (X), maintained by IP specification owner. 
 *                X changes ONLY when: (1) There is a major feature addition. 
 *               An example would be adding Master Mode to Utopia Level2. The 
 *               Func field (or Class/Type in old PID format) will remain the 
 *               same.  
 *               X does NOT change due to: (1) Bug fixes (2) Change in 
 *               feature parameters. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_REV__X_MAJOR                  BITFIELD(10, 8)
#define MCSPI__MCSPI_HL_REV__X_MAJOR__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_REV__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device. 
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_REV__CUSTOM                   BITFIELD(7, 6)
#define MCSPI__MCSPI_HL_REV__CUSTOM__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_REV__Y_MINOR   
 *
 * @BRIEF        Minor Revision (Y), maintained by IP specification owner.  
 *               Y changes ONLY when: (1) Features are scaled (up or down). 
 *               Flexibility exists in that this feature scalability may 
 *               either be represented in the Y change or a specific register 
 *               in the IP that indicates which features are exactly 
 *               available. (2) When feature creeps from Is-Not list to Is 
 *               list. But this may not be the case once it sees silicon; in 
 *               which case X will change.  
 *               Y does NOT change due to: (1) Bug fixes (2) Typos or 
 *               clarifications (3) major functional/feature 
 *               change/addition/deletion. Instead these changes may be 
 *               reflected via R, S, X as applicable.  
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to: (1) Typos/clarifications (2) Bug 
 *               documentation. Note that this bug is not due to a spec 
 *               change but due to implementation. Nevertheless, the spec 
 *               tracks the IP bugs. An RTL release (say for silicon PG1.1) 
 *               that occurs due to bug fix should document the corresponding 
 *               spec number (X.Y.S) in its release notes. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_REV__Y_MINOR                  BITFIELD(5, 0)
#define MCSPI__MCSPI_HL_REV__Y_MINOR__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO__RETMODE   
 *
 * @BRIEF        This bit field indicates whether the retention mode is 
 *               supported using the pin PIRFFRET. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO__RETMODE               BITFIELD(6, 6)
#define MCSPI__MCSPI_HL_HWINFO__RETMODE__POS          6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO__FFNBYTE   
 *
 * @BRIEF        FIFO number of byte generic parameter 
 *               This register defines the value of FFNBYTE generic 
 *               parameter, only MSB bits from 8 down to 4 are taken into 
 *               account. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO__FFNBYTE               BITFIELD(5, 1)
#define MCSPI__MCSPI_HL_HWINFO__FFNBYTE__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO__USEFIFO   
 *
 * @BRIEF        Use of a FIFO enable: 
 *               This bit field indicates if a FIFO is integrated within 
 *               controller design with its management. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO__USEFIFO               BITFIELD(0, 0)
#define MCSPI__MCSPI_HL_HWINFO__USEFIFO__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        Configuration of the local target state management mode. 
 *               By definition, target can handle read/write transaction as 
 *               long as it is out of IDLE state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__IDLEMODE           BITFIELD(3, 2)
#define MCSPI__MCSPI_HL_SYSCONFIG__IDLEMODE__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__FREEEMU   
 *
 * @BRIEF        Sensitivity to emulation (debug) suspend input signal. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__FREEEMU            BITFIELD(1, 1)
#define MCSPI__MCSPI_HL_SYSCONFIG__FREEEMU__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset. (Optional) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__SOFTRESET          BITFIELD(0, 0)
#define MCSPI__MCSPI_HL_SYSCONFIG__SOFTRESET__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_REVISION__REV   
 *
 * @BRIEF        IP revision 
 *               [7:4] 
 *               Major revision 
 *               [3:0] 
 *               Minor revision 
 *               Examples: 0x10 for 1.0, 0x21 for 2.1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_REVISION__REV                    BITFIELD(7, 0)
#define MCSPI__MCSPI_REVISION__REV__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__CLOCKACTIVITY   
 *
 * @BRIEF        Clocks activity during wake up mode period 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__CLOCKACTIVITY         BITFIELD(9, 8)
#define MCSPI__MCSPI_SYSCONFIG__CLOCKACTIVITY__POS    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__SIDLEMODE   
 *
 * @BRIEF        Power management - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__SIDLEMODE             BITFIELD(4, 3)
#define MCSPI__MCSPI_SYSCONFIG__SIDLEMODE__POS        3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__ENAWAKEUP   
 *
 * @BRIEF        WakeUp feature control - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__ENAWAKEUP             BITFIELD(2, 2)
#define MCSPI__MCSPI_SYSCONFIG__ENAWAKEUP__POS        2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset. During reads it always returns 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__SOFTRESET             BITFIELD(1, 1)
#define MCSPI__MCSPI_SYSCONFIG__SOFTRESET__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__AUTOIDLE   
 *
 * @BRIEF        Internal OCP Clock gating strategy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__AUTOIDLE              BITFIELD(0, 0)
#define MCSPI__MCSPI_SYSCONFIG__AUTOIDLE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSSTATUS__RESETDONE   
 *
 * @BRIEF        Internal Reset Monitoring - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSSTATUS__RESETDONE             BITFIELD(0, 0)
#define MCSPI__MCSPI_SYSSTATUS__RESETDONE__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__EOW   
 *
 * @BRIEF        End of word count event  when a channel is enabled using the 
 *               FIFO buffer and the channel had sent the number of SPI word 
 *               defined by MCSPI_XFERLEVEL[WCNT].  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__EOW                   BITFIELD(17, 17)
#define MCSPI__MCSPI_IRQSTATUS__EOW__POS              17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__WKS   
 *
 * @BRIEF        Wake Up event in slave mode when an active control signal is 
 *               detected on the SPIEN line programmed in the field 
 *               MCSPI_CH0CONF[SPIENSLV]  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__WKS                   BITFIELD(16, 16)
#define MCSPI__MCSPI_IRQSTATUS__WKS__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX3_FULL   
 *
 * @BRIEF        Receiver register is full or almost full. Only when Channel 
 *               3 is enabled  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX3_FULL              BITFIELD(14, 14)
#define MCSPI__MCSPI_IRQSTATUS__RX3_FULL__POS         14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX3_UNDERFLOW   
 *
 * @BRIEF        Transmitter register underflow. Only when Channel 3 is 
 *               enabled. 
 *               The transmitter register is empty (not updated by Host or 
 *               DMA with new data) before its time slot assignment. 
 *               Exception: No TX_underflow event when no data has been 
 *               loaded into the transmitter register since channel has been 
 *               enabled.   - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX3_UNDERFLOW         BITFIELD(13, 13)
#define MCSPI__MCSPI_IRQSTATUS__TX3_UNDERFLOW__POS    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX3_EMPTY   
 *
 * @BRIEF        Transmitter register is empty or almost empty. 
 *               Note: Enabling the channel automatically rises this event.  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX3_EMPTY             BITFIELD(12, 12)
#define MCSPI__MCSPI_IRQSTATUS__TX3_EMPTY__POS        12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX2_FULL   
 *
 * @BRIEF        Receiver register full or almost full. Channel 2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX2_FULL              BITFIELD(10, 10)
#define MCSPI__MCSPI_IRQSTATUS__RX2_FULL__POS         10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX2_UNDERFLOW   
 *
 * @BRIEF        Transmitter register underflow. Channel 2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX2_UNDERFLOW         BITFIELD(9, 9)
#define MCSPI__MCSPI_IRQSTATUS__TX2_UNDERFLOW__POS    9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX2_EMPTY   
 *
 * @BRIEF        Transmitter register empty or almost empty. Channel 2  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX2_EMPTY             BITFIELD(8, 8)
#define MCSPI__MCSPI_IRQSTATUS__TX2_EMPTY__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX1_FULL   
 *
 * @BRIEF        Receiver register full or almost full. Channel 1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX1_FULL              BITFIELD(6, 6)
#define MCSPI__MCSPI_IRQSTATUS__RX1_FULL__POS         6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX1_UNDERFLOW   
 *
 * @BRIEF        Transmitter register underflow. Channel 1  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX1_UNDERFLOW         BITFIELD(5, 5)
#define MCSPI__MCSPI_IRQSTATUS__TX1_UNDERFLOW__POS    5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX1_EMPTY   
 *
 * @BRIEF        Transmitter register empty or almost empty. Channel 1  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX1_EMPTY             BITFIELD(4, 4)
#define MCSPI__MCSPI_IRQSTATUS__TX1_EMPTY__POS        4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX0_OVERFLOW   
 *
 * @BRIEF        Receiver register overflow (slave mode only). Channel 0  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX0_OVERFLOW          BITFIELD(3, 3)
#define MCSPI__MCSPI_IRQSTATUS__RX0_OVERFLOW__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX0_FULL   
 *
 * @BRIEF        Receiver register full or almost full. Channel 0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX0_FULL              BITFIELD(2, 2)
#define MCSPI__MCSPI_IRQSTATUS__RX0_FULL__POS         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX0_UNDERFLOW   
 *
 * @BRIEF        Transmitter register underflow. Channel 0  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX0_UNDERFLOW         BITFIELD(1, 1)
#define MCSPI__MCSPI_IRQSTATUS__TX0_UNDERFLOW__POS    1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX0_EMPTY   
 *
 * @BRIEF        Transmitter register empty or almost empty. Channel 0  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX0_EMPTY             BITFIELD(0, 0)
#define MCSPI__MCSPI_IRQSTATUS__TX0_EMPTY__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__EOW_ENABLE   
 *
 * @BRIEF        End of Word count Interrupt Enable. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__EOW_ENABLE            BITFIELD(17, 17)
#define MCSPI__MCSPI_IRQENABLE__EOW_ENABLE__POS       17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__WKE   
 *
 * @BRIEF        Wake Up event interrupt Enable in slave mode when an active 
 *               control signal is detected on the SPIEN line programmed in 
 *               the field MCSPI_CH0CONF[SPIENSLV] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__WKE                   BITFIELD(16, 16)
#define MCSPI__MCSPI_IRQENABLE__WKE__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX3_FULL_ENABLE   
 *
 * @BRIEF        Receiver register Full Interrupt Enable. Ch 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX3_FULL_ENABLE       BITFIELD(14, 14)
#define MCSPI__MCSPI_IRQENABLE__RX3_FULL_ENABLE__POS  14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX3_UNDERFLOW_ENABLE   
 *
 * @BRIEF        Transmitter register Underflow Interrupt Enable. Ch 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX3_UNDERFLOW_ENABLE  BITFIELD(13, 13)
#define MCSPI__MCSPI_IRQENABLE__TX3_UNDERFLOW_ENABLE__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX3_EMPTY_ENABLE   
 *
 * @BRIEF        Transmitter register Empty Interrupt Enable. Ch3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX3_EMPTY_ENABLE      BITFIELD(12, 12)
#define MCSPI__MCSPI_IRQENABLE__TX3_EMPTY_ENABLE__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX2_FULL_ENABLE   
 *
 * @BRIEF        Receiver register Full Interrupt Enable. Ch 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX2_FULL_ENABLE       BITFIELD(10, 10)
#define MCSPI__MCSPI_IRQENABLE__RX2_FULL_ENABLE__POS  10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX2_UNDERFLOW_ENABLE   
 *
 * @BRIEF        Transmitter register Underflow Interrupt Enable. Ch 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX2_UNDERFLOW_ENABLE  BITFIELD(9, 9)
#define MCSPI__MCSPI_IRQENABLE__TX2_UNDERFLOW_ENABLE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX2_EMPTY_ENABLE   
 *
 * @BRIEF        Transmitter register Empty Interrupt Enable. Ch 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX2_EMPTY_ENABLE      BITFIELD(8, 8)
#define MCSPI__MCSPI_IRQENABLE__TX2_EMPTY_ENABLE__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX1_FULL_ENABLE   
 *
 * @BRIEF        Receiver register Full Interrupt Enable. Ch 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX1_FULL_ENABLE       BITFIELD(6, 6)
#define MCSPI__MCSPI_IRQENABLE__RX1_FULL_ENABLE__POS  6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX1_UNDERFLOW_ENABLE   
 *
 * @BRIEF        Transmitter register Underflow Interrupt Enable. Ch 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX1_UNDERFLOW_ENABLE  BITFIELD(5, 5)
#define MCSPI__MCSPI_IRQENABLE__TX1_UNDERFLOW_ENABLE__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX1_EMPTY_ENABLE   
 *
 * @BRIEF        Transmitter register Empty Interrupt Enable. Ch 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX1_EMPTY_ENABLE      BITFIELD(4, 4)
#define MCSPI__MCSPI_IRQENABLE__TX1_EMPTY_ENABLE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX0_OVERFLOW_ENABLE   
 *
 * @BRIEF        Receiver register Overflow Interrupt Enable. Ch 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX0_OVERFLOW_ENABLE   BITFIELD(3, 3)
#define MCSPI__MCSPI_IRQENABLE__RX0_OVERFLOW_ENABLE__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX0_FULL_ENABLE   
 *
 * @BRIEF        Receiver register Full Interrupt Enable. Ch 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX0_FULL_ENABLE       BITFIELD(2, 2)
#define MCSPI__MCSPI_IRQENABLE__RX0_FULL_ENABLE__POS  2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX0_UNDERFLOW_ENABLE   
 *
 * @BRIEF        Transmitter register Underflow Interrupt Enable. Ch 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX0_UNDERFLOW_ENABLE  BITFIELD(1, 1)
#define MCSPI__MCSPI_IRQENABLE__TX0_UNDERFLOW_ENABLE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX0_EMPTY_ENABLE   
 *
 * @BRIEF        Transmitter register Empty Interrupt Enable. Ch 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX0_EMPTY_ENABLE      BITFIELD(0, 0)
#define MCSPI__MCSPI_IRQENABLE__TX0_EMPTY_ENABLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_WAKEUPENABLE__WKEN   
 *
 * @BRIEF        WakeUp functionality in slave mode when an active control 
 *               signal is detected on the SPIEN line programmed in the field 
 *               MCSPI_CH0CONF[SPIENSLV] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_WAKEUPENABLE__WKEN               BITFIELD(0, 0)
#define MCSPI__MCSPI_WAKEUPENABLE__WKEN__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SSB   
 *
 * @BRIEF        Set status bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SSB                        BITFIELD(11, 11)
#define MCSPI__MCSPI_SYST__SSB__POS                   11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIENDIR   
 *
 * @BRIEF        Set the direction of the SPIEN[3:0] lines and SPICLK line - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIENDIR                   BITFIELD(10, 10)
#define MCSPI__MCSPI_SYST__SPIENDIR__POS              10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIDATDIR1   
 *
 * @BRIEF        Set the direction of the SPIDAT[1] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIDATDIR1                 BITFIELD(9, 9)
#define MCSPI__MCSPI_SYST__SPIDATDIR1__POS            9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIDATDIR0   
 *
 * @BRIEF        Set the direction of the SPIDAT[0] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIDATDIR0                 BITFIELD(8, 8)
#define MCSPI__MCSPI_SYST__SPIDATDIR0__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__WAKD   
 *
 * @BRIEF        SWAKEUP output (signal data value of internal signal to 
 *               system). 
 *               The signal is driven high or low according to the value 
 *               written into this register bit. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__WAKD                       BITFIELD(7, 7)
#define MCSPI__MCSPI_SYST__WAKD__POS                  7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPICLK   
 *
 * @BRIEF        SPICLK line (signal data value) 
 *               If MCSPI_SYST[SPIENDIR] = 1 (input mode direction), this bit 
 *               returns the value on the CLKSPI line (high or low), and a 
 *               write into this bit has no effect. 
 *               If MCSPI_SYST[SPIENDIR] = 0 (output mode direction), the 
 *               CLKSPI line is driven high or low according to the value 
 *               written into this register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPICLK                     BITFIELD(6, 6)
#define MCSPI__MCSPI_SYST__SPICLK__POS                6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIDAT_1   
 *
 * @BRIEF        SPIDAT[1] line (signal data value) 
 *               If MCSPI_SYST[SPIDATDIR1] = 0 (output mode direction), the 
 *               SPIDAT[1] line is driven high or low according to the value 
 *               written into this register. 
 *               If MCSPI_SYST[SPIDATDIR1] = 1 (input mode direction), this 
 *               bit returns the value on the SPIDAT[1] line (high or low), 
 *               and a write into this bit has no effect.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIDAT_1                   BITFIELD(5, 5)
#define MCSPI__MCSPI_SYST__SPIDAT_1__POS              5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIDAT_0   
 *
 * @BRIEF        SPIDAT[0] line (signal data value) 
 *               If MCSPI_SYST[SPIDATDIR0] = 0 (output mode direction), the 
 *               SPIDAT[0] line is driven high or low according to the value 
 *               written into this register. 
 *               If MCSPI_SYST[SPIDATDIR0] = 1 (input mode direction), this 
 *               bit returns the value on the SPIDAT[0] line (high or low), 
 *               and a write into this bit has no effect.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIDAT_0                   BITFIELD(4, 4)
#define MCSPI__MCSPI_SYST__SPIDAT_0__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIEN_3   
 *
 * @BRIEF        SPIEN[3] line (signal data value) 
 *               If MCSPI_SYST[SPIENDIR] = 0 (output mode direction), the 
 *               SPIENT[3] line is driven high or low according to the value 
 *               written into this register. 
 *               If MCSPI_SYST[SPIENDIR] = 1 (input mode direction), this bit 
 *               returns the value on the SPIEN[3] line (high or low), and a 
 *               write into this bit has no effect. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIEN_3                    BITFIELD(3, 3)
#define MCSPI__MCSPI_SYST__SPIEN_3__POS               3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIEN_2   
 *
 * @BRIEF        SPIEN[2] line (signal data value) 
 *               If MCSPI_SYST[SPIENDIR] = 0 (output mode direction), the 
 *               SPIENT[2] line is driven high or low according to the value 
 *               written into this register. 
 *               If MCSPI_SYST[SPIENDIR] = 1 (input mode direction), this bit 
 *               returns the value on the SPIEN[2] line (high or low), and a 
 *               write into this bit has no effect. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIEN_2                    BITFIELD(2, 2)
#define MCSPI__MCSPI_SYST__SPIEN_2__POS               2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIEN_1   
 *
 * @BRIEF        SPIEN[1] line (signal data value) 
 *               If MCSPI_SYST[SPIENDIR] = 0 (output mode direction), the 
 *               SPIENT[1] line is driven high or low according to the value 
 *               written into this register. 
 *               If MCSPI_SYST[SPIENDIR] = 1 (input mode direction), this bit 
 *               returns the value on the SPIEN[1] line (high or low), and a 
 *               write into this bit has no effect. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIEN_1                    BITFIELD(1, 1)
#define MCSPI__MCSPI_SYST__SPIEN_1__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIEN_0   
 *
 * @BRIEF        SPIEN[0] line (signal data value) 
 *               If MCSPI_SYST[SPIENDIR] = 0 (output mode direction), the 
 *               SPIENT[0] line is driven high or low according to the value 
 *               written into this register. 
 *               If MCSPI_SYST[SPIENDIR] = 1 (input mode direction), this bit 
 *               returns the value on the SPIEN[0] line (high or low), and a 
 *               write into this bit has no effect. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIEN_0                    BITFIELD(0, 0)
#define MCSPI__MCSPI_SYST__SPIEN_0__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__FDAA   
 *
 * @BRIEF        FIFO DMA Address 256-bit aligned 
 *               This register is used when a FIFO is managed by the module 
 *               and DMA connected to the controller provides only 256 bit 
 *               aligned address. If this bit is set the enabled channel 
 *               which uses the FIFO has its datas managed through 
 *               MCSPI_DAFTX and MCSPI_DAFRX registers instead of MCSPI_TX(i) 
 *               and MCSPI_RX(i) registers. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__FDAA                  BITFIELD(8, 8)
#define MCSPI__MCSPI_MODULCTRL__FDAA__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__MOA   
 *
 * @BRIEF        Multiple word ocp access: 
 *               This register can only be used when a channel is enabled 
 *               using a FIFO. It allows the system to perform multiple SPI 
 *               word access for a single 32-bit OCP word access.  This is 
 *               possible for WL < 16. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__MOA                   BITFIELD(7, 7)
#define MCSPI__MCSPI_MODULCTRL__MOA__POS              7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__INITDLY   
 *
 * @BRIEF        Initial spi delay for first transfer: 
 *               This register is an option only available in SINGLE master 
 *               mode, The controller waits for a delay to transmit the first 
 *               spi word after channel enabled and corresponding TX register 
 *               filled. This Delay is based on SPI output frequency clock, 
 *               No clock output provided to the boundary and chip select is 
 *               not active in 4 pin mode within this period.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__INITDLY               BITFIELD(6, 4)
#define MCSPI__MCSPI_MODULCTRL__INITDLY__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__SYSTEM_TEST   
 *
 * @BRIEF        Enables the system test mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__SYSTEM_TEST           BITFIELD(3, 3)
#define MCSPI__MCSPI_MODULCTRL__SYSTEM_TEST__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__MS   
 *
 * @BRIEF        Master/ Slave  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__MS                    BITFIELD(2, 2)
#define MCSPI__MCSPI_MODULCTRL__MS__POS               2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__PIN34   
 *
 * @BRIEF        Pin mode selection: 
 *               This register is used to configure the SPI pin mode, in 
 *               master or slave mode.  If asserted the controller only use 
 *               SIMO,SOMI and SPICLK clock pin for spi transfers. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__PIN34                 BITFIELD(1, 1)
#define MCSPI__MCSPI_MODULCTRL__PIN34__POS            1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__SINGLE   
 *
 * @BRIEF        Single channel / Multi Channel (master mode only) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__SINGLE                BITFIELD(0, 0)
#define MCSPI__MCSPI_MODULCTRL__SINGLE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKG   
 *
 * @BRIEF        Clock divider granularity 
 *               This register defines the granularity of channel clock 
 *               divider: power of two or one clock cycle granularity. 
 *               When this bit is set the register MCSPI_CHCTRL[EXTCLK] must 
 *               be configured to reach a maximum of 4096 clock divider 
 *               ratio.  
 *               Then The clock divider ratio is a concatenation of 
 *               MCSPI_CHCONF[CLKD] and  MCSPI_CHCTRL[EXTCLK] values - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKG                    BITFIELD(29, 29)
#define MCSPI__MCSPI_CH0CONF__CLKG__POS               29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__FFER   
 *
 * @BRIEF        FIFO enabled for receive:Only one channel can have this bit 
 *               field set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__FFER                    BITFIELD(28, 28)
#define MCSPI__MCSPI_CH0CONF__FFER__POS               28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__FFEW   
 *
 * @BRIEF        FIFO enabled for Transmit:Only one channel can have this bit 
 *               field set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__FFEW                    BITFIELD(27, 27)
#define MCSPI__MCSPI_CH0CONF__FFEW__POS               27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TCS0   
 *
 * @BRIEF        Chip Select Time Control 
 *               This 2-bits field defines the number of interface clock 
 *               cycles between CS toggling and first or last edge of SPI 
 *               clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TCS0                    BITFIELD(26, 25)
#define MCSPI__MCSPI_CH0CONF__TCS0__POS               25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__SBPOL   
 *
 * @BRIEF        Start bit polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__SBPOL                   BITFIELD(24, 24)
#define MCSPI__MCSPI_CH0CONF__SBPOL__POS              24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__SBE   
 *
 * @BRIEF        Start bit enable for SPI transfer - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__SBE                     BITFIELD(23, 23)
#define MCSPI__MCSPI_CH0CONF__SBE__POS                23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__SPIENSLV   
 *
 * @BRIEF        Channel 0 only and slave mode only: SPI slave select signal 
 *               detection. 
 *               Reserved bits for other cases. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__SPIENSLV                BITFIELD(22, 21)
#define MCSPI__MCSPI_CH0CONF__SPIENSLV__POS           21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__FORCE   
 *
 * @BRIEF        Manual SPIEN assertion to keep SPIEN active between SPI 
 *               words. (single channel master mode only)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__FORCE                   BITFIELD(20, 20)
#define MCSPI__MCSPI_CH0CONF__FORCE__POS              20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TURBO   
 *
 * @BRIEF        Turbo mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TURBO                   BITFIELD(19, 19)
#define MCSPI__MCSPI_CH0CONF__TURBO__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__IS   
 *
 * @BRIEF        Input Select - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__IS                      BITFIELD(18, 18)
#define MCSPI__MCSPI_CH0CONF__IS__POS                 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__DPE1   
 *
 * @BRIEF        Transmission Enable for data line 1 (SPIDATAGZEN[1])  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__DPE1                    BITFIELD(17, 17)
#define MCSPI__MCSPI_CH0CONF__DPE1__POS               17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__DPE0   
 *
 * @BRIEF        Transmission Enable for data line 0 (SPIDATAGZEN[0])  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__DPE0                    BITFIELD(16, 16)
#define MCSPI__MCSPI_CH0CONF__DPE0__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__DMAR   
 *
 * @BRIEF        DMA Read request 
 *               The DMA Read request line is asserted when the channel is 
 *               enabled and a new data is available in the receive  register 
 *               of the channel. 
 *               The DMA Read request line  is deasserted on read completion 
 *               of the receive  register of the channel. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__DMAR                    BITFIELD(15, 15)
#define MCSPI__MCSPI_CH0CONF__DMAR__POS               15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__DMAW   
 *
 * @BRIEF        DMA Write request. 
 *               The DMA Write request line is asserted when The channel is 
 *               enabled and the transmitter register of the channel is 
 *               empty. 
 *               The DMA Write request line is deasserted on load completion 
 *               of the transmitter register of the channel. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__DMAW                    BITFIELD(14, 14)
#define MCSPI__MCSPI_CH0CONF__DMAW__POS               14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TRM   
 *
 * @BRIEF        Transmit/Receive modes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TRM                     BITFIELD(13, 12)
#define MCSPI__MCSPI_CH0CONF__TRM__POS                12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL   
 *
 * @BRIEF        SPI word length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL                      BITFIELD(11, 7)
#define MCSPI__MCSPI_CH0CONF__WL__POS                 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__EPOL   
 *
 * @BRIEF        SPIEN polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__EPOL                    BITFIELD(6, 6)
#define MCSPI__MCSPI_CH0CONF__EPOL__POS               6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD   
 *
 * @BRIEF        Frequency divider for SPICLK. (only when the module is a 
 *               Master SPI device). A programmable clock divider divides the 
 *               SPI reference clock (CLKSPIREF) with a 4-bit value, and 
 *               results in a new clock SPICLK available to shift-in and 
 *               shift-out data. By default the clock divider ratio has a 
 *               power of two granularity when MCSPI_CHCONF[CLKG] is cleared, 
 *               Otherwise this register is the 4 LSB bit of a 12-bit 
 *               register concatenated with clock divider extension 
 *               MCSPI_CHCTRL[EXTCLK] register.The value description below 
 *               defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD                    BITFIELD(5, 2)
#define MCSPI__MCSPI_CH0CONF__CLKD__POS               2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__POL   
 *
 * @BRIEF        SPICLK polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__POL                     BITFIELD(1, 1)
#define MCSPI__MCSPI_CH0CONF__POL__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__PHA   
 *
 * @BRIEF        SPICLK phase - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__PHA                     BITFIELD(0, 0)
#define MCSPI__MCSPI_CH0CONF__PHA__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__RXFFF   
 *
 * @BRIEF        Channel "i" FIFO Receive Buffer Full Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__RXFFF                   BITFIELD(6, 6)
#define MCSPI__MCSPI_CH0STAT__RXFFF__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__RXFFE   
 *
 * @BRIEF        Channel "i" FIFO Receive Buffer Empty Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__RXFFE                   BITFIELD(5, 5)
#define MCSPI__MCSPI_CH0STAT__RXFFE__POS              5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__TXFFF   
 *
 * @BRIEF        Channel "i" FIFO Transmit Buffer Full Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__TXFFF                   BITFIELD(4, 4)
#define MCSPI__MCSPI_CH0STAT__TXFFF__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__TXFFE   
 *
 * @BRIEF        Channel "i" FIFO Transmit Buffer Empty Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__TXFFE                   BITFIELD(3, 3)
#define MCSPI__MCSPI_CH0STAT__TXFFE__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__EOT   
 *
 * @BRIEF        Channel "i" End of transfer Status. The definitions of 
 *               beginning and end of transfer vary with master versus slave 
 *               and the transfer format (Transmit/Receive modes, Turbo 
 *               mode). See dedicated chapters for details. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__EOT                     BITFIELD(2, 2)
#define MCSPI__MCSPI_CH0STAT__EOT__POS                2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__TXS   
 *
 * @BRIEF        Channel "i" Transmitter Register Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__TXS                     BITFIELD(1, 1)
#define MCSPI__MCSPI_CH0STAT__TXS__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__RXS   
 *
 * @BRIEF        Channel "i" Receiver Register Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__RXS                     BITFIELD(0, 0)
#define MCSPI__MCSPI_CH0STAT__RXS__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CTRL__EXTCLK   
 *
 * @BRIEF        Clock ratio extension: 
 *               This register is used to concatenate with MCSPI_CHCONF[CLKD] 
 *               register for clock ratio only when granularity is one clock 
 *               cycle (MCSPI_CHCONF[CLKG] set to 1). Then the max value 
 *               reached is 4096 clock divider ratio. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CTRL__EXTCLK                  BITFIELD(15, 8)
#define MCSPI__MCSPI_CH0CTRL__EXTCLK__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CTRL__EN   
 *
 * @BRIEF        Channel Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CTRL__EN                      BITFIELD(0, 0)
#define MCSPI__MCSPI_CH0CTRL__EN__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_TX0__TDATA   
 *
 * @BRIEF        Channel 0 Data to transmit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_TX0__TDATA                       BITFIELD(31, 0)
#define MCSPI__MCSPI_TX0__TDATA__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_RX0__RDATA   
 *
 * @BRIEF        Channel 0 Received Data - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_RX0__RDATA                       BITFIELD(31, 0)
#define MCSPI__MCSPI_RX0__RDATA__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKG   
 *
 * @BRIEF        Clock divider granularity 
 *               This register defines the granularity of channel clock 
 *               divider: power of two or one clock cycle granularity. 
 *               When this bit is set the register MCSPI_CHCTRL[EXTCLK] must 
 *               be configured to reach a maximum of 4096 clock divider 
 *               ratio.  
 *               Then The clock divider ratio is a concatenation of 
 *               MCSPI_CHCONF[CLKD] and  MCSPI_CHCTRL[EXTCLK] values - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKG                    BITFIELD(29, 29)
#define MCSPI__MCSPI_CH1CONF__CLKG__POS               29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__FFER   
 *
 * @BRIEF        FIFO enabled for receive:Only one channel can have this bit 
 *               field set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__FFER                    BITFIELD(28, 28)
#define MCSPI__MCSPI_CH1CONF__FFER__POS               28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__FFEW   
 *
 * @BRIEF        FIFO enabled for Transmit:Only one channel can have this bit 
 *               field set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__FFEW                    BITFIELD(27, 27)
#define MCSPI__MCSPI_CH1CONF__FFEW__POS               27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TCS1   
 *
 * @BRIEF        Chip Select Time Control 
 *               This 2-bits field defines the number of interface clock 
 *               cycles between CS toggling and first or last edge of SPI 
 *               clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TCS1                    BITFIELD(26, 25)
#define MCSPI__MCSPI_CH1CONF__TCS1__POS               25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__SBPOL   
 *
 * @BRIEF        Start bit polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__SBPOL                   BITFIELD(24, 24)
#define MCSPI__MCSPI_CH1CONF__SBPOL__POS              24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__SBE   
 *
 * @BRIEF        Start bit enable for SPI transfer - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__SBE                     BITFIELD(23, 23)
#define MCSPI__MCSPI_CH1CONF__SBE__POS                23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__FORCE   
 *
 * @BRIEF        Manual SPIEN assertion to keep SPIEN active between SPI 
 *               words. (single channel master mode only)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__FORCE                   BITFIELD(20, 20)
#define MCSPI__MCSPI_CH1CONF__FORCE__POS              20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TURBO   
 *
 * @BRIEF        Turbo mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TURBO                   BITFIELD(19, 19)
#define MCSPI__MCSPI_CH1CONF__TURBO__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__IS   
 *
 * @BRIEF        Input Select - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__IS                      BITFIELD(18, 18)
#define MCSPI__MCSPI_CH1CONF__IS__POS                 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__DPE1   
 *
 * @BRIEF        Transmission Enable for data line 1 (SPIDATAGZEN[1])  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__DPE1                    BITFIELD(17, 17)
#define MCSPI__MCSPI_CH1CONF__DPE1__POS               17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__DPE0   
 *
 * @BRIEF        Transmission Enable for data line 0 (SPIDATAGZEN[0])  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__DPE0                    BITFIELD(16, 16)
#define MCSPI__MCSPI_CH1CONF__DPE0__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__DMAR   
 *
 * @BRIEF        DMA Read request 
 *               The DMA Read request line is asserted when the channel is 
 *               enabled and a new data is available in the receive  register 
 *               of the channel. 
 *               The DMA Read request line  is deasserted on read completion 
 *               of the receive  register of the channel. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__DMAR                    BITFIELD(15, 15)
#define MCSPI__MCSPI_CH1CONF__DMAR__POS               15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__DMAW   
 *
 * @BRIEF        DMA Write request. 
 *               The DMA Write request line is asserted when The channel is 
 *               enabled and the transmitter register of the channel is 
 *               empty. 
 *               The DMA Write request line is deasserted on load completion 
 *               of the transmitter register of the channel. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__DMAW                    BITFIELD(14, 14)
#define MCSPI__MCSPI_CH1CONF__DMAW__POS               14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TRM   
 *
 * @BRIEF        Transmit/Receive modes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TRM                     BITFIELD(13, 12)
#define MCSPI__MCSPI_CH1CONF__TRM__POS                12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL   
 *
 * @BRIEF        SPI word length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL                      BITFIELD(11, 7)
#define MCSPI__MCSPI_CH1CONF__WL__POS                 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__EPOL   
 *
 * @BRIEF        SPIEN polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__EPOL                    BITFIELD(6, 6)
#define MCSPI__MCSPI_CH1CONF__EPOL__POS               6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD   
 *
 * @BRIEF        Frequency divider for SPICLK. (only when the module is a 
 *               Master SPI device). A programmable clock divider divides the 
 *               SPI reference clock (CLKSPIREF) with a 4-bit value, and 
 *               results in a new clock SPICLK available to shift-in and 
 *               shift-out data. By default the clock divider ratio has a 
 *               power of two granularity when MCSPI_CHCONF[CLKG] is cleared, 
 *               Otherwise this register is the 4 LSB bit of a 12-bit 
 *               register concatenated with clock divider extension 
 *               MCSPI_CHCTRL[EXTCLK] register.The value description below 
 *               defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD                    BITFIELD(5, 2)
#define MCSPI__MCSPI_CH1CONF__CLKD__POS               2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__POL   
 *
 * @BRIEF        SPICLK polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__POL                     BITFIELD(1, 1)
#define MCSPI__MCSPI_CH1CONF__POL__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__PHA   
 *
 * @BRIEF        SPICLK phase - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__PHA                     BITFIELD(0, 0)
#define MCSPI__MCSPI_CH1CONF__PHA__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__RXFFF   
 *
 * @BRIEF        Channel "i" FIFO Receive Buffer Full Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__RXFFF                   BITFIELD(6, 6)
#define MCSPI__MCSPI_CH1STAT__RXFFF__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__RXFFE   
 *
 * @BRIEF        Channel "i" FIFO Receive Buffer Empty Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__RXFFE                   BITFIELD(5, 5)
#define MCSPI__MCSPI_CH1STAT__RXFFE__POS              5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__TXFFF   
 *
 * @BRIEF        Channel "i" FIFO Transmit Buffer Full Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__TXFFF                   BITFIELD(4, 4)
#define MCSPI__MCSPI_CH1STAT__TXFFF__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__TXFFE   
 *
 * @BRIEF        Channel "i" FIFO Transmit Buffer Empty Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__TXFFE                   BITFIELD(3, 3)
#define MCSPI__MCSPI_CH1STAT__TXFFE__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__EOT   
 *
 * @BRIEF        Channel "i" End of transfer Status. The definitions of 
 *               beginning and end of transfer vary with master versus slave 
 *               and the transfer format (Transmit/Receive modes, Turbo 
 *               mode). See dedicated chapters for details. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__EOT                     BITFIELD(2, 2)
#define MCSPI__MCSPI_CH1STAT__EOT__POS                2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__TXS   
 *
 * @BRIEF        Channel "i" Transmitter Register Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__TXS                     BITFIELD(1, 1)
#define MCSPI__MCSPI_CH1STAT__TXS__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__RXS   
 *
 * @BRIEF        Channel "i" Receiver Register Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__RXS                     BITFIELD(0, 0)
#define MCSPI__MCSPI_CH1STAT__RXS__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CTRL__EXTCLK   
 *
 * @BRIEF        Clock ratio extension: 
 *               This register is used to concatenate with MCSPI_CHCONF[CLKD] 
 *               register for clock ratio only when granularity is one clock 
 *               cycle (MCSPI_CHCONF[CLKG] set to 1). Then the max value 
 *               reached is 4096 clock divider ratio. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CTRL__EXTCLK                  BITFIELD(15, 8)
#define MCSPI__MCSPI_CH1CTRL__EXTCLK__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CTRL__EN   
 *
 * @BRIEF        Channel Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CTRL__EN                      BITFIELD(0, 0)
#define MCSPI__MCSPI_CH1CTRL__EN__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_TX1__TDATA   
 *
 * @BRIEF        Channel 1 Data to transmit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_TX1__TDATA                       BITFIELD(31, 0)
#define MCSPI__MCSPI_TX1__TDATA__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_RX1__RDATA   
 *
 * @BRIEF        Channel 1 Received Data - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_RX1__RDATA                       BITFIELD(31, 0)
#define MCSPI__MCSPI_RX1__RDATA__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKG   
 *
 * @BRIEF        Clock divider granularity 
 *               This register defines the granularity of channel clock 
 *               divider: power of two or one clock cycle granularity. 
 *               When this bit is set the register MCSPI_CHCTRL[EXTCLK] must 
 *               be configured to reach a maximum of 4096 clock divider 
 *               ratio.  
 *               Then The clock divider ratio is a concatenation of 
 *               MCSPI_CHCONF[CLKD] and  MCSPI_CHCTRL[EXTCLK] values - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKG                    BITFIELD(29, 29)
#define MCSPI__MCSPI_CH2CONF__CLKG__POS               29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__FFER   
 *
 * @BRIEF        FIFO enabled for receive:Only one channel can have this bit 
 *               field set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__FFER                    BITFIELD(28, 28)
#define MCSPI__MCSPI_CH2CONF__FFER__POS               28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__FFEW   
 *
 * @BRIEF        FIFO enabled for Transmit:Only one channel can have this bit 
 *               field set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__FFEW                    BITFIELD(27, 27)
#define MCSPI__MCSPI_CH2CONF__FFEW__POS               27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TCS2   
 *
 * @BRIEF        Chip Select Time Control 
 *               This 2-bits field defines the number of interface clock 
 *               cycles between CS toggling and first or last edge of SPI 
 *               clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TCS2                    BITFIELD(26, 25)
#define MCSPI__MCSPI_CH2CONF__TCS2__POS               25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__SBPOL   
 *
 * @BRIEF        Start bit polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__SBPOL                   BITFIELD(24, 24)
#define MCSPI__MCSPI_CH2CONF__SBPOL__POS              24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__SBE   
 *
 * @BRIEF        Start bit enable for SPI transfer - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__SBE                     BITFIELD(23, 23)
#define MCSPI__MCSPI_CH2CONF__SBE__POS                23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__FORCE   
 *
 * @BRIEF        Manual SPIEN assertion to keep SPIEN active between SPI 
 *               words. (single channel master mode only)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__FORCE                   BITFIELD(20, 20)
#define MCSPI__MCSPI_CH2CONF__FORCE__POS              20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TURBO   
 *
 * @BRIEF        Turbo mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TURBO                   BITFIELD(19, 19)
#define MCSPI__MCSPI_CH2CONF__TURBO__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__IS   
 *
 * @BRIEF        Input Select - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__IS                      BITFIELD(18, 18)
#define MCSPI__MCSPI_CH2CONF__IS__POS                 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__DPE1   
 *
 * @BRIEF        Transmission Enable for data line 1 (SPIDATAGZEN[1])  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__DPE1                    BITFIELD(17, 17)
#define MCSPI__MCSPI_CH2CONF__DPE1__POS               17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__DPE0   
 *
 * @BRIEF        Transmission Enable for data line 0 (SPIDATAGZEN[0])  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__DPE0                    BITFIELD(16, 16)
#define MCSPI__MCSPI_CH2CONF__DPE0__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__DMAR   
 *
 * @BRIEF        DMA Read request 
 *               The DMA Read request line is asserted when the channel is 
 *               enabled and a new data is available in the receive  register 
 *               of the channel. 
 *               The DMA Read request line  is deasserted on read completion 
 *               of the receive  register of the channel. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__DMAR                    BITFIELD(15, 15)
#define MCSPI__MCSPI_CH2CONF__DMAR__POS               15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__DMAW   
 *
 * @BRIEF        DMA Write request. 
 *               The DMA Write request line is asserted when The channel is 
 *               enabled and the transmitter register of the channel is 
 *               empty. 
 *               The DMA Write request line is deasserted on load completion 
 *               of the transmitter register of the channel. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__DMAW                    BITFIELD(14, 14)
#define MCSPI__MCSPI_CH2CONF__DMAW__POS               14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TRM   
 *
 * @BRIEF        Transmit/Receive modes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TRM                     BITFIELD(13, 12)
#define MCSPI__MCSPI_CH2CONF__TRM__POS                12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL   
 *
 * @BRIEF        SPI word length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL                      BITFIELD(11, 7)
#define MCSPI__MCSPI_CH2CONF__WL__POS                 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__EPOL   
 *
 * @BRIEF        SPIEN polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__EPOL                    BITFIELD(6, 6)
#define MCSPI__MCSPI_CH2CONF__EPOL__POS               6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD   
 *
 * @BRIEF        Frequency divider for SPICLK. (only when the module is a 
 *               Master SPI device). A programmable clock divider divides the 
 *               SPI reference clock (CLKSPIREF) with a 4-bit value, and 
 *               results in a new clock SPICLK available to shift-in and 
 *               shift-out data. By default the clock divider ratio has a 
 *               power of two granularity when MCSPI_CHCONF[CLKG] is cleared, 
 *               Otherwise this register is the 4 LSB bit of a 12-bit 
 *               register concatenated with clock divider extension 
 *               MCSPI_CHCTRL[EXTCLK] register.The value description below 
 *               defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD                    BITFIELD(5, 2)
#define MCSPI__MCSPI_CH2CONF__CLKD__POS               2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__POL   
 *
 * @BRIEF        SPICLK polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__POL                     BITFIELD(1, 1)
#define MCSPI__MCSPI_CH2CONF__POL__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__PHA   
 *
 * @BRIEF        SPICLK phase - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__PHA                     BITFIELD(0, 0)
#define MCSPI__MCSPI_CH2CONF__PHA__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__RXFFF   
 *
 * @BRIEF        Channel "i" FIFO Receive Buffer Full Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__RXFFF                   BITFIELD(6, 6)
#define MCSPI__MCSPI_CH2STAT__RXFFF__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__RXFFE   
 *
 * @BRIEF        Channel "i" FIFO Receive Buffer Empty Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__RXFFE                   BITFIELD(5, 5)
#define MCSPI__MCSPI_CH2STAT__RXFFE__POS              5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__TXFFF   
 *
 * @BRIEF        Channel "i" FIFO Transmit Buffer Full Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__TXFFF                   BITFIELD(4, 4)
#define MCSPI__MCSPI_CH2STAT__TXFFF__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__TXFFE   
 *
 * @BRIEF        Channel "i" FIFO Transmit Buffer Empty Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__TXFFE                   BITFIELD(3, 3)
#define MCSPI__MCSPI_CH2STAT__TXFFE__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__EOT   
 *
 * @BRIEF        Channel "i" End of transfer Status. The definitions of 
 *               beginning and end of transfer vary with master versus slave 
 *               and the transfer format (Transmit/Receive modes, Turbo 
 *               mode). See dedicated chapters for details. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__EOT                     BITFIELD(2, 2)
#define MCSPI__MCSPI_CH2STAT__EOT__POS                2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__TXS   
 *
 * @BRIEF        Channel "i" Transmitter Register Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__TXS                     BITFIELD(1, 1)
#define MCSPI__MCSPI_CH2STAT__TXS__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__RXS   
 *
 * @BRIEF        Channel "i" Receiver Register Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__RXS                     BITFIELD(0, 0)
#define MCSPI__MCSPI_CH2STAT__RXS__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CTRL__EXTCLK   
 *
 * @BRIEF        Clock ratio extension: 
 *               This register is used to concatenate with MCSPI_CHCONF[CLKD] 
 *               register for clock ratio only when granularity is one clock 
 *               cycle (MCSPI_CHCONF[CLKG] set to 1). Then the max value 
 *               reached is 4096 clock divider ratio. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CTRL__EXTCLK                  BITFIELD(15, 8)
#define MCSPI__MCSPI_CH2CTRL__EXTCLK__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CTRL__EN   
 *
 * @BRIEF        Channel Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CTRL__EN                      BITFIELD(0, 0)
#define MCSPI__MCSPI_CH2CTRL__EN__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_TX2__TDATA   
 *
 * @BRIEF        Channel 2 Data to transmit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_TX2__TDATA                       BITFIELD(31, 0)
#define MCSPI__MCSPI_TX2__TDATA__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_RX2__RDATA   
 *
 * @BRIEF        Channel 2 Received Data - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_RX2__RDATA                       BITFIELD(31, 0)
#define MCSPI__MCSPI_RX2__RDATA__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKG   
 *
 * @BRIEF        Clock divider granularity 
 *               This register defines the granularity of channel clock 
 *               divider: power of two or one clock cycle granularity. 
 *               When this bit is set the register MCSPI_CHCTRL[EXTCLK] must 
 *               be configured to reach a maximum of 4096 clock divider 
 *               ratio.  
 *               Then The clock divider ratio is a concatenation of 
 *               MCSPI_CHCONF[CLKD] and  MCSPI_CHCTRL[EXTCLK] values - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKG                    BITFIELD(29, 29)
#define MCSPI__MCSPI_CH3CONF__CLKG__POS               29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__FFER   
 *
 * @BRIEF        FIFO enabled for receive:Only one channel can have this bit 
 *               field set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__FFER                    BITFIELD(28, 28)
#define MCSPI__MCSPI_CH3CONF__FFER__POS               28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__FFEW   
 *
 * @BRIEF        FIFO enabled for Transmit:Only one channel can have this bit 
 *               field set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__FFEW                    BITFIELD(27, 27)
#define MCSPI__MCSPI_CH3CONF__FFEW__POS               27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TCS3   
 *
 * @BRIEF        Chip Select Time Control 
 *               This 2-bits field defines the number of interface clock 
 *               cycles between CS toggling and first or last edge of SPI 
 *               clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TCS3                    BITFIELD(26, 25)
#define MCSPI__MCSPI_CH3CONF__TCS3__POS               25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__SBPOL   
 *
 * @BRIEF        Start bit polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__SBPOL                   BITFIELD(24, 24)
#define MCSPI__MCSPI_CH3CONF__SBPOL__POS              24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__SBE   
 *
 * @BRIEF        Start bit enable for SPI transfer - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__SBE                     BITFIELD(23, 23)
#define MCSPI__MCSPI_CH3CONF__SBE__POS                23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__FORCE   
 *
 * @BRIEF        Manual SPIEN assertion to keep SPIEN active between SPI 
 *               words. (single channel master mode only)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__FORCE                   BITFIELD(20, 20)
#define MCSPI__MCSPI_CH3CONF__FORCE__POS              20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TURBO   
 *
 * @BRIEF        Turbo mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TURBO                   BITFIELD(19, 19)
#define MCSPI__MCSPI_CH3CONF__TURBO__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__IS   
 *
 * @BRIEF        Input Select - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__IS                      BITFIELD(18, 18)
#define MCSPI__MCSPI_CH3CONF__IS__POS                 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__DPE1   
 *
 * @BRIEF        Transmission Enable for data line 1 (SPIDATAGZEN[1])  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__DPE1                    BITFIELD(17, 17)
#define MCSPI__MCSPI_CH3CONF__DPE1__POS               17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__DPE0   
 *
 * @BRIEF        Transmission Enable for data line 0 (SPIDATAGZEN[0])  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__DPE0                    BITFIELD(16, 16)
#define MCSPI__MCSPI_CH3CONF__DPE0__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__DMAR   
 *
 * @BRIEF        DMA Read request 
 *               The DMA Read request line is asserted when the channel is 
 *               enabled and a new data is available in the receive  register 
 *               of the channel. 
 *               The DMA Read request line  is deasserted on read completion 
 *               of the receive  register of the channel. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__DMAR                    BITFIELD(15, 15)
#define MCSPI__MCSPI_CH3CONF__DMAR__POS               15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__DMAW   
 *
 * @BRIEF        DMA Write request. 
 *               The DMA Write request line is asserted when The channel is 
 *               enabled and the transmitter register of the channel is 
 *               empty. 
 *               The DMA Write request line is deasserted on load completion 
 *               of the transmitter register of the channel. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__DMAW                    BITFIELD(14, 14)
#define MCSPI__MCSPI_CH3CONF__DMAW__POS               14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TRM   
 *
 * @BRIEF        Transmit/Receive modes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TRM                     BITFIELD(13, 12)
#define MCSPI__MCSPI_CH3CONF__TRM__POS                12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL   
 *
 * @BRIEF        SPI word length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL                      BITFIELD(11, 7)
#define MCSPI__MCSPI_CH3CONF__WL__POS                 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__EPOL   
 *
 * @BRIEF        SPIEN polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__EPOL                    BITFIELD(6, 6)
#define MCSPI__MCSPI_CH3CONF__EPOL__POS               6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD   
 *
 * @BRIEF        Frequency divider for SPICLK. (only when the module is a 
 *               Master SPI device). A programmable clock divider divides the 
 *               SPI reference clock (CLKSPIREF) with a 4-bit value, and 
 *               results in a new clock SPICLK available to shift-in and 
 *               shift-out data. By default the clock divider ratio has a 
 *               power of two granularity when MCSPI_CHCONF[CLKG] is cleared, 
 *               Otherwise this register is the 4 LSB bit of a 12-bit 
 *               register concatenated with clock divider extension 
 *               MCSPI_CHCTRL[EXTCLK] register.The value description below 
 *               defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD                    BITFIELD(5, 2)
#define MCSPI__MCSPI_CH3CONF__CLKD__POS               2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__POL   
 *
 * @BRIEF        SPICLK polarity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__POL                     BITFIELD(1, 1)
#define MCSPI__MCSPI_CH3CONF__POL__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__PHA   
 *
 * @BRIEF        SPICLK phase - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__PHA                     BITFIELD(0, 0)
#define MCSPI__MCSPI_CH3CONF__PHA__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__RXFFF   
 *
 * @BRIEF        Channel "i" FIFO Receive Buffer Full Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__RXFFF                   BITFIELD(6, 6)
#define MCSPI__MCSPI_CH3STAT__RXFFF__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__RXFFE   
 *
 * @BRIEF        Channel "i" FIFO Receive Buffer Empty Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__RXFFE                   BITFIELD(5, 5)
#define MCSPI__MCSPI_CH3STAT__RXFFE__POS              5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__TXFFF   
 *
 * @BRIEF        Channel "i" FIFO Transmit Buffer Full Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__TXFFF                   BITFIELD(4, 4)
#define MCSPI__MCSPI_CH3STAT__TXFFF__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__TXFFE   
 *
 * @BRIEF        Channel "i" FIFO Transmit Buffer Empty Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__TXFFE                   BITFIELD(3, 3)
#define MCSPI__MCSPI_CH3STAT__TXFFE__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__EOT   
 *
 * @BRIEF        Channel "i" End of transfer Status. The definitions of 
 *               beginning and end of transfer vary with master versus slave 
 *               and the transfer format (Transmit/Receive modes, Turbo 
 *               mode). See dedicated chapters for details. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__EOT                     BITFIELD(2, 2)
#define MCSPI__MCSPI_CH3STAT__EOT__POS                2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__TXS   
 *
 * @BRIEF        Channel "i" Transmitter Register Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__TXS                     BITFIELD(1, 1)
#define MCSPI__MCSPI_CH3STAT__TXS__POS                1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__RXS   
 *
 * @BRIEF        Channel "i" Receiver Register Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__RXS                     BITFIELD(0, 0)
#define MCSPI__MCSPI_CH3STAT__RXS__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CTRL__EXTCLK   
 *
 * @BRIEF        Clock ratio extension: 
 *               This register is used to concatenate with MCSPI_CHCONF[CLKD] 
 *               register for clock ratio only when granularity is one clock 
 *               cycle (MCSPI_CHCONF[CLKG] set to 1). Then the max value 
 *               reached is 4096 clock divider ratio. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CTRL__EXTCLK                  BITFIELD(15, 8)
#define MCSPI__MCSPI_CH3CTRL__EXTCLK__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CTRL__EN   
 *
 * @BRIEF        Channel Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CTRL__EN                      BITFIELD(0, 0)
#define MCSPI__MCSPI_CH3CTRL__EN__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_TX3__TDATA   
 *
 * @BRIEF        Channel 3 Data to transmit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_TX3__TDATA                       BITFIELD(31, 0)
#define MCSPI__MCSPI_TX3__TDATA__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_RX3__RDATA   
 *
 * @BRIEF        Channel 3 Received Data - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_RX3__RDATA                       BITFIELD(31, 0)
#define MCSPI__MCSPI_RX3__RDATA__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__WCNT   
 *
 * @BRIEF        Spi word counterThis register holds the programmable value 
 *               of number of SPI word to be transferred on channel which is 
 *               using the FIFO buffer.When transfer had started, a read back 
 *               in this register returns the current SPI word transfer 
 *               index. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__WCNT                  BITFIELD(31, 16)
#define MCSPI__MCSPI_XFERLEVEL__WCNT__POS             16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__AFL   
 *
 * @BRIEF        Buffer Almost Full 
 *               This register holds the programmable almost full level value 
 *               used to determine almost full buffer condition. If the user 
 *               wants an interrupt or a DMA read request to be issued during 
 *               a receive operation when the data buffer holds at least n 
 *               bytes, then the buffer MCSPI_MODULCTRL[AFL] must be set with 
 *               n-1.The size of this register is defined by the generic 
 *               parameter FFNBYTE. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__AFL                   BITFIELD(15, 8)
#define MCSPI__MCSPI_XFERLEVEL__AFL__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__AEL   
 *
 * @BRIEF        Buffer Almost EmptyThis register holds the programmable 
 *               almost empty level value used to determine almost empty 
 *               buffer condition. If the user wants an interrupt or a DMA 
 *               write request to be issued during a transmit operation when 
 *               the data buffer is able to receive n bytes, then the buffer 
 *               MCSPI_MODULCTRL[AEL] must be set with n-1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__AEL                   BITFIELD(7, 0)
#define MCSPI__MCSPI_XFERLEVEL__AEL__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_DAFTX__DAFTDATA   
 *
 * @BRIEF        FIFO Data to transmit with DMA 256 bit aligned address. 
 *               This Register is only is used when MCSPI_MODULCTRL[FDAA] is 
 *               set to "1" and only one of the MCSPI_CH(i)CONF[FFEW] of 
 *               enabled channels is set. If these conditions are not 
 *               respected any access to this register return a null value. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_DAFTX__DAFTDATA                  BITFIELD(31, 0)
#define MCSPI__MCSPI_DAFTX__DAFTDATA__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_DAFRX__DAFRDATA   
 *
 * @BRIEF        FIFO Data to transmit with DMA 256 bit aligned address. 
 *               This Register is only is used when MCSPI_MODULCTRL[FDAA] is 
 *               set to "1" and only one of the MCSPI_CH(i)CONF[FFEW] of 
 *               enabled channels is set. If these conditions are not 
 *               respected any access to this register return a null value. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_DAFRX__DAFRDATA                  BITFIELD(31, 0)
#define MCSPI__MCSPI_DAFRX__DAFRDATA__POS             0

    /* 
     * List of register bitfields values for component MCSPI
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_REV__SCHEME__LEGACY
 *
 * @BRIEF        Legacy ASP or WTBU scheme  - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_REV__SCHEME__LEGACY           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_REV__SCHEME__HIGHLANDER
 *
 * @BRIEF        Highlander 0.8 scheme  - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_REV__SCHEME__HIGHLANDER       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_REV__CUSTOM__READ0
 *
 * @BRIEF        Non custom (standard) revision  - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_REV__CUSTOM__READ0            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO__RETMODE__NORETMODE
 *
 * @BRIEF        Retention mode disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO__RETMODE__NORETMODE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO__RETMODE__RETMODEEN
 *
 * @BRIEF        Retention mode enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO__RETMODE__RETMODEEN    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO__FFNBYTE__FF16BYTES
 *
 * @BRIEF        FIFO 16 bytes depth - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO__FFNBYTE__FF16BYTES    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO__FFNBYTE__FF32BYTES
 *
 * @BRIEF        FIFO 32 bytes depth - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO__FFNBYTE__FF32BYTES    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO__FFNBYTE__FF64BYTES
 *
 * @BRIEF        FIFO 64 bytes depth - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO__FFNBYTE__FF64BYTES    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO__FFNBYTE__FF128BYTES
 *
 * @BRIEF        FIFO 128 bytes depth - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO__FFNBYTE__FF128BYTES   0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO__FFNBYTE__FF256BYTES
 *
 * @BRIEF        FIFO 256 bytes depth - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO__FFNBYTE__FF256BYTES   0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO__USEFIFO__NOFIFO
 *
 * @BRIEF        FIFO not implemented in design - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO__USEFIFO__NOFIFO       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_HWINFO__USEFIFO__FIFOEN
 *
 * @BRIEF        FIFO and its management implemented in design with depth 
 *               defined by FFNBYTE generic. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_HWINFO__USEFIFO__FIFOEN       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__IDLEMODE__FORCEIDLE
 *
 * @BRIEF        Force-idle mode: local target's idle state follows 
 *               (acknowledges) the system's idle requests unconditionally, 
 *               i.e. regardless of the IP module's internal 
 *               requirements.Backup mode, for debug only.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__IDLEMODE__FORCEIDLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__IDLEMODE__NOIDLE
 *
 * @BRIEF        No-idle mode: local target never enters idle state.Backup 
 *               mode, for debug only.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__IDLEMODE__NOIDLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__IDLEMODE__SMARTIDLE
 *
 * @BRIEF        Smart-idle mode: local target's idle state eventually 
 *               follows (acknowledges) the system's idle requests, depending 
 *               on the IP module's internal requirements.IP module shall not 
 *               generate (IRQ- or DMA-request-related) wakeup events.  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__IDLEMODE__SMARTIDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__IDLEMODE__SMARTIDLEWAKEUP
 *
 * @BRIEF        Smart-idle wakeup-capable mode: local target's idle state 
 *               eventually follows (acknowledges) the system's idle 
 *               requests, depending on the IP module's internal 
 *               requirements.IP module may generate (IRQ- or 
 *               DMA-request-related) wakeup events when in idle state.Mode 
 *               is only relevant if the appropriate IP module "swakeup" 
 *               output(s) is (are) implemented.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__IDLEMODE__SMARTIDLEWAKEUP 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__FREEEMU__EMUEN
 *
 * @BRIEF        IP module is sensitive to emulation suspend  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__FREEEMU__EMUEN     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__FREEEMU__EMUDIS
 *
 * @BRIEF        IP module is not sensitive to emulation suspend  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__FREEEMU__EMUDIS    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__SOFTRESET__NOACTION
 *
 * @BRIEF        No action  - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__SOFTRESET__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__SOFTRESET__RESETDONE
 *
 * @BRIEF        Reset done, no pending action  - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__SOFTRESET__RESETDONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__SOFTRESET__RESETONGOING
 *
 * @BRIEF        Reset (software or other) ongoing  - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__SOFTRESET__RESETONGOING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_HL_SYSCONFIG__SOFTRESET__SOFTRESET
 *
 * @BRIEF        Initiate software reset  - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_HL_SYSCONFIG__SOFTRESET__SOFTRESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__CLOCKACTIVITY__NONE
 *
 * @BRIEF        OCP and Functional clocks may be switched off. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__CLOCKACTIVITY__NONE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__CLOCKACTIVITY__OCP
 *
 * @BRIEF        OCP clock is maintained. Functional clock may be 
 *               switched-off. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__CLOCKACTIVITY__OCP    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__CLOCKACTIVITY__FUNC
 *
 * @BRIEF        Functional clock is maintained. OCP clock may be 
 *               switched-off. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__CLOCKACTIVITY__FUNC   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__CLOCKACTIVITY__BOTH
 *
 * @BRIEF        OCP and Functional clocks are maintained. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__CLOCKACTIVITY__BOTH   0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__SIDLEMODE__FORCE
 *
 * @BRIEF        If an idle request is detected, the McSPI acknowledges it 
 *               unconditionally and goes in Inactive mode. Interrupt, DMA 
 *               requests and wake up lines are unconditionally de-asserted 
 *               and the module wakeup capability is deactivated even if the 
 *               bit MCSPI_SYSCONFIG[EnaWakeUp] is set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__SIDLEMODE__FORCE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__SIDLEMODE__NO
 *
 * @BRIEF        If an idle request is detected, the request is ignored and 
 *               the module does not switch to wake up mode, and keeps on 
 *               behaving normally. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__SIDLEMODE__NO         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__SIDLEMODE__SMART
 *
 * @BRIEF        If an idle request is detected, the module will switch to 
 *               idle mode based on its internal activity. The wake up 
 *               capability cannot be used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__SIDLEMODE__SMART      0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__SIDLEMODE__SMART_IDLE_WAKEUP
 *
 * @BRIEF        If an idle request is detected, the module will switch to 
 *               idle mode based on its internal activity, and the wake up 
 *               capability can be used if the bit MCSPI_SYSCONFIG[EnaWakeUp] 
 *               is set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__SIDLEMODE__SMART_IDLE_WAKEUP 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__ENAWAKEUP__NOWAKEUP
 *
 * @BRIEF        WakeUp capability is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__ENAWAKEUP__NOWAKEUP   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__ENAWAKEUP__ON
 *
 * @BRIEF        WakeUp capability is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__ENAWAKEUP__ON         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__SOFTRESET__OFF
 *
 * @BRIEF        (write) Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__SOFTRESET__OFF        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__SOFTRESET__ON
 *
 * @BRIEF        (write) Set this bit to 1 to trigger a module reset.The bit 
 *               is automatically reset by the hardware. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__SOFTRESET__ON         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__AUTOIDLE__OFF
 *
 * @BRIEF        OCP clock is free-running - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__AUTOIDLE__OFF         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSCONFIG__AUTOIDLE__ON
 *
 * @BRIEF        Automatic OCP clock gating strategy is applied, based on the 
 *               OCP interface activity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSCONFIG__AUTOIDLE__ON          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSSTATUS__RESETDONE__INPROGRESS
 *
 * @BRIEF        Internal module reset is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSSTATUS__RESETDONE__INPROGRESS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYSSTATUS__RESETDONE__COMPLETED
 *
 * @BRIEF        Reset completed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYSSTATUS__RESETDONE__COMPLETED  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__EOW__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__EOW__NOEFFECT_W       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__EOW__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__EOW__NOEVNT_R         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__EOW__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__EOW__EVNT_R           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__EOW__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__EOW__CLEARSRC_W       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__WKS__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__WKS__NOEVNT_R         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__WKS__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__WKS__NOEFFECT_W       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__WKS__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__WKS__CLEARSRC_W       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__WKS__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__WKS__EVNT_R           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX3_FULL__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX3_FULL__NOEVNT_R    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX3_FULL__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX3_FULL__NOEFFECT_W  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX3_FULL__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX3_FULL__CLEARSRC_W  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX3_FULL__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX3_FULL__EVNT_R      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX3_UNDERFLOW__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX3_UNDERFLOW__NOEVNT_R 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX3_UNDERFLOW__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX3_UNDERFLOW__NOEFFECT_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX3_UNDERFLOW__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX3_UNDERFLOW__CLEARSRC_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX3_UNDERFLOW__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX3_UNDERFLOW__EVNT_R 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX3_EMPTY__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX3_EMPTY__NOEVNT_R   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX3_EMPTY__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX3_EMPTY__NOEFFECT_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX3_EMPTY__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX3_EMPTY__CLEARSRC_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX3_EMPTY__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX3_EMPTY__EVNT_R     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX2_FULL__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX2_FULL__NOEVNT_R    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX2_FULL__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX2_FULL__NOEFFECT_W  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX2_FULL__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX2_FULL__CLEARSRC_W  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX2_FULL__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX2_FULL__EVNT_R      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX2_UNDERFLOW__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX2_UNDERFLOW__NOEVNT_R 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX2_UNDERFLOW__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX2_UNDERFLOW__NOEFFECT_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX2_UNDERFLOW__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX2_UNDERFLOW__CLEARSRC_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX2_UNDERFLOW__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX2_UNDERFLOW__EVNT_R 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX2_EMPTY__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX2_EMPTY__NOEVNT_R   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX2_EMPTY__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX2_EMPTY__NOEFFECT_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX2_EMPTY__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX2_EMPTY__CLEARSRC_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX2_EMPTY__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX2_EMPTY__EVNT_R     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX1_FULL__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX1_FULL__NOEVNT_R    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX1_FULL__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX1_FULL__NOEFFECT_W  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX1_FULL__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX1_FULL__CLEARSRC_W  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX1_FULL__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX1_FULL__EVNT_R      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX1_UNDERFLOW__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX1_UNDERFLOW__NOEVNT_R 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX1_UNDERFLOW__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX1_UNDERFLOW__NOEFFECT_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX1_UNDERFLOW__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX1_UNDERFLOW__CLEARSRC_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX1_UNDERFLOW__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX1_UNDERFLOW__EVNT_R 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX1_EMPTY__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX1_EMPTY__NOEVNT_R   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX1_EMPTY__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX1_EMPTY__NOEFFECT_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX1_EMPTY__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX1_EMPTY__CLEARSRC_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX1_EMPTY__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX1_EMPTY__EVNT_R     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX0_OVERFLOW__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX0_OVERFLOW__NOEVNT_R 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX0_OVERFLOW__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX0_OVERFLOW__NOEFFECT_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX0_OVERFLOW__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX0_OVERFLOW__CLEARSRC_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX0_OVERFLOW__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX0_OVERFLOW__EVNT_R  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX0_FULL__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX0_FULL__NOEVNT_R    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX0_FULL__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX0_FULL__NOEFFECT_W  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX0_FULL__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX0_FULL__CLEARSRC_W  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__RX0_FULL__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__RX0_FULL__EVNT_R      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX0_UNDERFLOW__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX0_UNDERFLOW__NOEVNT_R 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX0_UNDERFLOW__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX0_UNDERFLOW__NOEFFECT_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX0_UNDERFLOW__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX0_UNDERFLOW__CLEARSRC_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX0_UNDERFLOW__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX0_UNDERFLOW__EVNT_R 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX0_EMPTY__NOEVNT_R
 *
 * @BRIEF        r: Event false - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX0_EMPTY__NOEVNT_R   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX0_EMPTY__NOEFFECT_W
 *
 * @BRIEF        w:Event status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX0_EMPTY__NOEFFECT_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX0_EMPTY__CLEARSRC_W
 *
 * @BRIEF        w:Event status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX0_EMPTY__CLEARSRC_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQSTATUS__TX0_EMPTY__EVNT_R
 *
 * @BRIEF        r: Event is pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQSTATUS__TX0_EMPTY__EVNT_R     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__EOW_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__EOW_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__EOW_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__EOW_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__WKE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__WKE__IRQDISABLED      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__WKE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__WKE__IRQENABLED       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX3_FULL_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX3_FULL_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX3_FULL_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX3_FULL_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX3_UNDERFLOW_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX3_UNDERFLOW_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX3_UNDERFLOW_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX3_UNDERFLOW_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX3_EMPTY_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX3_EMPTY_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX3_EMPTY_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX3_EMPTY_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX2_FULL_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX2_FULL_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX2_FULL_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX2_FULL_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX2_UNDERFLOW_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX2_UNDERFLOW_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX2_UNDERFLOW_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX2_UNDERFLOW_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX2_EMPTY_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX2_EMPTY_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX2_EMPTY_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX2_EMPTY_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX1_FULL_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX1_FULL_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX1_FULL_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX1_FULL_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX1_UNDERFLOW_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX1_UNDERFLOW_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX1_UNDERFLOW_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX1_UNDERFLOW_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX1_EMPTY_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX1_EMPTY_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX1_EMPTY_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX1_EMPTY_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX0_OVERFLOW_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX0_OVERFLOW_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX0_OVERFLOW_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX0_OVERFLOW_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX0_FULL_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX0_FULL_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__RX0_FULL_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__RX0_FULL_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX0_UNDERFLOW_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX0_UNDERFLOW_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX0_UNDERFLOW_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX0_UNDERFLOW_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX0_EMPTY_ENABLE__IRQDISABLED
 *
 * @BRIEF        Interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX0_EMPTY_ENABLE__IRQDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_IRQENABLE__TX0_EMPTY_ENABLE__IRQENABLED
 *
 * @BRIEF        Interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_IRQENABLE__TX0_EMPTY_ENABLE__IRQENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_WAKEUPENABLE__WKEN__NOWAKEUP
 *
 * @BRIEF        The event is not allowed to wakeup the system, even if the 
 *               global control bit MCSPI_SYSCONF[EnaWakeUp] is set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_WAKEUPENABLE__WKEN__NOWAKEUP     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_WAKEUPENABLE__WKEN__WAKEUP
 *
 * @BRIEF        The event is allowed to wakeup the system if the global 
 *               control bit MCSPI_SYSCONF[EnaWakeUp] is set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_WAKEUPENABLE__WKEN__WAKEUP       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SSB__OFF
 *
 * @BRIEF        No action. Writing 0 does not clear already set status bits; 
 *               This bit must be cleared prior attempting to clear a status 
 *               bit of the <MCSPI_IRQSTATUS> register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SSB__OFF                   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SSB__SETTHEMALL
 *
 * @BRIEF        Force to 1 all status bits of MCSPI_IRQSTATUS register. 
 *               Writing 1 into this bit sets to 1 all status bits contained 
 *               in the <MCSPI_IRQSTATUS> register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SSB__SETTHEMALL            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIENDIR__OUT
 *
 * @BRIEF        output (as in master mode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIENDIR__OUT              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIENDIR__IN
 *
 * @BRIEF        input (as in slave mode) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIENDIR__IN               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIDATDIR1__OUT
 *
 * @BRIEF        output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIDATDIR1__OUT            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIDATDIR1__IN
 *
 * @BRIEF        input - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIDATDIR1__IN             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIDATDIR0__OUT
 *
 * @BRIEF        output - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIDATDIR0__OUT            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__SPIDATDIR0__IN
 *
 * @BRIEF        input - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__SPIDATDIR0__IN             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__WAKD__DRIVENLOW
 *
 * @BRIEF        The pin is driven low. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__WAKD__DRIVENLOW            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_SYST__WAKD__DRIVENHIGH
 *
 * @BRIEF        The pin is driven high. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_SYST__WAKD__DRIVENHIGH           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__FDAA__NOSHADOWREG
 *
 * @BRIEF        FIFO data managed by MCSPI_TX(i) and MCSPI_RX(i) registers. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__FDAA__NOSHADOWREG     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__FDAA__SHADOWREGEN
 *
 * @BRIEF        FIFO data managed by MCSPI_DAFTX and MCSPI_DAFRX registers. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__FDAA__SHADOWREGEN     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__MOA__NOMULTIACCESS
 *
 * @BRIEF        Multiple word access disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__MOA__NOMULTIACCESS    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__MOA__MULTIACCES
 *
 * @BRIEF        Multiple word access enabled with FIFO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__MOA__MULTIACCES       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__INITDLY__NODELAY
 *
 * @BRIEF        No delay for first spi transfer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__INITDLY__NODELAY      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__INITDLY__4CLKDLY
 *
 * @BRIEF        The controller wait 4 spi bus clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__INITDLY__4CLKDLY      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__INITDLY__8CLKDLY
 *
 * @BRIEF        The controller wait 8 spi bus clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__INITDLY__8CLKDLY      0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__INITDLY__16CLKDLY
 *
 * @BRIEF        The controller wait 16 spi bus clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__INITDLY__16CLKDLY     0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__INITDLY__32CLKDLY
 *
 * @BRIEF        The controller wait 32 spi bus clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__INITDLY__32CLKDLY     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__SYSTEM_TEST__OFF
 *
 * @BRIEF        Functional mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__SYSTEM_TEST__OFF      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__SYSTEM_TEST__ON
 *
 * @BRIEF        System test mode (SYSTEST) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__SYSTEM_TEST__ON       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__MS__MASTER
 *
 * @BRIEF        Master  - The module generates the SPICLK and SPIEN[3:0] - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__MS__MASTER            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__MS__SLAVE
 *
 * @BRIEF        Slave - The module receives the SPICLK and SPIEN[3:0] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__MS__SLAVE             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__PIN34__4PINMODE
 *
 * @BRIEF        SPIEN is not used.In this mode all related option to chip 
 *               select have no meaning. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__PIN34__4PINMODE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__PIN34__3PINMODE
 *
 * @BRIEF        SPIEN is used as a chip select. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__PIN34__3PINMODE       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__SINGLE__MULTI
 *
 * @BRIEF        More than one channel will be used in master mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__SINGLE__MULTI         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_MODULCTRL__SINGLE__SINGLE
 *
 * @BRIEF        Only one channel will be used in master mode.  This bit must 
 *               be set in Force SPIEN mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_MODULCTRL__SINGLE__SINGLE        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKG__POWERTWO
 *
 * @BRIEF        Clock granularity of power of two - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKG__POWERTWO          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKG__ONECYCLE
 *
 * @BRIEF        One clock  cycle ganularity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKG__ONECYCLE          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__FFER__FFDISABLED
 *
 * @BRIEF        The buffer is not used to receive data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__FFER__FFDISABLED        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__FFER__FFENABLED
 *
 * @BRIEF        The buffer is used to receive data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__FFER__FFENABLED         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__FFEW__FFDISABLED
 *
 * @BRIEF        The buffer is not used to transmit data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__FFEW__FFDISABLED        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__FFEW__FFENABLED
 *
 * @BRIEF        The buffer is used to transmit data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__FFEW__FFENABLED         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TCS0__ZEROCYCLEDLY
 *
 * @BRIEF        0.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TCS0__ZEROCYCLEDLY      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TCS0__ONECYCLEDLY
 *
 * @BRIEF        1.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TCS0__ONECYCLEDLY       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TCS0__TWOCYCLEDLY
 *
 * @BRIEF        2.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TCS0__TWOCYCLEDLY       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TCS0__THREECYCLEDLY
 *
 * @BRIEF        3.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TCS0__THREECYCLEDLY     0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__SBPOL__LOWLEVEL
 *
 * @BRIEF        Start bit polarity is held to 0 during SPI transfer. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__SBPOL__LOWLEVEL         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__SBPOL__HIGHLEVEL
 *
 * @BRIEF        Start bit polarity is held to 1 during SPI transfer. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__SBPOL__HIGHLEVEL        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__SBE__DISABLED
 *
 * @BRIEF        Default SPI transfer length as specified by WL bit field - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__SBE__DISABLED           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__SBE__ENABLED
 *
 * @BRIEF        Start bit D/CX added before SPI transfer polarity is defined 
 *               by MCSPI_CH0CONF[SBPOL] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__SBE__ENABLED            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__SPIENSLV__SPIEN0
 *
 * @BRIEF        Detection enabled only on SPIEN[0] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__SPIENSLV__SPIEN0        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__SPIENSLV__SPIEN1
 *
 * @BRIEF        Detection enabled only on SPIEN[1] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__SPIENSLV__SPIEN1        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__SPIENSLV__SPIEN2
 *
 * @BRIEF        Detection enabled only on SPIEN[2] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__SPIENSLV__SPIEN2        0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__SPIENSLV__SPIEN3
 *
 * @BRIEF        Detection enabled only on SPIEN[3] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__SPIENSLV__SPIEN3        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__FORCE__DEASSERT
 *
 * @BRIEF        Writing 0 into this bit drives low the SPIEN line when 
 *               MCSPI_CHCONF(i)[EPOL]=0, and drives it high when 
 *               MCSPI_CHCONF(i)[EPOL]=1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__FORCE__DEASSERT         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__FORCE__ASSERT
 *
 * @BRIEF        Writing 1 into this bit drives high the SPIEN line when 
 *               MCSPI_CHCONF(i)[EPOL]=0, and drives it low when 
 *               MCSPI_CHCONF(i)[EPOL]=1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__FORCE__ASSERT           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TURBO__OFF
 *
 * @BRIEF        Turbo is deactivated (recommended for single SPI word 
 *               transfer) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TURBO__OFF              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TURBO__TURBO
 *
 * @BRIEF        Turbo is activated to maximize the throughput for multi SPI 
 *               words transfer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TURBO__TURBO            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__IS__LINE0
 *
 * @BRIEF        Data Line0 (SPIDAT[0]) selected for reception. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__IS__LINE0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__IS__LINE1
 *
 * @BRIEF        Data Line1 (SPIDAT[1]) selected for reception - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__IS__LINE1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__DPE1__ENABLED
 *
 * @BRIEF        Data Line1 (SPIDAT[1]) selected for transmission - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__DPE1__ENABLED           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__DPE1__DISABLED
 *
 * @BRIEF        No transmission on Data Line1 (SPIDAT[1]) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__DPE1__DISABLED          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__DPE0__ENABLED
 *
 * @BRIEF        Data Line0 (SPIDAT[0]) selected for transmission - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__DPE0__ENABLED           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__DPE0__DISABLED
 *
 * @BRIEF        No transmission on Data Line0 (SPIDAT[0]) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__DPE0__DISABLED          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__DMAR__DISABLED
 *
 * @BRIEF        DMA Read Request disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__DMAR__DISABLED          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__DMAR__ENABLED
 *
 * @BRIEF        DMA Read Request enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__DMAR__ENABLED           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__DMAW__DISABLED
 *
 * @BRIEF        DMA Write Request disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__DMAW__DISABLED          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__DMAW__ENABLED
 *
 * @BRIEF        DMA Write Request enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__DMAW__ENABLED           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TRM__TRANSRECEI
 *
 * @BRIEF        Transmit and Receive mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TRM__TRANSRECEI         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TRM__RECEIVONLY
 *
 * @BRIEF        Receive only mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TRM__RECEIVONLY         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TRM__TRANSONLY
 *
 * @BRIEF        Transmit only mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TRM__TRANSONLY          0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__TRM__RSVD
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__TRM__RSVD               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__RSVD0
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__RSVD0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__RSVD1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__RSVD1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__RSVD2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__RSVD2               0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__4BITS
 *
 * @BRIEF        The SPI word is 4-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__4BITS               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__5BITS
 *
 * @BRIEF        The SPI word is 5-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__5BITS               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__6BITS
 *
 * @BRIEF        The SPI word is 6-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__6BITS               0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__7BITS
 *
 * @BRIEF        The SPI word is 7-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__7BITS               0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__8BITS
 *
 * @BRIEF        The SPI word is 8-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__8BITS               0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__9BITS
 *
 * @BRIEF        The SPI word is 9-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__9BITS               0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__10BITS
 *
 * @BRIEF        The SPI word is 10-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__10BITS              0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__11BITS
 *
 * @BRIEF        The SPI word is 11-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__11BITS              0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__12BITS
 *
 * @BRIEF        The SPI word is 12-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__12BITS              0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__13BITS
 *
 * @BRIEF        The SPI word is 13-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__13BITS              0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__14BITS
 *
 * @BRIEF        The SPI word is 14-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__14BITS              0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__15BITS
 *
 * @BRIEF        The SPI word is 15-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__15BITS              0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__16BITS
 *
 * @BRIEF        The SPI word is 16-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__16BITS              0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__17BITS
 *
 * @BRIEF        The SPI word is 17-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__17BITS              0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__18BITS
 *
 * @BRIEF        The SPI word is 18-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__18BITS              0x11ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__19BITS
 *
 * @BRIEF        The SPI word is 19-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__19BITS              0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__20BITS
 *
 * @BRIEF        The SPI word is 20-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__20BITS              0x13ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__21BITS
 *
 * @BRIEF        The SPI word is 21-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__21BITS              0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__22BITS
 *
 * @BRIEF        The SPI word is 22-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__22BITS              0x15ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__23BITS
 *
 * @BRIEF        The SPI word is 23-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__23BITS              0x16ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__24BITS
 *
 * @BRIEF        The SPI word is 24-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__24BITS              0x17ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__25BITS
 *
 * @BRIEF        The SPI word is 25-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__25BITS              0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__26BITS
 *
 * @BRIEF        The SPI word is 26-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__26BITS              0x19ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__27BITS
 *
 * @BRIEF        The SPI word is 27-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__27BITS              0x1Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__28BITS
 *
 * @BRIEF        The SPI word is 28-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__28BITS              0x1Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__29BITS
 *
 * @BRIEF        The SPI word is 29-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__29BITS              0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__30BITS
 *
 * @BRIEF        The SPI word is 30-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__30BITS              0x1Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__31BITS
 *
 * @BRIEF        The SPI word is 31-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__31BITS              0x1Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__WL__32BITS
 *
 * @BRIEF        The SPI word is 32-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__WL__32BITS              0x1Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__EPOL__ACTIVEHIGH
 *
 * @BRIEF        SPIEN is held high during the active state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__EPOL__ACTIVEHIGH        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__EPOL__ACTIVELOW
 *
 * @BRIEF        SPIEN is held low during the active state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__EPOL__ACTIVELOW         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY1
 *
 * @BRIEF        1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY1            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY2
 *
 * @BRIEF        2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY2            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY4
 *
 * @BRIEF        4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY4            0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY8
 *
 * @BRIEF        8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY8            0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY16
 *
 * @BRIEF        16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY16           0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY32
 *
 * @BRIEF        32 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY32           0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY64
 *
 * @BRIEF        64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY64           0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY128
 *
 * @BRIEF        128 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY128          0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY256
 *
 * @BRIEF        256 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY256          0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY512
 *
 * @BRIEF        512 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY512          0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY1K
 *
 * @BRIEF        1024 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY1K           0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY2K
 *
 * @BRIEF        2048 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY2K           0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY4K
 *
 * @BRIEF        4096 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY4K           0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY8K
 *
 * @BRIEF        8192 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY8K           0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY16K
 *
 * @BRIEF        16384 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY16K          0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__CLKD__DIVBY32K
 *
 * @BRIEF        32768 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__CLKD__DIVBY32K          0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__POL__ACTIVEHIGH
 *
 * @BRIEF        SPICLK is held high during the active state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__POL__ACTIVEHIGH         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__POL__ACTIVELOW
 *
 * @BRIEF        SPICLK is held low during the active state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__POL__ACTIVELOW          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__PHA__ODD
 *
 * @BRIEF        Data are latched on odd numbered edges of SPICLK. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__PHA__ODD                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CONF__PHA__EVEN
 *
 * @BRIEF        Data are latched on even numbered edges of SPICLK. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CONF__PHA__EVEN               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__RXFFF__NOTFULL
 *
 * @BRIEF        FIFO Receive Buffer is not full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__RXFFF__NOTFULL          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__RXFFF__FULL
 *
 * @BRIEF        FIFO Receive Buffer is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__RXFFF__FULL             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__RXFFE__NOTEMPTY
 *
 * @BRIEF        FIFO Receive Buffer is not empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__RXFFE__NOTEMPTY         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__RXFFE__EMPTY
 *
 * @BRIEF        FIFO Receive Buffer is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__RXFFE__EMPTY            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__TXFFF__NOTFULL
 *
 * @BRIEF        FIFO Transmit Buffer is not full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__TXFFF__NOTFULL          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__TXFFF__FULL
 *
 * @BRIEF        FIFO Transmit Buffer is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__TXFFF__FULL             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__TXFFE__NOTEMPTY
 *
 * @BRIEF        FIFO Transmit Buffer is not empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__TXFFE__NOTEMPTY         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__TXFFE__EMPTY
 *
 * @BRIEF        FIFO Transmit Buffer is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__TXFFE__EMPTY            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__EOT__INPROGRESS
 *
 * @BRIEF        This flag is automatically cleared when the shift register 
 *               is loaded with the data from the transmitter register 
 *               (beginning of transfer). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__EOT__INPROGRESS         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__EOT__COMPLETED
 *
 * @BRIEF        This flag is automatically set to one at the end of an SPI 
 *               transfer. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__EOT__COMPLETED          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__TXS__FULL
 *
 * @BRIEF        Register is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__TXS__FULL               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__TXS__EMPTY
 *
 * @BRIEF        Register is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__TXS__EMPTY              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__RXS__EMPTY
 *
 * @BRIEF        Register is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__RXS__EMPTY              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0STAT__RXS__FULL
 *
 * @BRIEF        Register is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0STAT__RXS__FULL               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CTRL__EXTCLK__EXTZERO
 *
 * @BRIEF        Clock ratio is CLKD + 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CTRL__EXTCLK__EXTZERO         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CTRL__EXTCLK__EXTONE
 *
 * @BRIEF        Clock ratio is CLKD + 1 + 16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CTRL__EXTCLK__EXTONE          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CTRL__EXTCLK__EXT4080
 *
 * @BRIEF        Clock ratio is CLKD + 1 + 4080 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CTRL__EXTCLK__EXT4080         0xFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CTRL__EN__NACT
 *
 * @BRIEF        Channel "i" is not active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CTRL__EN__NACT                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH0CTRL__EN__ACT
 *
 * @BRIEF        Channel "i" is active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH0CTRL__EN__ACT                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKG__POWERTWO
 *
 * @BRIEF        Clock granularity of power of two - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKG__POWERTWO          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKG__ONECYCLE
 *
 * @BRIEF        One clock  cycle ganularity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKG__ONECYCLE          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__FFER__FFDISABLED
 *
 * @BRIEF        The buffer is not used to receive data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__FFER__FFDISABLED        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__FFER__FFENABLED
 *
 * @BRIEF        The buffer is used to receive data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__FFER__FFENABLED         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__FFEW__FFDISABLED
 *
 * @BRIEF        The buffer is not used to transmit data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__FFEW__FFDISABLED        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__FFEW__FFENABLED
 *
 * @BRIEF        The buffer is used to transmit data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__FFEW__FFENABLED         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TCS1__ZEROCYCLEDLY
 *
 * @BRIEF        0.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TCS1__ZEROCYCLEDLY      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TCS1__ONECYCLEDLY
 *
 * @BRIEF        1.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TCS1__ONECYCLEDLY       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TCS1__TWOCYCLEDLY
 *
 * @BRIEF        2.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TCS1__TWOCYCLEDLY       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TCS1__THREECYCLEDLY
 *
 * @BRIEF        3.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TCS1__THREECYCLEDLY     0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__SBPOL__LOWLEVEL
 *
 * @BRIEF        Start bit polarity is held to 0 during SPI transfer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__SBPOL__LOWLEVEL         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__SBPOL__HIGHLEVEL
 *
 * @BRIEF        Start bit polarity is held to 1 during SPI transfer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__SBPOL__HIGHLEVEL        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__SBE__DISABLED
 *
 * @BRIEF        Default SPI transfer length as specified by WL bit field - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__SBE__DISABLED           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__SBE__ENABLED
 *
 * @BRIEF        Start bit D/CX added before SPI transfer polarity is defined 
 *               by MCSPI_CH1CONF[SBPOL] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__SBE__ENABLED            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__FORCE__DEASSERT
 *
 * @BRIEF        Writing 0 into this bit drives low the SPIEN line when 
 *               MCSPI_CHCONF(i)[EPOL]=0, and drives it high when 
 *               MCSPI_CHCONF(i)[EPOL]=1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__FORCE__DEASSERT         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__FORCE__ASSERT
 *
 * @BRIEF        Writing 1 into this bit drives high the SPIEN line when 
 *               MCSPI_CHCONF(i)[EPOL]=0, and drives it low when 
 *               MCSPI_CHCONF(i)[EPOL]=1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__FORCE__ASSERT           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TURBO__OFF
 *
 * @BRIEF        Turbo is deactivated (recommended for single SPI word 
 *               transfer) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TURBO__OFF              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TURBO__TURBO
 *
 * @BRIEF        Turbo is activated to maximize the throughput for multi SPI 
 *               words transfer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TURBO__TURBO            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__IS__LINE0
 *
 * @BRIEF        Data Line0 (SPIDAT[0]) selected for reception. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__IS__LINE0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__IS__LINE1
 *
 * @BRIEF        Data Line1 (SPIDAT[1]) selected for reception - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__IS__LINE1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__DPE1__ENABLED
 *
 * @BRIEF        Data Line1 (SPIDAT[1]) selected for transmission - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__DPE1__ENABLED           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__DPE1__DISABLED
 *
 * @BRIEF        No transmission on Data Line1 (SPIDAT[1]) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__DPE1__DISABLED          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__DPE0__ENABLED
 *
 * @BRIEF        Data Line0 (SPIDAT[0]) selected for transmission - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__DPE0__ENABLED           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__DPE0__DISABLED
 *
 * @BRIEF        No transmission on Data Line0 (SPIDAT[0]) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__DPE0__DISABLED          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__DMAR__DISABLED
 *
 * @BRIEF        DMA Read Request disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__DMAR__DISABLED          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__DMAR__ENABLED
 *
 * @BRIEF        DMA Read Request enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__DMAR__ENABLED           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__DMAW__DISABLED
 *
 * @BRIEF        DMA Write Request disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__DMAW__DISABLED          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__DMAW__ENABLED
 *
 * @BRIEF        DMA Write Request enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__DMAW__ENABLED           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TRM__TRANSRECEI
 *
 * @BRIEF        Transmit and Receive mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TRM__TRANSRECEI         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TRM__RECEIVONLY
 *
 * @BRIEF        Receive only mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TRM__RECEIVONLY         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TRM__TRANSONLY
 *
 * @BRIEF        Transmit only mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TRM__TRANSONLY          0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__TRM__RSVD
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__TRM__RSVD               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__RSVD0
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__RSVD0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__RSVD1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__RSVD1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__RSVD2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__RSVD2               0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__4BITS
 *
 * @BRIEF        The SPI word is 4-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__4BITS               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__5BITS
 *
 * @BRIEF        The SPI word is 5-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__5BITS               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__6BITS
 *
 * @BRIEF        The SPI word is 6-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__6BITS               0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__7BITS
 *
 * @BRIEF        The SPI word is 7-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__7BITS               0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__8BITS
 *
 * @BRIEF        The SPI word is 8-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__8BITS               0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__9BITS
 *
 * @BRIEF        The SPI word is 9-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__9BITS               0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__10BITS
 *
 * @BRIEF        The SPI word is 10-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__10BITS              0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__11BITS
 *
 * @BRIEF        The SPI word is 11-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__11BITS              0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__12BITS
 *
 * @BRIEF        The SPI word is 12-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__12BITS              0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__13BITS
 *
 * @BRIEF        The SPI word is 13-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__13BITS              0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__14BITS
 *
 * @BRIEF        The SPI word is 14-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__14BITS              0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__15BITS
 *
 * @BRIEF        The SPI word is 15-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__15BITS              0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__16BITS
 *
 * @BRIEF        The SPI word is 16-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__16BITS              0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__17BITS
 *
 * @BRIEF        The SPI word is 17-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__17BITS              0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__18BITS
 *
 * @BRIEF        The SPI word is 18-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__18BITS              0x11ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__19BITS
 *
 * @BRIEF        The SPI word is 19-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__19BITS              0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__20BITS
 *
 * @BRIEF        The SPI word is 20-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__20BITS              0x13ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__21BITS
 *
 * @BRIEF        The SPI word is 21-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__21BITS              0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__22BITS
 *
 * @BRIEF        The SPI word is 22-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__22BITS              0x15ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__23BITS
 *
 * @BRIEF        The SPI word is 23-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__23BITS              0x16ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__24BITS
 *
 * @BRIEF        The SPI word is 24-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__24BITS              0x17ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__25BITS
 *
 * @BRIEF        The SPI word is 25-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__25BITS              0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__26BITS
 *
 * @BRIEF        The SPI word is 26-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__26BITS              0x19ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__27BITS
 *
 * @BRIEF        The SPI word is 27-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__27BITS              0x1Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__28BITS
 *
 * @BRIEF        The SPI word is 28-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__28BITS              0x1Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__29BITS
 *
 * @BRIEF        The SPI word is 29-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__29BITS              0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__30BITS
 *
 * @BRIEF        The SPI word is 30-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__30BITS              0x1Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__31BITS
 *
 * @BRIEF        The SPI word is 31-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__31BITS              0x1Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__WL__32BITS
 *
 * @BRIEF        The SPI word is 32-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__WL__32BITS              0x1Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__EPOL__ACTIVEHIGH
 *
 * @BRIEF        SPIEN is held high during the active state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__EPOL__ACTIVEHIGH        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__EPOL__ACTIVELOW
 *
 * @BRIEF        SPIEN is held low during the active state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__EPOL__ACTIVELOW         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY1
 *
 * @BRIEF        1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY1            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY2
 *
 * @BRIEF        2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY2            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY4
 *
 * @BRIEF        4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY4            0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY8
 *
 * @BRIEF        8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY8            0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY16
 *
 * @BRIEF        16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY16           0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY32
 *
 * @BRIEF        32 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY32           0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY64
 *
 * @BRIEF        64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY64           0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY128
 *
 * @BRIEF        128 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY128          0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY256
 *
 * @BRIEF        256 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY256          0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY512
 *
 * @BRIEF        512 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY512          0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY1K
 *
 * @BRIEF        1024 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY1K           0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY2K
 *
 * @BRIEF        2048 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY2K           0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY4K
 *
 * @BRIEF        4096 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY4K           0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY8K
 *
 * @BRIEF        8192 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY8K           0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY16K
 *
 * @BRIEF        16384 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY16K          0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__CLKD__DIVBY32K
 *
 * @BRIEF        32768 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__CLKD__DIVBY32K          0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__POL__ACTIVEHIGH
 *
 * @BRIEF        SPICLK is held high during the active state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__POL__ACTIVEHIGH         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__POL__ACTIVELOW
 *
 * @BRIEF        SPICLK is held low during the active state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__POL__ACTIVELOW          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__PHA__ODD
 *
 * @BRIEF        Data are latched on odd numbered edges of SPICLK. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__PHA__ODD                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CONF__PHA__EVEN
 *
 * @BRIEF        Data are latched on even numbered edges of SPICLK. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CONF__PHA__EVEN               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__RXFFF__NOTFULL
 *
 * @BRIEF        FIFO Receive Buffer is not full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__RXFFF__NOTFULL          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__RXFFF__FULL
 *
 * @BRIEF        FIFO Receive Buffer is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__RXFFF__FULL             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__RXFFE__NOTEMPTY
 *
 * @BRIEF        FIFO Receive Buffer is not empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__RXFFE__NOTEMPTY         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__RXFFE__EMPTY
 *
 * @BRIEF        FIFO Receive Buffer is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__RXFFE__EMPTY            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__TXFFF__NOTFULL
 *
 * @BRIEF        FIFO Transmit Buffer is not full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__TXFFF__NOTFULL          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__TXFFF__FULL
 *
 * @BRIEF        FIFO Transmit Buffer is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__TXFFF__FULL             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__TXFFE__NOTEMPTY
 *
 * @BRIEF        FIFO Transmit Buffer is not empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__TXFFE__NOTEMPTY         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__TXFFE__EMPTY
 *
 * @BRIEF        FIFO Transmit Buffer is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__TXFFE__EMPTY            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__EOT__INPROGRESS
 *
 * @BRIEF        This flag is automatically cleared when the shift register 
 *               is loaded with the data from the transmitter register 
 *               (beginning of transfer). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__EOT__INPROGRESS         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__EOT__COMPLETED
 *
 * @BRIEF        This flag is automatically set to one at the end of an SPI 
 *               transfer. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__EOT__COMPLETED          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__TXS__FULL
 *
 * @BRIEF        Register is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__TXS__FULL               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__TXS__EMPTY
 *
 * @BRIEF        Register is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__TXS__EMPTY              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__RXS__EMPTY
 *
 * @BRIEF        Register is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__RXS__EMPTY              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1STAT__RXS__FULL
 *
 * @BRIEF        Register is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1STAT__RXS__FULL               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CTRL__EXTCLK__EXTZERO
 *
 * @BRIEF        Clock ratio is CLKD + 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CTRL__EXTCLK__EXTZERO         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CTRL__EXTCLK__EXTONE
 *
 * @BRIEF        Clock ratio is CLKD + 1 + 16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CTRL__EXTCLK__EXTONE          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CTRL__EXTCLK__EXT4080
 *
 * @BRIEF        Clock ratio is CLKD + 1 + 4080 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CTRL__EXTCLK__EXT4080         0xFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CTRL__EN__NACT
 *
 * @BRIEF        Channel "i" is not active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CTRL__EN__NACT                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH1CTRL__EN__ACT
 *
 * @BRIEF        Channel "i" is active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH1CTRL__EN__ACT                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKG__POWERTWO
 *
 * @BRIEF        Clock granularity of power of two - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKG__POWERTWO          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKG__ONECYCLE
 *
 * @BRIEF        One clock  cycle ganularity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKG__ONECYCLE          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__FFER__FFDISABLED
 *
 * @BRIEF        The buffer is not used to receive data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__FFER__FFDISABLED        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__FFER__FFENABLED
 *
 * @BRIEF        The buffer is used to receive data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__FFER__FFENABLED         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__FFEW__FFDISABLED
 *
 * @BRIEF        The buffer is not used to transmit data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__FFEW__FFDISABLED        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__FFEW__FFENABLED
 *
 * @BRIEF        The buffer is used to transmit data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__FFEW__FFENABLED         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TCS2__ZEROCYCLEDLY
 *
 * @BRIEF        0.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TCS2__ZEROCYCLEDLY      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TCS2__ONECYCLEDLY
 *
 * @BRIEF        1.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TCS2__ONECYCLEDLY       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TCS2__TWOCYCLEDLY
 *
 * @BRIEF        2.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TCS2__TWOCYCLEDLY       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TCS2__THREECYCLEDLY
 *
 * @BRIEF        3.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TCS2__THREECYCLEDLY     0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__SBPOL__LOWLEVEL
 *
 * @BRIEF        Start bit polarity is held to 0 during SPI transfer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__SBPOL__LOWLEVEL         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__SBPOL__HIGHLEVEL
 *
 * @BRIEF        Start bit polarity is held to 1 during SPI transfer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__SBPOL__HIGHLEVEL        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__SBE__DISABLED
 *
 * @BRIEF        Default SPI transfer length as specified by WL bit field - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__SBE__DISABLED           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__SBE__ENABLED
 *
 * @BRIEF        Start bit D/CX added before SPI transfer polarity is defined 
 *               by MCSPI_CH2CONF[SBPOL] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__SBE__ENABLED            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__FORCE__DEASSERT
 *
 * @BRIEF        Writing 0 into this bit drives low the SPIEN line when 
 *               MCSPI_CHCONF(i)[EPOL]=0, and drives it high when 
 *               MCSPI_CHCONF(i)[EPOL]=1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__FORCE__DEASSERT         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__FORCE__ASSERT
 *
 * @BRIEF        Writing 1 into this bit drives high the SPIEN line when 
 *               MCSPI_CHCONF(i)[EPOL]=0, and drives it low when 
 *               MCSPI_CHCONF(i)[EPOL]=1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__FORCE__ASSERT           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TURBO__OFF
 *
 * @BRIEF        Turbo is deactivated (recommended for single SPI word 
 *               transfer) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TURBO__OFF              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TURBO__TURBO
 *
 * @BRIEF        Turbo is activated to maximize the throughput for multi SPI 
 *               words transfer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TURBO__TURBO            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__IS__LINE0
 *
 * @BRIEF        Data Line0 (SPIDAT[0]) selected for reception. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__IS__LINE0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__IS__LINE1
 *
 * @BRIEF        Data Line1 (SPIDAT[1]) selected for reception - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__IS__LINE1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__DPE1__ENABLED
 *
 * @BRIEF        Data Line1 (SPIDAT[1]) selected for transmission - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__DPE1__ENABLED           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__DPE1__DISABLED
 *
 * @BRIEF        No transmission on Data Line1 (SPIDAT[1]) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__DPE1__DISABLED          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__DPE0__ENABLED
 *
 * @BRIEF        Data Line0 (SPIDAT[0]) selected for transmission - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__DPE0__ENABLED           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__DPE0__DISABLED
 *
 * @BRIEF        No transmission on Data Line0 (SPIDAT[0]) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__DPE0__DISABLED          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__DMAR__DISABLED
 *
 * @BRIEF        DMA Read Request disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__DMAR__DISABLED          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__DMAR__ENABLED
 *
 * @BRIEF        DMA Read Request enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__DMAR__ENABLED           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__DMAW__DISABLED
 *
 * @BRIEF        DMA Write Request disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__DMAW__DISABLED          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__DMAW__ENABLED
 *
 * @BRIEF        DMA Write Request enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__DMAW__ENABLED           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TRM__TRANSRECEI
 *
 * @BRIEF        Transmit and Receive mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TRM__TRANSRECEI         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TRM__RECEIVONLY
 *
 * @BRIEF        Receive only mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TRM__RECEIVONLY         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TRM__TRANSONLY
 *
 * @BRIEF        Transmit only mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TRM__TRANSONLY          0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__TRM__RSVD
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__TRM__RSVD               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__RSVD0
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__RSVD0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__RSVD1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__RSVD1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__RSVD2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__RSVD2               0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__4BITS
 *
 * @BRIEF        The SPI word is 4-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__4BITS               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__5BITS
 *
 * @BRIEF        The SPI word is 5-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__5BITS               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__6BITS
 *
 * @BRIEF        The SPI word is 6-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__6BITS               0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__7BITS
 *
 * @BRIEF        The SPI word is 7-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__7BITS               0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__8BITS
 *
 * @BRIEF        The SPI word is 8-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__8BITS               0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__9BITS
 *
 * @BRIEF        The SPI word is 9-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__9BITS               0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__10BITS
 *
 * @BRIEF        The SPI word is 10-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__10BITS              0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__11BITS
 *
 * @BRIEF        The SPI word is 11-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__11BITS              0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__12BITS
 *
 * @BRIEF        The SPI word is 12-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__12BITS              0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__13BITS
 *
 * @BRIEF        The SPI word is 13-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__13BITS              0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__14BITS
 *
 * @BRIEF        The SPI word is 14-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__14BITS              0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__15BITS
 *
 * @BRIEF        The SPI word is 15-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__15BITS              0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__16BITS
 *
 * @BRIEF        The SPI word is 16-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__16BITS              0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__17BITS
 *
 * @BRIEF        The SPI word is 17-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__17BITS              0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__18BITS
 *
 * @BRIEF        The SPI word is 18-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__18BITS              0x11ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__19BITS
 *
 * @BRIEF        The SPI word is 19-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__19BITS              0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__20BITS
 *
 * @BRIEF        The SPI word is 20-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__20BITS              0x13ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__21BITS
 *
 * @BRIEF        The SPI word is 21-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__21BITS              0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__22BITS
 *
 * @BRIEF        The SPI word is 22-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__22BITS              0x15ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__23BITS
 *
 * @BRIEF        The SPI word is 23-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__23BITS              0x16ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__24BITS
 *
 * @BRIEF        The SPI word is 24-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__24BITS              0x17ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__25BITS
 *
 * @BRIEF        The SPI word is 25-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__25BITS              0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__26BITS
 *
 * @BRIEF        The SPI word is 26-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__26BITS              0x19ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__27BITS
 *
 * @BRIEF        The SPI word is 27-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__27BITS              0x1Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__28BITS
 *
 * @BRIEF        The SPI word is 28-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__28BITS              0x1Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__29BITS
 *
 * @BRIEF        The SPI word is 29-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__29BITS              0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__30BITS
 *
 * @BRIEF        The SPI word is 30-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__30BITS              0x1Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__31BITS
 *
 * @BRIEF        The SPI word is 31-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__31BITS              0x1Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__WL__32BITS
 *
 * @BRIEF        The SPI word is 32-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__WL__32BITS              0x1Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__EPOL__ACTIVEHIGH
 *
 * @BRIEF        SPIEN is held high during the active state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__EPOL__ACTIVEHIGH        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__EPOL__ACTIVELOW
 *
 * @BRIEF        SPIEN is held low during the active state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__EPOL__ACTIVELOW         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY1
 *
 * @BRIEF        1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY1            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY2
 *
 * @BRIEF        2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY2            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY4
 *
 * @BRIEF        4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY4            0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY8
 *
 * @BRIEF        8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY8            0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY16
 *
 * @BRIEF        16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY16           0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY32
 *
 * @BRIEF        32 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY32           0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY64
 *
 * @BRIEF        64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY64           0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY128
 *
 * @BRIEF        128 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY128          0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY256
 *
 * @BRIEF        256 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY256          0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY512
 *
 * @BRIEF        512 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY512          0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY1K
 *
 * @BRIEF        1024 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY1K           0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY2K
 *
 * @BRIEF        2048 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY2K           0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY4K
 *
 * @BRIEF        4096 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY4K           0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY8K
 *
 * @BRIEF        8192 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY8K           0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY16K
 *
 * @BRIEF        16384 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY16K          0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__CLKD__DIVBY32K
 *
 * @BRIEF        32768 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__CLKD__DIVBY32K          0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__POL__ACTIVEHIGH
 *
 * @BRIEF        SPICLK is held high during the active state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__POL__ACTIVEHIGH         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__POL__ACTIVELOW
 *
 * @BRIEF        SPICLK is held low during the active state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__POL__ACTIVELOW          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__PHA__ODD
 *
 * @BRIEF        Data are latched on odd numbered edges of SPICLK. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__PHA__ODD                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CONF__PHA__EVEN
 *
 * @BRIEF        Data are latched on even numbered edges of SPICLK. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CONF__PHA__EVEN               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__RXFFF__NOTFULL
 *
 * @BRIEF        FIFO Receive Buffer is not full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__RXFFF__NOTFULL          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__RXFFF__FULL
 *
 * @BRIEF        FIFO Receive Buffer is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__RXFFF__FULL             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__RXFFE__NOTEMPTY
 *
 * @BRIEF        FIFO Receive Buffer is not empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__RXFFE__NOTEMPTY         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__RXFFE__EMPTY
 *
 * @BRIEF        FIFO Receive Buffer is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__RXFFE__EMPTY            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__TXFFF__NOTFULL
 *
 * @BRIEF        FIFO Transmit Buffer is not full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__TXFFF__NOTFULL          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__TXFFF__FULL
 *
 * @BRIEF        FIFO Transmit Buffer is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__TXFFF__FULL             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__TXFFE__NOTEMPTY
 *
 * @BRIEF        FIFO Transmit Buffer is not empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__TXFFE__NOTEMPTY         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__TXFFE__EMPTY
 *
 * @BRIEF        FIFO Transmit Buffer is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__TXFFE__EMPTY            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__EOT__INPROGRESS
 *
 * @BRIEF        This flag is automatically cleared when the shift register 
 *               is loaded with the data from the transmitter register 
 *               (beginning of transfer). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__EOT__INPROGRESS         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__EOT__COMPLETED
 *
 * @BRIEF        This flag is automatically set to one at the end of an SPI 
 *               transfer. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__EOT__COMPLETED          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__TXS__FULL
 *
 * @BRIEF        Register is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__TXS__FULL               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__TXS__EMPTY
 *
 * @BRIEF        Register is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__TXS__EMPTY              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__RXS__EMPTY
 *
 * @BRIEF        Register is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__RXS__EMPTY              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2STAT__RXS__FULL
 *
 * @BRIEF        Register is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2STAT__RXS__FULL               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CTRL__EXTCLK__EXTZERO
 *
 * @BRIEF        Clock ratio is CLKD + 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CTRL__EXTCLK__EXTZERO         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CTRL__EXTCLK__EXTONE
 *
 * @BRIEF        Clock ratio is CLKD + 1 + 16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CTRL__EXTCLK__EXTONE          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CTRL__EXTCLK__EXT4080
 *
 * @BRIEF        Clock ratio is CLKD + 1 + 4080 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CTRL__EXTCLK__EXT4080         0xFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CTRL__EN__NACT
 *
 * @BRIEF        Channel "i" is not active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CTRL__EN__NACT                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH2CTRL__EN__ACT
 *
 * @BRIEF        Channel "i" is active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH2CTRL__EN__ACT                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKG__POWERTWO
 *
 * @BRIEF        Clock granularity of power of two - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKG__POWERTWO          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKG__ONECYCLE
 *
 * @BRIEF        One clock  cycle ganularity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKG__ONECYCLE          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__FFER__FFDISABLED
 *
 * @BRIEF        The buffer is not used to receive data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__FFER__FFDISABLED        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__FFER__FFENABLED
 *
 * @BRIEF        The buffer is used to receive data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__FFER__FFENABLED         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__FFEW__FFDISABLED
 *
 * @BRIEF        The buffer is not used to transmit data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__FFEW__FFDISABLED        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__FFEW__FFENABLED
 *
 * @BRIEF        The buffer is used to transmit data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__FFEW__FFENABLED         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TCS3__ZEROCYCLEDLY
 *
 * @BRIEF        0.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TCS3__ZEROCYCLEDLY      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TCS3__ONECYCLEDLY
 *
 * @BRIEF        1.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TCS3__ONECYCLEDLY       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TCS3__TWOCYCLEDLY
 *
 * @BRIEF        2.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TCS3__TWOCYCLEDLY       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TCS3__THREECYCLEDLY
 *
 * @BRIEF        3.5 clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TCS3__THREECYCLEDLY     0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__SBPOL__LOWLEVEL
 *
 * @BRIEF        Start bit polarity is held to 0 during SPI transfer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__SBPOL__LOWLEVEL         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__SBPOL__HIGHLEVEL
 *
 * @BRIEF        Start bit polarity is held to 1 during SPI transfer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__SBPOL__HIGHLEVEL        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__SBE__DISABLED
 *
 * @BRIEF        Default SPI transfer length as specified by WL bit field - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__SBE__DISABLED           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__SBE__ENABLED
 *
 * @BRIEF        Start bit D/CX added before SPI transfer polarity is defined 
 *               by MCSPI_CH3CONF[SBPOL] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__SBE__ENABLED            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__FORCE__DEASSERT
 *
 * @BRIEF        Writing 0 into this bit drives low the SPIEN line when 
 *               MCSPI_CHCONF(i)[EPOL]=0, and drives it high when 
 *               MCSPI_CHCONF(i)[EPOL]=1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__FORCE__DEASSERT         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__FORCE__ASSERT
 *
 * @BRIEF        Writing 1 into this bit drives high the SPIEN line when 
 *               MCSPI_CHCONF(i)[EPOL]=0, and drives it low when 
 *               MCSPI_CHCONF(i)[EPOL]=1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__FORCE__ASSERT           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TURBO__OFF
 *
 * @BRIEF        Turbo is deactivated (recommended for single SPI word 
 *               transfer) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TURBO__OFF              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TURBO__TURBO
 *
 * @BRIEF        Turbo is activated to maximize the throughput for multi SPI 
 *               words transfer. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TURBO__TURBO            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__IS__LINE0
 *
 * @BRIEF        Data Line0 (SPIDAT[0]) selected for reception. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__IS__LINE0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__IS__LINE1
 *
 * @BRIEF        Data Line1 (SPIDAT[1]) selected for reception - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__IS__LINE1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__DPE1__ENABLED
 *
 * @BRIEF        Data Line1 (SPIDAT[1]) selected for transmission - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__DPE1__ENABLED           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__DPE1__DISABLED
 *
 * @BRIEF        No transmission on Data Line1 (SPIDAT[1]) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__DPE1__DISABLED          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__DPE0__ENABLED
 *
 * @BRIEF        Data Line0 (SPIDAT[0]) selected for transmission - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__DPE0__ENABLED           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__DPE0__DISABLED
 *
 * @BRIEF        No transmission on Data Line0 (SPIDAT[0]) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__DPE0__DISABLED          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__DMAR__DISABLED
 *
 * @BRIEF        DMA Read Request disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__DMAR__DISABLED          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__DMAR__ENABLED
 *
 * @BRIEF        DMA Read Request enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__DMAR__ENABLED           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__DMAW__DISABLED
 *
 * @BRIEF        DMA Write Request disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__DMAW__DISABLED          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__DMAW__ENABLED
 *
 * @BRIEF        DMA Write Request enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__DMAW__ENABLED           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TRM__TRANSRECEI
 *
 * @BRIEF        Transmit and Receive mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TRM__TRANSRECEI         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TRM__RECEIVONLY
 *
 * @BRIEF        Receive only mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TRM__RECEIVONLY         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TRM__TRANSONLY
 *
 * @BRIEF        Transmit only mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TRM__TRANSONLY          0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__TRM__RSVD
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__TRM__RSVD               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__RSVD0
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__RSVD0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__RSVD1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__RSVD1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__RSVD2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__RSVD2               0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__4BITS
 *
 * @BRIEF        The SPI word is 4-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__4BITS               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__5BITS
 *
 * @BRIEF        The SPI word is 5-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__5BITS               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__6BITS
 *
 * @BRIEF        The SPI word is 6-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__6BITS               0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__7BITS
 *
 * @BRIEF        The SPI word is 7-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__7BITS               0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__8BITS
 *
 * @BRIEF        The SPI word is 8-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__8BITS               0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__9BITS
 *
 * @BRIEF        The SPI word is 9-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__9BITS               0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__10BITS
 *
 * @BRIEF        The SPI word is 10-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__10BITS              0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__11BITS
 *
 * @BRIEF        The SPI word is 11-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__11BITS              0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__12BITS
 *
 * @BRIEF        The SPI word is 12-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__12BITS              0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__13BITS
 *
 * @BRIEF        The SPI word is 13-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__13BITS              0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__14BITS
 *
 * @BRIEF        The SPI word is 14-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__14BITS              0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__15BITS
 *
 * @BRIEF        The SPI word is 15-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__15BITS              0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__16BITS
 *
 * @BRIEF        The SPI word is 16-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__16BITS              0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__17BITS
 *
 * @BRIEF        The SPI word is 17-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__17BITS              0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__18BITS
 *
 * @BRIEF        The SPI word is 18-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__18BITS              0x11ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__19BITS
 *
 * @BRIEF        The SPI word is 19-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__19BITS              0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__20BITS
 *
 * @BRIEF        The SPI word is 20-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__20BITS              0x13ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__21BITS
 *
 * @BRIEF        The SPI word is 21-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__21BITS              0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__22BITS
 *
 * @BRIEF        The SPI word is 22-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__22BITS              0x15ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__23BITS
 *
 * @BRIEF        The SPI word is 23-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__23BITS              0x16ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__24BITS
 *
 * @BRIEF        The SPI word is 24-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__24BITS              0x17ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__25BITS
 *
 * @BRIEF        The SPI word is 25-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__25BITS              0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__26BITS
 *
 * @BRIEF        The SPI word is 26-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__26BITS              0x19ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__27BITS
 *
 * @BRIEF        The SPI word is 27-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__27BITS              0x1Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__28BITS
 *
 * @BRIEF        The SPI word is 28-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__28BITS              0x1Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__29BITS
 *
 * @BRIEF        The SPI word is 29-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__29BITS              0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__30BITS
 *
 * @BRIEF        The SPI word is 30-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__30BITS              0x1Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__31BITS
 *
 * @BRIEF        The SPI word is 31-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__31BITS              0x1Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__WL__32BITS
 *
 * @BRIEF        The SPI word is 32-bits long - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__WL__32BITS              0x1Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__EPOL__ACTIVEHIGH
 *
 * @BRIEF        SPIEN is held high during the active state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__EPOL__ACTIVEHIGH        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__EPOL__ACTIVELOW
 *
 * @BRIEF        SPIEN is held low during the active state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__EPOL__ACTIVELOW         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY1
 *
 * @BRIEF        1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY1            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY2
 *
 * @BRIEF        2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY2            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY4
 *
 * @BRIEF        4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY4            0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY8
 *
 * @BRIEF        8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY8            0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY16
 *
 * @BRIEF        16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY16           0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY32
 *
 * @BRIEF        32 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY32           0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY64
 *
 * @BRIEF        64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY64           0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY128
 *
 * @BRIEF        128 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY128          0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY256
 *
 * @BRIEF        256 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY256          0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY512
 *
 * @BRIEF        512 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY512          0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY1K
 *
 * @BRIEF        1024 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY1K           0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY2K
 *
 * @BRIEF        2048 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY2K           0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY4K
 *
 * @BRIEF        4096 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY4K           0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY8K
 *
 * @BRIEF        8192 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY8K           0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY16K
 *
 * @BRIEF        16384 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY16K          0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__CLKD__DIVBY32K
 *
 * @BRIEF        32768 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__CLKD__DIVBY32K          0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__POL__ACTIVEHIGH
 *
 * @BRIEF        SPICLK is held high during the active state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__POL__ACTIVEHIGH         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__POL__ACTIVELOW
 *
 * @BRIEF        SPICLK is held low during the active state - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__POL__ACTIVELOW          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__PHA__ODD
 *
 * @BRIEF        Data are latched on odd numbered edges of SPICLK. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__PHA__ODD                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CONF__PHA__EVEN
 *
 * @BRIEF        Data are latched on even numbered edges of SPICLK. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CONF__PHA__EVEN               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__RXFFF__NOTFULL
 *
 * @BRIEF        FIFO Receive Buffer is not full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__RXFFF__NOTFULL          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__RXFFF__FULL
 *
 * @BRIEF        FIFO Receive Buffer is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__RXFFF__FULL             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__RXFFE__NOTEMPTY
 *
 * @BRIEF        FIFO Receive Buffer is not empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__RXFFE__NOTEMPTY         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__RXFFE__EMPTY
 *
 * @BRIEF        FIFO Receive Buffer is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__RXFFE__EMPTY            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__TXFFF__NOTFULL
 *
 * @BRIEF        FIFO Transmit Buffer is not full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__TXFFF__NOTFULL          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__TXFFF__FULL
 *
 * @BRIEF        FIFO Transmit Buffer is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__TXFFF__FULL             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__TXFFE__NOTEMPTY
 *
 * @BRIEF        FIFO Transmit Buffer is not empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__TXFFE__NOTEMPTY         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__TXFFE__EMPTY
 *
 * @BRIEF        FIFO Transmit Buffer is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__TXFFE__EMPTY            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__EOT__INPROGRESS
 *
 * @BRIEF        This flag is automatically cleared when the shift register 
 *               is loaded with the data from the transmitter register 
 *               (beginning of transfer). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__EOT__INPROGRESS         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__EOT__COMPLETED
 *
 * @BRIEF        This flag is automatically set to one at the end of an SPI 
 *               transfer. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__EOT__COMPLETED          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__TXS__FULL
 *
 * @BRIEF        Register is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__TXS__FULL               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__TXS__EMPTY
 *
 * @BRIEF        Register is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__TXS__EMPTY              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__RXS__EMPTY
 *
 * @BRIEF        Register is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__RXS__EMPTY              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3STAT__RXS__FULL
 *
 * @BRIEF        Register is full - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3STAT__RXS__FULL               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CTRL__EXTCLK__EXTZERO
 *
 * @BRIEF        Clock ratio is CLKD + 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CTRL__EXTCLK__EXTZERO         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CTRL__EXTCLK__EXTONE
 *
 * @BRIEF        Clock ratio is CLKD + 1 + 16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CTRL__EXTCLK__EXTONE          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CTRL__EXTCLK__EXT4080
 *
 * @BRIEF        Clock ratio is CLKD + 1 + 4080 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CTRL__EXTCLK__EXT4080         0xFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CTRL__EN__NACT
 *
 * @BRIEF        Channel "i" is not active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CTRL__EN__NACT                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_CH3CTRL__EN__ACT
 *
 * @BRIEF        Channel "i" is active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_CH3CTRL__EN__ACT                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__WCNT__DISABLE
 *
 * @BRIEF        Counter not used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__WCNT__DISABLE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__WCNT__1WORD
 *
 * @BRIEF        one word 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__WCNT__1WORD           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__WCNT__65534WORD
 *
 * @BRIEF        65534 spi word - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__WCNT__65534WORD       0xFFFEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__WCNT__65535WORD
 *
 * @BRIEF        65535 spi word - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__WCNT__65535WORD       0xFFFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__AFL__1BYTE
 *
 * @BRIEF        one byte - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__AFL__1BYTE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__AFL__2BYTES
 *
 * @BRIEF        2 bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__AFL__2BYTES           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__AFL__255BYTES
 *
 * @BRIEF        255bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__AFL__255BYTES         0xFEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__AFL__256BYTES
 *
 * @BRIEF        256bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__AFL__256BYTES         0xFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__AEL__1BYTE
 *
 * @BRIEF        one byte - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__AEL__1BYTE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__AEL__2BYTES
 *
 * @BRIEF        2 bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__AEL__2BYTES           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__AEL__255BYTES
 *
 * @BRIEF        255 bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__AEL__255BYTES         0xFEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MCSPI__MCSPI_XFERLEVEL__AEL__256BYTES
 *
 * @BRIEF        256bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MCSPI__MCSPI_XFERLEVEL__AEL__256BYTES         0xFFul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __MCSPI_CRED_H */
