// Seed: 2276884123
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_4;
  logic id_5;
  ;
  assign module_1.id_10 = 0;
  tri1 id_6;
  parameter id_7 = -1;
  wire [1 : 1] id_8;
  assign id_6 = 1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    input wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    output uwire id_7,
    input supply0 id_8,
    input tri0 id_9,
    output supply0 id_10,
    output tri1 id_11,
    output wire id_12,
    input tri1 id_13,
    output wire id_14
);
  parameter id_16 = 1 + 1;
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18
  );
  wire [1 'b0 +  -1 : -1] id_19;
endmodule
