/** @file hal/micro/cortexm3/nvic-config.h
 *
 * <!-- Copyright 2014 Silicon Laboratories, Inc.                        *80*-->
 */

/** @addtogroup nvic_config
 * Nested Vectored Interrupt Controller configuration header.
 *
 * This header defines the functions called by all of the NVIC exceptions/
 * interrupts.  The following are the nine peripheral ISRs available for
 * modification.  To use one of these ISRs, it must be instantiated
 * somewhere in the HAL.  Each ISR may only be instantiated once.  It is
 * not necessary to instantiate all or any of these ISRs (a stub will
 * be automatically generated if an ISR is not instantiated).
 *
 * - \code void halTimer1Isr(void); \endcode
 * - \code void halTimer2Isr(void); \endcode
 * - \code void halSc1Isr(void);    \endcode
 * - \code void halSc1Isr(void);    \endcode
 * - \code void halAdcIsr(void);    \endcode
 * - \code void halIrqAIsr(void);   \endcode
 * - \code void halIrqBIsr(void);   \endcode
 * - \code void halIrqCIsr(void);   \endcode
 * - \code void halIrqDIsr(void);   \endcode
 *
 * @note This file should \b not be modified.
 */

#ifndef DOXYGEN_SHOULD_SKIP_THIS

// \b NOTE NOTE NOTE NOTE NOTE NOTE - The physical layout of this file, that
// means the white space, is CRITICAL!  Since this file is \#include'ed by
// the assembly file isr-stubs.s79, the white space in this file translates
// into the white space in that file and the assembler has strict requirements.
// Specifically, there must be white space *before* each "SEGMENT()" and there
// must be an *empty line* between each "EXCEPTION()" and "SEGMENT()".
//
// \b NOTE NOTE NOTE - The order of the EXCEPTIONS in this file is critical
// since it translates to the order they are placed into the vector table in
// cstartup.
//
// The purpose of this file is to consolidate NVIC configuration, this
// includes basic exception handler (ISR) function definitions, into a single
// place where it is easily tracked and changeable.
//
// \b NOTE Our chips only implement 5 bits for priority and subpriority
// (bits [7:3]). This means that the lowest 3 bits in any priority field will
// be forced to 0 and not used by the hardware
//
// We establish 8 levels of priority (3 bits), with 4 (2 bits) of tie break
// subpriority. Lower priority values are higher priorities. This means that
// 0 is the highest and 7 is the lowest. The NVIC mapping is detailed below.
//

//The 'PRIGROUP' field is 3 bits within the AIRCR register and indicates the
//bit position within a given exception's 8-bit priority field to the left of
//which is the "binary point" separating the preemptive priority level (in the
//most-significant bits) from the subpriority (in the least-significant bits).
//The preemptive priority determines whether an interrupt can preempt an
//executing interrupt. The subpriority helps choose which interrupt to run if
//multiple interrupts with the same preemptive priority are active at the same
//time. If no supriority is given or there is a tie then the hardware defined
//exception number is used to break the tie.
//
//The table below shows for each PRIGROUP value (the PRIGROUP value is the
//number on the far left) how the priority bits are split and how this maps
//to the priorities on chip. A 'P' is preemption bit, 'S' is a subpriority bit
//and an 'X' indicates that that bit is not implemented.
//0=7:1= PPPPPXX.X
//1=6:2= PPPPPX.XX
//2=5:3= PPPPP.XXX
//3=4:4= PPPP.SXXX
//4=3:5= PPP.SSXXX
//5=2:6= PP.SSSXXX
//6=1:7= P.SSSSXXX
//7=0:8= SSSSSSXXX
//
//Below is the default priority configuration for the chip's interrupts
// Pri.Sub  Purpose
//   0.0    faults (highest)
//   1.0    not used
//   2.0    SysTick for idling, management interrupt for XTAL biasing,
//          and the SVCall
//   3.0    DISABLE_INTERRUPTS(), INTERRUPTS_OFF(), ATOMIC()
//   4.0    normal interrupts
//   5.0    not used
//   6.0    not used
//   7.0    debug backchannel, PendSV
//   7.31   reserved (lowest)
#if defined(FREE_RTOS)
// FreeRTOS recommends this type of configuration for CortexM3 and asserts
// in some places if it finds a different one.
  #define PRIGROUP_POSITION (2)  // PPPPP.XXX
#else
  #define PRIGROUP_POSITION (4)  // PPP.SSXXX
#endif

// Priority level used by DISABLE_INTERRUPTS() and INTERRUPTS_OFF()
// Must be lower priority than pendsv
// NOTE!! INTERRUPTS_DISABLED_PRIORITY AFFECTS SPRM.S79
// NOTE!! FreeRTOSConfig.h configMAX_SYSCALL_INTERRUPT_PRIORITY must match
//        INTERRUPTS_DISABLED_PRIORITY!
#define NVIC_ATOMIC (3)
#define INTERRUPTS_DISABLED_PRIORITY  (NVIC_ATOMIC << (PRIGROUP_POSITION + 1))

//Exceptions with fixed priorities cannot be changed by software.  Simply make
//them 0 since they are high priorities anyways.
#define NVIC_FIXED (0)
//Reserved exceptions are not instantiated in the hardware.  Therefore
//exception priorities don't exist so just default them to lowest level.
#define NVIC_NONE  (0xFF)

#ifndef SEGMENT
  #define SEGMENT()
#endif
#ifndef SEGMENT2
  #define SEGMENT2()
#endif
#ifndef PERM_EXCEPTION
  #define PERM_EXCEPTION(vectorNumber, functionName, deviceIrqn, deviceIrqHandler, priorityLevel, subpriority) \
  EXCEPTION(vectorNumber, functionName, deviceIrqn, deviceIrqHandler, priorityLevel, 0)
#endif

// SEGMENT()
//   **Place holder required by isr-stubs.s79 to define __CODE__**
// SEGMENT2()
//   **Place holder required by isr-stubs.s79 to define __THUMB__**
// EXCEPTION(vectorNumber, functionName, priorityLevel, subpriority)
//   vectorNumber = exception number defined by hardware (not used anywhere)
//   functionName = name of the function that the exception should trigger
//   priorityLevel = priority level of the function
//   supriority = Used to break ties between exceptions at the same level
// PERM_EXCEPTION
//   is used to define an exception that should not be intercepted by the
//   interrupt debugging logic, or that not should have a weak stub defined.
//   Otherwise the definition is the same as EXCEPTION

//INTENTIONALLY INDENTED AND SPACED APART! Keep it that way!  See comment above!

/* *INDENT-OFF**/
    SEGMENT()
    SEGMENT2()
    PERM_EXCEPTION( 1, halEntryPoint, (IRQn_Type)(-15), Reset_Handler,   NVIC_FIXED,         0) //Reset

    SEGMENT()
    SEGMENT2()
    EXCEPTION(      2, halNmiIsr, NonMaskableInt_IRQn, NMI_Handler,       NVIC_FIXED,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(      3, halHardFaultIsr, (IRQn_Type)(-13), HardFault_Handler, NVIC_FIXED,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(      4, halMemoryFaultIsr, MemoryManagement_IRQn, MemManage_Handler,        0,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(      5, halBusFaultIsr, BusFault_IRQn, BusFault_Handler,           0,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(      6, halUsageFaultIsr, UsageFault_IRQn, UsageFault_Handler,         0,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(      7, halReserved07Isr, (IRQn_Type)(-9), halReserved07Isr, NVIC_NONE, NVIC_NONE)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(      8, halReserved08Isr, (IRQn_Type)(-8), halReserved08Isr, NVIC_NONE, NVIC_NONE)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(      9, halReserved09Isr, (IRQn_Type)(-7), halReserved09Isr, NVIC_NONE, NVIC_NONE)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     10, halReserved10Isr, (IRQn_Type)(-6), halReserved10Isr, NVIC_NONE, NVIC_NONE)

    SEGMENT()
    SEGMENT2()     // Above ATOMIC for FREE_RTOS task startup from ATOMIC level
    EXCEPTION(     11, halSvCallIsr, SVCall_IRQn, SVC_Handler, NVIC_ATOMIC-1,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     12, halDebugMonitorIsr, DebugMonitor_IRQn, DebugMon_Handler,       4,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     13, halReserved13Isr, (IRQn_Type)(-3), halReserved13Isr, NVIC_NONE, NVIC_NONE)

    SEGMENT()
    SEGMENT2()     // Should be lowest priority
    EXCEPTION(     14, halPendSvIsr, PendSV_IRQn, PendSV_Handler,             7,         0)

    SEGMENT()
    SEGMENT2()     // SysTick is *ABOVE* ATOMIC for Xtal startup
    EXCEPTION(     15, halInternalSysTickIsr, SysTick_IRQn, SysTick_Handler,    2,         0)

    //The following handlers map to "External Interrupts 16 and above"
    //In the NVIC Interrupt registers, this corresponds to bits 19:0 with bit
    //0 being TIMER1 (exception 16), bit 19 being USB (exception 35), etc.
    SEGMENT()
    SEGMENT2()
    EXCEPTION(     16, halTimer1Isr, TIM1_IRQn, TIM1_IRQHandler,             4,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     17, halTimer2Isr, TIM2_IRQn, TIM2_IRQHandler,            4,         0)

    SEGMENT()
    SEGMENT2()     // Mgmt is *ABOVE* ATOMIC for DMA exceptions & Xtal startup
    EXCEPTION(     18, halManagementIsr, MGMT_IRQn, MGMT_IRQHandler,         2,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     19, halBaseBandIsr, BB_IRQn, BB_IRQHandler,           4,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     20, halSleepTimerIsr, SLEEPTMR_IRQn, SLEEPTMR_IRQHandler,         4,         0)

    SEGMENT()
    SEGMENT2()
#if (SC_MASK & 0x01)
    EXCEPTION(     21, halSc1Isr, SC1_IRQn, SC1_IRQHandler,                4,         0)
#else
    EXCEPTION(     21, halSc1Isr, (IRQn_Type)(21-16), SC1_IRQHandler,           NVIC_NONE, NVIC_NONE)
#endif //(SC_MASK & 0x01)

    SEGMENT()
    SEGMENT2()
#if (SC_MASK & 0x02)
    EXCEPTION(     22, halSc2Isr, SC2_IRQn, SC2_IRQHandler,                4,         0)
#else
    EXCEPTION(     22, halSc2Isr, (IRQn_Type)(22-16), SC2_IRQHandler,           NVIC_NONE,       NVIC_NONE)
#endif //(SC_MASK & 0x02)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     23, halSecurityIsr, AESCCM_IRQn, AESCCM_IRQHandler,           4,         0)

    //MAC Timer Handler must be higher priority than emRadioTransmitIsr
    // for idling during managed TX->RX turnaround to function correctly.
    // But it is >= 3 so it doesn't run when ATOMIC.
    SEGMENT()
    SEGMENT2()
    EXCEPTION(     24, halStackMacTimerIsr, MACTMR_IRQn, MACTMR_IRQHandler,      3,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     25, emRadioTransmitIsr, MACTX_IRQn, MACTX_IRQHandler,       4,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     26, emRadioReceiveIsr, MACRX_IRQn, MACRX_IRQHandler,        4,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     27, halAdcIsr, ADC_IRQn, ADC_IRQHandler,                4,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     28, halIrqAIsr, IRQA_IRQn, IRQA_IRQHandler,               4,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     29, halIrqBIsr, IRQB_IRQn, IRQB_IRQHandler,               4,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     30, halIrqCIsr, IRQC_IRQn, IRQC_IRQHandler,               4,         0)

    SEGMENT()
    SEGMENT2()
    EXCEPTION(     31, halIrqDIsr, IRQD_IRQn, IRQD_IRQHandler,               4,         0)

    SEGMENT()
    SEGMENT2()     // Virtual UART input lowest priority
    EXCEPTION(     32, halDebugIsr, DEBUG_IRQn, DEBUG_IRQHandler,              7,         0)

    SEGMENT()
    SEGMENT2()
#if (SC_MASK & 0x04)
    EXCEPTION(     33, halSc3Isr, SC3_IRQn, SC3_IRQHandler,                4,         0)
#else
    EXCEPTION(     33, halSc3Isr, (IRQn_Type)(33-16), SC3_IRQHandler,                NVIC_NONE,         NVIC_NONE)
#endif //!(SC_MASK & 0x04)

    SEGMENT()
    SEGMENT2()
  #if (SC_MASK & 0x08)
    EXCEPTION(     34, halSc4Isr, SC4_IRQn, SC4_IRQHandler,                4,         0)
  #else
    EXCEPTION(     34, halSc4Isr, (IRQn_Type)(34-16), SC4_IRQHandler,                NVIC_NONE,         NVIC_NONE)
  #endif //(SC_MASK & 0x08)

    SEGMENT()
    SEGMENT2()
#ifdef USB_PRESENT
    EXCEPTION(     35, halUsbIsr, USB_IRQn, USB_IRQHandler,                4,         0)
#else
    EXCEPTION(     35, halUsbIsr, (IRQn_Type)(35-16), USB_IRQHandler,                NVIC_NONE,         NVIC_NONE)
#endif //USB_PRESENT

/* *INDENT-ON**/
#undef SEGMENT
#undef SEGMENT2
#undef PERM_EXCEPTION

#endif //DOXYGEN_SHOULD_SKIP_THIS
