V 51
K 14050350590 ml555_pcie
Y 0
D 0 0 2200 1700
Z 2
i 583
N 427
J 1335 790 3
J 940 790 1
J 1335 1020 2
S 1 3
L 970 790 10 0 3 0 1 0 CPLD_SPARE1
S 2 1
N 468
J 620 1515 2
J 450 1460 2
J 540 1460 2
J 620 1460 2
J 620 1480 5
J 580 1460 2
J 580 1480 5
J 540 1480 5
J 450 1480 5
J 410 1480 3
J 410 1460 2
S 5 1
S 2 9
S 3 8
S 4 5
S 7 5
S 6 7
S 8 7
S 9 8
S 10 9
S 11 10
N 448
J 1185 1480 2
J 1185 1350 5
J 940 1350 1
J 1275 1350 3
J 1275 1300 2
S 2 1
S 3 2
L 960 1350 10 0 3 0 1 0 FLASH_BUSY_B
S 2 4
S 5 4
N 549
J 1135 1565 3
J 1185 1550 2
J 1185 1565 3
J 1135 1560 2
S 1 3
S 4 1
S 2 3
N 461
J 1225 1480 2
J 1225 1320 5
J 1245 1300 2
J 1245 1320 3
J 940 1320 1
S 2 1
S 5 2
L 960 1320 10 0 3 0 1 0 FLASH_OE_RESET_B
S 2 4
S 3 4
N 516
J 1495 1030 2
J 1495 1020 2
S 2 1
I 518 ML555_Production_REV01:R0402 1 1515 950 1 1 '
|R 17:16_9-9-04
A 1505 970 10 1 2 3 VALUE=4.7K
A 1485 980 10 1 5 3 REFDES=R423
C 516 2 2 0
A 1494 1010 10 1 3 3 #=2
C 485 3 1 0
A 1494 964 10 1 9 3 #=1
N 436
J 1435 1150 2
J 1725 1150 1
S 1 2
L 1615 1150 10 0 3 0 1 0 INIT_B
N 437
J 1725 1160 1
J 1435 1160 2
S 2 1
L 1615 1160 10 0 3 0 1 0 PROG_B
N 438
J 1725 1170 1
J 1435 1170 2
S 2 1
L 1615 1170 10 0 3 0 1 0 WIDE
N 439
J 1435 1180 2
J 1725 1180 1
S 1 2
L 1595 1180 10 0 3 0 1 0 EDGE_RST_I_B
N 440
J 1725 1190 1
J 1435 1190 2
S 2 1
L 1615 1190 10 0 3 0 1 0 FORCE
N 441
J 1435 1200 2
J 1725 1200 1
S 1 2
L 1615 1200 10 0 3 0 1 0 RTR
N 444
J 940 1410 1
J 1315 1410 3
J 1315 1300 2
S 3 2
S 1 2
L 960 1410 10 0 3 0 1 0 PCIE_RST
N 446
J 940 1370 1
J 1295 1370 3
J 1295 1300 2
S 3 2
S 1 2
L 960 1370 10 0 3 0 1 0 FLASH_REV_SEL0
N 447
J 1285 1300 2
J 1285 1360 3
J 940 1360 1
S 3 2
L 960 1360 10 0 3 0 1 0 FLASH_REV_SEL1
S 1 2
N 450
J 1255 1300 2
J 1255 1330 3
J 940 1330 1
S 3 2
L 960 1330 10 0 3 0 1 0 FLASH_CF_B
S 1 2
N 462
J 1335 1370 1
J 1335 1300 2
S 2 1
L 1335 1310 8 1 3 1 1 0 VCC2V5
N 463
J 1725 1210 1
J 1435 1210 2
S 2 1
L 1615 1210 10 0 3 0 1 0 PCIW_EN
N 513
J 1255 470 2
J 1365 470 2
J 1365 460 3
J 1255 460 5
J 1145 470 2
J 1145 460 5
J 1005 430 2
J 1035 540 2
J 1145 540 2
J 1145 530 3
J 1035 530 5
J 1035 610 2
J 1035 600 3
J 1005 600 3
J 1005 530 5
J 1005 460 5
J 1035 460 5
J 1035 470 2
S 4 1
S 3 2
S 4 3
S 6 4
S 6 5
S 17 6
S 7 16
S 11 8
S 10 9
S 11 10
S 15 11
S 13 12
S 14 13
S 15 14
S 16 15
S 16 17
S 17 18
N 512
J 1255 500 2
J 1365 500 2
J 1365 510 3
J 1255 510 5
J 1035 500 2
J 1035 645 2
J 1035 660 3
J 985 670 2
J 985 660 5
J 1035 570 2
J 1145 570 2
J 1145 580 3
J 1035 580 5
J 985 580 5
J 985 510 3
J 1035 510 5
J 1145 510 5
J 1145 500 2
S 1 4
S 2 3
S 4 3
S 17 4
S 5 16
S 6 7
S 9 7
S 9 8
S 14 9
S 10 13
S 11 12
S 13 12
S 14 13
S 15 14
S 15 16
S 16 17
S 18 17
I 501 ML555_Production_REV01:DDR2_VCC1V8 1 975 670 0 1 '
|R 18:27_11-11-05
C 512 8 2 0
N 466
J 1805 480 1
J 1685 480 3
J 1685 500 2
S 2 1
L 1745 480 8 0 3 1 1 0 VCC2V5
S 2 3
N 478
J 380 1230 2
J 800 1230 1
J 540 1230 5
J 540 1390 2
S 1 3
L 630 1230 8 0 3 0 1 0 FLASH_IMAGE0_SELECT
S 3 2
S 3 4
N 479
J 380 1210 2
J 800 1210 1
J 580 1210 5
J 580 1390 2
S 1 3
L 630 1210 8 0 3 0 1 0 FLASH_IMAGE1_SELECT
S 3 2
S 3 4
N 480
J 380 1190 2
J 800 1190 1
J 620 1190 5
J 620 1390 2
S 1 3
L 700 1190 8 0 3 0 1 0 MAN_AUTO_B
S 3 2
S 3 4
N 481
J 380 1290 2
J 800 1290 1
J 450 1290 5
J 450 1390 2
S 1 3
S 3 2
L 710 1290 8 0 3 0 1 0 PROG_SW_B
S 3 4
N 482
J 380 1370 2
J 800 1370 1
J 410 1370 5
J 410 1390 2
S 1 3
S 3 2
L 720 1370 8 0 3 0 1 0 PB_SW_B
S 3 4
N 484
J 1805 420 1
J 1685 420 3
J 1685 440 2
S 2 1
L 1705 420 8 0 3 1 1 0 DDR2_VCC1V8
S 2 3
I 425 ML555_Production_REV01:DDR2_VCC1V8 1 1675 440 0 1 '
|R 18:27_11-11-05
C 484 3 2 0
I 469 ML555_Production_REV01:SW-PBUTTON 1 290 1270 0 1 '
|R 19:36_10-31-03
A 320 1310 10 0 3 3 REFDES=SW6
C 481 1 1 0
A 360 1290 10 0 3 3 #=1
C 467 4 6 0
A 295 1290 10 0 3 3 #=2
I 470 ML555_Production_REV01:VCC2V5 1 610 1515 0 1 '
C 468 1 2 0
I 472 ML555_Production_REV01:GND 1 260 1140 0 1 '
|R 20:19_12-11-03
C 467 9 1 0
I 473 ML555_Production_REV01:R0402 1 430 1390 1 1 '
|R 17:16_9-9-04
A 420 1410 10 1 2 3 VALUE=4.7K
A 400 1420 10 1 5 3 REFDES=R199
C 468 11 2 0
A 409 1450 10 1 3 3 #=2
C 482 4 1 0
A 409 1404 10 1 9 3 #=1
I 474 ML555_Production_REV01:R0402 1 470 1390 1 1 '
|R 17:16_9-9-04
A 460 1410 10 1 2 3 VALUE=4.7K
A 440 1420 10 1 5 3 REFDES=R198
C 468 2 2 0
A 449 1450 10 1 3 3 #=2
C 481 4 1 0
A 449 1404 10 1 9 3 #=1
I 475 ML555_Production_REV01:R0402 1 560 1390 1 1 '
|R 17:16_9-9-04
A 550 1410 10 1 2 3 VALUE=4.7K
A 530 1420 10 1 5 3 REFDES=R200
C 468 3 2 0
A 539 1450 10 1 3 3 #=2
C 478 4 1 0
A 539 1404 10 1 9 3 #=1
I 476 ML555_Production_REV01:R0402 1 600 1390 1 1 '
|R 17:16_9-9-04
A 590 1410 10 1 2 3 VALUE=4.7K
A 570 1420 10 1 5 3 REFDES=R233
C 468 6 2 0
A 579 1450 10 1 3 3 #=2
C 479 4 1 0
A 579 1404 10 1 9 3 #=1
I 477 ML555_Production_REV01:R0402 1 640 1390 1 1 '
|R 17:16_9-9-04
A 630 1410 10 1 2 3 VALUE=4.7K
A 610 1420 10 1 5 3 REFDES=R234
C 468 4 2 0
A 619 1450 10 1 3 3 #=2
C 480 4 1 0
A 619 1404 10 1 9 3 #=1
I 486 ML555_Production_REV01:SW-PBUTTON 1 290 1350 0 1 '
|R 19:36_10-31-03
A 320 1390 10 0 3 3 REFDES=SW7
C 482 1 1 0
A 360 1370 10 0 3 3 #=1
C 467 2 6 0
A 295 1370 10 0 3 3 #=2
I 490 ML555_Production_REV01:VCC2V5 1 1675 500 0 1 '
C 466 3 2 0
I 317 ML555_Production_REV01:CSHEET 1 0 0 0 1 '
|R 15:48_8-9-04
A 1827 128 28 0 6 0 @NAME=ML555_PCIE
A 1332 54 10 0 3 3 AUTHOR=DAVID NAYLOR
A 1652 52 10 0 3 3 @SHEET=13
A 1872 52 15 0 3 3 @DATETIME=9-12-2006_12:22
A 1702 52 10 0 3 3 @SHEETTOTAL=37
N 467
J 280 1210 2
J 290 1370 2
J 270 1370 3
J 290 1290 2
J 270 1290 5
J 280 1230 2
J 270 1230 5
J 270 1210 5
J 270 1160 2
J 270 1190 5
J 280 1190 2
S 3 2
S 5 3
S 5 4
S 7 5
S 7 6
S 8 7
S 10 8
S 9 10
S 10 11
S 8 1
I 495 ML555_Production_REV01:HEADER3X2 1 310 1180 0 1 '
|R 14:05_12-20-05
A 310 1240 16 0 3 3 REFDES=P3
C 480 1 12 0
A 357 1191 9 0 3 3 #=6
C 467 11 5 0
A 303 1191 9 0 9 3 #=5
C 479 1 11 0
A 357 1211 9 0 3 3 #=4
C 467 1 3 0
A 303 1211 9 0 9 3 #=3
C 478 1 10 0
A 357 1231 9 0 3 3 #=2
C 467 6 1 0
A 303 1231 9 0 9 3 #=1
I 502 ML555_Production_REV01:CAPT_B_3528 1 1025 610 0 1 '
|R 17:56_11-10-03
A 1050 625 10 0 3 3 VALUE=47UF
A 1050 635 10 0 3 3 REFDES=C62
C 512 6 4 0
A 1020 635 10 0 3 3 #=1
C 513 12 3 0
A 1020 610 10 0 3 3 #=2
I 505 ML555_Production_REV01:CAP_0805 1 1015 540 0 1 '
|R 20:11_11-19-03
A 1065 540 10 0 3 3 PKG_TYPE=C0805
A 1065 550 10 0 3 3 VALUE=DNA
A 1065 560 10 0 3 3 REFDES=C63
C 513 8 6 0
A 1035 550 10 5 1 3 #=2
C 512 10 5 0
A 1035 560 10 1 1 3 #=1
I 506 ML555_Production_REV01:CAP_0805 1 1125 540 0 1 '
|R 20:11_11-19-03
A 1175 540 10 0 3 3 PKG_TYPE=C0805
A 1175 550 10 0 3 3 VALUE=DNA
A 1175 560 10 0 3 3 REFDES=C95
C 513 9 6 0
A 1145 550 10 5 1 3 #=2
C 512 11 5 0
A 1145 560 10 1 1 3 #=1
I 507 ML555_Production_REV01:CAP_0402 1 1015 470 0 1 '
|R 21:36_5-24-04
A 1065 470 10 0 3 3 PKG_TYPE=C0402
A 1065 480 10 0 3 3 VALUE=DNA
A 1065 490 10 0 3 3 REFDES=C96
C 513 18 6 0
A 1035 480 10 5 1 3 #=2
C 512 5 5 0
A 1035 490 10 1 1 3 #=1
I 508 ML555_Production_REV01:CAP_0402 1 1125 470 0 1 '
|R 21:36_5-24-04
A 1175 470 10 0 3 3 PKG_TYPE=C0402
A 1175 480 10 0 3 3 VALUE=DNA
A 1175 490 10 0 3 3 REFDES=C97
C 513 5 6 0
A 1145 480 10 5 1 3 #=2
C 512 18 5 0
A 1145 490 10 1 1 3 #=1
I 509 ML555_Production_REV01:CAP_0402 1 1235 470 0 1 '
|R 21:36_5-24-04
A 1285 470 10 0 3 3 PKG_TYPE=C0402
A 1285 480 10 0 3 3 VALUE=DNA
A 1285 490 10 0 3 3 REFDES=C98
C 513 1 6 0
A 1255 480 10 5 1 3 #=2
C 512 1 5 0
A 1255 490 10 1 1 3 #=1
I 510 ML555_Production_REV01:CAP_0402 1 1345 470 0 1 '
|R 21:36_5-24-04
A 1395 470 10 0 3 3 PKG_TYPE=C0402
A 1395 480 10 0 3 3 VALUE=DNA
A 1395 490 10 0 3 3 REFDES=C99
C 513 2 6 0
A 1365 480 10 5 1 3 #=2
C 512 2 5 0
A 1365 490 10 1 1 3 #=1
N 453
J 940 1190 1
J 1155 1190 2
S 1 2
L 960 1190 10 0 3 0 1 0 FLASH_IMAGE1_SELECT
N 452
J 1155 1200 2
J 940 1200 1
S 2 1
L 960 1200 10 0 3 0 1 0 FLASH_IMAGE0_SELECT
N 451
J 940 1210 1
J 1155 1210 2
S 1 2
L 960 1210 10 0 3 0 1 0 CPLD_CLK_33MHZ
N 455
J 940 1170 1
J 1155 1170 2
S 1 2
L 960 1170 10 0 3 0 1 0 FPGA_DONE
N 456
J 1155 1160 2
J 940 1160 1
S 2 1
L 960 1160 10 0 3 0 1 0 FPGA_BUSY_B
N 458
J 940 1140 1
J 1155 1140 2
S 1 2
L 960 1140 10 0 3 0 1 0 PROG_SW_B
N 459
J 1155 1120 2
J 940 1120 1
S 2 1
L 960 1120 10 0 3 0 1 0 JTAG_TMS
N 460
J 1155 1110 2
J 940 1110 1
S 2 1
L 960 1110 10 0 3 0 1 0 JTAG_TCK
N 454
J 1155 1180 2
J 1080 1180 1
S 2 1
L 1100 1180 10 0 3 1 1 0 GND
N 457
J 1155 1150 2
J 1080 1150 1
S 2 1
L 1100 1150 10 0 3 1 1 0 VCC2V5
N 443
J 940 1450 1
J 1325 1450 3
J 1325 1300 2
S 3 2
S 1 2
L 960 1450 10 0 3 0 1 0 CPLD_SPARE3
N 492
J 1725 1110 1
J 1435 1110 2
S 2 1
L 1615 1110 10 0 3 0 1 0 FPGA_CS_B
N 435
J 1585 1140 1
J 1435 1140 2
S 2 1
L 1455 1140 10 0 3 1 1 0 VCC2V5
N 434
J 1435 1130 2
J 1585 1130 1
S 1 2
L 1455 1130 10 0 3 1 1 0 GND
I 483 ML555_Production_REV01:XC2C32AVQ44 1 1155 1020 0 1 '
|R 14:00_8-6-04
L 1180 1285 16 0 3 0 1 0 U6
A 1155 1030 10 0 3 3 DEVICE=XC2C32
A 1175 1280 10 0 3 0 REFDES=U6
C 580 2 59 0
A 1295 1020 10 1 1 3 #=18
C 577 3 54 0
A 1235 1020 10 1 1 3 #=12
C 463 2 43 0
A 1435 1210 10 0 9 3 #=33
C 462 2 34 0
A 1325 1280 10 1 1 3 #=35
C 461 3 23 0
A 1235 1280 10 1 1 3 #=44
C 460 1 22 0
A 1155 1110 10 0 3 3 #=11
C 459 1 1 0
A 1155 1120 10 0 3 3 #=10
C 485 7 13 0
A 1165 1130 10 0 3 3 #=9
C 458 2 14 0
A 1165 1140 10 0 3 3 #=8
C 457 1 15 0
A 1165 1150 10 0 3 3 #=7
C 456 1 16 0
A 1165 1160 10 0 3 3 #=6
C 455 2 17 0
A 1165 1170 10 0 3 3 #=5
C 454 1 18 0
A 1165 1180 10 0 3 3 #=4
C 453 2 19 0
A 1165 1190 10 0 3 3 #=3
C 452 1 20 0
A 1165 1200 10 0 3 3 #=2
C 451 2 21 0
A 1165 1210 10 0 3 3 #=1
C 450 1 25 0
A 1245 1280 10 1 1 3 #=43
C 449 2 26 0
A 1255 1280 10 1 1 3 #=42
C 448 5 28 0
A 1265 1280 10 1 1 3 #=41
C 447 1 29 0
A 1275 1280 10 1 1 3 #=40
C 446 3 30 0
A 1285 1280 10 1 1 3 #=39
C 445 3 31 0
A 1295 1280 10 1 1 3 #=38
C 444 3 32 0
A 1305 1280 10 1 1 3 #=37
C 443 3 33 0
A 1315 1280 10 1 1 3 #=36
C 442 1 35 0
A 1335 1280 10 1 1 3 #=34
C 441 1 44 0
A 1435 1200 10 0 9 3 #=32
C 440 2 45 0
A 1435 1190 10 0 9 3 #=31
C 439 1 46 0
A 1435 1180 10 0 9 3 #=30
C 438 2 47 0
A 1435 1170 10 0 9 3 #=29
C 437 2 48 0
A 1435 1160 10 0 9 3 #=28
C 436 1 49 0
A 1435 1150 10 0 9 3 #=27
C 492 2 50 0
A 1435 1110 10 0 9 3 #=23
C 435 2 51 0
A 1435 1140 10 0 9 3 #=26
C 434 1 52 0
A 1435 1130 10 0 9 3 #=25
C 493 5 53 0
A 1435 1120 10 0 9 3 #=24
C 433 1 55 0
A 1245 1020 10 1 1 3 #=13
C 432 1 57 0
A 1255 1020 10 1 1 3 #=14
C 424 1 56 0
A 1265 1020 10 1 1 3 #=15
C 431 1 61 0
A 1275 1020 10 1 1 3 #=16
C 430 2 60 0
A 1285 1020 10 1 1 3 #=17
C 429 3 58 0
A 1305 1020 10 1 1 3 #=19
C 428 3 65 0
A 1315 1020 10 1 1 3 #=20
C 427 3 64 0
A 1325 1020 10 1 1 3 #=21
C 426 3 63 0
A 1335 1020 10 1 1 3 #=22
N 442
J 1345 1300 2
J 1345 1325 3
J 1725 1325 1
S 1 2
S 2 3
L 1615 1325 10 0 3 0 1 0 FPGA_RDWR_B
N 430
J 1295 970 1
J 1295 1020 2
S 1 2
L 1295 980 8 1 3 1 1 0 GND
N 424
J 1275 1020 2
J 1125 995 1
J 1275 995 3
S 3 1
S 2 3
L 1145 995 8 0 3 0 1 0 DDR2_VCC1V8
N 423
J 1615 970 3
J 1870 970 1
J 1615 1010 2
S 1 2
L 1730 970 10 0 3 0 1 0 FROM_CPLD_TDO
S 1 3
N 493
J 1605 1010 2
J 1605 970 3
J 1540 970 3
J 1540 1120 3
J 1435 1120 2
S 2 1
S 3 4
S 5 4
L 1455 1120 10 0 3 0 1 0 CPLD_TDO
S 3 2
N 485
J 1635 1010 2
J 1635 930 3
J 1495 950 2
J 1495 930 5
J 1065 930 3
J 1065 1130 3
J 1155 1130 2
S 2 1
S 4 3
S 5 4
S 5 6
S 6 7
L 1075 1130 10 0 3 0 1 0 FPGA_TDO
S 4 2
N 514
J 1625 945 3
J 1870 945 1
J 1625 1010 2
S 1 3
S 1 2
L 1730 945 10 0 3 0 1 0 FPGA_TDO
I 511 ML555_Production_REV01:GND 1 995 410 0 1 '
|R 20:19_12-11-03
C 513 7 1 0
I 539 ML555_Production_REV01:R0402 1 1325 1480 1 1 '
|R 17:16_9-9-04
A 1315 1500 10 1 2 3 VALUE=4.7K
A 1295 1510 10 1 5 3 REFDES=R38
C 543 3 2 0
A 1304 1540 10 1 3 3 #=2
C 445 4 1 0
A 1304 1494 10 1 9 3 #=1
I 517 ML555_Production_REV01:VCC2V5 1 1485 1030 0 1 '
C 516 1 2 0
I 533 ML555_Production_REV01:R0402 1 1285 1480 1 1 '
|R 17:16_9-9-04
A 1275 1500 10 1 2 3 VALUE=4.7K
A 1255 1510 10 1 5 3 REFDES=R34
C 543 7 2 0
A 1264 1540 10 1 3 3 #=2
C 449 1 1 0
A 1264 1494 10 1 9 3 #=1
N 449
J 1265 1480 2
J 1265 1300 2
J 1265 1340 5
J 940 1340 1
S 4 3
L 960 1340 10 0 3 0 1 0 FLASH_CE0_B
S 2 3
S 3 1
I 530 ML555_Production_REV01:R0402 1 1245 1480 1 1 '
|R 17:16_9-9-04
A 1235 1500 10 1 2 3 VALUE=4.7K
A 1215 1510 10 1 5 3 REFDES=R32
C 543 1 2 0
A 1224 1540 10 1 3 3 #=2
C 461 1 1 0
A 1224 1494 10 1 9 3 #=1
I 532 ML555_Production_REV01:R0402 1 1205 1480 1 1 '
|R 17:16_9-9-04
A 1195 1500 10 1 2 3 VALUE=4.7K
A 1175 1510 10 1 5 3 REFDES=R8
C 549 2 2 0
A 1184 1540 10 1 3 3 #=2
C 448 1 1 0
A 1184 1494 10 1 9 3 #=1
N 445
J 940 1430 1
J 1305 1430 5
J 1305 1300 2
J 1305 1480 2
S 2 4
S 3 2
S 1 2
L 960 1430 10 0 3 0 1 0 FLASH_CE1_B
N 543
J 1225 1550 2
J 1225 1565 3
J 1305 1550 2
J 1305 1580 2
J 1305 1565 5
J 1265 1565 5
J 1265 1550 2
S 1 2
S 2 6
S 3 5
S 5 4
S 6 5
S 7 6
I 537 ML555_Production_REV01:GND 1 1125 1540 0 1 '
|R 20:19_12-11-03
C 549 4 1 0
I 540 ML555_Production_REV01:VCC2V5 1 1295 1580 0 1 '
C 543 4 2 0
I 524 ML555_Production_REV01:HDR_1X4 1 1640 1050 5 1 '
|R 20:15_6-26-06
A 1590 1045 10 0 2 3 REFDES=P39
C 485 1 153 0
A 1635 1020 10 0 3 3 #=4
C 514 3 152 0
A 1625 1020 10 0 3 3 #=3
C 423 3 151 0
A 1615 1020 10 0 3 3 #=2
C 493 1 39 0
A 1605 1020 10 0 3 3 #=1
N 426
J 1345 775 3
J 940 775 1
J 1345 1020 2
S 1 3
S 2 1
L 970 775 10 0 3 0 1 0 CPLD_SPARE2
N 428
J 1325 820 3
J 420 820 1
J 1325 1020 2
S 1 3
S 2 1
L 450 820 10 0 3 0 1 0 F_SEL0
N 429
J 1315 830 3
J 420 830 1
J 1315 1020 2
S 1 3
S 2 1
L 450 830 10 0 3 0 1 0 F_SEL1
N 431
J 1285 1020 2
J 1285 850 3
J 420 850 1
S 2 1
S 3 2
L 450 850 10 0 3 0 1 0 OEA
N 432
J 1265 1020 2
J 1265 860 3
J 420 860 1
S 2 1
S 3 2
L 450 860 10 0 3 0 1 0 MR
T 320 1320 10 0 3 PROG
T 310 1400 10 0 3 RESET
T 380 1120 36 0 3 CPLD Inputs
T 100 90 36 0 3 Dynamic Reconfig. CPLD
T 1880 940 12 0 3 From FPGA U10 TDO Sheet23
Q 5 5 0
T 1655 1070 20 0 3 JTAG U6 Bypass P39
Q 5 5 0
T 1650 1045 20 0 3 1-2 & 3-4 =  PF U6 in chain
Q 5 5 0
T 1650 1020 20 0 3 2-3 PF U6 bypassed
Q 5 5 0
T 1880 965 12 0 3 To PF0 U1 TDI Sheet12
Q 5 5 0
T 1390 930 12 0 3 To CPLD U6 TDI
Q 5 5 0
T 1115 630 20 0 3 6.0V Kemet T520B476M006ATE070
Q 5 5 0
T 1015 710 34 0 3 1.8V CPLD
T 225 825 24 0 3 To Sheet6 U16
Q 5 3 0
N 577
J 420 840 1
J 1245 840 3
J 1245 1020 2
S 1 2
L 450 840 10 0 3 0 1 0 F_SEL2
S 2 3
N 433
J 1255 1020 2
J 940 885 1
J 1255 885 3
S 3 1
S 2 3
L 960 885 10 0 3 0 1 0 MAN_AUTO_B
N 580
J 1305 905 3
J 1305 1020 2
J 940 905 1
S 1 2
S 3 1
L 960 905 10 0 3 0 1 0 PB_SW_B
E
