// Seed: 1186810797
`define pp_1 0
`define pp_2 0
module sample (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_6, id_7;
  assign id_4 = 1;
endmodule
