# //  Questa Sim
# //  Version 2019.3_2 linux Sep 24 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fibonacci_sim.do
# -9
# QuestaSim vmap 2019.3_2 Lib Mapping Utility 2019.09 Sep 24 2019
# vmap work work 
# Copying /vol/mentor/questa_sim-2019.3_2/questasim/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 01:55:50 on Jan 11,2023
# vlog -reportprogress 300 -work work ../sv/fibonacci.sv 
# -- Compiling module fibonacci
# 
# Top level modules:
# 	fibonacci
# End time: 01:55:50 on Jan 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 2019.3_2 Compiler 2019.09 Sep 24 2019
# Start time: 01:55:50 on Jan 11,2023
# vlog -reportprogress 300 -work work ../sv/fibonacci_tb.sv 
# -- Compiling module fibonacci_tb
# 
# Top level modules:
# 	fibonacci_tb
# End time: 01:55:50 on Jan 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -classdebug -voptargs="+acc" "+notimingchecks" -L work work.fibonacci_tb -wlf fibonacci.wlf 
# Start time: 01:55:50 on Jan 11,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fibonacci(fast)".
# Loading sv_std.std
# Loading work.fibonacci_tb(fast)
# Loading work.fibonacci(fast)
# -----------------------------------------
# Input:     5
# CORRECT RESULT:     5, GOOD JOB!
# ** Note: $stop    : ../sv/fibonacci_tb.sv(100)
#    Time: 435 ns  Iteration: 2  Instance: /fibonacci_tb
# Break in Module fibonacci_tb at ../sv/fibonacci_tb.sv line 100
