Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Feb 17 18:04:24 2021
| Host         : DESKTOP-BJ9E846 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.254        0.000                      0                41347        0.051        0.000                      0                41347        5.892        0.000                       0                 15047  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk         {0.000 7.142}      14.285          70.004          
clk_fpga_0  {0.000 7.142}      14.285          70.004          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.254        0.000                      0                32275        0.052        0.000                      0                32275        5.892        0.000                       0                 11458  
clk_fpga_0          6.072        0.000                      0                 8766        0.051        0.000                      0                 8766        5.892        0.000                       0                  3589  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk                 3.294        0.000                      0                10317        0.150        0.000                      0                10317  
clk           clk_fpga_0          4.819        0.000                      0                  185        0.052        0.000                      0                  185  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              10.642        0.000                      0                   96        0.479        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.892ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/main_fsm_dut/x_row_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 3.946ns (30.220%)  route 9.112ns (69.780%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=8 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 15.782 - 14.285 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.661     1.661    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/clk
    SLICE_X13Y25         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/x_row_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/x_row_cur_reg[5]/Q
                         net (fo=11, routed)          0.761     2.878    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/x_row_cur_reg[5]
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_53/O
                         net (fo=3, routed)           0.681     3.683    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_53_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I0_O)        0.117     3.800 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_54/O
                         net (fo=1, routed)           0.427     4.227    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_54_n_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I0_O)        0.348     4.575 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_51/O
                         net (fo=4, routed)           0.932     5.507    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_51_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I1_O)        0.150     5.657 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_49/O
                         net (fo=2, routed)           0.483     6.141    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_49_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.348     6.489 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_46/O
                         net (fo=4, routed)           0.477     6.966    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_46_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I0_O)        0.326     7.292 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_47/O
                         net (fo=2, routed)           0.621     7.913    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_47_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I2_O)        0.355     8.268 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_37/O
                         net (fo=4, routed)           0.630     8.899    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_37_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I2_O)        0.150     9.049 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_39/O
                         net (fo=2, routed)           0.286     9.334    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_39_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I2_O)        0.348     9.682 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_31/O
                         net (fo=4, routed)           0.758    10.441    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_31_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I0_O)        0.150    10.591 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_30/O
                         net (fo=2, routed)           0.986    11.577    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_30_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I2_O)        0.374    11.951 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_23/O
                         net (fo=1, routed)           0.577    12.528    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_23_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.328    12.856 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_13/O
                         net (fo=1, routed)           0.607    13.463    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_13_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.587 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_7/O
                         net (fo=1, routed)           0.282    13.869    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_7_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.993 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_4/O
                         net (fo=2, routed)           0.601    14.595    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.719 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.719    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_1_n_0
    SLICE_X12Y31         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.497    15.782    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/clk
    SLICE_X12Y31         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[2]/C
                         clock pessimism              0.149    15.931    
                         clock uncertainty           -0.035    15.896    
    SLICE_X12Y31         FDCE (Setup_fdce_C_D)        0.077    15.973    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.973    
                         arrival time                         -14.719    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/main_fsm_dut/x_row_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        12.907ns  (logic 3.946ns (30.574%)  route 8.961ns (69.426%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=8 LUT6=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 15.781 - 14.285 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.661     1.661    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/clk
    SLICE_X13Y25         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/x_row_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/x_row_cur_reg[5]/Q
                         net (fo=11, routed)          0.761     2.878    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/x_row_cur_reg[5]
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_53/O
                         net (fo=3, routed)           0.681     3.683    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_53_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I0_O)        0.117     3.800 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_54/O
                         net (fo=1, routed)           0.427     4.227    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_54_n_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I0_O)        0.348     4.575 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_51/O
                         net (fo=4, routed)           0.932     5.507    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_51_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I1_O)        0.150     5.657 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_49/O
                         net (fo=2, routed)           0.483     6.141    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_49_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.348     6.489 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_46/O
                         net (fo=4, routed)           0.477     6.966    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_46_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I0_O)        0.326     7.292 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_47/O
                         net (fo=2, routed)           0.621     7.913    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_47_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I2_O)        0.355     8.268 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_37/O
                         net (fo=4, routed)           0.630     8.899    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_37_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I2_O)        0.150     9.049 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_39/O
                         net (fo=2, routed)           0.286     9.334    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_39_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I2_O)        0.348     9.682 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_31/O
                         net (fo=4, routed)           0.758    10.441    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_31_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I0_O)        0.150    10.591 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_30/O
                         net (fo=2, routed)           0.986    11.577    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_30_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I2_O)        0.374    11.951 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_23/O
                         net (fo=1, routed)           0.577    12.528    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_23_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.328    12.856 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_13/O
                         net (fo=1, routed)           0.607    13.463    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_13_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.587 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_7/O
                         net (fo=1, routed)           0.282    13.869    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_7_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I2_O)        0.124    13.993 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_4/O
                         net (fo=2, routed)           0.450    14.444    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[2]_i_4_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.124    14.568 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    14.568    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state[0]_i_1__0_n_0
    SLICE_X13Y30         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.496    15.781    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/clk
    SLICE_X13Y30         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[0]/C
                         clock pessimism              0.149    15.930    
                         clock uncertainty           -0.035    15.895    
    SLICE_X13Y30         FDCE (Setup_fdce_C_D)        0.029    15.924    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.924    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 5.294ns (49.333%)  route 5.437ns (50.666%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 15.860 - 14.285 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.647     1.647    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    SLICE_X14Y76         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/Q
                         net (fo=17, routed)          0.841     2.944    design_1_i/ConvAccelerator_0/U0/alu1_dut/sr[2]
    SLICE_X17Y76         LUT4 (Prop_lut4_I1_O)        0.150     3.094 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67/O
                         net (fo=64, routed)          2.599     5.693    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.332     6.025 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56/O
                         net (fo=1, routed)           0.542     6.567    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.118     6.685 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23/O
                         net (fo=2, routed)           1.453     8.138    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.238    12.376 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3/PCOUT[0]
                         net (fo=1, routed)           0.002    12.378    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_n_153
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.575    15.860    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/CLK
                         clock pessimism              0.000    15.860    
                         clock uncertainty           -0.035    15.825    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    14.425    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 5.294ns (49.333%)  route 5.437ns (50.666%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 15.860 - 14.285 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.647     1.647    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    SLICE_X14Y76         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/Q
                         net (fo=17, routed)          0.841     2.944    design_1_i/ConvAccelerator_0/U0/alu1_dut/sr[2]
    SLICE_X17Y76         LUT4 (Prop_lut4_I1_O)        0.150     3.094 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67/O
                         net (fo=64, routed)          2.599     5.693    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.332     6.025 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56/O
                         net (fo=1, routed)           0.542     6.567    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.118     6.685 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23/O
                         net (fo=2, routed)           1.453     8.138    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.238    12.376 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3/PCOUT[10]
                         net (fo=1, routed)           0.002    12.378    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_n_143
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.575    15.860    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/CLK
                         clock pessimism              0.000    15.860    
                         clock uncertainty           -0.035    15.825    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    14.425    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 5.294ns (49.333%)  route 5.437ns (50.666%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 15.860 - 14.285 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.647     1.647    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    SLICE_X14Y76         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/Q
                         net (fo=17, routed)          0.841     2.944    design_1_i/ConvAccelerator_0/U0/alu1_dut/sr[2]
    SLICE_X17Y76         LUT4 (Prop_lut4_I1_O)        0.150     3.094 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67/O
                         net (fo=64, routed)          2.599     5.693    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.332     6.025 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56/O
                         net (fo=1, routed)           0.542     6.567    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.118     6.685 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23/O
                         net (fo=2, routed)           1.453     8.138    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.238    12.376 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3/PCOUT[11]
                         net (fo=1, routed)           0.002    12.378    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_n_142
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.575    15.860    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/CLK
                         clock pessimism              0.000    15.860    
                         clock uncertainty           -0.035    15.825    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    14.425    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 5.294ns (49.333%)  route 5.437ns (50.666%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 15.860 - 14.285 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.647     1.647    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    SLICE_X14Y76         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/Q
                         net (fo=17, routed)          0.841     2.944    design_1_i/ConvAccelerator_0/U0/alu1_dut/sr[2]
    SLICE_X17Y76         LUT4 (Prop_lut4_I1_O)        0.150     3.094 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67/O
                         net (fo=64, routed)          2.599     5.693    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.332     6.025 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56/O
                         net (fo=1, routed)           0.542     6.567    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.118     6.685 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23/O
                         net (fo=2, routed)           1.453     8.138    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.238    12.376 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3/PCOUT[12]
                         net (fo=1, routed)           0.002    12.378    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_n_141
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.575    15.860    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/CLK
                         clock pessimism              0.000    15.860    
                         clock uncertainty           -0.035    15.825    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    14.425    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 5.294ns (49.333%)  route 5.437ns (50.666%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 15.860 - 14.285 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.647     1.647    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    SLICE_X14Y76         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/Q
                         net (fo=17, routed)          0.841     2.944    design_1_i/ConvAccelerator_0/U0/alu1_dut/sr[2]
    SLICE_X17Y76         LUT4 (Prop_lut4_I1_O)        0.150     3.094 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67/O
                         net (fo=64, routed)          2.599     5.693    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.332     6.025 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56/O
                         net (fo=1, routed)           0.542     6.567    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.118     6.685 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23/O
                         net (fo=2, routed)           1.453     8.138    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.238    12.376 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3/PCOUT[13]
                         net (fo=1, routed)           0.002    12.378    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_n_140
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.575    15.860    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/CLK
                         clock pessimism              0.000    15.860    
                         clock uncertainty           -0.035    15.825    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    14.425    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 5.294ns (49.333%)  route 5.437ns (50.666%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 15.860 - 14.285 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.647     1.647    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    SLICE_X14Y76         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/Q
                         net (fo=17, routed)          0.841     2.944    design_1_i/ConvAccelerator_0/U0/alu1_dut/sr[2]
    SLICE_X17Y76         LUT4 (Prop_lut4_I1_O)        0.150     3.094 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67/O
                         net (fo=64, routed)          2.599     5.693    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.332     6.025 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56/O
                         net (fo=1, routed)           0.542     6.567    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.118     6.685 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23/O
                         net (fo=2, routed)           1.453     8.138    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.238    12.376 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3/PCOUT[14]
                         net (fo=1, routed)           0.002    12.378    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_n_139
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.575    15.860    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/CLK
                         clock pessimism              0.000    15.860    
                         clock uncertainty           -0.035    15.825    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    14.425    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 5.294ns (49.333%)  route 5.437ns (50.666%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 15.860 - 14.285 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.647     1.647    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    SLICE_X14Y76         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/Q
                         net (fo=17, routed)          0.841     2.944    design_1_i/ConvAccelerator_0/U0/alu1_dut/sr[2]
    SLICE_X17Y76         LUT4 (Prop_lut4_I1_O)        0.150     3.094 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67/O
                         net (fo=64, routed)          2.599     5.693    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.332     6.025 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56/O
                         net (fo=1, routed)           0.542     6.567    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.118     6.685 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23/O
                         net (fo=2, routed)           1.453     8.138    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.238    12.376 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3/PCOUT[15]
                         net (fo=1, routed)           0.002    12.378    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_n_138
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.575    15.860    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/CLK
                         clock pessimism              0.000    15.860    
                         clock uncertainty           -0.035    15.825    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    14.425    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        10.731ns  (logic 5.294ns (49.333%)  route 5.437ns (50.666%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 15.860 - 14.285 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.647     1.647    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    SLICE_X14Y76         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.456     2.103 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/sr_reg[2]/Q
                         net (fo=17, routed)          0.841     2.944    design_1_i/ConvAccelerator_0/U0/alu1_dut/sr[2]
    SLICE_X17Y76         LUT4 (Prop_lut4_I1_O)        0.150     3.094 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67/O
                         net (fo=64, routed)          2.599     5.693    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_67_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.332     6.025 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56/O
                         net (fo=1, routed)           0.542     6.567    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_56_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.118     6.685 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23/O
                         net (fo=2, routed)           1.453     8.138    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_i_23_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.238    12.376 r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3/PCOUT[16]
                         net (fo=1, routed)           0.002    12.378    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3_n_137
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.575    15.860    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    DSP48_X1Y9           DSP48E1                                      r  design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg/CLK
                         clock pessimism              0.000    15.860    
                         clock uncertainty           -0.035    15.825    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    14.425    design_1_i/ConvAccelerator_0/U0/alu1_dut/m3r_reg
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[2].FFX.ddfx/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.687%)  route 0.243ns (63.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.551     0.551    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[2].FFX.ddfx/clk
    SLICE_X19Y71         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[2].FFX.ddfx/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[2].FFX.ddfx/q_reg[19]/Q
                         net (fo=2, routed)           0.243     0.935    design_1_i/ConvAccelerator_0/U0/alu1_dut/db_out[83]
    SLICE_X22Y69         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.817     0.817    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    SLICE_X22Y69         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[2][19]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X22Y69         FDRE (Hold_fdre_C_D)         0.071     0.883    design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[2][19]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[99].FFX.ddfx/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[18][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.227ns (55.192%)  route 0.184ns (44.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.559     0.559    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[99].FFX.ddfx/clk
    SLICE_X23Y50         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[99].FFX.ddfx/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDCE (Prop_fdce_C_Q)         0.128     0.687 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[99].FFX.ddfx/q_reg[1]/Q
                         net (fo=2, routed)           0.184     0.871    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[99].FFX.ddfx/output_a[99]_120[1]
    SLICE_X21Y50         LUT2 (Prop_lut2_I0_O)        0.099     0.970 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[99].FFX.ddfx/x_a[18][1]_i_1/O
                         net (fo=1, routed)           0.000     0.970    design_1_i/ConvAccelerator_0/U0/alu1_dut/db_out[577]
    SLICE_X21Y50         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.830     0.830    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    SLICE_X21Y50         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[18][1]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.092     0.917    design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[18][1]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[80].FFX.ddfx/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[79].FFX.ddfx/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.213ns (46.211%)  route 0.248ns (53.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.564    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[80].FFX.ddfx/clk
    SLICE_X16Y48         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[80].FFX.ddfx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[80].FFX.ddfx/q_reg[0]/Q
                         net (fo=1, routed)           0.248     0.976    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/q_reg[31]_57[0]
    SLICE_X20Y50         LUT3 (Prop_lut3_I2_O)        0.049     1.025 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/q[0]_i_1__46/O
                         net (fo=1, routed)           0.000     1.025    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[79].FFX.ddfx/q_reg[31]_2[0]
    SLICE_X20Y50         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[79].FFX.ddfx/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.830     0.830    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[79].FFX.ddfx/clk
    SLICE_X20Y50         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[79].FFX.ddfx/q_reg[0]/C
                         clock pessimism              0.000     0.830    
    SLICE_X20Y50         FDCE (Hold_fdce_C_D)         0.131     0.961    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[79].FFX.ddfx/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[34].FFX.ddfx/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.933%)  route 0.263ns (65.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.561     0.561    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[34].FFX.ddfx/clk
    SLICE_X22Y48         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[34].FFX.ddfx/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[34].FFX.ddfx/q_reg[1]/Q
                         net (fo=2, routed)           0.263     0.964    design_1_i/ConvAccelerator_0/U0/alu1_dut/db_out[225]
    SLICE_X17Y49         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.832     0.832    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[7][1]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.070     0.897    design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[1].FFX.ddfx/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.464%)  route 0.257ns (64.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.551     0.551    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[1].FFX.ddfx/clk
    SLICE_X15Y71         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[1].FFX.ddfx/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[1].FFX.ddfx/q_reg[19]/Q
                         net (fo=2, routed)           0.257     0.948    design_1_i/ConvAccelerator_0/U0/alu1_dut/db_out[51]
    SLICE_X22Y71         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.815     0.815    design_1_i/ConvAccelerator_0/U0/alu1_dut/clk
    SLICE_X22Y71         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[1][19]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X22Y71         FDRE (Hold_fdre_C_D)         0.070     0.880    design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_64_64/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.662%)  route 0.182ns (56.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.560     0.560    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/clk
    SLICE_X35Y58         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[3]_rep__2/Q
                         net (fo=85, routed)          0.182     0.883    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_64_64/A3
    SLICE_X34Y58         RAMS32                                       r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_64_64/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.830     0.830    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_64_64/WCLK
    SLICE_X34Y58         RAMS32                                       r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_64_64/SP/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X34Y58         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     0.813    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_64_64/SP
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_65_65/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.662%)  route 0.182ns (56.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.560     0.560    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/clk
    SLICE_X35Y58         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[3]_rep__2/Q
                         net (fo=85, routed)          0.182     0.883    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_65_65/A3
    SLICE_X34Y58         RAMS32                                       r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_65_65/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.830     0.830    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_65_65/WCLK
    SLICE_X34Y58         RAMS32                                       r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_65_65/SP/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X34Y58         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     0.813    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_65_65/SP
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_704_704/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.662%)  route 0.182ns (56.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.560     0.560    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/clk
    SLICE_X35Y58         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[3]_rep__2/Q
                         net (fo=85, routed)          0.182     0.883    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_704_704/A3
    SLICE_X34Y58         RAMS32                                       r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_704_704/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.830     0.830    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_704_704/WCLK
    SLICE_X34Y58         RAMS32                                       r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_704_704/SP/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X34Y58         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     0.813    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_704_704/SP
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_705_705/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.662%)  route 0.182ns (56.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.560     0.560    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/clk
    SLICE_X35Y58         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[3]_rep__2/Q
                         net (fo=85, routed)          0.182     0.883    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_705_705/A3
    SLICE_X34Y58         RAMS32                                       r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_705_705/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.830     0.830    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_705_705/WCLK
    SLICE_X34Y58         RAMS32                                       r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_705_705/SP/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X34Y58         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     0.813    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_705_705/SP
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_209_209/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.584     0.584    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/clk
    SLICE_X39Y65         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/cur_addr_reg[0]_rep__1/Q
                         net (fo=119, routed)         0.254     0.979    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_209_209/A0
    SLICE_X38Y65         RAMS32                                       r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_209_209/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.852     0.852    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_209_209/WCLK
    SLICE_X38Y65         RAMS32                                       r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_209_209/SP/CLK
                         clock pessimism             -0.255     0.597    
    SLICE_X38Y65         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.907    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_209_209/SP
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.142 }
Period(ns):         14.285
Sources:            { design_1_i/ConvAccelerator_0/U0/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.285      11.709     RAMB36_X1Y5   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.285      11.709     RAMB36_X2Y6   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.285      11.709     RAMB36_X1Y9   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.285      11.709     RAMB36_X1Y8   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.285      11.709     RAMB36_X1Y7   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.285      11.709     RAMB36_X2Y9   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.285      11.709     RAMB36_X1Y11  design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.285      11.709     RAMB36_X1Y10  design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.285      11.709     RAMB36_X2Y4   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.285      11.709     RAMB36_X1Y3   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_17/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X34Y54  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_226_226/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X34Y54  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_227_227/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X34Y54  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_228_228/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X34Y54  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_229_229/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X16Y55  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_24_24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X16Y55  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_25_25/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X16Y55  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_26_26/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X16Y55  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_27_27/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X32Y31  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_284_284/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X32Y31  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_285_285/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X38Y43  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_102_102/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X38Y43  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_103_103/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X38Y43  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_104_104/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X38Y43  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_105_105/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X38Y47  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_106_106/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X38Y47  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_107_107/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X38Y47  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_108_108/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X38Y47  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_109_109/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X38Y49  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_110_110/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X38Y49  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_111_111/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.892ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 0.608ns (8.553%)  route 6.501ns (91.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 16.967 - 14.285 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.665     2.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=63, routed)          2.699     6.128    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X25Y5          LUT1 (Prop_lut1_I0_O)        0.152     6.280 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1/O
                         net (fo=292, routed)         3.801    10.082    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stream_rst
    SLICE_X32Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.490    16.967    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X32Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[18]/C
                         clock pessimism              0.130    17.097    
                         clock uncertainty           -0.217    16.880    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.726    16.154    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         16.154    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 0.608ns (8.553%)  route 6.501ns (91.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 16.967 - 14.285 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.665     2.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=63, routed)          2.699     6.128    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X25Y5          LUT1 (Prop_lut1_I0_O)        0.152     6.280 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1/O
                         net (fo=292, routed)         3.801    10.082    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stream_rst
    SLICE_X32Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.490    16.967    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X32Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[21]/C
                         clock pessimism              0.130    17.097    
                         clock uncertainty           -0.217    16.880    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.726    16.154    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         16.154    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 0.608ns (8.553%)  route 6.501ns (91.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 16.967 - 14.285 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.665     2.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=63, routed)          2.699     6.128    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X25Y5          LUT1 (Prop_lut1_I0_O)        0.152     6.280 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1/O
                         net (fo=292, routed)         3.801    10.082    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stream_rst
    SLICE_X32Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.490    16.967    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X32Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[24]/C
                         clock pessimism              0.130    17.097    
                         clock uncertainty           -0.217    16.880    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.726    16.154    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         16.154    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 0.608ns (8.553%)  route 6.501ns (91.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 16.967 - 14.285 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.665     2.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=63, routed)          2.699     6.128    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X25Y5          LUT1 (Prop_lut1_I0_O)        0.152     6.280 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[3]_i_1/O
                         net (fo=292, routed)         3.801    10.082    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stream_rst
    SLICE_X32Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.490    16.967    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X32Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[25]/C
                         clock pessimism              0.130    17.097    
                         clock uncertainty           -0.217    16.880    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.726    16.154    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         16.154    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.538ns (20.342%)  route 6.023ns (79.658%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 16.978 - 14.285 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.673     2.981    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y3          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/Q
                         net (fo=3, routed)           0.983     4.420    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X19Y2          LUT5 (Prop_lut5_I1_O)        0.124     4.544 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.692     6.236    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.152     6.388 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.284     7.672    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X19Y2          LUT4 (Prop_lut4_I2_O)        0.355     8.027 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.466     8.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.327     8.820 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.785     9.605    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.124     9.729 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2/O
                         net (fo=37, routed)          0.813    10.542    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X26Y0          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.500    16.977    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X26Y0          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.130    17.107    
                         clock uncertainty           -0.217    16.890    
    SLICE_X26Y0          FDRE (Setup_fdre_C_CE)      -0.205    16.685    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         16.685    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.538ns (20.342%)  route 6.023ns (79.658%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 16.978 - 14.285 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.673     2.981    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y3          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/Q
                         net (fo=3, routed)           0.983     4.420    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X19Y2          LUT5 (Prop_lut5_I1_O)        0.124     4.544 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.692     6.236    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.152     6.388 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.284     7.672    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X19Y2          LUT4 (Prop_lut4_I2_O)        0.355     8.027 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.466     8.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.327     8.820 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.785     9.605    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.124     9.729 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2/O
                         net (fo=37, routed)          0.813    10.542    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X26Y0          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.500    16.977    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X26Y0          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[3]/C
                         clock pessimism              0.130    17.107    
                         clock uncertainty           -0.217    16.890    
    SLICE_X26Y0          FDRE (Setup_fdre_C_CE)      -0.205    16.685    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         16.685    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.538ns (20.342%)  route 6.023ns (79.658%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 16.978 - 14.285 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.673     2.981    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y3          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/Q
                         net (fo=3, routed)           0.983     4.420    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X19Y2          LUT5 (Prop_lut5_I1_O)        0.124     4.544 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.692     6.236    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.152     6.388 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.284     7.672    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X19Y2          LUT4 (Prop_lut4_I2_O)        0.355     8.027 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.466     8.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.327     8.820 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.785     9.605    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.124     9.729 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2/O
                         net (fo=37, routed)          0.813    10.542    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X26Y0          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.500    16.977    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X26Y0          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[7]/C
                         clock pessimism              0.130    17.107    
                         clock uncertainty           -0.217    16.890    
    SLICE_X26Y0          FDRE (Setup_fdre_C_CE)      -0.205    16.685    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         16.685    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 1.538ns (20.382%)  route 6.008ns (79.618%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 16.976 - 14.285 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.673     2.981    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y3          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/Q
                         net (fo=3, routed)           0.983     4.420    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X19Y2          LUT5 (Prop_lut5_I1_O)        0.124     4.544 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.692     6.236    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.152     6.388 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.284     7.672    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X19Y2          LUT4 (Prop_lut4_I2_O)        0.355     8.027 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.466     8.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.327     8.820 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.785     9.605    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.124     9.729 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2/O
                         net (fo=37, routed)          0.798    10.527    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y6          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.499    16.976    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y6          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/C
                         clock pessimism              0.130    17.106    
                         clock uncertainty           -0.217    16.889    
    SLICE_X27Y6          FDRE (Setup_fdre_C_CE)      -0.205    16.684    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         16.684    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 1.538ns (20.382%)  route 6.008ns (79.618%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 16.976 - 14.285 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.673     2.981    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y3          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/Q
                         net (fo=3, routed)           0.983     4.420    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X19Y2          LUT5 (Prop_lut5_I1_O)        0.124     4.544 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.692     6.236    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.152     6.388 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.284     7.672    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X19Y2          LUT4 (Prop_lut4_I2_O)        0.355     8.027 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.466     8.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.327     8.820 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.785     9.605    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.124     9.729 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2/O
                         net (fo=37, routed)          0.798    10.527    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y6          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.499    16.976    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y6          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/C
                         clock pessimism              0.130    17.106    
                         clock uncertainty           -0.217    16.889    
    SLICE_X27Y6          FDRE (Setup_fdre_C_CE)      -0.205    16.684    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         16.684    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 1.538ns (20.496%)  route 5.966ns (79.504%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 16.973 - 14.285 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.673     2.981    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y3          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_m_valid_out_reg/Q
                         net (fo=3, routed)           0.983     4.420    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X19Y2          LUT5 (Prop_lut5_I1_O)        0.124     4.544 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.692     6.236    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.152     6.388 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.284     7.672    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X19Y2          LUT4 (Prop_lut4_I2_O)        0.355     8.027 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.466     8.493    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.327     8.820 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.785     9.605    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.124     9.729 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2/O
                         net (fo=37, routed)          0.756    10.485    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X25Y1          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.496    16.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X25Y1          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/C
                         clock pessimism              0.130    17.103    
                         clock uncertainty           -0.217    16.886    
    SLICE_X25Y1          FDRE (Setup_fdre_C_CE)      -0.205    16.681    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                         16.681    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  6.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.073%)  route 0.239ns (62.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.556     0.896    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X19Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[3]/Q
                         net (fo=1, routed)           0.239     1.277    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[3]
    SLICE_X22Y17         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.820     1.190    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X22Y17         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y17         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.139%)  route 0.200ns (48.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.560     0.901    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X24Y5          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_reg[1]/Q
                         net (fo=2, routed)           0.200     1.264    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out_reg[3]_0[1]
    SLICE_X21Y4          LUT5 (Prop_lut5_I2_O)        0.045     1.309 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_skid_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.309    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[3]_0[1]
    SLICE_X21Y4          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.830     1.200    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y4          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y4          FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_skid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.310%)  route 0.243ns (56.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.558     0.899    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X19Y16         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2]/Q
                         net (fo=2, routed)           0.243     1.283    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_strb_reg_out_reg[1]_0[2]
    SLICE_X24Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.328 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_mux_out[10]
    SLICE_X24Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.818     1.188    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X24Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X24Y19         FDRE (Hold_fdre_C_D)         0.120     1.274    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.563     0.904    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X18Y5          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[0]/Q
                         net (fo=2, routed)           0.115     1.159    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[32]
    SLICE_X16Y5          SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.831     1.201    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X16Y5          SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4/CLK
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.103    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.179%)  route 0.217ns (53.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.559     0.900    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X17Y15         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]/Q
                         net (fo=2, routed)           0.217     1.257    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_strb_reg_out_reg[1]_0[6]
    SLICE_X22Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.302 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_mux_out[14]
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.818     1.188    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[14]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X22Y19         FDRE (Hold_fdre_C_D)         0.091     1.245    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.902%)  route 0.269ns (62.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.562     0.903    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X32Y8          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.269     1.335    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.873     1.243    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.981    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.296     1.277    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.256ns (59.775%)  route 0.172ns (40.225%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.556     0.897    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X22Y14         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[0]/Q
                         net (fo=3, routed)           0.172     1.210    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[0]
    SLICE_X21Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.255 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[3]_i_10/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[3]_i_10_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.325 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.325    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[3]_i_1_n_7
    SLICE_X21Y14         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.825     1.195    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X21Y14         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[0]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y14         FDRE (Hold_fdre_C_D)         0.105     1.266    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_calc1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_dest_align_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.360%)  route 0.206ns (49.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.558     0.899    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X20Y11         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_calc1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_calc1_reg/Q
                         net (fo=2, routed)           0.206     1.269    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_calc1
    SLICE_X22Y11         LUT2 (Prop_lut2_I1_O)        0.045     1.314 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_dest_align_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_dre_dest_align[1]
    SLICE_X22Y11         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_dest_align_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.826     1.196    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X22Y11         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_dest_align_reg_reg[1]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y11         FDRE (Hold_fdre_C_D)         0.092     1.254    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_dest_align_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.340%)  route 0.206ns (55.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.553     0.894    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X20Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/Q
                         net (fo=1, routed)           0.206     1.263    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[0]
    SLICE_X23Y16         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.821     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X23Y16         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X23Y16         FDRE (Hold_fdre_C_D)         0.046     1.203    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.714%)  route 0.233ns (62.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.581     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.233     1.295    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.142 }
Period(ns):         14.285
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.285      11.709     RAMB36_X0Y2     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.285      11.709     RAMB36_X0Y2     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.285      11.709     RAMB36_X1Y1     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.285      11.709     RAMB36_X1Y1     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         14.285      12.130     BUFGCTRL_X0Y15  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X11Y38    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X0Y34     design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X0Y34     design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X8Y34     design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.285      13.285     SLICE_X8Y37     design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X24Y1     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X24Y1     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X4Y1      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X4Y1      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X4Y1      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X4Y1      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X4Y1      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X4Y1      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X4Y1      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X4Y1      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X12Y1     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X12Y1     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X12Y1     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X12Y1     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X12Y1     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X12Y1     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X12Y1     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.142       5.892      SLICE_X12Y1     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X24Y7     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.142       5.892      SLICE_X24Y7     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[0,0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.668ns (7.371%)  route 8.395ns (92.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 15.823 - 14.285 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.658     2.966    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.518     3.484 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=35, routed)          3.496     6.980    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tdata[11]
    SLICE_X26Y41         LUT4 (Prop_lut4_I0_O)        0.150     7.130 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/ram[0,0][11]_i_1/O
                         net (fo=25, routed)          4.898    12.029    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,4][31]_0[11]
    SLICE_X2Y61          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[0,0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.538    15.823    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/clk
    SLICE_X2Y61          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[0,0][11]/C
                         clock pessimism              0.000    15.823    
                         clock uncertainty           -0.217    15.605    
    SLICE_X2Y61          FDRE (Setup_fdre_C_D)       -0.283    15.322    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[0,0][11]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -12.029    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[2,0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 0.668ns (7.510%)  route 8.226ns (92.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 15.824 - 14.285 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.658     2.966    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.518     3.484 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=35, routed)          3.496     6.980    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tdata[11]
    SLICE_X26Y41         LUT4 (Prop_lut4_I0_O)        0.150     7.130 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/ram[0,0][11]_i_1/O
                         net (fo=25, routed)          4.730    11.860    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,4][31]_0[11]
    SLICE_X3Y60          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[2,0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.539    15.824    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/clk
    SLICE_X3Y60          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[2,0][11]/C
                         clock pessimism              0.000    15.824    
                         clock uncertainty           -0.217    15.606    
    SLICE_X3Y60          FDRE (Setup_fdre_C_D)       -0.283    15.323    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[2,0][11]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 0.580ns (6.382%)  route 8.508ns (93.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.847 - 14.285 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.658     2.966    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X22Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.456     3.422 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/Q
                         net (fo=35, routed)          4.624     8.046    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tdata[6]
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.124     8.170 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/ram[0,0][6]_i_1/O
                         net (fo=25, routed)          3.884    12.054    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,4][31]_0[6]
    SLICE_X41Y27         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.562    15.847    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/clk
    SLICE_X41Y27         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,4][6]/C
                         clock pessimism              0.115    15.962    
                         clock uncertainty           -0.217    15.745    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)       -0.081    15.664    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,4][6]
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 0.606ns (6.931%)  route 8.137ns (93.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 15.826 - 14.285 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.661     2.969    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X17Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=35, routed)          2.218     5.643    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tdata[1]
    SLICE_X22Y34         LUT4 (Prop_lut4_I0_O)        0.150     5.793 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/ram[0,0][1]_i_1/O
                         net (fo=25, routed)          5.919    11.712    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,4][31]_0[1]
    SLICE_X2Y56          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.541    15.826    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/clk
    SLICE_X2Y56          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,0][1]/C
                         clock pessimism              0.000    15.826    
                         clock uncertainty           -0.217    15.608    
    SLICE_X2Y56          FDRE (Setup_fdre_C_D)       -0.275    15.333    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,0][1]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[3,0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 0.668ns (7.663%)  route 8.049ns (92.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 15.822 - 14.285 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.658     2.966    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.518     3.484 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=35, routed)          3.496     6.980    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tdata[11]
    SLICE_X26Y41         LUT4 (Prop_lut4_I0_O)        0.150     7.130 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/ram[0,0][11]_i_1/O
                         net (fo=25, routed)          4.553    11.683    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,4][31]_0[11]
    SLICE_X3Y62          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[3,0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.537    15.822    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/clk
    SLICE_X3Y62          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[3,0][11]/C
                         clock pessimism              0.000    15.822    
                         clock uncertainty           -0.217    15.604    
    SLICE_X3Y62          FDRE (Setup_fdre_C_D)       -0.269    15.335    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[3,0][11]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 0.606ns (6.979%)  route 8.077ns (93.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 15.820 - 14.285 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.661     2.969    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X17Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=35, routed)          2.218     5.643    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tdata[1]
    SLICE_X22Y34         LUT4 (Prop_lut4_I0_O)        0.150     5.793 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/ram[0,0][1]_i_1/O
                         net (fo=25, routed)          5.859    11.652    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,4][31]_0[1]
    SLICE_X1Y60          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.535    15.820    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/clk
    SLICE_X1Y60          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,0][1]/C
                         clock pessimism              0.000    15.820    
                         clock uncertainty           -0.217    15.602    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)       -0.269    15.333    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,0][1]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[2,2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 0.667ns (7.668%)  route 8.032ns (92.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 15.850 - 14.285 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.662     2.970    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X16Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[8]/Q
                         net (fo=34, routed)          2.832     6.320    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tdata[8]
    SLICE_X25Y37         LUT4 (Prop_lut4_I0_O)        0.149     6.469 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/ram[0,0][8]_i_1/O
                         net (fo=25, routed)          5.200    11.669    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,4][31]_0[8]
    SLICE_X40Y57         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[2,2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.565    15.850    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/clk
    SLICE_X40Y57         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[2,2][8]/C
                         clock pessimism              0.000    15.850    
                         clock uncertainty           -0.217    15.632    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)       -0.269    15.363    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[2,2][8]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[2,0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.606ns (7.054%)  route 7.985ns (92.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 15.825 - 14.285 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.661     2.969    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X17Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=35, routed)          2.218     5.643    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tdata[1]
    SLICE_X22Y34         LUT4 (Prop_lut4_I0_O)        0.150     5.793 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/ram[0,0][1]_i_1/O
                         net (fo=25, routed)          5.767    11.560    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,4][31]_0[1]
    SLICE_X5Y57          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[2,0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.540    15.825    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/clk
    SLICE_X5Y57          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[2,0][1]/C
                         clock pessimism              0.000    15.825    
                         clock uncertainty           -0.217    15.607    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)       -0.275    15.332    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[2,0][1]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 0.668ns (7.804%)  route 7.892ns (92.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 15.821 - 14.285 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.658     2.966    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.518     3.484 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=35, routed)          3.496     6.980    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tdata[11]
    SLICE_X26Y41         LUT4 (Prop_lut4_I0_O)        0.150     7.130 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/ram[0,0][11]_i_1/O
                         net (fo=25, routed)          4.396    11.526    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,4][31]_0[11]
    SLICE_X4Y63          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.536    15.821    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/clk
    SLICE_X4Y63          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,0][11]/C
                         clock pessimism              0.000    15.821    
                         clock uncertainty           -0.217    15.603    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)       -0.233    15.370    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,0][11]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,1][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 0.642ns (7.490%)  route 7.929ns (92.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 15.764 - 14.285 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.660     2.968    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X16Y21         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[28]/Q
                         net (fo=35, routed)          3.324     6.810    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tdata[28]
    SLICE_X16Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.934 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/ram[0,0][28]_i_1/O
                         net (fo=25, routed)          4.605    11.539    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[4,4][31]_0[28]
    SLICE_X35Y70         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.285    14.285 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    14.285 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.479    15.764    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/clk
    SLICE_X35Y70         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,1][28]/C
                         clock pessimism              0.000    15.764    
                         clock uncertainty           -0.217    15.546    
    SLICE_X35Y70         FDRE (Setup_fdre_C_D)       -0.067    15.479    design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/stick/ram_reg[1,1][28]
  -------------------------------------------------------------------
                         required time                         15.479    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                  3.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[158].FFX.ddfx/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.361%)  route 0.224ns (54.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.552     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/Q
                         net (fo=35, routed)          0.224     1.258    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s00_axis_tdata[4]
    SLICE_X20Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.303 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/q[4]_i_1__32/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[158].FFX.ddfx/q_reg[31]_1[4]
    SLICE_X20Y20         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[158].FFX.ddfx/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.819     0.819    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[158].FFX.ddfx/clk
    SLICE_X20Y20         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[158].FFX.ddfx/q_reg[4]/C
                         clock pessimism             -0.005     0.814    
                         clock uncertainty            0.217     1.031    
    SLICE_X20Y20         FDCE (Hold_fdce_C_D)         0.121     1.152    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[158].FFX.ddfx/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[152].FFX.ddfx/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.168%)  route 0.208ns (49.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.555     0.896    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X16Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=35, routed)          0.208     1.267    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s00_axis_tdata[30]
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.312 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/q[30]_i_1__35/O
                         net (fo=1, routed)           0.000     1.312    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[152].FFX.ddfx/q_reg[31]_1[30]
    SLICE_X22Y20         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[152].FFX.ddfx/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.817     0.817    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[152].FFX.ddfx/clk
    SLICE_X22Y20         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[152].FFX.ddfx/q_reg[30]/C
                         clock pessimism             -0.005     0.812    
                         clock uncertainty            0.217     1.029    
    SLICE_X22Y20         FDCE (Hold_fdce_C_D)         0.092     1.121    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[152].FFX.ddfx/q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[153].FFX.ddfx/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.047%)  route 0.209ns (49.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.555     0.896    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X16Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=35, routed)          0.209     1.268    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s00_axis_tdata[30]
    SLICE_X22Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.313 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/q[30]_i_1__34/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[153].FFX.ddfx/q_reg[31]_2[30]
    SLICE_X22Y20         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[153].FFX.ddfx/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.817     0.817    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[153].FFX.ddfx/clk
    SLICE_X22Y20         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[153].FFX.ddfx/q_reg[30]/C
                         clock pessimism             -0.005     0.812    
                         clock uncertainty            0.217     1.029    
    SLICE_X22Y20         FDCE (Hold_fdce_C_D)         0.091     1.120    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[153].FFX.ddfx/q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[153].FFX.ddfx/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.038%)  route 0.279ns (59.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.552     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/Q
                         net (fo=35, routed)          0.279     1.312    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s00_axis_tdata[4]
    SLICE_X19Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.357 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/q[4]_i_1__37/O
                         net (fo=1, routed)           0.000     1.357    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[153].FFX.ddfx/q_reg[31]_2[4]
    SLICE_X19Y21         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[153].FFX.ddfx/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.819     0.819    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[153].FFX.ddfx/clk
    SLICE_X19Y21         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[153].FFX.ddfx/q_reg[4]/C
                         clock pessimism             -0.005     0.814    
                         clock uncertainty            0.217     1.031    
    SLICE_X19Y21         FDCE (Hold_fdce_C_D)         0.092     1.123    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[153].FFX.ddfx/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[156].FFX.ddfx/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.254%)  route 0.327ns (63.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.552     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/Q
                         net (fo=35, routed)          0.327     1.361    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s00_axis_tdata[4]
    SLICE_X20Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.406 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/q[4]_i_1__34/O
                         net (fo=1, routed)           0.000     1.406    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[156].FFX.ddfx/q_reg[31]_1[4]
    SLICE_X20Y20         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[156].FFX.ddfx/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.819     0.819    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[156].FFX.ddfx/clk
    SLICE_X20Y20         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[156].FFX.ddfx/q_reg[4]/C
                         clock pessimism             -0.005     0.814    
                         clock uncertainty            0.217     1.031    
    SLICE_X20Y20         FDCE (Hold_fdce_C_D)         0.121     1.152    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[156].FFX.ddfx/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[155].FFX.ddfx/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.973%)  route 0.331ns (64.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.552     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/Q
                         net (fo=35, routed)          0.331     1.365    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s00_axis_tdata[4]
    SLICE_X20Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.410 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/q[4]_i_1__35/O
                         net (fo=1, routed)           0.000     1.410    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[155].FFX.ddfx/q_reg[31]_2[4]
    SLICE_X20Y21         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[155].FFX.ddfx/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.818     0.818    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[155].FFX.ddfx/clk
    SLICE_X20Y21         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[155].FFX.ddfx/q_reg[4]/C
                         clock pessimism             -0.005     0.813    
                         clock uncertainty            0.217     1.030    
    SLICE_X20Y21         FDCE (Hold_fdce_C_D)         0.121     1.151    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[155].FFX.ddfx/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[150].FFX.ddfx/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.967%)  route 0.304ns (62.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.555     0.896    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X19Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/Q
                         net (fo=35, routed)          0.304     1.340    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tdata[2]
    SLICE_X23Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.385 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/q[2]_i_1__149/O
                         net (fo=1, routed)           0.000     1.385    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[150].FFX.ddfx/q_reg[31]_1[2]
    SLICE_X23Y21         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[150].FFX.ddfx/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.816     0.816    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[150].FFX.ddfx/clk
    SLICE_X23Y21         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[150].FFX.ddfx/q_reg[2]/C
                         clock pessimism             -0.005     0.811    
                         clock uncertainty            0.217     1.028    
    SLICE_X23Y21         FDCE (Hold_fdce_C_D)         0.092     1.120    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[150].FFX.ddfx/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[152].FFX.ddfx/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.376%)  route 0.312ns (62.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.552     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/Q
                         net (fo=35, routed)          0.312     1.345    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s00_axis_tdata[4]
    SLICE_X19Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.390 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/q[4]_i_1__38/O
                         net (fo=1, routed)           0.000     1.390    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[152].FFX.ddfx/q_reg[31]_1[4]
    SLICE_X19Y21         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[152].FFX.ddfx/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.819     0.819    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[152].FFX.ddfx/clk
    SLICE_X19Y21         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[152].FFX.ddfx/q_reg[4]/C
                         clock pessimism             -0.005     0.814    
                         clock uncertainty            0.217     1.031    
    SLICE_X19Y21         FDCE (Hold_fdce_C_D)         0.092     1.123    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[152].FFX.ddfx/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[157].FFX.ddfx/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.361%)  route 0.355ns (65.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.552     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/Q
                         net (fo=35, routed)          0.355     1.389    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s00_axis_tdata[4]
    SLICE_X20Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.434 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/q[4]_i_1__33/O
                         net (fo=1, routed)           0.000     1.434    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[157].FFX.ddfx/q_reg[31]_2[4]
    SLICE_X20Y20         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[157].FFX.ddfx/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.819     0.819    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[157].FFX.ddfx/clk
    SLICE_X20Y20         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[157].FFX.ddfx/q_reg[4]/C
                         clock pessimism             -0.005     0.814    
                         clock uncertainty            0.217     1.031    
    SLICE_X20Y20         FDCE (Hold_fdce_C_D)         0.121     1.152    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[157].FFX.ddfx/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[155].FFX.ddfx/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.284%)  route 0.144ns (40.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.552     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X24Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[15]/Q
                         net (fo=35, routed)          0.144     1.200    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s00_axis_tdata[15]
    SLICE_X24Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.245 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/q[15]_i_1__34/O
                         net (fo=1, routed)           0.000     1.245    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[155].FFX.ddfx/q_reg[31]_2[15]
    SLICE_X24Y20         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[155].FFX.ddfx/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.817     0.817    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[155].FFX.ddfx/clk
    SLICE_X24Y20         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[155].FFX.ddfx/q_reg[15]/C
                         clock pessimism             -0.252     0.565    
                         clock uncertainty            0.217     0.782    
    SLICE_X24Y20         FDCE (Hold_fdce_C_D)         0.121     0.903    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[155].FFX.ddfx/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        10.298ns  (logic 4.598ns (44.649%)  route 5.700ns (55.351%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 16.969 - 14.285 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.668     1.668    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X8Y20          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/Q
                         net (fo=2, routed)           0.581     2.767    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[14]_0[2]
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     2.891    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry_i_4[1]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.775 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=6, routed)           1.041     4.816    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/A[5]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.329     5.145 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9/O
                         net (fo=1, routed)           0.566     5.711    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.326     6.037 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry_i_6__0_0[2]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.413 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.413    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.530 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.530    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.853 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__2/O[1]
                         net (fo=3, routed)           0.907     7.760    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.306     8.066 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.066    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.604 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state1_inferred__4/i__carry__0/CO[2]
                         net (fo=14, routed)          0.990     9.594    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_t_f
    SLICE_X17Y25         LUT5 (Prop_lut5_I2_O)        0.310     9.904 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tready_INST_0/O
                         net (fo=5, routed)           0.967    10.871    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.120    10.991 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.307    11.298    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.327    11.625 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=2, routed)           0.341    11.966    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_1_n_0
    SLICE_X14Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.491    16.969    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.115    17.083    
                         clock uncertainty           -0.217    16.866    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)       -0.081    16.785    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         16.785    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 4.598ns (44.624%)  route 5.706ns (55.376%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 16.969 - 14.285 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.668     1.668    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X8Y20          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/Q
                         net (fo=2, routed)           0.581     2.767    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[14]_0[2]
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     2.891    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry_i_4[1]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.775 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=6, routed)           1.041     4.816    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/A[5]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.329     5.145 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9/O
                         net (fo=1, routed)           0.566     5.711    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.326     6.037 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry_i_6__0_0[2]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.413 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.413    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.530 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.530    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.853 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__2/O[1]
                         net (fo=3, routed)           0.907     7.760    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.306     8.066 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.066    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.604 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state1_inferred__4/i__carry__0/CO[2]
                         net (fo=14, routed)          0.990     9.594    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_t_f
    SLICE_X17Y25         LUT5 (Prop_lut5_I2_O)        0.310     9.904 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tready_INST_0/O
                         net (fo=5, routed)           0.967    10.871    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.120    10.991 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.307    11.298    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_2__0_n_0
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.327    11.625 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=2, routed)           0.347    11.972    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_1_n_0
    SLICE_X14Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.491    16.969    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X14Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg/C
                         clock pessimism              0.115    17.083    
                         clock uncertainty           -0.217    16.866    
    SLICE_X14Y18         FDRE (Setup_fdre_C_D)       -0.047    16.819    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg
  -------------------------------------------------------------------
                         required time                         16.819    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 4.275ns (42.485%)  route 5.787ns (57.515%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 16.962 - 14.285 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.668     1.668    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X8Y20          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/Q
                         net (fo=2, routed)           0.581     2.767    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[14]_0[2]
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     2.891    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry_i_4[1]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.775 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=6, routed)           1.041     4.816    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/A[5]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.329     5.145 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9/O
                         net (fo=1, routed)           0.566     5.711    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.326     6.037 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry_i_6__0_0[2]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.413 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.413    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.530 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.530    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.853 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__2/O[1]
                         net (fo=3, routed)           0.907     7.760    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.306     8.066 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.066    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.604 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state1_inferred__4/i__carry__0/CO[2]
                         net (fo=14, routed)          0.990     9.594    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_t_f
    SLICE_X17Y25         LUT5 (Prop_lut5_I2_O)        0.310     9.904 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tready_INST_0/O
                         net (fo=5, routed)           0.967    10.871    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124    10.995 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=33, routed)          0.735    11.730    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X24Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.485    16.962    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                         clock pessimism              0.014    16.976    
                         clock uncertainty           -0.217    16.759    
    SLICE_X24Y18         FDRE (Setup_fdre_C_CE)      -0.169    16.590    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                         16.590    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        10.207ns  (logic 4.399ns (43.099%)  route 5.808ns (56.901%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 16.960 - 14.285 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.668     1.668    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X8Y20          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/Q
                         net (fo=2, routed)           0.581     2.767    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[14]_0[2]
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     2.891    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry_i_4[1]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.775 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=6, routed)           1.041     4.816    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/A[5]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.329     5.145 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9/O
                         net (fo=1, routed)           0.566     5.711    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.326     6.037 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry_i_6__0_0[2]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.413 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.413    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.530 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.530    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.853 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__2/O[1]
                         net (fo=3, routed)           0.907     7.760    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.306     8.066 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.066    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.604 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state1_inferred__4/i__carry__0/CO[2]
                         net (fo=14, routed)          0.990     9.594    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_t_f
    SLICE_X17Y25         LUT5 (Prop_lut5_I2_O)        0.310     9.904 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tready_INST_0/O
                         net (fo=5, routed)           0.680    10.584    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X19Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.708 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_2/O
                         net (fo=1, routed)           0.287    10.995    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_2_n_0
    SLICE_X17Y18         LUT6 (Prop_lut6_I0_O)        0.124    11.119 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1/O
                         net (fo=2, routed)           0.755    11.875    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X17Y25         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.483    16.960    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X17Y25         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg/C
                         clock pessimism              0.115    17.075    
                         clock uncertainty           -0.217    16.858    
    SLICE_X17Y25         FDRE (Setup_fdre_C_D)       -0.067    16.791    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         16.791    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        9.904ns  (logic 4.275ns (43.163%)  route 5.629ns (56.837%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 16.962 - 14.285 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.668     1.668    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X8Y20          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/Q
                         net (fo=2, routed)           0.581     2.767    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[14]_0[2]
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     2.891    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry_i_4[1]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.775 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=6, routed)           1.041     4.816    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/A[5]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.329     5.145 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9/O
                         net (fo=1, routed)           0.566     5.711    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.326     6.037 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry_i_6__0_0[2]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.413 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.413    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.530 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.530    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.853 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__2/O[1]
                         net (fo=3, routed)           0.907     7.760    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.306     8.066 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.066    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.604 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state1_inferred__4/i__carry__0/CO[2]
                         net (fo=14, routed)          0.990     9.594    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_t_f
    SLICE_X17Y25         LUT5 (Prop_lut5_I2_O)        0.310     9.904 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tready_INST_0/O
                         net (fo=5, routed)           0.967    10.871    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124    10.995 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=33, routed)          0.577    11.572    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.484    16.962    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[14]/C
                         clock pessimism              0.014    16.976    
                         clock uncertainty           -0.217    16.758    
    SLICE_X22Y19         FDRE (Setup_fdre_C_CE)      -0.205    16.553    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                         16.553    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        9.904ns  (logic 4.275ns (43.163%)  route 5.629ns (56.837%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 16.962 - 14.285 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.668     1.668    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X8Y20          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/Q
                         net (fo=2, routed)           0.581     2.767    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[14]_0[2]
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     2.891    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry_i_4[1]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.775 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=6, routed)           1.041     4.816    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/A[5]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.329     5.145 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9/O
                         net (fo=1, routed)           0.566     5.711    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.326     6.037 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry_i_6__0_0[2]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.413 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.413    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.530 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.530    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.853 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__2/O[1]
                         net (fo=3, routed)           0.907     7.760    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.306     8.066 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.066    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.604 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state1_inferred__4/i__carry__0/CO[2]
                         net (fo=14, routed)          0.990     9.594    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_t_f
    SLICE_X17Y25         LUT5 (Prop_lut5_I2_O)        0.310     9.904 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tready_INST_0/O
                         net (fo=5, routed)           0.967    10.871    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124    10.995 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=33, routed)          0.577    11.572    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.484    16.962    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[18]/C
                         clock pessimism              0.014    16.976    
                         clock uncertainty           -0.217    16.758    
    SLICE_X22Y19         FDRE (Setup_fdre_C_CE)      -0.205    16.553    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         16.553    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        9.904ns  (logic 4.275ns (43.163%)  route 5.629ns (56.837%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 16.962 - 14.285 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.668     1.668    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X8Y20          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/Q
                         net (fo=2, routed)           0.581     2.767    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[14]_0[2]
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     2.891    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry_i_4[1]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.775 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=6, routed)           1.041     4.816    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/A[5]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.329     5.145 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9/O
                         net (fo=1, routed)           0.566     5.711    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.326     6.037 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry_i_6__0_0[2]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.413 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.413    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.530 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.530    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.853 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__2/O[1]
                         net (fo=3, routed)           0.907     7.760    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.306     8.066 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.066    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.604 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state1_inferred__4/i__carry__0/CO[2]
                         net (fo=14, routed)          0.990     9.594    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_t_f
    SLICE_X17Y25         LUT5 (Prop_lut5_I2_O)        0.310     9.904 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tready_INST_0/O
                         net (fo=5, routed)           0.967    10.871    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124    10.995 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=33, routed)          0.577    11.572    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.484    16.962    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[19]/C
                         clock pessimism              0.014    16.976    
                         clock uncertainty           -0.217    16.758    
    SLICE_X22Y19         FDRE (Setup_fdre_C_CE)      -0.205    16.553    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         16.553    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        9.904ns  (logic 4.275ns (43.163%)  route 5.629ns (56.837%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 16.962 - 14.285 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.668     1.668    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X8Y20          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/Q
                         net (fo=2, routed)           0.581     2.767    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[14]_0[2]
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     2.891    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry_i_4[1]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.775 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=6, routed)           1.041     4.816    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/A[5]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.329     5.145 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9/O
                         net (fo=1, routed)           0.566     5.711    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.326     6.037 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry_i_6__0_0[2]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.413 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.413    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.530 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.530    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.853 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__2/O[1]
                         net (fo=3, routed)           0.907     7.760    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.306     8.066 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.066    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.604 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state1_inferred__4/i__carry__0/CO[2]
                         net (fo=14, routed)          0.990     9.594    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_t_f
    SLICE_X17Y25         LUT5 (Prop_lut5_I2_O)        0.310     9.904 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tready_INST_0/O
                         net (fo=5, routed)           0.967    10.871    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124    10.995 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=33, routed)          0.577    11.572    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.484    16.962    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.014    16.976    
                         clock uncertainty           -0.217    16.758    
    SLICE_X22Y19         FDRE (Setup_fdre_C_CE)      -0.205    16.553    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         16.553    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        9.923ns  (logic 4.275ns (43.084%)  route 5.648ns (56.916%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 16.962 - 14.285 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.668     1.668    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X8Y20          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/Q
                         net (fo=2, routed)           0.581     2.767    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[14]_0[2]
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     2.891    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry_i_4[1]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.775 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=6, routed)           1.041     4.816    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/A[5]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.329     5.145 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9/O
                         net (fo=1, routed)           0.566     5.711    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.326     6.037 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry_i_6__0_0[2]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.413 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.413    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.530 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.530    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.853 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__2/O[1]
                         net (fo=3, routed)           0.907     7.760    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.306     8.066 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.066    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.604 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state1_inferred__4/i__carry__0/CO[2]
                         net (fo=14, routed)          0.990     9.594    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_t_f
    SLICE_X17Y25         LUT5 (Prop_lut5_I2_O)        0.310     9.904 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tready_INST_0/O
                         net (fo=5, routed)           0.967    10.871    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124    10.995 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=33, routed)          0.595    11.591    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X24Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.484    16.962    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X24Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]/C
                         clock pessimism              0.014    16.976    
                         clock uncertainty           -0.217    16.758    
    SLICE_X24Y19         FDRE (Setup_fdre_C_CE)      -0.169    16.589    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                         16.589    
                         arrival time                         -11.591    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk rise@0.000ns)
  Data Path Delay:        9.923ns  (logic 4.275ns (43.084%)  route 5.648ns (56.916%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 16.962 - 14.285 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.668     1.668    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X8Y20          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     2.186 f  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[2]/Q
                         net (fo=2, routed)           0.581     2.767    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/output_size_reg[14]_0[2]
    SLICE_X9Y19          LUT1 (Prop_lut1_I0_O)        0.124     2.891 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     2.891    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry_i_4[1]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.441 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.441    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.775 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/minusOp_inferred__1/i__carry__0/O[1]
                         net (fo=6, routed)           1.041     4.816    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/A[5]
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.329     5.145 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9/O
                         net (fo=1, routed)           0.566     5.711    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_9_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.326     6.037 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.037    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry_i_6__0_0[2]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.413 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.413    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__0_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.530 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.530    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__1_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.853 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2__0_carry__2/O[1]
                         net (fo=3, routed)           0.907     7.760    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state2[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.306     8.066 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.066    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/i__carry__0_i_3__1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.604 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/n_state1_inferred__4/i__carry__0/CO[2]
                         net (fo=14, routed)          0.990     9.594    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_t_f
    SLICE_X17Y25         LUT5 (Prop_lut5_I2_O)        0.310     9.904 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tready_INST_0/O
                         net (fo=5, routed)           0.967    10.871    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y18         LUT2 (Prop_lut2_I0_O)        0.124    10.995 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=33, routed)          0.595    11.591    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X24Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.484    16.962    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X24Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[12]/C
                         clock pessimism              0.014    16.976    
                         clock uncertainty           -0.217    16.758    
    SLICE_X24Y19         FDRE (Setup_fdre_C_CE)      -0.169    16.589    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[12]
  -------------------------------------------------------------------
                         required time                         16.589    
                         arrival time                         -11.591    
  -------------------------------------------------------------------
                         slack                                  4.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.518ns (26.889%)  route 1.408ns (73.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.536     1.536    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X0Y29          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.418     1.954 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           1.408     3.363    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[40]
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.100     3.463 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=2, routed)           0.000     3.463    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X0Y27          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.706     3.014    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X0Y27          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
                         clock pessimism             -0.151     2.863    
                         clock uncertainty            0.217     3.081    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.330     3.411    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.467ns (24.472%)  route 1.441ns (75.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.546     1.546    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X2Y35          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.367     1.913 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           1.441     3.355    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[59]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.100     3.455 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           0.000     3.455    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X5Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.724     3.032    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/C
                         clock pessimism             -0.152     2.880    
                         clock uncertainty            0.217     3.098    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.269     3.367    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.518ns (26.883%)  route 1.409ns (73.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.545     1.545    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X4Y34          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.418     1.963 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           1.409     3.372    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[53]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.100     3.472 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=2, routed)           0.000     3.472    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X2Y33          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.720     3.028    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y33          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/C
                         clock pessimism             -0.152     2.876    
                         clock uncertainty            0.217     3.094    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.270     3.364    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.364    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.518ns (26.788%)  route 1.416ns (73.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.546     1.546    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X4Y35          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.418     1.964 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           1.416     3.380    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[56]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.100     3.480 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=2, routed)           0.000     3.480    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X2Y33          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.720     3.028    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y33          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/C
                         clock pessimism             -0.152     2.876    
                         clock uncertainty            0.217     3.094    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.270     3.364    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.364    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[3]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.567ns (28.726%)  route 1.407ns (71.274%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.496     1.496    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/clk
    SLICE_X13Y30         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.367     1.863 f  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[3]_rep__3/Q
                         net (fo=120, routed)         0.849     2.712    design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[3]_rep__3_0
    SLICE_X17Y25         LUT5 (Prop_lut5_I4_O)        0.100     2.812 r  design_1_i/ConvAccelerator_0/U0/main_fsm_dut/s00_axis_tready_INST_0/O
                         net (fo=5, routed)           0.558     3.370    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y18         LUT6 (Prop_lut6_I1_O)        0.100     3.470 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_i_1/O
                         net (fo=1, routed)           0.000     3.470    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_i_1_n_0
    SLICE_X17Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.663     2.971    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X17Y18         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg/C
                         clock pessimism             -0.115     2.856    
                         clock uncertainty            0.217     3.074    
    SLICE_X17Y18         FDRE (Hold_fdre_C_D)         0.269     3.343    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.343    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.805%)  route 1.414ns (73.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.537     1.537    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X4Y27          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.418     1.955 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.561     2.516    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[39]
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.100     2.616 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           0.853     3.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X4Y29          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.715     3.023    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X4Y29          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                         clock pessimism             -0.152     2.871    
                         clock uncertainty            0.217     3.089    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.222     3.311    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.467ns (23.451%)  route 1.524ns (76.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.546     1.546    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X5Y35          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.367     1.913 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           1.524     3.438    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[63]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.100     3.538 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           0.000     3.538    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X5Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.724     3.032    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y37          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
                         clock pessimism             -0.152     2.880    
                         clock uncertainty            0.217     3.098    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.270     3.368    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.409ns (44.684%)  route 0.506ns (55.316%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.563     0.563    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X12Y37         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.148     0.711 f  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rvalid_reg/Q
                         net (fo=3, routed)           0.155     0.865    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_rvalid[1]
    SLICE_X12Y37         LUT5 (Prop_lut5_I1_O)        0.098     0.963 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_valid_i_i_3/O
                         net (fo=1, routed)           0.224     1.187    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_reg_1
    SLICE_X12Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.232 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_2/O
                         net (fo=2, routed)           0.127     1.360    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_1
    SLICE_X12Y38         LUT6 (Prop_lut6_I4_O)        0.118     1.478 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     1.478    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.832     1.202    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y38         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                         clock pessimism             -0.252     0.950    
                         clock uncertainty            0.217     1.167    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.121     1.288    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.375ns (41.955%)  route 0.519ns (58.045%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.564    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X10Y38         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.214     0.942    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[1]
    SLICE_X11Y39         LUT5 (Prop_lut5_I0_O)        0.045     0.987 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.158     1.145    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X12Y39         LUT5 (Prop_lut5_I4_O)        0.048     1.193 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=4, routed)           0.146     1.339    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_1
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.118     1.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     1.457    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.832     1.202    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X13Y39         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism             -0.252     0.950    
                         clock uncertainty            0.217     1.167    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.092     1.259    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.157%)  route 0.734ns (77.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.578     0.578    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/clk
    SLICE_X0Y33          FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.164     0.742 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.331     1.073    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[55]
    SLICE_X0Y31          LUT6 (Prop_lut6_I1_O)        0.045     1.118 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=2, routed)           0.403     1.521    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X4Y31          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.844     1.214    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X4Y31          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/C
                         clock pessimism             -0.233     0.981    
                         clock uncertainty            0.217     1.198    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.063     1.261    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.642ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.580ns (19.299%)  route 2.425ns (80.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 17.029 - 14.285 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.682     2.990    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y1           FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     3.446 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.848     4.294    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.124     4.418 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.577     5.995    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X3Y1           FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.552    17.029    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y1           FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230    17.260    
                         clock uncertainty           -0.217    17.043    
    SLICE_X3Y1           FDCE (Recov_fdce_C_CLR)     -0.405    16.638    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         16.638    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 10.642    

Slack (MET) :             10.642ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.580ns (19.299%)  route 2.425ns (80.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 17.029 - 14.285 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.682     2.990    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y1           FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     3.446 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.848     4.294    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.124     4.418 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.577     5.995    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X3Y1           FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.552    17.029    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y1           FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.230    17.260    
                         clock uncertainty           -0.217    17.043    
    SLICE_X3Y1           FDCE (Recov_fdce_C_CLR)     -0.405    16.638    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         16.638    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 10.642    

Slack (MET) :             10.873ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.773ns (29.443%)  route 1.852ns (70.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 16.973 - 14.285 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.675     2.983    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.478     3.461 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.895     4.356    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I1_O)        0.295     4.651 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.957     5.608    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X22Y0          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.496    16.973    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y0          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.130    17.103    
                         clock uncertainty           -0.217    16.886    
    SLICE_X22Y0          FDCE (Recov_fdce_C_CLR)     -0.405    16.481    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.481    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 10.873    

Slack (MET) :             10.873ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.773ns (29.443%)  route 1.852ns (70.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 16.973 - 14.285 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.675     2.983    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.478     3.461 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.895     4.356    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I1_O)        0.295     4.651 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.957     5.608    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X22Y0          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.496    16.973    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y0          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.130    17.103    
                         clock uncertainty           -0.217    16.886    
    SLICE_X22Y0          FDCE (Recov_fdce_C_CLR)     -0.405    16.481    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         16.481    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 10.873    

Slack (MET) :             10.873ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.773ns (29.443%)  route 1.852ns (70.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 16.973 - 14.285 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.675     2.983    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.478     3.461 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.895     4.356    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I1_O)        0.295     4.651 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.957     5.608    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X22Y0          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.496    16.973    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y0          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.130    17.103    
                         clock uncertainty           -0.217    16.886    
    SLICE_X22Y0          FDCE (Recov_fdce_C_CLR)     -0.405    16.481    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.481    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 10.873    

Slack (MET) :             10.873ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.773ns (29.443%)  route 1.852ns (70.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 16.973 - 14.285 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.675     2.983    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.478     3.461 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.895     4.356    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I1_O)        0.295     4.651 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.957     5.608    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X22Y0          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.496    16.973    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y0          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.130    17.103    
                         clock uncertainty           -0.217    16.886    
    SLICE_X22Y0          FDCE (Recov_fdce_C_CLR)     -0.405    16.481    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.481    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 10.873    

Slack (MET) :             10.877ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.773ns (29.492%)  route 1.848ns (70.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 16.973 - 14.285 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.675     2.983    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.478     3.461 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.895     4.356    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I1_O)        0.295     4.651 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.953     5.604    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X23Y0          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.496    16.973    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y0          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.130    17.103    
                         clock uncertainty           -0.217    16.886    
    SLICE_X23Y0          FDCE (Recov_fdce_C_CLR)     -0.405    16.481    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.481    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                 10.877    

Slack (MET) :             10.919ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.773ns (29.443%)  route 1.852ns (70.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 16.973 - 14.285 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.675     2.983    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.478     3.461 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.895     4.356    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I1_O)        0.295     4.651 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.957     5.608    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X22Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.496    16.973    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.130    17.103    
                         clock uncertainty           -0.217    16.886    
    SLICE_X22Y0          FDPE (Recov_fdpe_C_PRE)     -0.359    16.527    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.527    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                 10.919    

Slack (MET) :             10.923ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.773ns (29.492%)  route 1.848ns (70.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 16.973 - 14.285 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.675     2.983    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.478     3.461 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.895     4.356    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y2          LUT3 (Prop_lut3_I1_O)        0.295     4.651 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.953     5.604    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X23Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.496    16.973    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.130    17.103    
                         clock uncertainty           -0.217    16.886    
    SLICE_X23Y0          FDPE (Recov_fdpe_C_PRE)     -0.359    16.527    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.527    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                 10.923    

Slack (MET) :             10.933ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.285ns  (clk_fpga_0 rise@14.285ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.580ns (21.364%)  route 2.135ns (78.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 17.029 - 14.285 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.429ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.682     2.990    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y1           FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     3.446 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.848     4.294    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.124     4.418 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.287     5.705    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y0           FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.285    14.285 r  
    PS7_X0Y0             PS7                          0.000    14.285 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    15.386    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    15.477 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       1.552    17.029    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y0           FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    17.260    
                         clock uncertainty           -0.217    17.043    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405    16.638    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.638    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                 10.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.247ns (38.151%)  route 0.400ns (61.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.148     1.053 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X16Y2          LUT3 (Prop_lut3_I0_O)        0.099     1.262 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.290     1.552    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X23Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.247ns (38.151%)  route 0.400ns (61.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.148     1.053 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X16Y2          LUT3 (Prop_lut3_I0_O)        0.099     1.262 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.290     1.552    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X23Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.247ns (38.151%)  route 0.400ns (61.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.148     1.053 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X16Y2          LUT3 (Prop_lut3_I0_O)        0.099     1.262 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.290     1.552    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X23Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.247ns (38.151%)  route 0.400ns (61.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.148     1.053 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X16Y2          LUT3 (Prop_lut3_I0_O)        0.099     1.262 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.290     1.552    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X23Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.247ns (38.151%)  route 0.400ns (61.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.148     1.053 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X16Y2          LUT3 (Prop_lut3_I0_O)        0.099     1.262 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.290     1.552    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X23Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.247ns (38.151%)  route 0.400ns (61.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.148     1.053 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X16Y2          LUT3 (Prop_lut3_I0_O)        0.099     1.262 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.290     1.552    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X23Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.247ns (38.151%)  route 0.400ns (61.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.148     1.053 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X16Y2          LUT3 (Prop_lut3_I0_O)        0.099     1.262 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.290     1.552    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X23Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.247ns (38.151%)  route 0.400ns (61.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.148     1.053 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X16Y2          LUT3 (Prop_lut3_I0_O)        0.099     1.262 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.290     1.552    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X23Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.247ns (37.896%)  route 0.405ns (62.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.148     1.053 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X16Y2          LUT3 (Prop_lut3_I0_O)        0.099     1.262 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.295     1.556    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X22Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@7.142ns period=14.285ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.247ns (37.896%)  route 0.405ns (62.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.564     0.905    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y1          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.148     1.053 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X16Y2          LUT3 (Prop_lut3_I0_O)        0.099     1.262 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.295     1.556    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X22Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15050, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.483    





