 # 2024 IEEE APCCAS & PrimeAsia
https://www.apccas2024.org/index.php

<img src="https://github.com/user-attachments/assets/c17d663a-f4ec-419c-8322-0f741cb0b208" width="800">

---
## 2024 IEEE APCCAS & PrimeAsia - Industry Session
IC Design Talent Cultivation Ecosystem - Taiwan's Successful Story \
https://www.apccas2024.org/industry.php

* TSRI Speaker: Chi-Shi Chen
* Arm Speaker: Richard Buttrey
* Cadence Speaker: Kevin Tsai
* SiCADA / Synopsys Speaker: Yung Wuu
* TSMC Speaker: Clark Chen

<img src="https://github.com/user-attachments/assets/44c18a3c-257e-4db4-802c-c8ed2e8c9a54" width="150">
<img src="https://github.com/user-attachments/assets/a9baa59c-a8de-43c1-a1f8-ced3b59014fb" width="150">
<img src="https://github.com/user-attachments/assets/607ec2e6-4185-4a39-b072-192d495eadfc" width="150">
<img src="https://github.com/user-attachments/assets/6add84f8-420e-4b9b-ae9c-5142085064f7" width="150">
<img src="https://github.com/user-attachments/assets/f95dc7bb-5aad-42c8-9359-1cb2a5be1a98" width="150">

---
**Abstract** \
The semiconductor industry is a cornerstone of modern technology and economic growth. As the demand for advanced electronics increases, the industry is expected to experience significant growth. However, this growth trajectory is constrained by a significant shortage of skilled professionals. Addressing this talent gap is imperative to ensure the industry’s continued innovation and ability to meet future demands.

The Taiwan Semiconductor Research Institute (TSRI) has established an ecosystem for nurturing IC design talent through partnerships with academia, industry, government, and research institutes. The ecosystem’s stakeholders include universities, EDA/Silicon IP vendors, foundries, cloud/IT infrastructure vendors, and TSRI itself. TSRI’s unique business model with these key stakeholders has been highly effective for decades, helping Taiwan’s universities cultivate a wealth of IC design talent to support industry growth. In this session, a representative from TSRI will introduce the ecosystem TSRI has established and its successful business model. Additionally, representatives from TSRI’s partners-Arm, Cadence, Synopsys, and TSMC-will present their respective engagements with TSRI in IC design skills training and advanced research. They will also highlight their contributions to global IC design talent cultivation.



---
## A1L-A: Artificial Intelligence Circuits, Systems, & Applications 1 Session 
Chair: Yi-Chung Wu, Kun-Chih Chen \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=6

* 9003	1	The Intermittent Fault Diagnosis of Analog Circuits Based on EMD-CrossFormer
  * Chenyi Zhu, Quan Yin, Jigui Miao, Jindian Chen
* 9009	1	VESTA: A Versatile SNN-Based Transformer Accelerator with Unified PEs for Multiple Computational Layers
  * Ching-Yao Chen, Meng-Chieh Chen, Tian-Sheuan Chang
* 9042	1	A Lightweight Memory Protection Scheme with Criticality-Aware Encryption and Embedded MAC for Secure DNN Accelerators
  * Yu-Chuan Lin, Kuen-Jong Lee
* 9049	1	3D Digital Compute-in-Memory Benchmark with A5 CFET Technology
  * Minji Shon, Junmo Lee, Shimeng Yu
* 9066	1	Low-Power Consumption Inference of ECG Signals Using Differential Logic Networks
  * Chenxi Feng, Xingbo Wang, Terry Tao Ye
* 9130	1	A 772µj/Frame ImageNet Feature Extractor Accelerator on HD Images at 30FPS
  * Ivan Miro-Panades, Vincent Lorrain, Lilian Billod, Inna Kucher, Vincent Templier, Sylvain Choisnet, Nermine Ali, Bapt...
* 9163	1	DIET-PIM: Dynamic Importance-Based Early Termination for Energy-Efficient Processing-in-Memory Accelerator
  * Cheng-Yang Chang, Chi-Tse Huang, An-Yeu Wu
* 9197	1	Detecting Speech Deepfakes Through Improved Speech Features and Cost Functions
  * Oscal Tzyh-Chiang Chen, Yun-Chia Hsu, Tun-Sheng Yang

---
## A2L-A: Artificial Intelligence Circuits, Systems, & Applications 2 Session
Chair: Kun-Chih Chen, Chung-An Shen \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=7

* 9068	1	A 250.3µW Versatile Sound Feature Extractor Using 1024-Point FFT 64-ch LogMel Filter in 40nm CMOS
  * Akiho Kawada, Kenji Kobayashi, Jaewon Shin, Rei Sumikawa, Mototsugu Hamada, Atsutake Kosuge
* 9090	1	A 500MHz, 0.5% THD with 400mVpp Linear Transimpedance Amplifier (TIA) for Analog Optical and In-Memory Computing Applications
  * Kuanyu Gu, Zhan Ning, Likai Li, Jingjing Lv, Zhong Zhang, Li Du, Yuan Du
* 9114	1	Towards Safe and Efficient Analog Circuit Design: Active Learning for Feasibility Region Exploration
  * Sezin Kircali Ata, Zhi Hui Kong, Anusha James, Lile Cai, Kiat Seng Yeo, Khin Mi Mi Aung, Chuan Sheng Foo, Ashish Jame...
* 9173	1	CAN Intrusion Detection System Based on Data Augmentation and Improved Bi-LSTM
  * Haihang Zhao, Anyu Cheng, Yi Wang, Shanshan Wang, Hongrong Wang
* 9175	1	Pragmatic EDA Flow Runtime Prediction with Machine Learning and Automatic Outlier Removal
  * I-Lun Tseng
* 9253	1	Assessing Low-Level Metrics in Mixed-Signal MAC Computing: A Hardware-Oriented Approach
  * Martinez Alonso Abdel, Akira Matsuzawa

---
## B2L-A: Artificial Intelligence Circuits, Systems, & Applications 3 Session
Chair: Ting-Jung Chang, Chung-An Shen \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=8

* 9030	1	Computation Complexity Reduction Based on Quick Leaky-Integrate-and-Fire Mechanism for SNNs
  * Xinyu Kang, Silong Li, Xingbo Wang, Zhiyuan Xu, Yuru Li, Terry Tao Ye
* 9046	1	Enhancing Finite State Machine Design Automation with Large Language Models and Prompt Engineering Techniques
  * Qun-Kai Lin, Cheng Hsu, Tian-Sheuan Chang
* 9055	1	Predicting Beam Switching Directions in Ultra Wideband Spiral Antennas Using Machine Learning Algorithms
  * Oratai Nikornpon, Pichaya Chaipanya
* 9072	1	Wide-Band Circular Slot Antenna Beam Switching Directions Using Machine Learning Algorithms
  * Worakan Noimi, Pichaya Chaipanya
* 9177	1	Analog Neuron as Generalised Similarity Metric
  * Akhila Remanan, Vineeta Nair, Sruthi Pallathuvalappil, Alex James
* 9180	1	Japanese Vowel-Mora Visualization for Dysarthria Rehabilitation with Variational Autoencoder
  * Ryuhei Michizoe, Hiroko Kinosada, Hiroki Nishikawa, Ittetsu Taniguchi, Kazuhide Matsunaga, Narikazu Uzawa, Takao Onoy...
* 9210	1	A Multi-Channel Decoupling Method for Feedforward Active Noise Control Using Neural Networks
  * Qinxuan Xiang, Guangzheng Yu, Yijing Chu, Ming Wu, Yuezhe Zhao
* 9190	1	Design of Extended RISC-V for Q-Learning Hardware Accelerator Using HW/SW Co-Design
  * Infall Syafalni, Muhammad Sulthan Mazaya, Muhammad Raihan Elfazri, Eko Mursito Budi, Nana Sutisna, Rahmat Mulyawan, T..
---
## B3L-A: Artificial Intelligence Circuits, Systems, & Applications 4 Session
Chair: Tsung-Tai Yeh, Kun-Chih Chen \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=9

* 9074	1	Op-Amp Sizing with Large Number of Design Variables Using TuRBO
  * Tsuyoshi Masubuchi, Nobukazu Takai
* 9095	1	Scaling NVMs in Event-Driven Architectures for Edge Inference
  * Junren Chen, Kanishkan Vadivel, Dawit Abdi, Priya Venugopal, Refik Bilgic, Giacomo Indiveri, Fernando Garcia Redondo,...
* 9097	1	COLEA: A Low-Light Enhancement Accelerator with Memory-Usage Reducing Strategy
  * Junhao Zhang, Liang Chang
* 9145	1	A 28nm 64.5TOPS/W Sparse Transformer Accelerator with Partial Product-Based Speculation and Sparsity-Adaptive Computation
  * Ming-Guang Lin, Jiing-Ping Wang, Yuan-June Luo, An-Yeu Wu
* 9169	1	Memory-Oriented Structural Pruning for Anomalous Sound Detection System on Microcontrollers
  * Chieh-Wen Yang, Yi-Cheng Lo, Tsung-Lin Tsai, An-Yeu Wu
* 9216	1	Quantized Optical Neural Network Based on Microring Resonators with On-Chip Modulation
  * Yun Hu, Huifan Zhang, Pingqiang Zhou
* 9091	2	An Efficient On-Chip Storage Solution for CNN Accelerator Based on Self-Tuning and Co-Scheduling
  * Chengrui Li, Ning Zhao, Xiaopeng Zhang, Wei Gao, Chenjia Xie, Yuan Du, Li Du

---
## 	A1L-D: Emerging Hardware/Software Optimization Techniques for AI & CIM Session
Chair: Liang Chang, Wei Mao \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=27

* 9033	9.1	D2D-GPT: Leveraging Incremental Learning GPT for Seamless Design Rule Conversion Across EDA Tools
  * Chao Wang, Yunxiang Zhang, Wangzilu Lu, Jiajie Huang, Qing Zhang, Minghui Yin, Yuhang Zhang, Zhiqiang Li, Yongfu Li
* 9248	9.1	A Low-Hardware-Overhead, High-Energy-Efficiency, and End-to-End CNN-Based Feature Extraction Accelerator for Mobile Visual SLAM
  * Zehua Yin, Bingqiang Liu, Jipeng Wang, Zixuan Shen, Guangyao Li, Chao Wang
* 9267	9.1	SSPE : A Device-Edge SNN Inference Artificial Intelligence Processor in Supporting Smart Computing
  * Zhou Wang, Haochen Du, Jiuren Zhou, Yanqing Xu, Xiaonan Tang, Tainchun Ye, Shaojun Wei, Shushan Qiao, Shouyi Yin
* 9085	9.5	A Precision-Scalable Energy-Efficient DNN Accelerator for Robotic Grasping
  * Zixiong Feng, Zhongfeng Wang, Wendong Mao
* 9089	9.5	A Streaming Transformer Accelerator with Efficient On-Chip Normalization
  * Ning Zhao, Jiayuan Chen, Jingjing Lv, Chenjia Xie, Yuan Du, Li Du
* 9126	9.5	Process and Design Considerations for Spin Orbit Torque MRAM
  * Zhaohao Wang, Chao Wang, Min Wang, Chenyi Wang, Kaihua Cao, Chenlin Xu, Cong Zhang, Yunpeng Li, Hong-Xi Liu
* 9250	9.5	A 10-Bit Two-Stage Pipeline SAR ADC in 55nm CMOS for Compute-in-Memory Applications
  * Xiapeng Xu, Yongteng Ma, Xuliang Yu, Fanzi Meng, Wei-Han Yu, Liang Zhao

---
## B1L-E: Hardware Security: From Theory to Practice to Standardization Session
Chair: Johann Knechtel, Nalla Anandakumar \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=29

* 9058	9.10	Toward Structurally Safe Design-for-Trust Techniques
  * Armin Darjani, Nima Kavand, Akash Kumar
* 9159	9.10	PUF-Based Lightweight Authentication for Binarized Neural Networks
  * Gokulnath Rajendran, Suman Deb, Anupam Chattopadhyay
* 9208	9.10	FHEDGE: Encrypted Inference on Lightweight Edge Devices
  * Soumik Sinha, Sayandeep Saha, Ayantika Chatterjee, Debdeep Mukhopadhyay
* 9220	9.10	Innovations in Hardware Security: Leveraging FeFET Technology for Future Opportunities
  * Anirban Kar, Yogesh Singh Chauhan, Hussam Amrouch
* 9281	9.10	Robust and Energy-Efficient Hardware Architectures for DIZY Stream Cipher
  * Martin Schmid, Tolga Arul, Elif Bilge Kavun, Francesco Regazzoni, Orhun Kara
* 9050	9.10	Safeguarding the Silicon: Strategies for Integrated Circuit Layout Protection
  * Jitendra Bhandari, Jayanth Gopinath, Mohammed Ashraf, Johann Knechtel, Ozgur Sinanoglu, Ramesh Karri

---
## A2L-D: RF/Communications Circuits & Systems 1 Session
Chair: Yi-Fan Tsao, Hsiao-Chin Chen \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=25

* 9017	7	A High-Power Single-Pole-Double-Throw Switch with High Isolation for Millimeter-Wave Satellite Applications
  * Hao-Yu Luo, Yi-Fan Tsao
* 9057	7	VCO with 8-Shaped Transformer Coupled Transmission-Line
  * Sheng-Lyang Jang, Shih-Hsuan Chen, Jiun-Yu Sung, Wen-Cheng Lai, Mao-Hsiu Hsu, Miin-Horng Juang
* 9110	7	Low Power Low Noise and High Sensitivity FSK/OOK Wake-Up Receiver
  * Ming-Hsuan Kuo, Yi-Hsuan Hsia, Kuang-Wei Cheng
* 9164	7	A Highly-Efficient Power Amplifier for V-Band Inter-Satellite Link Applications
  * Hao-Yu Luo, Yi-Fan Tsao
* 9167	7	A 18.8 GHz Noise Circulating VCO with Implicit Noise Filter for Quantum Computing
  * Yan-Ming Chang, Hsiao-Chin Chen, Chun-Hsuan Fan
* 9198	7	An 80-GHz Phase-Locked Loop for Millimeter-Wave Application in 40-nm CMOS
  * Pei-Hsuan Wang, Yi-Cheng Liu, Yu-Yuan Huang, Wei-Show Hsu, Yu-Li Hsueh, Yuan-Hung Chung, Tsung-Hsien Lin


---
## B2L-C: Biomedical Circuits & Systems Session
Chair: Tsung-Heng Tsai, Tzung-Je Lee \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=20

* 9015	5	A 0.9 V Adaptive Sampling Rate Differential Level Crossing-SAR ADC for Biomedical Signal Acquisition System
  * Jui-Ting Lin, Yihsin Liao, Meysam Akbari, Kea-Tiong Tang
* 9053	5	A Hybrid Voltage-Time Dual-Slope Capacitance-to-Digital Converter with Noise Shaping for Extracellular Vesicle Sensing Systems
  * Bo-Xun Hong, Tsung-Heng Tsai
* 9079	5	Charge-Pump-Circuit Implementation for Increasing Sink Current in Low-Volage CMOS Retinal-Prosthesis Chips
  * Wisaroot Sriitsaranusorn, Yuki Nakanishi, Takaya Hattori, Kuang-Chih Tso, Kenzo Shodo, Hironari Takehara, Yoshinori S...
* 9080	5	A High-Voltage Tolerant and Current-Accurate Neural Stimulator Based on a Low-Voltage CMOS Process
  * Zeyu Lu, Weijian Chen, Xu Liu
* 9127	5	A 32-Bit Two-Step Incremental-ADC with 125.6 dB Dynamic-Range for Non-Invasive BCI Applications
  * Zhenghang Gao, Shiwei Wang, Mingyi Chen
* 9157	5	An Energy-Efficient and High-Accuracy Spiking Neural Network Utilizing Asynchronous CORDIC for On-FPGA STDP Learning
  * Shirui Sheng, Kwen-Siong Chong, Jun-Sheng Ng, Zhiping Lin, Joseph Sylvester Chang, Bah-Hwee Gwee
* 9171	5	A Readily Driven Zoom ADC with Least-Significant Bit First Quantization for Brain-Computer Interface
  * Yifan Chen, Guangzu He, Lei Qian, Yongfu Li, Yan Liu
* 9179	5	A Portable Electrical Stimulation System with User Interface for Multiple tVNS Treatment
  * Zhan-Xian Liao, Yu Kai Kang, Shuenn-Yuh Lee, Chou-Ching Lin

---
## A1L-E: Advances in Automated Design & Optimization for Emerging Storage & Memory Architectures Session
Chair: Yu-Pei Liang, Shuo-Hao Chen \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=28

* 9029	9.2	An Automated Design Platform for ReRAM-Based DNN Accelerators with Hardware-Software Co-Exploration
  * Yung-Cheng Lai, Chin-Fu Nien
* 9065	9.2	Interactive Analog IC Layout Tool with Real-Time Parasitic-Aware Automatic Routing Assistance
  * Yu-Tzu Chen, Chin-Fu Nien, Chin Hsia, Chung-Yi Li
* 9092	9.2	Optimizing N-Degree Union Problems in Graph Data Processing for Enhancing the Efficiency of Dynamic Graphs
  * Yi-Hua Chen, Pin-Jung Chen, Yu-Pei Liang, Yuan-Hao Chang, Wei-Kuan Shih
* 9102	9.2	Implementing Content-Defined Chunking for Deduplication in Host-Managed SSDs
  * Che-Min Chen, Yi-Chao Shih, Xin Liu, Wei-Kuan Shih, Tseng-Yi Chen
* 9124	9.2	Enabling a Deleted-Key-Value-Aware Garbage Collection Strategy for LSM-Tree on OCSSD
  * Zih-Cing Pan, Yi-Chao Shih, Xin Liu, Yu-Pei Liang, Yuan-Hao Chang, Wei-Kuan Shih
* 9088	9.7	A Resource-Efficient Weight Quantization and Mapping Method for Crossbar Arrays in ReRAM-Based Computing-in-Memory Systems
  * Mingyuan Ma, Wei Jiang, Juntao Liu, Li Du, Zhongyuan Ma, Yuan Du
* 9261	9.7	Design Exploration of In-Situ Error Correction for Multi-Bit Computation-in-Memory Circuits
  * Ting-An Lin, Po-Tsang Huang
* 9275	9.7	TPE: Trajectory Path Encoding for Anonymous Routing Algorithm in NoC-Based Systems
  * Kun-Chih Chen, Ting-En Kao, Li-Heng Ke

---
## B1L-B: Power & Energy Circuits & Systems 1 Session
Chair: Saito Toshimichi, Shin-Hung Chang \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=18

* 9005	4	Optimizing GPU Data Center Power
  * Tawfik Rahal-Arabi, Paul Van der Arend, Ashish Jain, Mehdi Saidi, Rashad Oreifej, Sriram Sundaram, Srilatha Manne, In...
* 9021	4	Biobjective Optimization Problems in a Simplified Model of Boost Converter with Photovoltaic Input
  * Ryunosuke Numata, Toshimichi Saito
* 9060	4	Experimental Evaluation of an Integrated Traction Inverter Used on an Electric Vehicle Platform
  * Chih-Chiang Wu, Pan-Hsiang Hsieh, Shin-Hung Chang
* 9206	4	Model-Based Design Methodology for Non-Inverting Buck-Boost Converter with Enhanced Duty Overlap Control and DVS
  * Shang-Chih Yin, Po-Ju Chen, Shang-Chien Yang, Chien-Hung Tsai
* 9219	4	A Comparative Analysis of SiC MOSFET Performance in a Traction Inverter
  * Chih-Chiang Wu, Uma Sankar Rout, Yu-Long Wang, Yi-Ling Lin, Jwu-Sheng Hu
* 9196	3	Multiple-Loop Analysis and Design for Fast-Transient Capacitor-Less LDO with Dual-Path Compensation and Zero-Pole Placement in 65-nm CMOS
  * Peijuan Ju, Qisong Wu, Dixian Zhao

---
## A1L-B: Digital Integrated Circuits & Systems 1 Session
Chair: Yuan-Hao Huang, Tsung-Te Liu \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=10

* 9002	2	A Low-Complexity Reconfigurable FFT Processor for Four Data Overlapping Modes
  * Lan-Da Van, Yi-Ho Wang, Shen-Jui Huang, Sau-Gee Chen
* 9047	2	LD-MDCT Quantization Algorithm Optimization and FPGA Realization Using DUTSQ and SFDP Techniques
  * Fanyang Li, Zhanpeng Yuan, Faxiang Wang
* 9081	2	Proposal and Validation of Annealing-Processor-Calculation Method Using Error-Diffusion Rounded Interaction Matrix
  * Dong Cui, Takayuki Kawahara
* 9084	2	Efficient Implementation of Parallel Annealing Method with Heisenberg Model
  * Kazuma Kanai, Takayuki Kawahara
* 9098	2	Global Routing Optimization Analysis Based on Deep Reinforcement Learning
  * Ying-Tzu Chen, Wei-Kai Cheng
* 9105	2	Enumeration of Genaralized Parallel Counters for Multi-Input Adder Synthesis for FPGAs
  * Mugi Noda, Nagisa Ishiura
* 9151	2	In-Situ Critical-Path Replica for Variation-Aware Low-Power Designs with Timing Margin Detection
  * Jinn-Shyan Wang, Yong-Chin Miu, Chia-Hua Wu
* 9212	2	An On-Chip High-Resolution Delay Measurement Scheme for TSVs in 3DIC
  * Dong-Yi Chen, Cheng-Hong Lee, Kuen-Jong Lee, Nan-Hsin Tseng, Hsin-Wei Hung, Hao-Yu Yang

---
## A2L-B: Digital Integrated Circuits & Systems 2 Session
Chair: Herming Chiueh, Po-Tsang Huang \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=11

* 9014	2	Radiation-Hardened Configuration Registers with SPI Interface Protocol in a 65nm CMOS Technology
  * Tai-Lai Liu, Chansyun Yang, Yu-Ju Chuang, Herming Chiueh
* 9022	2	A Radiation-Hardened Serial Peripheral Interface with an ECC-Protected SRAM in a 65nm CMOS Technology
  * Ming-Hao Chang, Chansyun Yang, Yu-Ju Chuang, Herming Chiueh
* 9202	2	Accurate Estimation of Buffered Interconnect Delay Based on Virtual Buffering and Multi-Level Cluster Tree Techniques
  * Chen-Ho Chen, Chien-Nan Jimmy Liu, Wei-Ting Tu, Tung-Chieh Chen, Iris Hui-Ru Jiang
* 9134	8	A Lightweight Post-Processing Method for Voltage-Controlled MTJ Based True Random Number Generator
  * Zirui Wang, Renhe Chen, Yu Gu, Albert Lee, Di Wu, Xufeng Kou
* 9160	2	Flattening Power Waveforms by Hamming Distance Converter for Side-Channel Attacks
  * Ryoma Katsube, Taiki Nagatomo, Tomoaki Ukezono
* 9249	2	Standard Cells with Inverted Inputs in 7nm Technology
  * Tung-Chun Wu, Rung-Bin Lin

---
## Digital Integrated Circuits & Systems 3 Session
Chair: Atsushi Takahashi, Hsie-Chia Chang \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=12

* 9062	2	A Dynamic Approximation Processor Based on Out-of-Order RISC-V in 28-nm CMOS
  * Tomohiro Yoshita, Junichiro Kadomoto, Hidetsugu Irie
* 9103	2	LEAM: A Low-Area and Efficient Accelerator of Matrix-Vector Multiplication for Homomorphic Encryption
  * Zhao Cui, Jing Tian
* 9147	2	The VLSI Architecture Design of a Configurable and High-Throughput Singular Value Decomposition Processor
  * Tien-Min Chang, Chung-An Shen
* 9149	2	TG-in-DRAM: A Transmission Gate Based Full Adder Using Multi-Row Activation for Enhanced Throughput in CIM Architectures
  * Sambhav Sharma, Garima Choudhary, Neha Gupta, Sunil Rathore, Anand Bulusu, Sudeb Dasgupta
* 9191	2	Physical Design of RISC-V Based System-on-Chip Using OpenLane
  * Muhammad Fauzan, Raihan Fadhil Yanuarsyah, Muhammad Hanif Hibatullah, Radithya Arisaputra, Infall Syafalni, Nana Suti...
* 9239	2	TRNG Based on Multiple Entropy Sources Using CTDSM
  * Apurv Pandey, Naveen Kadayinti
* 9259	2	Design of Novel Systolic Array Based NTT for CRYSTALS-Kyber Scheme
  * Keerthija Puli, Vikramkumar Pudi
* 9199	2	Reference-Free Dual-Mode Cell-to-Cell Sensing for Area-Efficient Resistive Memory
  * Byung Kwon An, Tae Hyoung Kim

---
## B3L-B: Digital Integrated Circuits & Systems 4 Session
Chair: Pei-Yun Tsai, Jongsun Park \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=13

* 9108	2	A Novel Standard Cell Layout Methodology for Low Power IOT Applications
  * Anuj Bhardwaj, Anand Mishra, Rohit Gupta
* 9225	2	Design and Implementation of Doppler Centroid Estimation with Quality Index for Real-Time SAR Imaging
  * Po-Ta Chen, Pei-Yun Tsai, Sz-Yuan Lee
* 9247	2	Engineering ASAP7 PDK with Buried Power Rail and Backside Metal Technologies
  * Wen-Cheng Yang, Ting-An Jian, Yu-Cheng Lin, Rung-Bin Lin
* 9263	2	Random Clock Gating for Side-Channel Protection
  * Yui Koyanagi, Tomoaki Ukezono
* 9265	2	GRS:A General RISC-V SIMD Vector Acceleration Processor for Artificial Intelligence Applications
  * Zhou Wang, Haochen Du, Jiuren Zhou, Yang Zhou, Xiaonan Tang, Tainchun Ye, Shaojun Wei, Shushan Qiao, Shouyi Yin
* 9271	2	An Improved Method for a Set-Pair Routing Problem by SAT
  * Koki Nagakura, Kunihiro Fujiyoshi

---
## A1L-C: Analog & Mixed Signal Circuits & Systems 1 Session
Chair: Junichiro Kadomoto, Philex Fan \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=14

* 9004	3	A Transient-Enhanced Dual-Loop Low-Dropout Linear Regulator in 65-nm SOI CMOS with <1-µs Settling Time for 5G Applications
  * Rui Wang, Jin Li, Bo Chen, Tao Yuan
* 9034	3	A Low-Noise Fully-Differential Bandgap Reference for Low-Power High-Precision ADCs
  * Techapon Songthawornpong, Amorn Jiraseree-Amornkun, Thaweesak Thantipwan, Woradorn Wattanapanitch
* 9067	3	Area and Power Efficient, Scalable, Shared Offset Compensation Scheme for High-Speed, High Resolution Time Interleaved ADC
  * Gunjan Mandal, Naveen Kumar Katepalli, Nukamreddy Venkata Subba Reddy, Kishan Pradhan, Rajesh Cheeranthodi, Sunil Kum...
* 9189	3	A Low-Power Fully-Differential Chopper-Stabilized LNIA in 22nm FD-SOI for MEMS-Based Thermopile Sensors
  * Vincent Angelo Boggs Roxas, Ralph Maru M. Grande, Maria Sophia C. Ralota, Rafael M. Pangilinan, Arcel G. Leynes, Mari...
* 9195	3	Machine Learning Based Adaptation for CTLE of Serial Links
  * Sujal Reddy Kariveda, Suraj Kumar Prusty, Nijwm Wary
* 9201	3	Low Noise Low Power Readout Circuit for Capacitance Based MEMS Accelerometers
  * Rakesh N, Ramakrishnan S. Ashwin Kumar
* 9273	3	A Wireless Data and Power Transfer-Enabled MCU for Shape-Configurable Chiplet-Based Computers
  * Junichiro Kadomoto, Hidetsugu Irie, Shuichi Sakai

---
## A2L-C: Analog & Mixed Signal Circuits & Systems 2 Session
Chair: Fei Yuan \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=15

* 9040	3	Sub-Threshold Delay-Locked Loop with Piecewise Linearization and Time-Mode Proportional-Integral Locking
  * Wenhao Wu, Fei Yuan, Yushi Zhou
* 9056	3	An Error Amplifier with Enhanced Slew Rate and Clamp Function Supporting Multi-Mode Control of Four-Switch-Buck-Boost Converter
  * Haonan Fan, Jiahao Liu, Wangchen Fan, Weifeng Sun, Zhongyuan Fang
* 9186	3	Analysis of Complex Behaviors on Memristor–Based Bonhöeffer Van der Pol Oscillator
  * Yukinojo Kotani, Yoko Uwate, Yoshifumi Nishio
* 9154	3	A Novel Voltage-Controlled Oscillator Linearized by a Resistorless Dynamic-Degeneration Technique
  * Jinhen Lee, Victor Adrian, Bah-Hwee Gwee, Joseph Sylvester Chang
* 9235	3	A Stochastic RMS Jitter Monitoring Circuit for Clock Generators Using Central Limit Theorem
  * Hyeonmin Park, Ahryung Kim, Jeyeon Lee, Seonghwan Cho
* 9269	3	A 23.9 ppm/°C Bandgap Reference Circuit with Wide Temperature Range Using Subthreshold PVT Detector
  * Tzung-Je Lee, Ruei-Chi Lai, Aleksandr Vasjanov, Vaidotas Barzdėnas
* 9277	3	A CMOS Transimpedance Amplifier Accommodating Wide CPD and Input Bias Range for Chaos LiDAR
  * Hao-Wei Wu, Chung-Yuan Wang, Huan-Jhong Chen, Yi-Cheng Lin, Ping-Hsuan Hsieh, Fan-Yi Lin, Yuan-Hao Huang, Po-Chiun Hu...

---
## 	B1L-C: Analog & Mixed Signal Circuits & Systems 3 Session
Chair: Yongfu Li \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=16

* 9086	3	An Incremental Zoom ADC with Quantization Level Shifting Technique for Over-Ranging Reduction
  * Huayue Song, Lei Qian, Guangzu He, Yongfu Li, Yan Liu
* 9118	3	A Micro-Phase Difference Measurement Circuit Using 4-Bit Input Stage
  * Yuki Sasaki, Takuro Noguchi, Yohei Ishikawa, Sumio Fukai, Akio Shimizu
* 9144	3	A 91.7-dB SNDR Discrete-Time Zoom ADC with a 20-kHz BW in 180-nm CMOS
  * Zi-Chi Lin, Chun-Yang Chiu, Yung-Hui Chung
* 9203	3	A 4 Bit Segmented Current-Steering Harmonic-Cancelling Digital-to-Analog Converter for High Frequency Sine-Wave Synthesis
  * Maximilian Scherzer, Mario Auer
* 9234	3	A Second-Order Noise Shaping SAR ADC with Fully Passive Integrators and Pole Optimization
  * Chia-Wei Liu, Yi-Ting Hsieh, Shuenn-Yuh Lee, Ju-Yi Chen
* 9224	8	Method for Measuring Silicon Quantum Dots with TMR Sensor
  * Seiji Komatsu, Takayuki Kawahara

---
## B3L-C: Analog & Mixed Signal Circuits & Systems 4 Session
Chair: Tzung-Je Lee \
https://epapers2.org/apccas2024/ESR/session_view.php?session_id=17

* 9215	3	A 14.6-ENOB Second-Order Noise-Shaping SAR ADC with kT/C Noise Shifting
  * Yiyao Huang, Guolong Fu, Xianghui Zhang, Yanbo Zhang, Shubin Liu, Zhangming Zhu
* 9217	3	A 14b Calibration-Free Pipelined SAR ADC Using a Single-Stage Gain Boost FIA
  * Haoyu Tian, Guolong Fu, Yuzhou Xiong, Yanbo Zhang, Shubin Liu, Zhangming Zhu
* 9238	3	A 10-MS/s Binary Weight-Merged SAR ADC for Real-Time Health-Monitoring System Applications
  * Yu-Wei Chang, Ming-Yueh Ku, Shuenn-Yuh Lee, Ju-Yi Chen
* 9251	3	A 648MHz Multi-Phase PLL for 2.59GS/s Clock Generation in 180nm Cryo-CMOS
  * Martinez Alonso Abdel, Akira Matsuzawa
* 9268	3	Design of a Low-Power LNIA-ADC Interface Circuit in 22nm FDSOI for a Thermopile Sensor in Biomedical Application
  * Jeremy David Molines, Zylm Sabater, Fergie John Frange, Eugene Imbang, Vincent Angelo Boggs Roxas, Maria Sophia C. Ra...
* 9270	3	A High Gain Range Low Gain Step dB-Linear Programmable Gain Amplifier with Parallel Complementary Switching Current Method
  * Tzung-Je Lee, Chien-Hsiang Chao
* 9262	3	Design of a 3rd-Order 12-Bit Incremental ADC for Power Monitoring Applications
  * Chia-Min Lai, Chung-Chih Hung
