<stg><name>in_structure</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="26">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="6">
<condition id="27">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="29">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="3" to="6">
<condition id="30">
<or_exp><and_exp><literal name="tmp_160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="32">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="6">
<condition id="33">
<or_exp><and_exp><literal name="tmp_161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="6">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="2">
<condition id="38">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_160" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_161" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_162" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y)

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x)

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:2  %scenario_nr_struct_l = load i32* @scenario_nr_struct, align 4

]]></Node>
<StgValue><ssdm name="scenario_nr_struct_l"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %i = phi i31 [ 0, %0 ], [ %i_8, %._crit_edge1 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="31">
<![CDATA[
:1  %i_cast = zext i31 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp = icmp slt i32 %i_cast, %scenario_nr_struct_l

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %i_8 = add i31 %i, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="34" op_0_bw="34" op_1_bw="31" op_2_bw="3">
<![CDATA[
:0  %tmp_s = call i34 @_ssdm_op_BitConcatenate.i34.i31.i3(i31 %i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="34">
<![CDATA[
:1  %tmp_283 = zext i34 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %scenario_structure_c = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_283

]]></Node>
<StgValue><ssdm name="scenario_structure_c"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:3  %tmp_284 = or i34 %tmp_s, 6

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="30" op_2_bw="34">
<![CDATA[
:4  %tmp_285 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_284)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %scenario_structure_c_34 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_285

]]></Node>
<StgValue><ssdm name="scenario_structure_c_34"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:6  %tmp_286 = or i34 %tmp_s, 1

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="30" op_2_bw="34">
<![CDATA[
:7  %tmp_287 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_286)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %scenario_structure_c_35 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_287

]]></Node>
<StgValue><ssdm name="scenario_structure_c_35"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:9  %tmp_288 = or i34 %tmp_s, 3

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="30" op_2_bw="34">
<![CDATA[
:10  %tmp_289 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %tmp_288)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %scenario_structure_c_36 = getelementptr [80 x i32]* @scenario_structure_c, i64 0, i64 %tmp_289

]]></Node>
<StgValue><ssdm name="scenario_structure_c_36"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="7">
<![CDATA[
:12  %scenario_structure_c_37 = load i32* %scenario_structure_c, align 8

]]></Node>
<StgValue><ssdm name="scenario_structure_c_37"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="7">
<![CDATA[
:12  %scenario_structure_c_37 = load i32* %scenario_structure_c, align 8

]]></Node>
<StgValue><ssdm name="scenario_structure_c_37"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_160 = icmp slt i32 %scenario_structure_c_37, %x_read

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_160, label %3, label %._crit_edge1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="7">
<![CDATA[
:0  %scenario_structure_c_38 = load i32* %scenario_structure_c_34, align 8

]]></Node>
<StgValue><ssdm name="scenario_structure_c_38"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="7">
<![CDATA[
:0  %scenario_structure_c_38 = load i32* %scenario_structure_c_34, align 8

]]></Node>
<StgValue><ssdm name="scenario_structure_c_38"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_161 = icmp sgt i32 %scenario_structure_c_38, %x_read

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_161, label %4, label %._crit_edge1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="7">
<![CDATA[
:0  %scenario_structure_c_39 = load i32* %scenario_structure_c_35, align 4

]]></Node>
<StgValue><ssdm name="scenario_structure_c_39"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="7">
<![CDATA[
:0  %scenario_structure_c_39 = load i32* %scenario_structure_c_35, align 4

]]></Node>
<StgValue><ssdm name="scenario_structure_c_39"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_162 = icmp slt i32 %scenario_structure_c_39, %y_read

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_162, label %5, label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
:0  %scenario_structure_c_40 = load i32* %scenario_structure_c_36, align 4

]]></Node>
<StgValue><ssdm name="scenario_structure_c_40"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_160" val="1"/>
<literal name="tmp_161" val="1"/>
<literal name="tmp_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
:0  %scenario_structure_c_40 = load i32* %scenario_structure_c_36, align 4

]]></Node>
<StgValue><ssdm name="scenario_structure_c_40"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_160" val="1"/>
<literal name="tmp_161" val="1"/>
<literal name="tmp_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_163 = icmp sgt i32 %scenario_structure_c_40, %y_read

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_160" val="1"/>
<literal name="tmp_161" val="1"/>
<literal name="tmp_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_163, label %._crit_edge, label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_160" val="1"/>
<literal name="tmp_161" val="1"/>
<literal name="tmp_162" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_160" val="1"/>
<literal name="tmp_161" val="1"/>
<literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3:0  br label %._crit_edge1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_160" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_161" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_162" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_160" val="1"/>
<literal name="tmp_161" val="1"/>
<literal name="tmp_162" val="1"/>
<literal name="tmp_163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge:0  %p_0 = phi i1 [ false, %1 ], [ true, %5 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_160" val="1"/>
<literal name="tmp_161" val="1"/>
<literal name="tmp_162" val="1"/>
<literal name="tmp_163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1">
<![CDATA[
._crit_edge:1  ret i1 %p_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
