#ifndef _LANEANA_SHARED_MSG_H_
#define _LANEANA_SHARED_MSG_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_GLOBAL_BASE  ( 0x06027ce0 )
#define DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_Q0_BASE      ( 0x0602bce0 )
#define DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_Q1_BASE      ( 0x0602fce0 )
#define DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_Q2_BASE      ( 0x06033ce0 )
#define DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_Q3_BASE      ( 0x06037ce0 )
#define DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_GLOBAL_BASE  ( 0x06827ce0 )
#define DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_Q0_BASE      ( 0x0682bce0 )
#define DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_Q1_BASE      ( 0x0682fce0 )
#define DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_Q2_BASE      ( 0x06833ce0 )
#define DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_Q3_BASE      ( 0x06837ce0 )
#define DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_GLOBAL_BASE  ( 0x07027ce0 )
#define DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_Q0_BASE      ( 0x0702bce0 )
#define DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_Q1_BASE      ( 0x0702fce0 )
#define DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_Q2_BASE      ( 0x07033ce0 )
#define DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_Q3_BASE      ( 0x07037ce0 )
#define DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_GLOBAL_BASE  ( 0x07827ce0 )
#define DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_Q0_BASE      ( 0x0782bce0 )
#define DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_Q1_BASE      ( 0x0782fce0 )
#define DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_Q2_BASE      ( 0x07833ce0 )
#define DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_Q3_BASE      ( 0x07837ce0 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_OFFSET ( 0x00000000U )
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_OFFSET ( 0x00000004U )
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_OFFSET ( 0x00000008U )
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_OFFSET ( 0x0000000cU )
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_OFFSET ( 0x00000010U )
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_OFFSET ( 0x00000014U )
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_OFFSET ( 0x00000018U )
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_OFFSET ( 0x0000001cU )
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_OFFSET ( 0x00000020U )
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_OFFSET ( 0x00000024U )
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM1_OFFSET ( 0x00000028U )
#define LANEANA_SHARED_MSG_LANEPWRGOOD_CTRL0_OFFSET ( 0x0000002cU )
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_OFFSET ( 0x00000030U )
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_OFFSET ( 0x00000034U )
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_OFFSET ( 0x00000038U )
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_OFFSET ( 0x0000003cU )
#define LANEANA_SHARED_MSG_LANEREFCK_SPARE0_OFFSET ( 0x00000040U )
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_OFFSET ( 0x00000044U )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANE_REFGEN_PD_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM1_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANE_REFGEN_TRIM1_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANEPWRGOOD_CTRL0_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANEPWRGOOD_CTRL0_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANEREFCK_CTRL0_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANEREFCK_CTRL1_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANEREFCK_CTRL2_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANEREFCK_CTRL3_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANEREFCK_SPARE0_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANEREFCK_SPARE0_OFFSET ) ))
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_ADR(_BASE) (( ( _BASE ) + ( LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANE_REFGEN_CTRL0 register description at address offset 0x0
  *
  * Register default value:        0x00000BB5
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lane_refgen_ctrl0
  * lane_refgen_ctrl0
  */

typedef union {
  struct {
    uint32_t REFGEN_RX_ADCFE_FFE_CMOUT_EN : 1;
    ///< enables vref for ffe0
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t REFGEN_RX_ADCFE_FFE_CMOUT_SEL : 6;
    ///< sel_adcffe_0 - 250mV to 500mV
    ///< AccessType="RW" BitOffset="1" ResetValue="0x1A"
    uint32_t REFGEN_RX_ADCFE_PREBUFF_CMIN_EN : 1;
    ///< enables vref for ffe1
    ///< AccessType="RW" BitOffset="7" ResetValue="0x1"
    uint32_t REFGEN_RX_ADCFE_PREBUFF_CMIN_SEL : 5;
    ///< sel_adcffe_1 - 680mV to 830mV
    ///< AccessType="RW" BitOffset="8" ResetValue="0xB"
    uint32_t  : 19;
    ///< Reserved
    ///< AccessType="RO" BitOffset="13" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lane_refgen_ctrl0_reg_t;

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_DEFAULT (0x00000bb5U)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_RD_MASK (0x00001fffU)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_WR_MASK (0x00001fffU)


///< enables vref for ffe0
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_FFE_CMOUT_EN_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_FFE_CMOUT_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_FFE_CMOUT_EN_BF_MSK (0x00000001)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_FFE_CMOUT_EN_BF_DEF (0x00000001)

///< sel_adcffe_0 - 250mV to 500mV
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_FFE_CMOUT_SEL_BF_OFF ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_FFE_CMOUT_SEL_BF_WID ( 6)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_FFE_CMOUT_SEL_BF_MSK (0x0000007E)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_FFE_CMOUT_SEL_BF_DEF (0x00000034)

///< enables vref for ffe1
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_PREBUFF_CMIN_EN_BF_OFF ( 7)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_PREBUFF_CMIN_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_PREBUFF_CMIN_EN_BF_MSK (0x00000080)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_PREBUFF_CMIN_EN_BF_DEF (0x00000080)

///< sel_adcffe_1 - 680mV to 830mV
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_PREBUFF_CMIN_SEL_BF_OFF ( 8)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_PREBUFF_CMIN_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_PREBUFF_CMIN_SEL_BF_MSK (0x00001F00)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REFGEN_RX_ADCFE_PREBUFF_CMIN_SEL_BF_DEF (0x00000B00)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANE_REFGEN_CTRL1 register description at address offset 0x4
  *
  * Register default value:        0x008575D7
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lane_refgen_ctrl1
  * lane_refgen_ctrl1
  */

typedef union {
  struct {
    uint32_t REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q0_EN : 1;
    ///< enables vref for ffe2
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q0_SEL : 5;
    ///< sel_adcffe_2 - 680mV to 830mV
    ///< AccessType="RW" BitOffset="1" ResetValue="0xB"
    uint32_t REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q1_EN : 1;
    ///< enables vref for ffe3
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q1_SEL : 5;
    ///< sel_adcffe_3 - 680mV to 830mV
    ///< AccessType="RW" BitOffset="7" ResetValue="0xB"
    uint32_t REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q2_EN : 1;
    ///< enables vref for ffe4
    ///< AccessType="RW" BitOffset="12" ResetValue="0x1"
    uint32_t REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q2_SEL : 5;
    ///< sel_adcffe_4 - 680mV to 830mV
    ///< AccessType="RW" BitOffset="13" ResetValue="0xB"
    uint32_t REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q3_EN : 1;
    ///< enables vref for ffe5
    ///< AccessType="RW" BitOffset="18" ResetValue="0x1"
    uint32_t REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q3_SEL : 5;
    ///< sel_adcffe_5 - 680mV to 830mV
    ///< AccessType="RW" BitOffset="19" ResetValue="0x10"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lane_refgen_ctrl1_reg_t;

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_DEFAULT (0x008575d7U)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_RD_MASK (0x00ffffffU)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_WR_MASK (0x00ffffffU)


///< enables vref for ffe2
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q0_EN_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q0_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q0_EN_BF_MSK (0x00000001)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q0_EN_BF_DEF (0x00000001)

///< sel_adcffe_2 - 680mV to 830mV
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q0_SEL_BF_OFF ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q0_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q0_SEL_BF_MSK (0x0000003E)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q0_SEL_BF_DEF (0x00000016)

///< enables vref for ffe3
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q1_EN_BF_OFF ( 6)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q1_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q1_EN_BF_MSK (0x00000040)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q1_EN_BF_DEF (0x00000040)

///< sel_adcffe_3 - 680mV to 830mV
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q1_SEL_BF_OFF ( 7)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q1_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q1_SEL_BF_MSK (0x00000F80)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q1_SEL_BF_DEF (0x00000580)

///< enables vref for ffe4
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q2_EN_BF_OFF (12)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q2_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q2_EN_BF_MSK (0x00001000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q2_EN_BF_DEF (0x00001000)

///< sel_adcffe_4 - 680mV to 830mV
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q2_SEL_BF_OFF (13)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q2_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q2_SEL_BF_MSK (0x0003E000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q2_SEL_BF_DEF (0x00016000)

///< enables vref for ffe5
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q3_EN_BF_OFF (18)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q3_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q3_EN_BF_MSK (0x00040000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q3_EN_BF_DEF (0x00040000)

///< sel_adcffe_5 - 680mV to 830mV
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q3_SEL_BF_OFF (19)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q3_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q3_SEL_BF_MSK (0x00F80000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REFGEN_RX_ADCFE_PREBUFF_CMOUT_Q3_SEL_BF_DEF (0x00800000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANE_REFGEN_CTRL2 register description at address offset 0x8
  *
  * Register default value:        0x211673E9
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lane_refgen_ctrl2
  * lane_refgen_ctrl2
  */

typedef union {
  struct {
    uint32_t REFGEN_RX_REGSAR_DAC_EN : 1;
    ///< enable ldo_sar reference voltage
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t REFGEN_RX_REGSAR_DAC_SEL_GRY : 6;
    ///< refgen output: vref_ ldo_sar
    ///< AccessType="RW" BitOffset="1" ResetValue="0x34"
    uint32_t REFGEN_RX_REGSAR_TH2_EN : 1;
    ///< enable ldo_th2 reference voltage
    ///< AccessType="RW" BitOffset="7" ResetValue="0x1"
    uint32_t REFGEN_RX_REGSAR_TH2_SEL_GRY : 5;
    ///< refgen output: vref_ ldo_th2
    ///< AccessType="RW" BitOffset="8" ResetValue="0x13"
    uint32_t REFGEN_RX_REGSAR_OFC_LOW_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="13" ResetValue="0x1"
    uint32_t REFGEN_RX_REGSAR_OFC_LOW_SEL_GRY : 6;
    ///< refgen output: vref_ ldo_ofc_0
    ///< AccessType="RW" BitOffset="14" ResetValue="0x19"
    uint32_t REFGEN_RX_REGSAR_OFC_HIGH_STG1_EN : 1;
    ///< enable dcmon to observe ldo_ofc_high_stg1 ref voltage
    ///< AccessType="RW" BitOffset="20" ResetValue="0x1"
    uint32_t REFGEN_RX_REGSAR_OFC_HIGH_STG1_SEL_GRY : 3;
    ///< refgen output: vref_ ldo_ofc_high_stg1
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t REFGEN_RX_REGSAR_OFC_HIGH_STG2_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="24" ResetValue="0x1"
    uint32_t REFGEN_RX_REGSAR_OFC_HIGH_STG2_SEL_GRY : 6;
    ///< refgen output: vref_ ldo_ofc_1
    ///< AccessType="RW" BitOffset="25" ResetValue="0x10"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="31" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lane_refgen_ctrl2_reg_t;

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_DEFAULT (0x211673e9U)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_RD_MASK (0x7fffffffU)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_WR_MASK (0x7fffffffU)


///< enable ldo_sar reference voltage
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_DAC_EN_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_DAC_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_DAC_EN_BF_MSK (0x00000001)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_DAC_EN_BF_DEF (0x00000001)

///< refgen output: vref_ ldo_sar
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_DAC_SEL_GRY_BF_OFF ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_DAC_SEL_GRY_BF_WID ( 6)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_DAC_SEL_GRY_BF_MSK (0x0000007E)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_DAC_SEL_GRY_BF_DEF (0x00000068)

///< enable ldo_th2 reference voltage
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_TH2_EN_BF_OFF ( 7)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_TH2_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_TH2_EN_BF_MSK (0x00000080)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_TH2_EN_BF_DEF (0x00000080)

///< refgen output: vref_ ldo_th2
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_TH2_SEL_GRY_BF_OFF ( 8)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_TH2_SEL_GRY_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_TH2_SEL_GRY_BF_MSK (0x00001F00)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_TH2_SEL_GRY_BF_DEF (0x00001300)

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_LOW_EN_BF_OFF (13)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_LOW_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_LOW_EN_BF_MSK (0x00002000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_LOW_EN_BF_DEF (0x00002000)

///< refgen output: vref_ ldo_ofc_0
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_LOW_SEL_GRY_BF_OFF (14)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_LOW_SEL_GRY_BF_WID ( 6)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_LOW_SEL_GRY_BF_MSK (0x000FC000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_LOW_SEL_GRY_BF_DEF (0x00064000)

///< enable dcmon to observe ldo_ofc_high_stg1 ref voltage
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG1_EN_BF_OFF (20)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG1_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG1_EN_BF_MSK (0x00100000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG1_EN_BF_DEF (0x00100000)

///< refgen output: vref_ ldo_ofc_high_stg1
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG1_SEL_GRY_BF_OFF (21)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG1_SEL_GRY_BF_WID ( 3)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG1_SEL_GRY_BF_MSK (0x00E00000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG1_SEL_GRY_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG2_EN_BF_OFF (24)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG2_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG2_EN_BF_MSK (0x01000000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG2_EN_BF_DEF (0x01000000)

///< refgen output: vref_ ldo_ofc_1
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG2_SEL_GRY_BF_OFF (25)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG2_SEL_GRY_BF_WID ( 6)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG2_SEL_GRY_BF_MSK (0x7E000000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REFGEN_RX_REGSAR_OFC_HIGH_STG2_SEL_GRY_BF_DEF (0x20000000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANE_REFGEN_CTRL3 register description at address offset 0xc
  *
  * Register default value:        0x31659659
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lane_refgen_ctrl3
  * lane_refgen_ctrl3
  */

typedef union {
  struct {
    uint32_t REFGEN_RX_REGADC_DIV_STG1_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x1"
    uint32_t REFGEN_RX_REGADC_DIV_STG1_SEL : 5;
    ///< refgen output: vref_ ldo_div_1
    ///< AccessType="RW" BitOffset="1" ResetValue="0xC"
    uint32_t REFGEN_RX_REGADC_DIV_STG2_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t REFGEN_RX_REGADC_DIV_STG2_SEL : 5;
    ///< refgen output: vref_ ldo_div_0.
    ///< AccessType="RW" BitOffset="7" ResetValue="0xC"
    uint32_t REFGEN_RX_REGADC_PI_STG1_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="12" ResetValue="0x1"
    uint32_t REFGEN_RX_REGADC_PI_STG1_SEL : 5;
    ///< refgen output: vref_ ldo_pi_1
    ///< AccessType="RW" BitOffset="13" ResetValue="0xC"
    uint32_t REFGEN_RX_REGADC_PI_STG2_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="18" ResetValue="0x1"
    uint32_t REFGEN_RX_REGADC_PI_STG2_SEL : 5;
    ///< refgen output: vref_ ldo_pi_0
    ///< AccessType="RW" BitOffset="19" ResetValue="0xC"
    uint32_t REFGEN_RX_REGADC_TH1_EN : 1;
    ///< enable ldo_th1 reference voltage
    ///< AccessType="RW" BitOffset="24" ResetValue="0x1"
    uint32_t REFGEN_RX_REGADC_TH1_SEL : 5;
    ///< refgen output: vref_ ldo_th1
    ///< AccessType="RW" BitOffset="25" ResetValue="0x18"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="30" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lane_refgen_ctrl3_reg_t;

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_DEFAULT (0x31659659U)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_RD_MASK (0x3fffffffU)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_WR_MASK (0x3fffffffU)


#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG1_EN_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG1_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG1_EN_BF_MSK (0x00000001)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG1_EN_BF_DEF (0x00000001)

///< refgen output: vref_ ldo_div_1
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG1_SEL_BF_OFF ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG1_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG1_SEL_BF_MSK (0x0000003E)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG1_SEL_BF_DEF (0x00000018)

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG2_EN_BF_OFF ( 6)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG2_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG2_EN_BF_MSK (0x00000040)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG2_EN_BF_DEF (0x00000040)

///< refgen output: vref_ ldo_div_0.
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG2_SEL_BF_OFF ( 7)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG2_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG2_SEL_BF_MSK (0x00000F80)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_DIV_STG2_SEL_BF_DEF (0x00000600)

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG1_EN_BF_OFF (12)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG1_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG1_EN_BF_MSK (0x00001000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG1_EN_BF_DEF (0x00001000)

///< refgen output: vref_ ldo_pi_1
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG1_SEL_BF_OFF (13)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG1_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG1_SEL_BF_MSK (0x0003E000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG1_SEL_BF_DEF (0x00018000)

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG2_EN_BF_OFF (18)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG2_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG2_EN_BF_MSK (0x00040000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG2_EN_BF_DEF (0x00040000)

///< refgen output: vref_ ldo_pi_0
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG2_SEL_BF_OFF (19)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG2_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG2_SEL_BF_MSK (0x00F80000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_PI_STG2_SEL_BF_DEF (0x00600000)

///< enable ldo_th1 reference voltage
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_TH1_EN_BF_OFF (24)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_TH1_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_TH1_EN_BF_MSK (0x01000000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_TH1_EN_BF_DEF (0x01000000)

///< refgen output: vref_ ldo_th1
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_TH1_SEL_BF_OFF (25)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_TH1_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_TH1_SEL_BF_MSK (0x3E000000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REFGEN_RX_REGADC_TH1_SEL_BF_DEF (0x30000000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANE_REFGEN_CTRL4 register description at address offset 0x10
  *
  * Register default value:        0x00B477E4
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lane_refgen_ctrl4
  * lane_refgen_ctrl4
  */

typedef union {
  struct {
    uint32_t REFGEN_RX_REGADC_PKDT_EN : 1;
    ///< enable packet detector reference voltage
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t REFGEN_RX_REGADC_PKDT_SEL : 5;
    ///< refgen output: vref_ pkdt
    ///< AccessType="RW" BitOffset="1" ResetValue="0x12"
    uint32_t REFGEN_SPARE_STG1_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t REFGEN_SPARE_STG2_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="7" ResetValue="0x1"
    uint32_t REFGEN_TX_TXREG_CLKPATH_STG1_EN : 1;
    ///< enable ldo_tx_0p9 reference voltage
    ///< AccessType="RW" BitOffset="8" ResetValue="0x1"
    uint32_t REFGEN_TX_TXREG_CLKPATH_STG2_EN : 1;
    ///< enable ldo_tx_0p8 reference voltage
    ///< AccessType="RW" BitOffset="9" ResetValue="0x1"
    uint32_t REFGEN_TX_TXREG_DRVCLK_EN : 1;
    ///< enable ldo_tx_0p85 reference voltage
    ///< AccessType="RW" BitOffset="10" ResetValue="0x1"
    uint32_t REFGEN_TX_TXREG_DRVCLK_SEL : 3;
    ///< refgen output: vref_ ldo_tx_0p85
    ///< AccessType="RW" BitOffset="11" ResetValue="0x6"
    uint32_t REFGEN_TX_TXREG_CLKPATH_STG1_SEL : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="14" ResetValue="0x11"
    uint32_t REFGEN_TX_TXREG_CLKPATH_STG2_SEL : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="19" ResetValue="0x16"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lane_refgen_ctrl4_reg_t;

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_DEFAULT (0x00b477e4U)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_RD_MASK (0x00ffffffU)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_WR_MASK (0x00ffffffU)


///< enable packet detector reference voltage
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_RX_REGADC_PKDT_EN_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_RX_REGADC_PKDT_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_RX_REGADC_PKDT_EN_BF_MSK (0x00000001)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_RX_REGADC_PKDT_EN_BF_DEF (0x00000000)

///< refgen output: vref_ pkdt
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_RX_REGADC_PKDT_SEL_BF_OFF ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_RX_REGADC_PKDT_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_RX_REGADC_PKDT_SEL_BF_MSK (0x0000003E)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_RX_REGADC_PKDT_SEL_BF_DEF (0x00000024)

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_SPARE_STG1_EN_BF_OFF ( 6)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_SPARE_STG1_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_SPARE_STG1_EN_BF_MSK (0x00000040)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_SPARE_STG1_EN_BF_DEF (0x00000040)

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_SPARE_STG2_EN_BF_OFF ( 7)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_SPARE_STG2_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_SPARE_STG2_EN_BF_MSK (0x00000080)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_SPARE_STG2_EN_BF_DEF (0x00000080)

///< enable ldo_tx_0p9 reference voltage
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG1_EN_BF_OFF ( 8)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG1_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG1_EN_BF_MSK (0x00000100)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG1_EN_BF_DEF (0x00000100)

///< enable ldo_tx_0p8 reference voltage
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG2_EN_BF_OFF ( 9)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG2_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG2_EN_BF_MSK (0x00000200)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG2_EN_BF_DEF (0x00000200)

///< enable ldo_tx_0p85 reference voltage
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_DRVCLK_EN_BF_OFF (10)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_DRVCLK_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_DRVCLK_EN_BF_MSK (0x00000400)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_DRVCLK_EN_BF_DEF (0x00000400)

///< refgen output: vref_ ldo_tx_0p85
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_DRVCLK_SEL_BF_OFF (11)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_DRVCLK_SEL_BF_WID ( 3)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_DRVCLK_SEL_BF_MSK (0x00003800)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_DRVCLK_SEL_BF_DEF (0x00003000)

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG1_SEL_BF_OFF (14)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG1_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG1_SEL_BF_MSK (0x0007C000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG1_SEL_BF_DEF (0x00044000)

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG2_SEL_BF_OFF (19)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG2_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG2_SEL_BF_MSK (0x00F80000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REFGEN_TX_TXREG_CLKPATH_STG2_SEL_BF_DEF (0x00B00000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANE_REFGEN_CTRL5 register description at address offset 0x14
  *
  * Register default value:        0x000B2C00
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lane_refgen_ctrl5
  * lane_refgen_ctrl5
  */

typedef union {
  struct {
    uint32_t REFGEN_SPARE_STG1_SEL : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t REFGEN_SPARE_STG2_SEL : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t REFGEN_LPFRES1_SEL : 2;
    ///< reg1 Low pass filter bw selection
    ///< AccessType="RW" BitOffset="10" ResetValue="0x3"
    uint32_t REFGEN_REG1_BLEEDRES_TUNE : 3;
    ///< reg1 current bleeder control
    ///< AccessType="RW" BitOffset="12" ResetValue="0x2"
    uint32_t REFGEN_REG1_BYPASS_EN : 1;
    ///< bypass reg1
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t REFGEN_LPFRES2_SEL : 2;
    ///< reg2 Low pass filter bw selection
    ///< AccessType="RW" BitOffset="16" ResetValue="0x3"
    uint32_t REFGEN_REG2_BLEEDRES_TUNE : 3;
    ///< reg2 current bleeder control
    ///< AccessType="RW" BitOffset="18" ResetValue="0x2"
    uint32_t REFGEN_REG2_BYPASS_EN : 1;
    ///< bypass reg2
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t  : 10;
    ///< Reserved
    ///< AccessType="RO" BitOffset="22" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lane_refgen_ctrl5_reg_t;

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_DEFAULT (0x000b2c00U)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_RD_MASK (0x003fffffU)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_WR_MASK (0x003fffffU)


#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_SPARE_STG1_SEL_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_SPARE_STG1_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_SPARE_STG1_SEL_BF_MSK (0x0000001F)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_SPARE_STG1_SEL_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_SPARE_STG2_SEL_BF_OFF ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_SPARE_STG2_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_SPARE_STG2_SEL_BF_MSK (0x000003E0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_SPARE_STG2_SEL_BF_DEF (0x00000000)

///< reg1 Low pass filter bw selection
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_LPFRES1_SEL_BF_OFF (10)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_LPFRES1_SEL_BF_WID ( 2)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_LPFRES1_SEL_BF_MSK (0x00000C00)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_LPFRES1_SEL_BF_DEF (0x00000C00)

///< reg1 current bleeder control
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG1_BLEEDRES_TUNE_BF_OFF (12)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG1_BLEEDRES_TUNE_BF_WID ( 3)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG1_BLEEDRES_TUNE_BF_MSK (0x00007000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG1_BLEEDRES_TUNE_BF_DEF (0x00002000)

///< bypass reg1
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG1_BYP_EN_BF_OFF (15)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG1_BYP_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG1_BYP_EN_BF_MSK (0x00008000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG1_BYP_EN_BF_DEF (0x00000000)

///< reg2 Low pass filter bw selection
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_LPFRES2_SEL_BF_OFF (16)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_LPFRES2_SEL_BF_WID ( 2)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_LPFRES2_SEL_BF_MSK (0x00030000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_LPFRES2_SEL_BF_DEF (0x00030000)

///< reg2 current bleeder control
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG2_BLEEDRES_TUNE_BF_OFF (18)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG2_BLEEDRES_TUNE_BF_WID ( 3)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG2_BLEEDRES_TUNE_BF_MSK (0x001C0000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG2_BLEEDRES_TUNE_BF_DEF (0x00080000)

///< bypass reg2
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG2_BYP_EN_BF_OFF (21)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG2_BYP_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG2_BYP_EN_BF_MSK (0x00200000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REFGEN_REG2_BYP_EN_BF_DEF (0x00000000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANE_REFGEN_PD register description at address offset 0x18
  *
  * Register default value:        0x00000000
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lane_refgen_pd
  * lane_refgen_pd
  */

typedef union {
  struct {
    uint32_t LANESHAREDBIAS_PD_B : 1;
    ///< enable lanesharedbias_p & tx_bias_n
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t REFGEN_REG1_PD_B : 1;
    ///< enables reg1
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t REFGEN_REG2_PD_B : 1;
    ///< enables reg2
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t  : 29;
    ///< Reserved
    ///< AccessType="RO" BitOffset="3" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lane_refgen_pd_reg_t;

#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_DEFAULT (0x00000000U)
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_RD_MASK (0x00000007U)
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_WR_MASK (0x00000007U)


///< enable lanesharedbias_p & tx_bias_n
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_LANESHAREDBIAS_PD_B_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_LANESHAREDBIAS_PD_B_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_LANESHAREDBIAS_PD_B_BF_MSK (0x00000001)
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_LANESHAREDBIAS_PD_B_BF_DEF (0x00000000)

///< enables reg1
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_REFGEN_REG1_PD_B_BF_OFF ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_REFGEN_REG1_PD_B_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_REFGEN_REG1_PD_B_BF_MSK (0x00000002)
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_REFGEN_REG1_PD_B_BF_DEF (0x00000000)

///< enables reg2
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_REFGEN_REG2_PD_B_BF_OFF ( 2)
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_REFGEN_REG2_PD_B_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_REFGEN_REG2_PD_B_BF_MSK (0x00000004)
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_REFGEN_REG2_PD_B_BF_DEF (0x00000000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANE_REFGEN_DFX0 register description at address offset 0x1c
  *
  * Register default value:        0x00000000
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lane_refgen_dfx0
  * lane_refgen_dfx0
  */

typedef union {
  struct {
    uint32_t DCMON_SEL : 3;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t REFGEN_DCMON_SEL : 8;
    ///< ---
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t ADCSAR_REFGEN_DCMON_SEL : 3;
    ///< node selection for Dcmon:x00: hi-Zx01: vreg_lowx10: vcm_outx11: vreg_high
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t RXHSMON_SEL : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t  : 13;
    ///< Reserved
    ///< AccessType="RO" BitOffset="19" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lane_refgen_dfx0_reg_t;

#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_DEFAULT (0x00000000U)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_RD_MASK (0x0007ffffU)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_WR_MASK (0x0007ffffU)


#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_DCMON_SEL_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_DCMON_SEL_BF_WID ( 3)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_DCMON_SEL_BF_MSK (0x00000007)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_DCMON_SEL_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_REFGEN_DCMON_SEL_BF_OFF ( 3)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_REFGEN_DCMON_SEL_BF_WID ( 8)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_REFGEN_DCMON_SEL_BF_MSK (0x000007F8)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_REFGEN_DCMON_SEL_BF_DEF (0x00000000)

///< node selection for Dcmon:x00: hi-Zx01: vreg_lowx10: vcm_outx11: vreg_high
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_ADCSAR_REFGEN_DCMON_SEL_BF_OFF (11)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_ADCSAR_REFGEN_DCMON_SEL_BF_WID ( 3)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_ADCSAR_REFGEN_DCMON_SEL_BF_MSK (0x00003800)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_ADCSAR_REFGEN_DCMON_SEL_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_RXHSMON_SEL_BF_OFF (14)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_RXHSMON_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_RXHSMON_SEL_BF_MSK (0x0007C000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_RXHSMON_SEL_BF_DEF (0x00000000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANE_REFGEN_DFX1 register description at address offset 0x20
  *
  * Register default value:        0x00000000
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lane_refgen_dfx1
  * lane_refgen_dfx1
  */

typedef union {
  struct {
    uint32_t LANESHAREDBIAS_DCMON_N_FROM_NMOS_EN : 1;
    ///< enable dcmon_p/n for nmos
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t LANESHAREDBIAS_DCMON_N_FROM_PMOS_EN : 1;
    ///< enable dcmon_p/n for pmos
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t LANESHAREDBIAS_DCMON_P_FROM_NMOS_EN : 1;
    ///< enable dcmon_p/n for nmos
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t LANESHAREDBIAS_DCMON_P_FROM_PMOS_EN : 1;
    ///< enable dcmon_p/n for pmos
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t  : 28;
    ///< Reserved
    ///< AccessType="RO" BitOffset="4" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lane_refgen_dfx1_reg_t;

#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_DEFAULT (0x00000000U)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_RD_MASK (0x0000000fU)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_WR_MASK (0x0000000fU)


///< enable dcmon_p/n for nmos
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_N_FROM_NMOS_EN_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_N_FROM_NMOS_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_N_FROM_NMOS_EN_BF_MSK (0x00000001)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_N_FROM_NMOS_EN_BF_DEF (0x00000000)

///< enable dcmon_p/n for pmos
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_N_FROM_PMOS_EN_BF_OFF ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_N_FROM_PMOS_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_N_FROM_PMOS_EN_BF_MSK (0x00000002)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_N_FROM_PMOS_EN_BF_DEF (0x00000000)

///< enable dcmon_p/n for nmos
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_P_FROM_NMOS_EN_BF_OFF ( 2)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_P_FROM_NMOS_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_P_FROM_NMOS_EN_BF_MSK (0x00000004)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_P_FROM_NMOS_EN_BF_DEF (0x00000000)

///< enable dcmon_p/n for pmos
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_P_FROM_PMOS_EN_BF_OFF ( 3)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_P_FROM_PMOS_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_P_FROM_PMOS_EN_BF_MSK (0x00000008)
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_LANESHAREDBIAS_DCMON_P_FROM_PMOS_EN_BF_DEF (0x00000000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANE_REFGEN_TRIM0 register description at address offset 0x24
  *
  * Register default value:        0x88888888
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lane_refgen_trim0
  * lane_refgen_trim0
  */

typedef union {
  struct {
    uint32_t LANESHAREDBIAS_50U_FROM_PMOS0_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t LANESHAREDBIAS_50U_FROM_PMOS1_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="4" ResetValue="0x8"
    uint32_t LANESHAREDBIAS_50U_FROM_PMOS2_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="8" ResetValue="0x8"
    uint32_t LANESHAREDBIAS_50U_FROM_PMOS3_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="12" ResetValue="0x8"
    uint32_t LANESHAREDBIAS_DCMON_FROM_NMOS_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="16" ResetValue="0x8"
    uint32_t LANESHAREDBIAS_DCMON_FROM_PMOS_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="20" ResetValue="0x8"
    uint32_t LANESHAREDBIAS_NMOS_RECEIVE_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="24" ResetValue="0x8"
    uint32_t LANESHAREDBIAS_PMOS_RECEIVE_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="28" ResetValue="0x8"
  } ;
  uint32_t value;
} laneana_shared_msg_lane_refgen_trim0_reg_t;

#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_DEFAULT (0x88888888U)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_RD_MASK (0xffffffffU)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_WR_MASK (0xffffffffU)


///< trim control of the biasing current
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS0_TRIM_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS0_TRIM_BF_WID ( 4)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS0_TRIM_BF_MSK (0x0000000F)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS0_TRIM_BF_DEF (0x00000008)

///< trim control of the biasing current
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS1_TRIM_BF_OFF ( 4)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS1_TRIM_BF_WID ( 4)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS1_TRIM_BF_MSK (0x000000F0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS1_TRIM_BF_DEF (0x00000080)

///< trim control of the biasing current
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS2_TRIM_BF_OFF ( 8)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS2_TRIM_BF_WID ( 4)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS2_TRIM_BF_MSK (0x00000F00)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS2_TRIM_BF_DEF (0x00000800)

///< trim control of the biasing current
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS3_TRIM_BF_OFF (12)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS3_TRIM_BF_WID ( 4)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS3_TRIM_BF_MSK (0x0000F000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_50U_FROM_PMOS3_TRIM_BF_DEF (0x00008000)

///< trim control of the biasing current
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_DCMON_FROM_NMOS_TRIM_BF_OFF (16)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_DCMON_FROM_NMOS_TRIM_BF_WID ( 4)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_DCMON_FROM_NMOS_TRIM_BF_MSK (0x000F0000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_DCMON_FROM_NMOS_TRIM_BF_DEF (0x00080000)

///< trim control of the biasing current
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_DCMON_FROM_PMOS_TRIM_BF_OFF (20)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_DCMON_FROM_PMOS_TRIM_BF_WID ( 4)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_DCMON_FROM_PMOS_TRIM_BF_MSK (0x00F00000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_DCMON_FROM_PMOS_TRIM_BF_DEF (0x00800000)

///< trim control of the biasing current
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_NMOS_RECEIVE_TRIM_BF_OFF (24)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_NMOS_RECEIVE_TRIM_BF_WID ( 4)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_NMOS_RECEIVE_TRIM_BF_MSK (0x0F000000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_NMOS_RECEIVE_TRIM_BF_DEF (0x08000000)

///< trim control of the biasing current
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_PMOS_RECEIVE_TRIM_BF_OFF (28)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_PMOS_RECEIVE_TRIM_BF_WID ( 4)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_PMOS_RECEIVE_TRIM_BF_MSK (0xF0000000)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_LANESHAREDBIAS_PMOS_RECEIVE_TRIM_BF_DEF (0x80000000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANE_REFGEN_TRIM1 register description at address offset 0x28
  *
  * Register default value:        0x00000008
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lane_refgen_trim1
  * lane_refgen_trim1
  */

typedef union {
  struct {
    uint32_t LANESHAREDBIAS_NMOS_TO_PMOS_TRIM : 4;
    ///< trim control of the biasing current
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t  : 28;
    ///< Reserved
    ///< AccessType="RO" BitOffset="4" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lane_refgen_trim1_reg_t;

#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM1_DEFAULT (0x00000008U)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM1_RD_MASK (0x0000000fU)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM1_WR_MASK (0x0000000fU)


///< trim control of the biasing current
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM1_LANESHAREDBIAS_NMOS_TO_PMOS_TRIM_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM1_LANESHAREDBIAS_NMOS_TO_PMOS_TRIM_BF_WID ( 4)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM1_LANESHAREDBIAS_NMOS_TO_PMOS_TRIM_BF_MSK (0x0000000F)
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM1_LANESHAREDBIAS_NMOS_TO_PMOS_TRIM_BF_DEF (0x00000008)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANEPWRGOOD_CTRL0 register description at address offset 0x2c
  *
  * Register default value:        0x00000000
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lanepwrgood_ctrl0
  * lanepwrgood_ctrl0
  */

typedef union {
  struct {
    uint32_t VCCDET_PWRGOOD_FORCE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lanepwrgood_ctrl0_reg_t;

#define LANEANA_SHARED_MSG_LANEPWRGOOD_CTRL0_DEFAULT (0x00000000U)
#define LANEANA_SHARED_MSG_LANEPWRGOOD_CTRL0_RD_MASK (0x00000001U)
#define LANEANA_SHARED_MSG_LANEPWRGOOD_CTRL0_WR_MASK (0x00000001U)


#define LANEANA_SHARED_MSG_LANEPWRGOOD_CTRL0_VCCDET_PWRGOOD_FORCE_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANEPWRGOOD_CTRL0_VCCDET_PWRGOOD_FORCE_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEPWRGOOD_CTRL0_VCCDET_PWRGOOD_FORCE_BF_MSK (0x00000001)
#define LANEANA_SHARED_MSG_LANEPWRGOOD_CTRL0_VCCDET_PWRGOOD_FORCE_BF_DEF (0x00000000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANEREFCK_CTRL0 register description at address offset 0x30
  *
  * Register default value:        0x00002000
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lanerefck_ctrl0
  * lanerefck_ctrl0
  */

typedef union {
  struct {
    uint32_t REFCKMUX_RX_REFDIV : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
    uint32_t REFCKMUX_RX_SEL : 3;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t REFCKMUX_RX_TO_DPMA_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t REFCKMUX_RX_REGDRV_BLEED_TUNE : 3;
    ///< ---
    ///< AccessType="RW" BitOffset="12" ResetValue="0x2"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="15" ResetValue="None"
    uint32_t REFCKMUX_RX_REFDIV_RST_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t REFCKMUX_REGRX_PD_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t  : 14;
    ///< Reserved
    ///< AccessType="RO" BitOffset="18" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lanerefck_ctrl0_reg_t;

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_DEFAULT (0x00002000U)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_RD_MASK (0x00037f3fU)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_WR_MASK (0x00037f3fU)


#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_REFDIV_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_REFDIV_BF_WID ( 6)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_REFDIV_BF_MSK (0x0000003F)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_REFDIV_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_SEL_BF_OFF ( 8)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_SEL_BF_WID ( 3)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_SEL_BF_MSK (0x00000700)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_SEL_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_TO_DPMA_EN_BF_OFF (11)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_TO_DPMA_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_TO_DPMA_EN_BF_MSK (0x00000800)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_TO_DPMA_EN_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_REGDRV_BLEED_TUNE_BF_OFF (12)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_REGDRV_BLEED_TUNE_BF_WID ( 3)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_REGDRV_BLEED_TUNE_BF_MSK (0x00007000)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_REGDRV_BLEED_TUNE_BF_DEF (0x00002000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_REFDIV_RST_B_BF_OFF (16)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_REFDIV_RST_B_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_REFDIV_RST_B_BF_MSK (0x00010000)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_RX_REFDIV_RST_B_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_REGRX_PD_B_BF_OFF (17)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_REGRX_PD_B_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_REGRX_PD_B_BF_MSK (0x00020000)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REFCKMUX_REGRX_PD_B_BF_DEF (0x00000000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANEREFCK_CTRL1 register description at address offset 0x34
  *
  * Register default value:        0x00002000
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lanerefck_ctrl1
  * lanerefck_ctrl1
  */

typedef union {
  struct {
    uint32_t REFCKMUX_TX_REFDIV : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
    uint32_t REFCKMUX_TX_SEL : 3;
    ///< need 8GHz clock quality
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t REFCKMUX_TX_TO_DPMA_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t REFCKMUX_TX_REGDRV_BLEED_TUNE : 3;
    ///< need 8GHz clock quality
    ///< AccessType="RW" BitOffset="12" ResetValue="0x2"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="15" ResetValue="None"
    uint32_t REFCKMUX_TX_REFDIV_RST_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t REFCKMUX_REGTX_PD_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t  : 14;
    ///< Reserved
    ///< AccessType="RO" BitOffset="18" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lanerefck_ctrl1_reg_t;

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_DEFAULT (0x00002000U)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_RD_MASK (0x00037f3fU)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_WR_MASK (0x00037f3fU)


#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_REFDIV_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_REFDIV_BF_WID ( 6)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_REFDIV_BF_MSK (0x0000003F)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_REFDIV_BF_DEF (0x00000000)

///< need 8GHz clock quality
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_SEL_BF_OFF ( 8)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_SEL_BF_WID ( 3)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_SEL_BF_MSK (0x00000700)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_SEL_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_TO_DPMA_EN_BF_OFF (11)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_TO_DPMA_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_TO_DPMA_EN_BF_MSK (0x00000800)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_TO_DPMA_EN_BF_DEF (0x00000000)

///< need 8GHz clock quality
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_REGDRV_BLEED_TUNE_BF_OFF (12)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_REGDRV_BLEED_TUNE_BF_WID ( 3)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_REGDRV_BLEED_TUNE_BF_MSK (0x00007000)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_REGDRV_BLEED_TUNE_BF_DEF (0x00002000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_REFDIV_RST_B_BF_OFF (16)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_REFDIV_RST_B_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_REFDIV_RST_B_BF_MSK (0x00010000)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_TX_REFDIV_RST_B_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_REGTX_PD_B_BF_OFF (17)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_REGTX_PD_B_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_REGTX_PD_B_BF_MSK (0x00020000)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REFCKMUX_REGTX_PD_B_BF_DEF (0x00000000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANEREFCK_CTRL2 register description at address offset 0x38
  *
  * Register default value:        0x063318CC
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lanerefck_ctrl2
  * lanerefck_ctrl2
  */

typedef union {
  struct {
    uint32_t REFCKMUX_REGRX_STG1_BYP : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t REFCKMUX_REGRX_STG2_BYP : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t REFCKMUX_REGRX_STG1_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="2" ResetValue="0x1"
    uint32_t REFCKMUX_REGRX_STG2_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="3" ResetValue="0x1"
    uint32_t REFCKMUX_REGRX_STG1_SEL : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="4" ResetValue="0xC"
    uint32_t REFCKMUX_REGRX_STG2_SEL : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="9" ResetValue="0xC"
    uint32_t REFCKMUX_REGTX_STG1_BYP : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t REFCKMUX_REGTX_STG2_BYP : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t REFCKMUX_REGTX_STG1_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="16" ResetValue="0x1"
    uint32_t REFCKMUX_REGTX_STG2_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="17" ResetValue="0x1"
    uint32_t REFCKMUX_REGTX_STG1_SEL : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="18" ResetValue="0xC"
    uint32_t REFCKMUX_REGTX_STG2_SEL : 5;
    ///< ---
    ///< AccessType="RW" BitOffset="23" ResetValue="0xC"
    uint32_t  : 4;
    ///< Reserved
    ///< AccessType="RO" BitOffset="28" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lanerefck_ctrl2_reg_t;

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_DEFAULT (0x063318ccU)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_RD_MASK (0x0fffffffU)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_WR_MASK (0x0fffffffU)


#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG1_BYP_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG1_BYP_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG1_BYP_BF_MSK (0x00000001)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG1_BYP_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG2_BYP_BF_OFF ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG2_BYP_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG2_BYP_BF_MSK (0x00000002)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG2_BYP_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG1_EN_BF_OFF ( 2)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG1_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG1_EN_BF_MSK (0x00000004)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG1_EN_BF_DEF (0x00000004)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG2_EN_BF_OFF ( 3)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG2_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG2_EN_BF_MSK (0x00000008)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG2_EN_BF_DEF (0x00000008)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG1_SEL_BF_OFF ( 4)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG1_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG1_SEL_BF_MSK (0x000001F0)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG1_SEL_BF_DEF (0x000000C0)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG2_SEL_BF_OFF ( 9)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG2_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG2_SEL_BF_MSK (0x00003E00)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGRX_STG2_SEL_BF_DEF (0x00001800)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG1_BYP_BF_OFF (14)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG1_BYP_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG1_BYP_BF_MSK (0x00004000)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG1_BYP_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG2_BYP_BF_OFF (15)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG2_BYP_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG2_BYP_BF_MSK (0x00008000)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG2_BYP_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG1_EN_BF_OFF (16)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG1_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG1_EN_BF_MSK (0x00010000)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG1_EN_BF_DEF (0x00010000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG2_EN_BF_OFF (17)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG2_EN_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG2_EN_BF_MSK (0x00020000)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG2_EN_BF_DEF (0x00020000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG1_SEL_BF_OFF (18)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG1_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG1_SEL_BF_MSK (0x007C0000)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG1_SEL_BF_DEF (0x00300000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG2_SEL_BF_OFF (23)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG2_SEL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG2_SEL_BF_MSK (0x0F800000)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REFCKMUX_REGTX_STG2_SEL_BF_DEF (0x06000000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANEREFCK_CTRL3 register description at address offset 0x3c
  *
  * Register default value:        0x00000000
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lanerefck_ctrl3
  * lanerefck_ctrl3
  */

typedef union {
  struct {
    uint32_t REFCKMUX_DCMON_SEL : 4;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t REFCKMUX_HSMON_SEL : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t REFCKMUX_SPARE : 10;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lanerefck_ctrl3_reg_t;

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_DEFAULT (0x00000000U)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_RD_MASK (0x0000ffffU)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_WR_MASK (0x0000ffffU)


#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REFCKMUX_DCMON_SEL_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REFCKMUX_DCMON_SEL_BF_WID ( 4)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REFCKMUX_DCMON_SEL_BF_MSK (0x0000000F)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REFCKMUX_DCMON_SEL_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REFCKMUX_HSMON_SEL_BF_OFF ( 4)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REFCKMUX_HSMON_SEL_BF_WID ( 2)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REFCKMUX_HSMON_SEL_BF_MSK (0x00000030)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REFCKMUX_HSMON_SEL_BF_DEF (0x00000000)

#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REFCKMUX_SPARE_BF_OFF ( 6)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REFCKMUX_SPARE_BF_WID (10)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REFCKMUX_SPARE_BF_MSK (0x0000FFC0)
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REFCKMUX_SPARE_BF_DEF (0x00000000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANEREFCK_SPARE0 register description at address offset 0x40
  *
  * Register default value:        0x00F00000
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lanerefck_spare0
  * lanerefck_spare0
  */

typedef union {
  struct {
    uint32_t LANEANA_SPARE : 24;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0xF00000"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lanerefck_spare0_reg_t;

#define LANEANA_SHARED_MSG_LANEREFCK_SPARE0_DEFAULT (0x00f00000U)
#define LANEANA_SHARED_MSG_LANEREFCK_SPARE0_RD_MASK (0x00ffffffU)
#define LANEANA_SHARED_MSG_LANEREFCK_SPARE0_WR_MASK (0x00ffffffU)


#define LANEANA_SHARED_MSG_LANEREFCK_SPARE0_LANEANA_SPARE_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANEREFCK_SPARE0_LANEANA_SPARE_BF_WID (24)
#define LANEANA_SHARED_MSG_LANEREFCK_SPARE0_LANEANA_SPARE_BF_MSK (0x00FFFFFF)
#define LANEANA_SHARED_MSG_LANEREFCK_SPARE0_LANEANA_SPARE_BF_DEF (0x00F00000)


/** @brief LANEANA_SHARED_REGS_MSG_LANEANA_SHARED_REGS_LANECHARGEPUMP_CTLR0 register description at address offset 0x44
  *
  * Register default value:        0x00011002
  * Register full path in IP: LANEANA_SHARED_regs_MSG/LANEANA_SHARED_regs/lanechargepump_ctlr0
  * lanechargepump_ctlr0
  */

typedef union {
  struct {
    uint32_t CHARGEPUMP_BST_CTRL : 5;
    ///< gray coded_boost cap control
    ///< AccessType="RW" BitOffset="0" ResetValue="0x2"
    uint32_t CHARGEPUMP_PD_B : 1;
    ///< power down chargepump
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t CHARGEPUMP_RST_B : 1;
    ///< charege pump reset. Active LOW
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t CHARGEPUMP_DCMON_SEL : 3;
    ///< dcmon control bits
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t CHARGEPUMP_HSMON_SEL : 1;
    ///< hsmon enable
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t CHARGEPUMP_RO_CTRL_GRY : 4;
    ///< gray coeded ro control
    ///< AccessType="RW" BitOffset="11" ResetValue="0x2"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="15" ResetValue="None"
    uint32_t CHARGEPUMP_CLKDIV_BYPASS : 1;
    ///< bypass the divider by 2
    ///< AccessType="RW" BitOffset="16" ResetValue="0x1"
    uint32_t  : 15;
    ///< Reserved
    ///< AccessType="RO" BitOffset="17" ResetValue="None"
  } ;
  uint32_t value;
} laneana_shared_msg_lanechargepump_ctlr0_reg_t;

#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_DEFAULT (0x00011002U)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_RD_MASK (0x00017fffU)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_WR_MASK (0x00017fffU)


///< gray coded_boost cap control
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_BST_CTRL_BF_OFF ( 0)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_BST_CTRL_BF_WID ( 5)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_BST_CTRL_BF_MSK (0x0000001F)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_BST_CTRL_BF_DEF (0x00000002)

///< power down chargepump
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_PD_B_BF_OFF ( 5)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_PD_B_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_PD_B_BF_MSK (0x00000020)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_PD_B_BF_DEF (0x00000000)

///< charege pump reset. Active LOW
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_RST_B_BF_OFF ( 6)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_RST_B_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_RST_B_BF_MSK (0x00000040)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_RST_B_BF_DEF (0x00000000)

///< dcmon control bits
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_DCMON_SEL_BF_OFF ( 7)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_DCMON_SEL_BF_WID ( 3)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_DCMON_SEL_BF_MSK (0x00000380)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_DCMON_SEL_BF_DEF (0x00000000)

///< hsmon enable
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_HSMON_SEL_BF_OFF (10)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_HSMON_SEL_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_HSMON_SEL_BF_MSK (0x00000400)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_HSMON_SEL_BF_DEF (0x00000000)

///< gray coeded ro control
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_RO_CTRL_GRY_BF_OFF (11)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_RO_CTRL_GRY_BF_WID ( 4)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_RO_CTRL_GRY_BF_MSK (0x00007800)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_RO_CTRL_GRY_BF_DEF (0x00001000)

///< bypass the divider by 2
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_CLKDIV_BYP_BF_OFF (16)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_CLKDIV_BYP_BF_WID ( 1)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_CLKDIV_BYP_BF_MSK (0x00010000)
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_CHARGEPUMP_CLKDIV_BYP_BF_DEF (0x00010000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_REG(_BASE) ((laneana_shared_msg_lane_refgen_ctrl0_reg_t*) LANEANA_SHARED_MSG_LANE_REFGEN_CTRL0_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_REG(_BASE) ((laneana_shared_msg_lane_refgen_ctrl1_reg_t*) LANEANA_SHARED_MSG_LANE_REFGEN_CTRL1_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_REG(_BASE) ((laneana_shared_msg_lane_refgen_ctrl2_reg_t*) LANEANA_SHARED_MSG_LANE_REFGEN_CTRL2_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_REG(_BASE) ((laneana_shared_msg_lane_refgen_ctrl3_reg_t*) LANEANA_SHARED_MSG_LANE_REFGEN_CTRL3_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_REG(_BASE) ((laneana_shared_msg_lane_refgen_ctrl4_reg_t*) LANEANA_SHARED_MSG_LANE_REFGEN_CTRL4_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_REG(_BASE) ((laneana_shared_msg_lane_refgen_ctrl5_reg_t*) LANEANA_SHARED_MSG_LANE_REFGEN_CTRL5_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANE_REFGEN_PD_REG(_BASE) ((laneana_shared_msg_lane_refgen_pd_reg_t*) LANEANA_SHARED_MSG_LANE_REFGEN_PD_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_REG(_BASE) ((laneana_shared_msg_lane_refgen_dfx0_reg_t*) LANEANA_SHARED_MSG_LANE_REFGEN_DFX0_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_REG(_BASE) ((laneana_shared_msg_lane_refgen_dfx1_reg_t*) LANEANA_SHARED_MSG_LANE_REFGEN_DFX1_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_REG(_BASE) ((laneana_shared_msg_lane_refgen_trim0_reg_t*) LANEANA_SHARED_MSG_LANE_REFGEN_TRIM0_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANE_REFGEN_TRIM1_REG(_BASE) ((laneana_shared_msg_lane_refgen_trim1_reg_t*) LANEANA_SHARED_MSG_LANE_REFGEN_TRIM1_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANEPWRGOOD_CTRL0_REG(_BASE) ((laneana_shared_msg_lanepwrgood_ctrl0_reg_t*) LANEANA_SHARED_MSG_LANEPWRGOOD_CTRL0_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL0_REG(_BASE) ((laneana_shared_msg_lanerefck_ctrl0_reg_t*) LANEANA_SHARED_MSG_LANEREFCK_CTRL0_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL1_REG(_BASE) ((laneana_shared_msg_lanerefck_ctrl1_reg_t*) LANEANA_SHARED_MSG_LANEREFCK_CTRL1_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL2_REG(_BASE) ((laneana_shared_msg_lanerefck_ctrl2_reg_t*) LANEANA_SHARED_MSG_LANEREFCK_CTRL2_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANEREFCK_CTRL3_REG(_BASE) ((laneana_shared_msg_lanerefck_ctrl3_reg_t*) LANEANA_SHARED_MSG_LANEREFCK_CTRL3_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANEREFCK_SPARE0_REG(_BASE) ((laneana_shared_msg_lanerefck_spare0_reg_t*) LANEANA_SHARED_MSG_LANEREFCK_SPARE0_ADR(_BASE))
#define LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_REG(_BASE) ((laneana_shared_msg_lanechargepump_ctlr0_reg_t*) LANEANA_SHARED_MSG_LANECHARGEPUMP_CTLR0_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    laneana_shared_msg_lane_refgen_ctrl0_reg_t LANE_REFGEN_CTRL0; /*< Address offset = 0x0 */
    laneana_shared_msg_lane_refgen_ctrl1_reg_t LANE_REFGEN_CTRL1; /*< Address offset = 0x4 */
    laneana_shared_msg_lane_refgen_ctrl2_reg_t LANE_REFGEN_CTRL2; /*< Address offset = 0x8 */
    laneana_shared_msg_lane_refgen_ctrl3_reg_t LANE_REFGEN_CTRL3; /*< Address offset = 0xc */
    laneana_shared_msg_lane_refgen_ctrl4_reg_t LANE_REFGEN_CTRL4; /*< Address offset = 0x10 */
    laneana_shared_msg_lane_refgen_ctrl5_reg_t LANE_REFGEN_CTRL5; /*< Address offset = 0x14 */
    laneana_shared_msg_lane_refgen_pd_reg_t LANE_REFGEN_PD; /*< Address offset = 0x18 */
    laneana_shared_msg_lane_refgen_dfx0_reg_t LANE_REFGEN_DFX0; /*< Address offset = 0x1c */
    laneana_shared_msg_lane_refgen_dfx1_reg_t LANE_REFGEN_DFX1; /*< Address offset = 0x20 */
    laneana_shared_msg_lane_refgen_trim0_reg_t LANE_REFGEN_TRIM0; /*< Address offset = 0x24 */
    laneana_shared_msg_lane_refgen_trim1_reg_t LANE_REFGEN_TRIM1; /*< Address offset = 0x28 */
    laneana_shared_msg_lanepwrgood_ctrl0_reg_t LANEPWRGOOD_CTRL0; /*< Address offset = 0x2c */
    laneana_shared_msg_lanerefck_ctrl0_reg_t LANEREFCK_CTRL0; /*< Address offset = 0x30 */
    laneana_shared_msg_lanerefck_ctrl1_reg_t LANEREFCK_CTRL1; /*< Address offset = 0x34 */
    laneana_shared_msg_lanerefck_ctrl2_reg_t LANEREFCK_CTRL2; /*< Address offset = 0x38 */
    laneana_shared_msg_lanerefck_ctrl3_reg_t LANEREFCK_CTRL3; /*< Address offset = 0x3c */
    laneana_shared_msg_lanerefck_spare0_reg_t LANEREFCK_SPARE0; /*< Address offset = 0x40 */
    laneana_shared_msg_lanechargepump_ctlr0_reg_t LANECHARGEPUMP_CTLR0; /*< Address offset = 0x44 */
} laneana_shared_msg_t;     // size: 0x0048

// AddressSpace struct pointer
//
#define DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_GLOBAL  ((laneana_shared_msg_t*) DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_GLOBAL_BASE)
#define DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_Q0      ((laneana_shared_msg_t*) DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_Q0_BASE)
#define DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_Q1      ((laneana_shared_msg_t*) DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_Q1_BASE)
#define DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_Q2      ((laneana_shared_msg_t*) DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_Q2_BASE)
#define DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_Q3      ((laneana_shared_msg_t*) DLNK_JESD0_PHY_PMA0_LANEANA_SHARED_Q3_BASE)
#define DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_GLOBAL  ((laneana_shared_msg_t*) DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_GLOBAL_BASE)
#define DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_Q0      ((laneana_shared_msg_t*) DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_Q0_BASE)
#define DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_Q1      ((laneana_shared_msg_t*) DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_Q1_BASE)
#define DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_Q2      ((laneana_shared_msg_t*) DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_Q2_BASE)
#define DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_Q3      ((laneana_shared_msg_t*) DLNK_JESD1_PHY_PMA0_LANEANA_SHARED_Q3_BASE)
#define DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_GLOBAL  ((laneana_shared_msg_t*) DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_GLOBAL_BASE)
#define DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_Q0      ((laneana_shared_msg_t*) DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_Q0_BASE)
#define DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_Q1      ((laneana_shared_msg_t*) DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_Q1_BASE)
#define DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_Q2      ((laneana_shared_msg_t*) DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_Q2_BASE)
#define DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_Q3      ((laneana_shared_msg_t*) DLNK_JESD2_PHY_PMA0_LANEANA_SHARED_Q3_BASE)
#define DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_GLOBAL  ((laneana_shared_msg_t*) DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_GLOBAL_BASE)
#define DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_Q0      ((laneana_shared_msg_t*) DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_Q0_BASE)
#define DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_Q1      ((laneana_shared_msg_t*) DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_Q1_BASE)
#define DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_Q2      ((laneana_shared_msg_t*) DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_Q2_BASE)
#define DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_Q3      ((laneana_shared_msg_t*) DLNK_JESD3_PHY_PMA0_LANEANA_SHARED_Q3_BASE)

// ******************************************* /Address Space

#endif      // _LANEANA_SHARED_MSG_H_

