// Seed: 2471589149
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 void id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wand id_8,
    input tri id_9,
    input wire id_10,
    input uwire id_11
);
  always_latch id_6 -= id_4;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input tri1 id_2,
    input wand id_3,
    output uwire id_4,
    input wand id_5,
    output tri1 id_6,
    output tri0 id_7,
    input wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    output wor id_13,
    input wire id_14,
    output tri0 id_15,
    input tri id_16,
    output wand id_17,
    output supply1 id_18,
    input tri id_19,
    output uwire id_20,
    input tri0 id_21,
    output supply0 id_22,
    output wand id_23,
    input wire id_24,
    input supply0 id_25,
    input uwire id_26,
    output wire id_27,
    input wor id_28,
    input uwire id_29
);
  wire id_31;
  generate
    assign id_20 = 1;
  endgenerate
  module_0(
      id_8, id_1, id_5, id_11, id_10, id_0, id_6, id_28, id_10, id_0, id_8, id_11
  );
  wire id_32;
  wire id_33;
endmodule
