# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/CLA/add.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/alu.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor0/c0_control.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/c1_control.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/CLA/cla32.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/CLA/cla_16.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/CLA/cla_2.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/CLA/cla_32.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/CLA/cla_4.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/CLA/cla_8.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/control.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor0/coprocessor0.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/coprocessor1.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/Mul/csa.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/data_mem.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/DigitalLogic/dff.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/DigitalLogic/dffe32.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/pipelined_fadd/fadd_align.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/pipelined_fadd/fadd_cal.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/pipelined_fadd/fadd_norm.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/fdiv_newton.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/pipelined_fmul/fmul_add.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/pipelined_fmul/fmul_mul.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/pipelined_fmul/fmul_norm.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/fpu.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/fsqrt_newton.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/CLA/gp.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/inst_mem.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/iu_fpu_ei.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/DigitalLogic/mux2x32.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/DigitalLogic/mux2x5.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/DigitalLogic/mux4x32.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/fdiv/newton24.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/pipe_de_reg.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/pipe_em_reg.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/pipe_exe.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/pipe_fd_reg.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/pipe_id.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/pipe_if.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/pipe_mem.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/pipe_mw_reg.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/pipe_pc.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/pipe_wb.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/pipelined_fadder.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/pipelined_fmul.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/ram.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/pipelined_fmul/reg_add_norm.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/pipelined_fadd/reg_align_cal.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/pipelined_fadd/reg_cal_norm.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/pipelined_fmul/reg_mul_add.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/regfile.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/regfile2w.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/rom.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/fsqrt/root_newton24.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/integerunit/shift.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/fsqrt/shift_even_bits.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/coprocessor1/fdiv/shift_to_msb_equ_1.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Module/stall_control.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/Mul/wallace_24x24.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/Mul/wallace_24x26.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/Mul/wallace_24x28.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/Mul/wallace_24x28_product.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/Mul/wallace_26x24.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/Mul/wallace_26x24_product.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/Mul/wallace_26x26.v" \
"../../../../MIPS_CPU_P.srcs/sources_1/new/Arithmetic/Mul/wallace_26x26_product.v" \
"../../../../MIPS_CPU_P.srcs/sim_1/new/top_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
