{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 23:52:05 2013 " "Info: Processing started: Wed Dec 18 23:52:05 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[7\] " "Warning: Node \"ALU:inst42\|varOutput\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[6\] " "Warning: Node \"ALU:inst42\|varOutput\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[5\] " "Warning: Node \"ALU:inst42\|varOutput\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[4\] " "Warning: Node \"ALU:inst42\|varOutput\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[3\] " "Warning: Node \"ALU:inst42\|varOutput\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[2\] " "Warning: Node \"ALU:inst42\|varOutput\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[1\] " "Warning: Node \"ALU:inst42\|varOutput\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[0\] " "Warning: Node \"ALU:inst42\|varOutput\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockSplitter:inst\|clk1Temp " "Info: Detected ripple clock \"ClockSplitter:inst\|clk1Temp\" as buffer" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockSplitter:inst\|clk1Temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst44\|clockTmp " "Info: Detected ripple clock \"Clock1Hz:inst44\|clockTmp\" as buffer" {  } { { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst44\|clockTmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockSplitter:inst\|clk2Temp " "Info: Detected ripple clock \"ClockSplitter:inst\|clk2Temp\" as buffer" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockSplitter:inst\|clk2Temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst42\|varOutput\[7\] register RegisterFile:inst4\|8dffe:inst5\|29 6.48 MHz 154.4 ns Internal " "Info: Clock \"clk\" has Internal fmax of 6.48 MHz between source register \"ALU:inst42\|varOutput\[7\]\" and destination register \"RegisterFile:inst4\|8dffe:inst5\|29\" (period= 154.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.400 ns + Longest register register " "Info: + Longest register to register delay is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst42\|varOutput\[7\] 1 REG LC1_B28 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B28; Fanout = 11; REG Node = 'ALU:inst42\|varOutput\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst42|varOutput[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.700 ns) 4.400 ns RegisterFile:inst4\|8dffe:inst5\|29 2 REG LC1_B27 2 " "Info: 2: + IC(2.700 ns) + CELL(1.700 ns) = 4.400 ns; Loc. = LC1_B27; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst5\|29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { ALU:inst42|varOutput[7] RegisterFile:inst4|8dffe:inst5|29 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 38.64 % ) " "Info: Total cell delay = 1.700 ns ( 38.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 61.36 % ) " "Info: Total interconnect delay = 2.700 ns ( 61.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { ALU:inst42|varOutput[7] RegisterFile:inst4|8dffe:inst5|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { ALU:inst42|varOutput[7] {} RegisterFile:inst4|8dffe:inst5|29 {} } { 0.000ns 2.700ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-70.200 ns - Smallest " "Info: - Smallest clock skew is -70.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 24.200 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 24.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_G21 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_G21; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 13.900 ns ClockSplitter:inst\|clk2Temp 3 REG LC1_G49 58 " "Info: 3: + IC(4.100 ns) + CELL(1.400 ns) = 13.900 ns; Loc. = LC1_G49; Fanout = 58; REG Node = 'ClockSplitter:inst\|clk2Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.300 ns) + CELL(0.000 ns) 24.200 ns RegisterFile:inst4\|8dffe:inst5\|29 4 REG LC1_B27 2 " "Info: 4: + IC(10.300 ns) + CELL(0.000 ns) = 24.200 ns; Loc. = LC1_B27; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst5\|29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst5|29 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 23.55 % ) " "Info: Total cell delay = 5.700 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.500 ns ( 76.45 % ) " "Info: Total interconnect delay = 18.500 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst5|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst5|29 {} } { 0.000ns 0.000ns 4.100ns 4.100ns 10.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 94.400 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 94.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_G21 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_G21; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 13.900 ns ClockSplitter:inst\|clk1Temp 3 REG LC4_G49 10 " "Info: 3: + IC(4.100 ns) + CELL(1.400 ns) = 13.900 ns; Loc. = LC4_G49; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(1.400 ns) 22.100 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 4 REG LC8_A26 18 " "Info: 4: + IC(6.800 ns) + CELL(1.400 ns) = 22.100 ns; Loc. = LC8_A26; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(12.600 ns) 38.900 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC4_B 1 " "Info: 5: + IC(4.200 ns) + CELL(12.600 ns) = 38.900 ns; Loc. = EC4_B; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 41.400 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC4_B 37 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 41.400 ns; Loc. = EC4_B; Fanout = 37; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.700 ns) 49.000 ns Control:inst13\|ALUOp\[0\]~0 7 COMB LC2_D6 1 " "Info: 7: + IC(4.900 ns) + CELL(2.700 ns) = 49.000 ns; Loc. = LC2_D6; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 52.200 ns Control:inst13\|ALUOp\[0\]~1 8 COMB LC3_D6 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 52.200 ns; Loc. = LC3_D6; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 55.100 ns Control:inst13\|ALUOp\[0\]~2 9 COMB LC1_D6 11 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 55.100 ns; Loc. = LC1_D6; Fanout = 11; COMB Node = 'Control:inst13\|ALUOp\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.400 ns) 64.500 ns ALU:inst42\|process_0~32 10 COMB LC1_E43 18 " "Info: 10: + IC(7.000 ns) + CELL(2.400 ns) = 64.500 ns; Loc. = LC1_E43; Fanout = 18; COMB Node = 'ALU:inst42\|process_0~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 73.500 ns ALU:inst42\|varOutput\[0\]~87 11 COMB LC1_E16 4 " "Info: 11: + IC(6.300 ns) + CELL(2.700 ns) = 73.500 ns; Loc. = LC1_E16; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 78.900 ns ALU:inst42\|varOutput\[0\]~88 12 COMB LC2_E19 6 " "Info: 12: + IC(3.000 ns) + CELL(2.400 ns) = 78.900 ns; Loc. = LC2_E19; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.700 ns) 85.800 ns ALU:inst42\|varOutput\[7\]~53 13 COMB LC6_E43 9 " "Info: 13: + IC(4.200 ns) + CELL(2.700 ns) = 85.800 ns; Loc. = LC6_E43; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(2.700 ns) 94.400 ns ALU:inst42\|varOutput\[7\] 14 REG LC1_B28 11 " "Info: 14: + IC(5.900 ns) + CELL(2.700 ns) = 94.400 ns; Loc. = LC1_B28; Fanout = 11; REG Node = 'ALU:inst42\|varOutput\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "42.900 ns ( 45.44 % ) " "Info: Total cell delay = 42.900 ns ( 45.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "51.500 ns ( 54.56 % ) " "Info: Total interconnect delay = 51.500 ns ( 54.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "94.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "94.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 4.100ns 6.800ns 4.200ns 0.000ns 4.900ns 0.500ns 0.500ns 7.000ns 6.300ns 3.000ns 4.200ns 5.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst5|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst5|29 {} } { 0.000ns 0.000ns 4.100ns 4.100ns 10.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "94.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "94.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 4.100ns 6.800ns 4.200ns 0.000ns 4.900ns 0.500ns 0.500ns 7.000ns 6.300ns 3.000ns 4.200ns 5.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { ALU:inst42|varOutput[7] RegisterFile:inst4|8dffe:inst5|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { ALU:inst42|varOutput[7] {} RegisterFile:inst4|8dffe:inst5|29 {} } { 0.000ns 2.700ns } { 0.000ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst5|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst5|29 {} } { 0.000ns 0.000ns 4.100ns 4.100ns 10.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "94.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "94.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 4.100ns 6.800ns 4.200ns 0.000ns 4.900ns 0.500ns 0.500ns 7.000ns 6.300ns 3.000ns 4.200ns 5.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "RegisterFile:inst4\|8dffe:inst3\|36 ALU:inst42\|varOutput\[0\] clk 41.9 ns " "Info: Found hold time violation between source  pin or register \"RegisterFile:inst4\|8dffe:inst3\|36\" and destination pin or register \"ALU:inst42\|varOutput\[0\]\" for clock \"clk\" (Hold time is 41.9 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "68.100 ns + Largest " "Info: + Largest clock skew is 68.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 92.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 92.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_G21 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_G21; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 13.900 ns ClockSplitter:inst\|clk1Temp 3 REG LC4_G49 10 " "Info: 3: + IC(4.100 ns) + CELL(1.400 ns) = 13.900 ns; Loc. = LC4_G49; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(1.400 ns) 22.100 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 4 REG LC8_A26 18 " "Info: 4: + IC(6.800 ns) + CELL(1.400 ns) = 22.100 ns; Loc. = LC8_A26; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(12.600 ns) 38.900 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC4_B 1 " "Info: 5: + IC(4.200 ns) + CELL(12.600 ns) = 38.900 ns; Loc. = EC4_B; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 41.400 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC4_B 37 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 41.400 ns; Loc. = EC4_B; Fanout = 37; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.700 ns) 49.000 ns Control:inst13\|ALUOp\[0\]~0 7 COMB LC2_D6 1 " "Info: 7: + IC(4.900 ns) + CELL(2.700 ns) = 49.000 ns; Loc. = LC2_D6; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 52.200 ns Control:inst13\|ALUOp\[0\]~1 8 COMB LC3_D6 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 52.200 ns; Loc. = LC3_D6; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 55.100 ns Control:inst13\|ALUOp\[0\]~2 9 COMB LC1_D6 11 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 55.100 ns; Loc. = LC1_D6; Fanout = 11; COMB Node = 'Control:inst13\|ALUOp\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.400 ns) 64.500 ns ALU:inst42\|process_0~32 10 COMB LC1_E43 18 " "Info: 10: + IC(7.000 ns) + CELL(2.400 ns) = 64.500 ns; Loc. = LC1_E43; Fanout = 18; COMB Node = 'ALU:inst42\|process_0~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 73.500 ns ALU:inst42\|varOutput\[0\]~87 11 COMB LC1_E16 4 " "Info: 11: + IC(6.300 ns) + CELL(2.700 ns) = 73.500 ns; Loc. = LC1_E16; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 78.900 ns ALU:inst42\|varOutput\[0\]~88 12 COMB LC2_E19 6 " "Info: 12: + IC(3.000 ns) + CELL(2.400 ns) = 78.900 ns; Loc. = LC2_E19; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.700 ns) 85.800 ns ALU:inst42\|varOutput\[7\]~53 13 COMB LC6_E43 9 " "Info: 13: + IC(4.200 ns) + CELL(2.700 ns) = 85.800 ns; Loc. = LC6_E43; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(2.700 ns) 92.300 ns ALU:inst42\|varOutput\[0\] 14 REG LC6_E27 9 " "Info: 14: + IC(3.800 ns) + CELL(2.700 ns) = 92.300 ns; Loc. = LC6_E27; Fanout = 9; REG Node = 'ALU:inst42\|varOutput\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "42.900 ns ( 46.48 % ) " "Info: Total cell delay = 42.900 ns ( 46.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "49.400 ns ( 53.52 % ) " "Info: Total interconnect delay = 49.400 ns ( 53.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "92.300 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "92.300 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[0] {} } { 0.000ns 0.000ns 4.100ns 4.100ns 6.800ns 4.200ns 0.000ns 4.900ns 0.500ns 0.500ns 7.000ns 6.300ns 3.000ns 4.200ns 3.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 24.200 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 24.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_G21 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_G21; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 13.900 ns ClockSplitter:inst\|clk2Temp 3 REG LC1_G49 58 " "Info: 3: + IC(4.100 ns) + CELL(1.400 ns) = 13.900 ns; Loc. = LC1_G49; Fanout = 58; REG Node = 'ClockSplitter:inst\|clk2Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.300 ns) + CELL(0.000 ns) 24.200 ns RegisterFile:inst4\|8dffe:inst3\|36 4 REG LC8_E27 2 " "Info: 4: + IC(10.300 ns) + CELL(0.000 ns) = 24.200 ns; Loc. = LC8_E27; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 23.55 % ) " "Info: Total cell delay = 5.700 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.500 ns ( 76.45 % ) " "Info: Total interconnect delay = 18.500 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 4.100ns 4.100ns 10.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "92.300 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "92.300 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[0] {} } { 0.000ns 0.000ns 4.100ns 4.100ns 6.800ns 4.200ns 0.000ns 4.900ns 0.500ns 0.500ns 7.000ns 6.300ns 3.000ns 4.200ns 3.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 4.100ns 4.100ns 10.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.800 ns - Shortest register register " "Info: - Shortest register to register delay is 24.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegisterFile:inst4\|8dffe:inst3\|36 1 REG LC8_E27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_E27; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.000 ns) 4.700 ns RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~306 2 COMB LC2_E28 1 " "Info: 2: + IC(2.700 ns) + CELL(2.000 ns) = 4.700 ns; Loc. = LC2_E28; Fanout = 1; COMB Node = 'RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~306'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { RegisterFile:inst4|8dffe:inst3|36 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~306 } "NODE_NAME" } } { "EightToOneMux.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/EightToOneMux.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 6.700 ns RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~202 3 COMB LC3_E28 6 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 6.700 ns; Loc. = LC3_E28; Fanout = 6; COMB Node = 'RegisterFile:inst4\|EightToOneMux:inst29\|tempReadReg~202'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~306 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~202 } "NODE_NAME" } } { "EightToOneMux.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/EightToOneMux.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(2.700 ns) 13.900 ns ALU:inst42\|varOutput\[0\]~174 4 COMB LC3_E2 1 " "Info: 4: + IC(4.500 ns) + CELL(2.700 ns) = 13.900 ns; Loc. = LC3_E2; Fanout = 1; COMB Node = 'ALU:inst42\|varOutput\[0\]~174'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~202 ALU:inst42|varOutput[0]~174 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 16.400 ns ALU:inst42\|varOutput\[0\]~276 5 COMB LC5_E2 1 " "Info: 5: + IC(0.500 ns) + CELL(2.000 ns) = 16.400 ns; Loc. = LC5_E2; Fanout = 1; COMB Node = 'ALU:inst42\|varOutput\[0\]~276'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ALU:inst42|varOutput[0]~174 ALU:inst42|varOutput[0]~276 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 18.400 ns ALU:inst42\|varOutput\[0\]~190 6 COMB LC6_E2 1 " "Info: 6: + IC(0.000 ns) + CELL(2.000 ns) = 18.400 ns; Loc. = LC6_E2; Fanout = 1; COMB Node = 'ALU:inst42\|varOutput\[0\]~190'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { ALU:inst42|varOutput[0]~276 ALU:inst42|varOutput[0]~190 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.400 ns) 24.800 ns ALU:inst42\|varOutput\[0\] 7 REG LC6_E27 9 " "Info: 7: + IC(4.000 ns) + CELL(2.400 ns) = 24.800 ns; Loc. = LC6_E27; Fanout = 9; REG Node = 'ALU:inst42\|varOutput\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { ALU:inst42|varOutput[0]~190 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.100 ns ( 52.82 % ) " "Info: Total cell delay = 13.100 ns ( 52.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.700 ns ( 47.18 % ) " "Info: Total interconnect delay = 11.700 ns ( 47.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.800 ns" { RegisterFile:inst4|8dffe:inst3|36 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~306 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~202 ALU:inst42|varOutput[0]~174 ALU:inst42|varOutput[0]~276 ALU:inst42|varOutput[0]~190 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.800 ns" { RegisterFile:inst4|8dffe:inst3|36 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~306 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~202 {} ALU:inst42|varOutput[0]~174 {} ALU:inst42|varOutput[0]~276 {} ALU:inst42|varOutput[0]~190 {} ALU:inst42|varOutput[0] {} } { 0.000ns 2.700ns 0.000ns 4.500ns 0.500ns 0.000ns 4.000ns } { 0.000ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 1120 264 328 1200 "36" "" } } } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "92.300 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "92.300 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[0] {} } { 0.000ns 0.000ns 4.100ns 4.100ns 6.800ns 4.200ns 0.000ns 4.900ns 0.500ns 0.500ns 7.000ns 6.300ns 3.000ns 4.200ns 3.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|36 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|36 {} } { 0.000ns 0.000ns 4.100ns 4.100ns 10.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.800 ns" { RegisterFile:inst4|8dffe:inst3|36 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~306 RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~202 ALU:inst42|varOutput[0]~174 ALU:inst42|varOutput[0]~276 ALU:inst42|varOutput[0]~190 ALU:inst42|varOutput[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.800 ns" { RegisterFile:inst4|8dffe:inst3|36 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~306 {} RegisterFile:inst4|EightToOneMux:inst29|tempReadReg~202 {} ALU:inst42|varOutput[0]~174 {} ALU:inst42|varOutput[0]~276 {} ALU:inst42|varOutput[0]~190 {} ALU:inst42|varOutput[0] {} } { 0.000ns 2.700ns 0.000ns 4.500ns 0.500ns 0.000ns 4.000ns } { 0.000ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk zeroFlag ALU:inst42\|varOutput\[6\] 111.500 ns register " "Info: tco from clock \"clk\" to destination pin \"zeroFlag\" through register \"ALU:inst42\|varOutput\[6\]\" is 111.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 95.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 95.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_G21 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_G21; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 13.900 ns ClockSplitter:inst\|clk1Temp 3 REG LC4_G49 10 " "Info: 3: + IC(4.100 ns) + CELL(1.400 ns) = 13.900 ns; Loc. = LC4_G49; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(1.400 ns) 22.100 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 4 REG LC8_A26 18 " "Info: 4: + IC(6.800 ns) + CELL(1.400 ns) = 22.100 ns; Loc. = LC8_A26; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(12.600 ns) 38.900 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC4_B 1 " "Info: 5: + IC(4.200 ns) + CELL(12.600 ns) = 38.900 ns; Loc. = EC4_B; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 41.400 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC4_B 37 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 41.400 ns; Loc. = EC4_B; Fanout = 37; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.700 ns) 49.000 ns Control:inst13\|ALUOp\[0\]~0 7 COMB LC2_D6 1 " "Info: 7: + IC(4.900 ns) + CELL(2.700 ns) = 49.000 ns; Loc. = LC2_D6; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 52.200 ns Control:inst13\|ALUOp\[0\]~1 8 COMB LC3_D6 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 52.200 ns; Loc. = LC3_D6; Fanout = 1; COMB Node = 'Control:inst13\|ALUOp\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 55.100 ns Control:inst13\|ALUOp\[0\]~2 9 COMB LC1_D6 11 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 55.100 ns; Loc. = LC1_D6; Fanout = 11; COMB Node = 'Control:inst13\|ALUOp\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.400 ns) 64.500 ns ALU:inst42\|process_0~32 10 COMB LC1_E43 18 " "Info: 10: + IC(7.000 ns) + CELL(2.400 ns) = 64.500 ns; Loc. = LC1_E43; Fanout = 18; COMB Node = 'ALU:inst42\|process_0~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 73.500 ns ALU:inst42\|varOutput\[0\]~87 11 COMB LC1_E16 4 " "Info: 11: + IC(6.300 ns) + CELL(2.700 ns) = 73.500 ns; Loc. = LC1_E16; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 78.900 ns ALU:inst42\|varOutput\[0\]~88 12 COMB LC2_E19 6 " "Info: 12: + IC(3.000 ns) + CELL(2.400 ns) = 78.900 ns; Loc. = LC2_E19; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.700 ns) 85.800 ns ALU:inst42\|varOutput\[7\]~53 13 COMB LC6_E43 9 " "Info: 13: + IC(4.200 ns) + CELL(2.700 ns) = 85.800 ns; Loc. = LC6_E43; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(2.700 ns) 95.100 ns ALU:inst42\|varOutput\[6\] 14 REG LC7_B23 9 " "Info: 14: + IC(6.600 ns) + CELL(2.700 ns) = 95.100 ns; Loc. = LC7_B23; Fanout = 9; REG Node = 'ALU:inst42\|varOutput\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "42.900 ns ( 45.11 % ) " "Info: Total cell delay = 42.900 ns ( 45.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "52.200 ns ( 54.89 % ) " "Info: Total interconnect delay = 52.200 ns ( 54.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "95.100 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "95.100 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[6] {} } { 0.000ns 0.000ns 4.100ns 4.100ns 6.800ns 4.200ns 0.000ns 4.900ns 0.500ns 0.500ns 7.000ns 6.300ns 3.000ns 4.200ns 6.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.400 ns + Longest register pin " "Info: + Longest register to pin delay is 16.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst42\|varOutput\[6\] 1 REG LC7_B23 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_B23; Fanout = 9; REG Node = 'ALU:inst42\|varOutput\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst42|varOutput[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.000 ns) 7.200 ns ALU:inst42\|zero~8 2 COMB LC5_E29 1 " "Info: 2: + IC(5.200 ns) + CELL(2.000 ns) = 7.200 ns; Loc. = LC5_E29; Fanout = 1; COMB Node = 'ALU:inst42\|zero~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { ALU:inst42|varOutput[6] ALU:inst42|zero~8 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 9.200 ns ALU:inst42\|zero~5 3 COMB LC6_E29 1 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 9.200 ns; Loc. = LC6_E29; Fanout = 1; COMB Node = 'ALU:inst42\|zero~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { ALU:inst42|zero~8 ALU:inst42|zero~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(5.000 ns) 16.400 ns zeroFlag 4 PIN PIN_84 0 " "Info: 4: + IC(2.200 ns) + CELL(5.000 ns) = 16.400 ns; Loc. = PIN_84; Fanout = 0; PIN Node = 'zeroFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { ALU:inst42|zero~5 zeroFlag } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 696 2752 2928 712 "zeroFlag" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.000 ns ( 54.88 % ) " "Info: Total cell delay = 9.000 ns ( 54.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 45.12 % ) " "Info: Total interconnect delay = 7.400 ns ( 45.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { ALU:inst42|varOutput[6] ALU:inst42|zero~8 ALU:inst42|zero~5 zeroFlag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { ALU:inst42|varOutput[6] {} ALU:inst42|zero~8 {} ALU:inst42|zero~5 {} zeroFlag {} } { 0.000ns 5.200ns 0.000ns 2.200ns } { 0.000ns 2.000ns 2.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "95.100 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] Control:inst13|ALUOp[0]~0 Control:inst13|ALUOp[0]~1 Control:inst13|ALUOp[0]~2 ALU:inst42|process_0~32 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "95.100 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} Control:inst13|ALUOp[0]~0 {} Control:inst13|ALUOp[0]~1 {} Control:inst13|ALUOp[0]~2 {} ALU:inst42|process_0~32 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[6] {} } { 0.000ns 0.000ns 4.100ns 4.100ns 6.800ns 4.200ns 0.000ns 4.900ns 0.500ns 0.500ns 7.000ns 6.300ns 3.000ns 4.200ns 6.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.400 ns" { ALU:inst42|varOutput[6] ALU:inst42|zero~8 ALU:inst42|zero~5 zeroFlag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.400 ns" { ALU:inst42|varOutput[6] {} ALU:inst42|zero~8 {} ALU:inst42|zero~5 {} zeroFlag {} } { 0.000ns 5.200ns 0.000ns 2.200ns } { 0.000ns 2.000ns 2.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 23:52:06 2013 " "Info: Processing ended: Wed Dec 18 23:52:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
