<stg><name>load_weights_3x3_all</name>


<trans_list>

<trans id="1509" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="512" op_0_bw="32">
<![CDATA[
:0  %DATA_7_V = alloca i512

]]></Node>
<StgValue><ssdm name="DATA_7_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="512" op_0_bw="32">
<![CDATA[
:1  %DATA_7_V_1 = alloca i512

]]></Node>
<StgValue><ssdm name="DATA_7_V_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="512" op_0_bw="32">
<![CDATA[
:2  %DATA_7_V_2 = alloca i512

]]></Node>
<StgValue><ssdm name="DATA_7_V_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="32">
<![CDATA[
:3  %DATA_7_V_3 = alloca i512

]]></Node>
<StgValue><ssdm name="DATA_7_V_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="512" op_0_bw="32">
<![CDATA[
:4  %DATA_7_V_4 = alloca i512

]]></Node>
<StgValue><ssdm name="DATA_7_V_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %weight_3x3_index_rea = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weight_3x3_index)

]]></Node>
<StgValue><ssdm name="weight_3x3_index_rea"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:8  %conv_weight_3x3_all_s = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %conv_weight_3x3_all_V_offset)

]]></Node>
<StgValue><ssdm name="conv_weight_3x3_all_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="11">
<![CDATA[
:11  %trunc_ln220 = trunc i11 %weight_3x3_index_rea to i10

]]></Node>
<StgValue><ssdm name="trunc_ln220"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="512" op_34_bw="26" op_35_bw="10">
<![CDATA[
:12  call fastcc void @load_weight_3x3_from([36 x i64]* nocapture @weight_buf_3x3_V_0, [36 x i64]* nocapture @weight_buf_3x3_V_1, [36 x i64]* nocapture @weight_buf_3x3_V_2, [36 x i64]* nocapture @weight_buf_3x3_V_3, [36 x i64]* nocapture @weight_buf_3x3_V_4, [36 x i64]* nocapture @weight_buf_3x3_V_5, [36 x i64]* nocapture @weight_buf_3x3_V_6, [36 x i64]* nocapture @weight_buf_3x3_V_7, [36 x i64]* nocapture @weight_buf_3x3_V_8, [36 x i64]* nocapture @weight_buf_3x3_V_9, [36 x i64]* nocapture @weight_buf_3x3_V_10, [36 x i64]* nocapture @weight_buf_3x3_V_11, [36 x i64]* nocapture @weight_buf_3x3_V_12, [36 x i64]* nocapture @weight_buf_3x3_V_13, [36 x i64]* nocapture @weight_buf_3x3_V_14, [36 x i64]* nocapture @weight_buf_3x3_V_15, [36 x i64]* nocapture @weight_buf_3x3_V_16, [36 x i64]* nocapture @weight_buf_3x3_V_17, [36 x i64]* nocapture @weight_buf_3x3_V_18, [36 x i64]* nocapture @weight_buf_3x3_V_19, [36 x i64]* nocapture @weight_buf_3x3_V_20, [36 x i64]* nocapture @weight_buf_3x3_V_21, [36 x i64]* nocapture @weight_buf_3x3_V_22, [36 x i64]* nocapture @weight_buf_3x3_V_23, [36 x i64]* nocapture @weight_buf_3x3_V_24, [36 x i64]* nocapture @weight_buf_3x3_V_25, [36 x i64]* nocapture @weight_buf_3x3_V_26, [36 x i64]* nocapture @weight_buf_3x3_V_27, [36 x i64]* nocapture @weight_buf_3x3_V_28, [36 x i64]* nocapture @weight_buf_3x3_V_29, [36 x i64]* nocapture @weight_buf_3x3_V_30, [36 x i64]* nocapture @weight_buf_3x3_V_31, i512* %conv_weight_3x3_all_V, i26 %conv_weight_3x3_all_s, i10 %trunc_ln220)

]]></Node>
<StgValue><ssdm name="call_ln220"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %weights_all_index_re = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %weights_all_index)

]]></Node>
<StgValue><ssdm name="weights_all_index_re"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:6  %weights_all_V_offset_1 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %weights_all_V_offset)

]]></Node>
<StgValue><ssdm name="weights_all_V_offset_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="512" op_34_bw="26" op_35_bw="10">
<![CDATA[
:12  call fastcc void @load_weight_3x3_from([36 x i64]* nocapture @weight_buf_3x3_V_0, [36 x i64]* nocapture @weight_buf_3x3_V_1, [36 x i64]* nocapture @weight_buf_3x3_V_2, [36 x i64]* nocapture @weight_buf_3x3_V_3, [36 x i64]* nocapture @weight_buf_3x3_V_4, [36 x i64]* nocapture @weight_buf_3x3_V_5, [36 x i64]* nocapture @weight_buf_3x3_V_6, [36 x i64]* nocapture @weight_buf_3x3_V_7, [36 x i64]* nocapture @weight_buf_3x3_V_8, [36 x i64]* nocapture @weight_buf_3x3_V_9, [36 x i64]* nocapture @weight_buf_3x3_V_10, [36 x i64]* nocapture @weight_buf_3x3_V_11, [36 x i64]* nocapture @weight_buf_3x3_V_12, [36 x i64]* nocapture @weight_buf_3x3_V_13, [36 x i64]* nocapture @weight_buf_3x3_V_14, [36 x i64]* nocapture @weight_buf_3x3_V_15, [36 x i64]* nocapture @weight_buf_3x3_V_16, [36 x i64]* nocapture @weight_buf_3x3_V_17, [36 x i64]* nocapture @weight_buf_3x3_V_18, [36 x i64]* nocapture @weight_buf_3x3_V_19, [36 x i64]* nocapture @weight_buf_3x3_V_20, [36 x i64]* nocapture @weight_buf_3x3_V_21, [36 x i64]* nocapture @weight_buf_3x3_V_22, [36 x i64]* nocapture @weight_buf_3x3_V_23, [36 x i64]* nocapture @weight_buf_3x3_V_24, [36 x i64]* nocapture @weight_buf_3x3_V_25, [36 x i64]* nocapture @weight_buf_3x3_V_26, [36 x i64]* nocapture @weight_buf_3x3_V_27, [36 x i64]* nocapture @weight_buf_3x3_V_28, [36 x i64]* nocapture @weight_buf_3x3_V_29, [36 x i64]* nocapture @weight_buf_3x3_V_30, [36 x i64]* nocapture @weight_buf_3x3_V_31, i512* %conv_weight_3x3_all_V, i26 %conv_weight_3x3_all_s, i10 %trunc_ln220)

]]></Node>
<StgValue><ssdm name="call_ln220"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="13">
<![CDATA[
:13  %trunc_ln647 = trunc i13 %weights_all_index_re to i12

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="27" op_0_bw="12">
<![CDATA[
:14  %zext_ln647 = zext i12 %trunc_ln647 to i27

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="27" op_0_bw="26">
<![CDATA[
:15  %zext_ln647_1 = zext i26 %weights_all_V_offset_1 to i27

]]></Node>
<StgValue><ssdm name="zext_ln647_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:16  %add_ln647 = add i27 %zext_ln647_1, %zext_ln647

]]></Node>
<StgValue><ssdm name="add_ln647"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="27">
<![CDATA[
:17  %zext_ln647_2 = zext i27 %add_ln647 to i64

]]></Node>
<StgValue><ssdm name="zext_ln647_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:18  %weights_all_V_addr = getelementptr i512* %conv_weight_3x3_all_V, i64 %zext_ln647_2

]]></Node>
<StgValue><ssdm name="weights_all_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
:19  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
:19  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
:19  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="34" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
:19  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="35" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
:19  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="36" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
:19  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="37" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i512* %conv_weight_3x3_all_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 32000, [7 x i8]* @p_str42, [6 x i8]* @p_str41, [1 x i8]* @p_str14, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i512* %conv_weight_3x3_all_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 32000, [7 x i8]* @p_str42, [6 x i8]* @p_str41, [1 x i8]* @p_str14, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
:19  %weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="weights_all_V_addr_r"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %1

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="41" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_15_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln231 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln231, label %.preheader.preheader, label %hls_label_15_begin

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="4">
<![CDATA[
hls_label_15_begin:3  %trunc_ln414 = trunc i4 %i_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
hls_label_15_begin:4  switch i3 %trunc_ln414, label %branch7 [
    i3 0, label %hls_label_15_end
    i3 1, label %hls_label_15_end
    i3 2, label %hls_label_15_end
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln233"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
<literal name="trunc_ln414" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %hls_label_15_end

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
<literal name="trunc_ln414" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %hls_label_15_end

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
<literal name="trunc_ln414" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %hls_label_15_end

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
<literal name="trunc_ln414" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %hls_label_15_end

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
<literal name="trunc_ln414" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %hls_label_15_end

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_15_begin:0  %tmp_168 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_15_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln232"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="1">
<![CDATA[
hls_label_15_begin:2  %DATA_2_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %weights_all_V_addr)

]]></Node>
<StgValue><ssdm name="DATA_2_V"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln414" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
branch6:0  store i512 %DATA_2_V, i512* %DATA_7_V_3

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln414" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
branch5:0  store i512 %DATA_2_V, i512* %DATA_7_V_2

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln414" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
branch4:0  store i512 %DATA_2_V, i512* %DATA_7_V_1

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln414" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
branch3:0  store i512 %DATA_2_V, i512* %DATA_7_V

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln414" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
branch7:0  store i512 %DATA_2_V, i512* %DATA_7_V_4

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_15_end:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_168)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
hls_label_15_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="512" op_0_bw="512">
<![CDATA[
.preheader.preheader:0  %DATA_7_V_load = load i512* %DATA_7_V

]]></Node>
<StgValue><ssdm name="DATA_7_V_load"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="512" op_0_bw="512">
<![CDATA[
.preheader.preheader:1  %DATA_7_V_1_load = load i512* %DATA_7_V_1

]]></Node>
<StgValue><ssdm name="DATA_7_V_1_load"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="512">
<![CDATA[
.preheader.preheader:2  %DATA_7_V_2_load = load i512* %DATA_7_V_2

]]></Node>
<StgValue><ssdm name="DATA_7_V_2_load"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="512" op_0_bw="512">
<![CDATA[
.preheader.preheader:3  %DATA_7_V_3_load = load i512* %DATA_7_V_3

]]></Node>
<StgValue><ssdm name="DATA_7_V_3_load"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="512" op_0_bw="512">
<![CDATA[
.preheader.preheader:4  %DATA_7_V_4_load = load i512* %DATA_7_V_4

]]></Node>
<StgValue><ssdm name="DATA_7_V_4_load"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="512">
<![CDATA[
.preheader.preheader:5  %trunc_ln746 = trunc i512 %DATA_7_V_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln746"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:6  %trunc_ln = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:7  %tmp_977 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:8  %tmp = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:9  %icmp_ln785 = icmp ne i7 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:10  %or_ln785 = or i1 %tmp_977, %icmp_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:11  %select_ln340 = select i1 %or_ln785, i10 -1, i10 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:12  %zext_ln340 = zext i10 %select_ln340 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:13  store i11 %zext_ln340, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="512">
<![CDATA[
.preheader.preheader:14  %trunc_ln746_159 = trunc i512 %DATA_7_V_1_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln746_159"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:15  %trunc_ln746_1 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_159, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_1"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:16  %tmp_978 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:17  %tmp_s = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:18  %icmp_ln785_1 = icmp ne i7 %tmp_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_1"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:19  %or_ln785_64 = or i1 %tmp_978, %icmp_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_64"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:20  %select_ln340_174 = select i1 %or_ln785_64, i10 -1, i10 %trunc_ln746_1

]]></Node>
<StgValue><ssdm name="select_ln340_174"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:21  %zext_ln340_1 = zext i10 %select_ln340_174 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_1"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:22  store i11 %zext_ln340_1, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="512">
<![CDATA[
.preheader.preheader:23  %trunc_ln746_160 = trunc i512 %DATA_7_V_2_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln746_160"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:24  %trunc_ln746_2 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_160, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_2"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:25  %tmp_979 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:26  %tmp_10 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:27  %icmp_ln785_2 = icmp ne i7 %tmp_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_2"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:28  %or_ln785_65 = or i1 %tmp_979, %icmp_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_65"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:29  %select_ln340_175 = select i1 %or_ln785_65, i10 -1, i10 %trunc_ln746_2

]]></Node>
<StgValue><ssdm name="select_ln340_175"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:30  %zext_ln340_2 = zext i10 %select_ln340_175 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_2"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:31  store i11 %zext_ln340_2, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="512">
<![CDATA[
.preheader.preheader:32  %trunc_ln746_161 = trunc i512 %DATA_7_V_3_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln746_161"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:33  %trunc_ln746_3 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_161, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_3"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:34  %tmp_980 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:35  %tmp_11 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:36  %icmp_ln785_3 = icmp ne i7 %tmp_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_3"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:37  %or_ln785_66 = or i1 %tmp_980, %icmp_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln785_66"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:38  %select_ln340_176 = select i1 %or_ln785_66, i10 -1, i10 %trunc_ln746_3

]]></Node>
<StgValue><ssdm name="select_ln340_176"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:39  %zext_ln340_3 = zext i10 %select_ln340_176 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_3"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:40  store i11 %zext_ln340_3, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="512">
<![CDATA[
.preheader.preheader:41  %trunc_ln746_162 = trunc i512 %DATA_7_V_4_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln746_162"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:42  %trunc_ln746_4 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_162, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_4"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:43  %tmp_981 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:44  %tmp_12 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:45  %icmp_ln785_4 = icmp ne i7 %tmp_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_4"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:46  %or_ln785_67 = or i1 %tmp_981, %icmp_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln785_67"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:47  %select_ln340_177 = select i1 %or_ln785_67, i10 -1, i10 %trunc_ln746_4

]]></Node>
<StgValue><ssdm name="select_ln340_177"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:48  %zext_ln340_4 = zext i10 %select_ln340_177 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_4"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:49  store i11 %zext_ln340_4, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:50  %tmp_169 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 16, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:51  %trunc_ln746_5 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_169, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_5"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:52  %tmp_982 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:53  %tmp_13 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:54  %icmp_ln785_5 = icmp ne i7 %tmp_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_5"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:55  %or_ln785_68 = or i1 %tmp_982, %icmp_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln785_68"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:56  %select_ln340_178 = select i1 %or_ln785_68, i10 -1, i10 %trunc_ln746_5

]]></Node>
<StgValue><ssdm name="select_ln340_178"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:57  %zext_ln340_5 = zext i10 %select_ln340_178 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_5"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:58  store i11 %zext_ln340_5, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_1, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:59  %tmp_170 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 16, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:60  %trunc_ln746_6 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_170, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_6"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:61  %tmp_983 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:62  %tmp_14 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:63  %icmp_ln785_6 = icmp ne i7 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_6"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:64  %or_ln785_69 = or i1 %tmp_983, %icmp_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_69"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:65  %select_ln340_179 = select i1 %or_ln785_69, i10 -1, i10 %trunc_ln746_6

]]></Node>
<StgValue><ssdm name="select_ln340_179"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:66  %zext_ln340_6 = zext i10 %select_ln340_179 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_6"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:67  store i11 %zext_ln340_6, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_1, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:68  %tmp_171 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 16, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:69  %trunc_ln746_7 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_171, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_7"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:70  %tmp_984 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_984"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:71  %tmp_15 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:72  %icmp_ln785_7 = icmp ne i7 %tmp_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_7"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:73  %or_ln785_70 = or i1 %tmp_984, %icmp_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln785_70"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:74  %select_ln340_180 = select i1 %or_ln785_70, i10 -1, i10 %trunc_ln746_7

]]></Node>
<StgValue><ssdm name="select_ln340_180"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:75  %zext_ln340_7 = zext i10 %select_ln340_180 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_7"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:76  store i11 %zext_ln340_7, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_1, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:77  %tmp_172 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 16, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:78  %trunc_ln746_8 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_172, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_8"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:79  %tmp_985 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:80  %tmp_16 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:81  %icmp_ln785_8 = icmp ne i7 %tmp_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_8"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:82  %or_ln785_71 = or i1 %tmp_985, %icmp_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln785_71"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:83  %select_ln340_181 = select i1 %or_ln785_71, i10 -1, i10 %trunc_ln746_8

]]></Node>
<StgValue><ssdm name="select_ln340_181"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:84  %zext_ln340_8 = zext i10 %select_ln340_181 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_8"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:85  store i11 %zext_ln340_8, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_1, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:86  %tmp_173 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 16, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:87  %trunc_ln746_9 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_173, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_9"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:88  %tmp_986 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_986"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:89  %tmp_17 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 20, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:90  %icmp_ln785_9 = icmp ne i7 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_9"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:91  %or_ln785_72 = or i1 %tmp_986, %icmp_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln785_72"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:92  %select_ln340_182 = select i1 %or_ln785_72, i10 -1, i10 %trunc_ln746_9

]]></Node>
<StgValue><ssdm name="select_ln340_182"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:93  %zext_ln340_9 = zext i10 %select_ln340_182 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_9"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:94  store i11 %zext_ln340_9, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_1, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:95  %tmp_174 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 32, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:96  %trunc_ln746_s = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_174, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_s"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:97  %tmp_987 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_987"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:98  %tmp_18 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 36, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:99  %icmp_ln785_10 = icmp ne i7 %tmp_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_10"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:100  %or_ln785_73 = or i1 %tmp_987, %icmp_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln785_73"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:101  %select_ln340_183 = select i1 %or_ln785_73, i10 -1, i10 %trunc_ln746_s

]]></Node>
<StgValue><ssdm name="select_ln340_183"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:102  %zext_ln340_10 = zext i10 %select_ln340_183 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_10"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:103  store i11 %zext_ln340_10, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_2, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:104  %tmp_175 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 32, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:105  %trunc_ln746_10 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_175, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_10"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:106  %tmp_988 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:107  %tmp_19 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 36, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:108  %icmp_ln785_11 = icmp ne i7 %tmp_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_11"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:109  %or_ln785_74 = or i1 %tmp_988, %icmp_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln785_74"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:110  %select_ln340_184 = select i1 %or_ln785_74, i10 -1, i10 %trunc_ln746_10

]]></Node>
<StgValue><ssdm name="select_ln340_184"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:111  %zext_ln340_11 = zext i10 %select_ln340_184 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_11"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:112  store i11 %zext_ln340_11, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_2, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:113  %tmp_176 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 32, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:114  %trunc_ln746_11 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_176, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_11"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:115  %tmp_989 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_989"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:116  %tmp_20 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 36, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:117  %icmp_ln785_12 = icmp ne i7 %tmp_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_12"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:118  %or_ln785_75 = or i1 %tmp_989, %icmp_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln785_75"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:119  %select_ln340_185 = select i1 %or_ln785_75, i10 -1, i10 %trunc_ln746_11

]]></Node>
<StgValue><ssdm name="select_ln340_185"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:120  %zext_ln340_12 = zext i10 %select_ln340_185 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_12"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:121  store i11 %zext_ln340_12, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_2, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:122  %tmp_177 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 32, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:123  %trunc_ln746_12 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_177, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_12"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:124  %tmp_990 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_990"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:125  %tmp_21 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 36, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:126  %icmp_ln785_13 = icmp ne i7 %tmp_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_13"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:127  %or_ln785_76 = or i1 %tmp_990, %icmp_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln785_76"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:128  %select_ln340_186 = select i1 %or_ln785_76, i10 -1, i10 %trunc_ln746_12

]]></Node>
<StgValue><ssdm name="select_ln340_186"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:129  %zext_ln340_13 = zext i10 %select_ln340_186 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_13"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:130  store i11 %zext_ln340_13, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_2, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:131  %tmp_178 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 32, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:132  %trunc_ln746_13 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_178, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_13"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:133  %tmp_991 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_991"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:134  %tmp_22 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 36, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:135  %icmp_ln785_14 = icmp ne i7 %tmp_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_14"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:136  %or_ln785_77 = or i1 %tmp_991, %icmp_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln785_77"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:137  %select_ln340_187 = select i1 %or_ln785_77, i10 -1, i10 %trunc_ln746_13

]]></Node>
<StgValue><ssdm name="select_ln340_187"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:138  %zext_ln340_14 = zext i10 %select_ln340_187 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_14"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:139  store i11 %zext_ln340_14, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_2, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:140  %tmp_179 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 48, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:141  %trunc_ln746_14 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_179, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_14"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:142  %tmp_992 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_992"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:143  %tmp_23 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 52, i32 58)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:144  %icmp_ln785_15 = icmp ne i7 %tmp_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_15"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:145  %or_ln785_78 = or i1 %tmp_992, %icmp_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln785_78"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:146  %select_ln340_188 = select i1 %or_ln785_78, i10 -1, i10 %trunc_ln746_14

]]></Node>
<StgValue><ssdm name="select_ln340_188"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:147  %zext_ln340_15 = zext i10 %select_ln340_188 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_15"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:148  store i11 %zext_ln340_15, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_3, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:149  %tmp_180 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 48, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:150  %trunc_ln746_15 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_180, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_15"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:151  %tmp_993 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_993"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:152  %tmp_24 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 52, i32 58)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:153  %icmp_ln785_16 = icmp ne i7 %tmp_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_16"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:154  %or_ln785_79 = or i1 %tmp_993, %icmp_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln785_79"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:155  %select_ln340_189 = select i1 %or_ln785_79, i10 -1, i10 %trunc_ln746_15

]]></Node>
<StgValue><ssdm name="select_ln340_189"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:156  %zext_ln340_16 = zext i10 %select_ln340_189 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_16"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:157  store i11 %zext_ln340_16, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_3, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:158  %tmp_181 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 48, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:159  %trunc_ln746_16 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_181, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_16"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:160  %tmp_994 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_994"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:161  %tmp_25 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 52, i32 58)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:162  %icmp_ln785_17 = icmp ne i7 %tmp_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_17"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:163  %or_ln785_80 = or i1 %tmp_994, %icmp_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln785_80"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:164  %select_ln340_190 = select i1 %or_ln785_80, i10 -1, i10 %trunc_ln746_16

]]></Node>
<StgValue><ssdm name="select_ln340_190"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:165  %zext_ln340_17 = zext i10 %select_ln340_190 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_17"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:166  store i11 %zext_ln340_17, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_3, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:167  %tmp_182 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 48, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:168  %trunc_ln746_17 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_182, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_17"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:169  %tmp_995 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_995"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:170  %tmp_26 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 52, i32 58)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:171  %icmp_ln785_18 = icmp ne i7 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_18"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:172  %or_ln785_81 = or i1 %tmp_995, %icmp_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln785_81"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:173  %select_ln340_191 = select i1 %or_ln785_81, i10 -1, i10 %trunc_ln746_17

]]></Node>
<StgValue><ssdm name="select_ln340_191"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:174  %zext_ln340_18 = zext i10 %select_ln340_191 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_18"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:175  store i11 %zext_ln340_18, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_3, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:176  %tmp_183 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 48, i32 50)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:177  %trunc_ln746_18 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_183, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_18"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:178  %tmp_996 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_996"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:179  %tmp_27 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 52, i32 58)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:180  %icmp_ln785_19 = icmp ne i7 %tmp_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_19"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:181  %or_ln785_82 = or i1 %tmp_996, %icmp_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln785_82"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:182  %select_ln340_192 = select i1 %or_ln785_82, i10 -1, i10 %trunc_ln746_18

]]></Node>
<StgValue><ssdm name="select_ln340_192"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:183  %zext_ln340_19 = zext i10 %select_ln340_192 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_19"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:184  store i11 %zext_ln340_19, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_3, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:185  %tmp_184 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 64, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:186  %trunc_ln746_19 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_184, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_19"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:187  %tmp_997 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 67)

]]></Node>
<StgValue><ssdm name="tmp_997"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:188  %tmp_28 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 68, i32 74)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:189  %icmp_ln785_20 = icmp ne i7 %tmp_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_20"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:190  %or_ln785_83 = or i1 %tmp_997, %icmp_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln785_83"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:191  %select_ln340_193 = select i1 %or_ln785_83, i10 -1, i10 %trunc_ln746_19

]]></Node>
<StgValue><ssdm name="select_ln340_193"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:192  %zext_ln340_20 = zext i10 %select_ln340_193 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_20"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:193  store i11 %zext_ln340_20, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_4, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:194  %tmp_185 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 64, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:195  %trunc_ln746_20 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_185, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_20"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:196  %tmp_998 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 67)

]]></Node>
<StgValue><ssdm name="tmp_998"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:197  %tmp_29 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 68, i32 74)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:198  %icmp_ln785_21 = icmp ne i7 %tmp_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_21"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:199  %or_ln785_84 = or i1 %tmp_998, %icmp_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln785_84"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:200  %select_ln340_194 = select i1 %or_ln785_84, i10 -1, i10 %trunc_ln746_20

]]></Node>
<StgValue><ssdm name="select_ln340_194"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:201  %zext_ln340_21 = zext i10 %select_ln340_194 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_21"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:202  store i11 %zext_ln340_21, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_4, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:203  %tmp_186 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 64, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:204  %trunc_ln746_21 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_186, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_21"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:205  %tmp_999 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 67)

]]></Node>
<StgValue><ssdm name="tmp_999"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:206  %tmp_30 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 68, i32 74)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:207  %icmp_ln785_22 = icmp ne i7 %tmp_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_22"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:208  %or_ln785_85 = or i1 %tmp_999, %icmp_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln785_85"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:209  %select_ln340_195 = select i1 %or_ln785_85, i10 -1, i10 %trunc_ln746_21

]]></Node>
<StgValue><ssdm name="select_ln340_195"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:210  %zext_ln340_22 = zext i10 %select_ln340_195 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_22"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:211  store i11 %zext_ln340_22, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_4, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:212  %tmp_187 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 64, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:213  %trunc_ln746_22 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_187, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_22"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:214  %tmp_1000 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 67)

]]></Node>
<StgValue><ssdm name="tmp_1000"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:215  %tmp_31 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 68, i32 74)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:216  %icmp_ln785_23 = icmp ne i7 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_23"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:217  %or_ln785_86 = or i1 %tmp_1000, %icmp_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln785_86"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:218  %select_ln340_196 = select i1 %or_ln785_86, i10 -1, i10 %trunc_ln746_22

]]></Node>
<StgValue><ssdm name="select_ln340_196"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:219  %zext_ln340_23 = zext i10 %select_ln340_196 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_23"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:220  store i11 %zext_ln340_23, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_4, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:221  %tmp_188 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 64, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:222  %trunc_ln746_23 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_188, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_23"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:223  %tmp_1001 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 67)

]]></Node>
<StgValue><ssdm name="tmp_1001"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:224  %tmp_32 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 68, i32 74)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:225  %icmp_ln785_24 = icmp ne i7 %tmp_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_24"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:226  %or_ln785_87 = or i1 %tmp_1001, %icmp_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln785_87"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:227  %select_ln340_197 = select i1 %or_ln785_87, i10 -1, i10 %trunc_ln746_23

]]></Node>
<StgValue><ssdm name="select_ln340_197"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:228  %zext_ln340_24 = zext i10 %select_ln340_197 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_24"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:229  store i11 %zext_ln340_24, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_4, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:230  %tmp_189 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 80, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:231  %trunc_ln746_24 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_189, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_24"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:232  %tmp_1002 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_1002"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:233  %tmp_33 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 84, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:234  %icmp_ln785_25 = icmp ne i7 %tmp_33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_25"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:235  %or_ln785_88 = or i1 %tmp_1002, %icmp_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln785_88"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:236  %select_ln340_198 = select i1 %or_ln785_88, i10 -1, i10 %trunc_ln746_24

]]></Node>
<StgValue><ssdm name="select_ln340_198"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:237  %zext_ln340_25 = zext i10 %select_ln340_198 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_25"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:238  store i11 %zext_ln340_25, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_5, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:239  %tmp_190 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 80, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:240  %trunc_ln746_25 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_190, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_25"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:241  %tmp_1003 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_1003"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:242  %tmp_34 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 84, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:243  %icmp_ln785_26 = icmp ne i7 %tmp_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_26"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:244  %or_ln785_89 = or i1 %tmp_1003, %icmp_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln785_89"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:245  %select_ln340_199 = select i1 %or_ln785_89, i10 -1, i10 %trunc_ln746_25

]]></Node>
<StgValue><ssdm name="select_ln340_199"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:246  %zext_ln340_26 = zext i10 %select_ln340_199 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_26"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:247  store i11 %zext_ln340_26, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_5, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:248  %tmp_191 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 80, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:249  %trunc_ln746_26 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_191, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_26"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:250  %tmp_1004 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_1004"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:251  %tmp_35 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 84, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:252  %icmp_ln785_27 = icmp ne i7 %tmp_35, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_27"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:253  %or_ln785_90 = or i1 %tmp_1004, %icmp_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln785_90"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:254  %select_ln340_200 = select i1 %or_ln785_90, i10 -1, i10 %trunc_ln746_26

]]></Node>
<StgValue><ssdm name="select_ln340_200"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:255  %zext_ln340_27 = zext i10 %select_ln340_200 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_27"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:256  store i11 %zext_ln340_27, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_5, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:257  %tmp_192 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 80, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:258  %trunc_ln746_27 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_192, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_27"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:259  %tmp_1005 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_1005"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:260  %tmp_36 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 84, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:261  %icmp_ln785_28 = icmp ne i7 %tmp_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_28"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:262  %or_ln785_91 = or i1 %tmp_1005, %icmp_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln785_91"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:263  %select_ln340_201 = select i1 %or_ln785_91, i10 -1, i10 %trunc_ln746_27

]]></Node>
<StgValue><ssdm name="select_ln340_201"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:264  %zext_ln340_28 = zext i10 %select_ln340_201 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_28"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:265  store i11 %zext_ln340_28, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_5, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:266  %tmp_193 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 80, i32 82)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:267  %trunc_ln746_28 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_193, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_28"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:268  %tmp_1006 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_1006"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:269  %tmp_37 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 84, i32 90)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:270  %icmp_ln785_29 = icmp ne i7 %tmp_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_29"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:271  %or_ln785_92 = or i1 %tmp_1006, %icmp_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln785_92"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:272  %select_ln340_202 = select i1 %or_ln785_92, i10 -1, i10 %trunc_ln746_28

]]></Node>
<StgValue><ssdm name="select_ln340_202"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:273  %zext_ln340_29 = zext i10 %select_ln340_202 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_29"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:274  store i11 %zext_ln340_29, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_5, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:275  %tmp_194 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 96, i32 98)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:276  %trunc_ln746_29 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_194, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_29"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:277  %tmp_1007 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 99)

]]></Node>
<StgValue><ssdm name="tmp_1007"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:278  %tmp_38 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 100, i32 106)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:279  %icmp_ln785_30 = icmp ne i7 %tmp_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_30"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:280  %or_ln785_93 = or i1 %tmp_1007, %icmp_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln785_93"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:281  %select_ln340_203 = select i1 %or_ln785_93, i10 -1, i10 %trunc_ln746_29

]]></Node>
<StgValue><ssdm name="select_ln340_203"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:282  %zext_ln340_30 = zext i10 %select_ln340_203 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_30"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:283  store i11 %zext_ln340_30, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_6, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:284  %tmp_195 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 96, i32 98)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:285  %trunc_ln746_30 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_195, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_30"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:286  %tmp_1008 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 99)

]]></Node>
<StgValue><ssdm name="tmp_1008"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:287  %tmp_39 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 100, i32 106)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:288  %icmp_ln785_31 = icmp ne i7 %tmp_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_31"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:289  %or_ln785_94 = or i1 %tmp_1008, %icmp_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln785_94"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:290  %select_ln340_204 = select i1 %or_ln785_94, i10 -1, i10 %trunc_ln746_30

]]></Node>
<StgValue><ssdm name="select_ln340_204"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:291  %zext_ln340_31 = zext i10 %select_ln340_204 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_31"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:292  store i11 %zext_ln340_31, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_6, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:293  %tmp_196 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 96, i32 98)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:294  %trunc_ln746_31 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_196, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_31"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:295  %tmp_1009 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 99)

]]></Node>
<StgValue><ssdm name="tmp_1009"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:296  %tmp_40 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 100, i32 106)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:297  %icmp_ln785_32 = icmp ne i7 %tmp_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_32"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:298  %or_ln785_95 = or i1 %tmp_1009, %icmp_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln785_95"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:299  %select_ln340_205 = select i1 %or_ln785_95, i10 -1, i10 %trunc_ln746_31

]]></Node>
<StgValue><ssdm name="select_ln340_205"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:300  %zext_ln340_32 = zext i10 %select_ln340_205 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_32"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:301  store i11 %zext_ln340_32, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_6, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:302  %tmp_197 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 96, i32 98)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:303  %trunc_ln746_32 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_197, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_32"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:304  %tmp_1010 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 99)

]]></Node>
<StgValue><ssdm name="tmp_1010"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:305  %tmp_41 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 100, i32 106)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:306  %icmp_ln785_33 = icmp ne i7 %tmp_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_33"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:307  %or_ln785_96 = or i1 %tmp_1010, %icmp_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln785_96"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:308  %select_ln340_206 = select i1 %or_ln785_96, i10 -1, i10 %trunc_ln746_32

]]></Node>
<StgValue><ssdm name="select_ln340_206"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:309  %zext_ln340_33 = zext i10 %select_ln340_206 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_33"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:310  store i11 %zext_ln340_33, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_6, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:311  %tmp_198 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 96, i32 98)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:312  %trunc_ln746_33 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_198, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_33"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:313  %tmp_1011 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 99)

]]></Node>
<StgValue><ssdm name="tmp_1011"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:314  %tmp_42 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 100, i32 106)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:315  %icmp_ln785_34 = icmp ne i7 %tmp_42, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_34"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:316  %or_ln785_97 = or i1 %tmp_1011, %icmp_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln785_97"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:317  %select_ln340_207 = select i1 %or_ln785_97, i10 -1, i10 %trunc_ln746_33

]]></Node>
<StgValue><ssdm name="select_ln340_207"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:318  %zext_ln340_34 = zext i10 %select_ln340_207 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_34"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:319  store i11 %zext_ln340_34, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_6, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:320  %tmp_199 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 112, i32 114)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:321  %trunc_ln746_34 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_199, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_34"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:322  %tmp_1012 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 115)

]]></Node>
<StgValue><ssdm name="tmp_1012"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:323  %tmp_43 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 116, i32 122)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:324  %icmp_ln785_35 = icmp ne i7 %tmp_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_35"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:325  %or_ln785_98 = or i1 %tmp_1012, %icmp_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln785_98"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:326  %select_ln340_208 = select i1 %or_ln785_98, i10 -1, i10 %trunc_ln746_34

]]></Node>
<StgValue><ssdm name="select_ln340_208"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:327  %zext_ln340_35 = zext i10 %select_ln340_208 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_35"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:328  store i11 %zext_ln340_35, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_7, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:329  %tmp_200 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 112, i32 114)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:330  %trunc_ln746_35 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_200, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_35"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:331  %tmp_1013 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 115)

]]></Node>
<StgValue><ssdm name="tmp_1013"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:332  %tmp_44 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 116, i32 122)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:333  %icmp_ln785_36 = icmp ne i7 %tmp_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_36"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:334  %or_ln785_99 = or i1 %tmp_1013, %icmp_ln785_36

]]></Node>
<StgValue><ssdm name="or_ln785_99"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:335  %select_ln340_209 = select i1 %or_ln785_99, i10 -1, i10 %trunc_ln746_35

]]></Node>
<StgValue><ssdm name="select_ln340_209"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:336  %zext_ln340_36 = zext i10 %select_ln340_209 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_36"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:337  store i11 %zext_ln340_36, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_7, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:338  %tmp_201 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 112, i32 114)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:339  %trunc_ln746_36 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_201, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_36"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:340  %tmp_1014 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 115)

]]></Node>
<StgValue><ssdm name="tmp_1014"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:341  %tmp_45 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 116, i32 122)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:342  %icmp_ln785_37 = icmp ne i7 %tmp_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_37"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:343  %or_ln785_100 = or i1 %tmp_1014, %icmp_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln785_100"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:344  %select_ln340_210 = select i1 %or_ln785_100, i10 -1, i10 %trunc_ln746_36

]]></Node>
<StgValue><ssdm name="select_ln340_210"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:345  %zext_ln340_37 = zext i10 %select_ln340_210 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_37"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:346  store i11 %zext_ln340_37, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_7, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:347  %tmp_202 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 112, i32 114)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:348  %trunc_ln746_37 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_202, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_37"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:349  %tmp_1015 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 115)

]]></Node>
<StgValue><ssdm name="tmp_1015"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:350  %tmp_46 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 116, i32 122)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:351  %icmp_ln785_38 = icmp ne i7 %tmp_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_38"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:352  %or_ln785_101 = or i1 %tmp_1015, %icmp_ln785_38

]]></Node>
<StgValue><ssdm name="or_ln785_101"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:353  %select_ln340_211 = select i1 %or_ln785_101, i10 -1, i10 %trunc_ln746_37

]]></Node>
<StgValue><ssdm name="select_ln340_211"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:354  %zext_ln340_38 = zext i10 %select_ln340_211 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_38"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:355  store i11 %zext_ln340_38, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_7, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:356  %tmp_203 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 112, i32 114)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:357  %trunc_ln746_38 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_203, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_38"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:358  %tmp_1016 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 115)

]]></Node>
<StgValue><ssdm name="tmp_1016"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:359  %tmp_47 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 116, i32 122)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:360  %icmp_ln785_39 = icmp ne i7 %tmp_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_39"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:361  %or_ln785_102 = or i1 %tmp_1016, %icmp_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln785_102"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:362  %select_ln340_212 = select i1 %or_ln785_102, i10 -1, i10 %trunc_ln746_38

]]></Node>
<StgValue><ssdm name="select_ln340_212"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:363  %zext_ln340_39 = zext i10 %select_ln340_212 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_39"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:364  store i11 %zext_ln340_39, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_7, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:365  %tmp_204 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 128, i32 130)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:366  %trunc_ln746_39 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_204, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_39"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:367  %tmp_1017 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_1017"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:368  %tmp_48 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 132, i32 138)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:369  %icmp_ln785_40 = icmp ne i7 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_40"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:370  %or_ln785_103 = or i1 %tmp_1017, %icmp_ln785_40

]]></Node>
<StgValue><ssdm name="or_ln785_103"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:371  %select_ln340_213 = select i1 %or_ln785_103, i10 -1, i10 %trunc_ln746_39

]]></Node>
<StgValue><ssdm name="select_ln340_213"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:372  %zext_ln340_40 = zext i10 %select_ln340_213 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_40"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:373  store i11 %zext_ln340_40, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:374  %tmp_205 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 128, i32 130)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:375  %trunc_ln746_40 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_205, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_40"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:376  %tmp_1018 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_1018"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:377  %tmp_49 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 132, i32 138)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:378  %icmp_ln785_41 = icmp ne i7 %tmp_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_41"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:379  %or_ln785_104 = or i1 %tmp_1018, %icmp_ln785_41

]]></Node>
<StgValue><ssdm name="or_ln785_104"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:380  %select_ln340_214 = select i1 %or_ln785_104, i10 -1, i10 %trunc_ln746_40

]]></Node>
<StgValue><ssdm name="select_ln340_214"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:381  %zext_ln340_41 = zext i10 %select_ln340_214 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_41"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:382  store i11 %zext_ln340_41, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:383  %tmp_206 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 128, i32 130)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:384  %trunc_ln746_41 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_206, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_41"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:385  %tmp_1019 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_1019"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:386  %tmp_50 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 132, i32 138)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:387  %icmp_ln785_42 = icmp ne i7 %tmp_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_42"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:388  %or_ln785_105 = or i1 %tmp_1019, %icmp_ln785_42

]]></Node>
<StgValue><ssdm name="or_ln785_105"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:389  %select_ln340_215 = select i1 %or_ln785_105, i10 -1, i10 %trunc_ln746_41

]]></Node>
<StgValue><ssdm name="select_ln340_215"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:390  %zext_ln340_42 = zext i10 %select_ln340_215 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_42"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:391  store i11 %zext_ln340_42, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:392  %tmp_207 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 128, i32 130)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:393  %trunc_ln746_42 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_207, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_42"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:394  %tmp_1020 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_1020"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:395  %tmp_51 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 132, i32 138)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:396  %icmp_ln785_43 = icmp ne i7 %tmp_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_43"/></StgValue>
</operation>

<operation id="460" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:397  %or_ln785_106 = or i1 %tmp_1020, %icmp_ln785_43

]]></Node>
<StgValue><ssdm name="or_ln785_106"/></StgValue>
</operation>

<operation id="461" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:398  %select_ln340_216 = select i1 %or_ln785_106, i10 -1, i10 %trunc_ln746_42

]]></Node>
<StgValue><ssdm name="select_ln340_216"/></StgValue>
</operation>

<operation id="462" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:399  %zext_ln340_43 = zext i10 %select_ln340_216 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_43"/></StgValue>
</operation>

<operation id="463" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:400  store i11 %zext_ln340_43, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="464" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:401  %tmp_208 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 128, i32 130)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:402  %trunc_ln746_43 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_208, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_43"/></StgValue>
</operation>

<operation id="466" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:403  %tmp_1021 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 131)

]]></Node>
<StgValue><ssdm name="tmp_1021"/></StgValue>
</operation>

<operation id="467" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:404  %tmp_52 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 132, i32 138)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="468" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:405  %icmp_ln785_44 = icmp ne i7 %tmp_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_44"/></StgValue>
</operation>

<operation id="469" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:406  %or_ln785_107 = or i1 %tmp_1021, %icmp_ln785_44

]]></Node>
<StgValue><ssdm name="or_ln785_107"/></StgValue>
</operation>

<operation id="470" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:407  %select_ln340_217 = select i1 %or_ln785_107, i10 -1, i10 %trunc_ln746_43

]]></Node>
<StgValue><ssdm name="select_ln340_217"/></StgValue>
</operation>

<operation id="471" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:408  %zext_ln340_44 = zext i10 %select_ln340_217 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_44"/></StgValue>
</operation>

<operation id="472" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:409  store i11 %zext_ln340_44, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="473" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:410  %tmp_209 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 144, i32 146)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="474" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:411  %trunc_ln746_44 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_209, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_44"/></StgValue>
</operation>

<operation id="475" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:412  %tmp_1022 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 147)

]]></Node>
<StgValue><ssdm name="tmp_1022"/></StgValue>
</operation>

<operation id="476" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:413  %tmp_53 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 148, i32 154)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="477" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:414  %icmp_ln785_45 = icmp ne i7 %tmp_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_45"/></StgValue>
</operation>

<operation id="478" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:415  %or_ln785_108 = or i1 %tmp_1022, %icmp_ln785_45

]]></Node>
<StgValue><ssdm name="or_ln785_108"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:416  %select_ln340_218 = select i1 %or_ln785_108, i10 -1, i10 %trunc_ln746_44

]]></Node>
<StgValue><ssdm name="select_ln340_218"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:417  %zext_ln340_45 = zext i10 %select_ln340_218 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_45"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:418  store i11 %zext_ln340_45, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_9, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="482" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:419  %tmp_210 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 144, i32 146)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="483" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:420  %trunc_ln746_45 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_210, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_45"/></StgValue>
</operation>

<operation id="484" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:421  %tmp_1023 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 147)

]]></Node>
<StgValue><ssdm name="tmp_1023"/></StgValue>
</operation>

<operation id="485" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:422  %tmp_54 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 148, i32 154)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:423  %icmp_ln785_46 = icmp ne i7 %tmp_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_46"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:424  %or_ln785_109 = or i1 %tmp_1023, %icmp_ln785_46

]]></Node>
<StgValue><ssdm name="or_ln785_109"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:425  %select_ln340_219 = select i1 %or_ln785_109, i10 -1, i10 %trunc_ln746_45

]]></Node>
<StgValue><ssdm name="select_ln340_219"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:426  %zext_ln340_46 = zext i10 %select_ln340_219 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_46"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:427  store i11 %zext_ln340_46, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_9, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:428  %tmp_211 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 144, i32 146)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:429  %trunc_ln746_46 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_211, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_46"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:430  %tmp_1024 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 147)

]]></Node>
<StgValue><ssdm name="tmp_1024"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:431  %tmp_55 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 148, i32 154)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:432  %icmp_ln785_47 = icmp ne i7 %tmp_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_47"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:433  %or_ln785_110 = or i1 %tmp_1024, %icmp_ln785_47

]]></Node>
<StgValue><ssdm name="or_ln785_110"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:434  %select_ln340_220 = select i1 %or_ln785_110, i10 -1, i10 %trunc_ln746_46

]]></Node>
<StgValue><ssdm name="select_ln340_220"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:435  %zext_ln340_47 = zext i10 %select_ln340_220 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_47"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:436  store i11 %zext_ln340_47, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_9, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:437  %tmp_212 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 144, i32 146)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:438  %trunc_ln746_47 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_212, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_47"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:439  %tmp_1025 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 147)

]]></Node>
<StgValue><ssdm name="tmp_1025"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:440  %tmp_56 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 148, i32 154)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:441  %icmp_ln785_48 = icmp ne i7 %tmp_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_48"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:442  %or_ln785_111 = or i1 %tmp_1025, %icmp_ln785_48

]]></Node>
<StgValue><ssdm name="or_ln785_111"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:443  %select_ln340_221 = select i1 %or_ln785_111, i10 -1, i10 %trunc_ln746_47

]]></Node>
<StgValue><ssdm name="select_ln340_221"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:444  %zext_ln340_48 = zext i10 %select_ln340_221 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_48"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:445  store i11 %zext_ln340_48, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_9, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:446  %tmp_213 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 144, i32 146)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:447  %trunc_ln746_48 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_213, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_48"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:448  %tmp_1026 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 147)

]]></Node>
<StgValue><ssdm name="tmp_1026"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:449  %tmp_57 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 148, i32 154)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:450  %icmp_ln785_49 = icmp ne i7 %tmp_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_49"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:451  %or_ln785_112 = or i1 %tmp_1026, %icmp_ln785_49

]]></Node>
<StgValue><ssdm name="or_ln785_112"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:452  %select_ln340_222 = select i1 %or_ln785_112, i10 -1, i10 %trunc_ln746_48

]]></Node>
<StgValue><ssdm name="select_ln340_222"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:453  %zext_ln340_49 = zext i10 %select_ln340_222 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_49"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:454  store i11 %zext_ln340_49, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_9, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:455  %tmp_214 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 160, i32 162)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:456  %trunc_ln746_49 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_214, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_49"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:457  %tmp_1027 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 163)

]]></Node>
<StgValue><ssdm name="tmp_1027"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:458  %tmp_58 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 164, i32 170)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:459  %icmp_ln785_50 = icmp ne i7 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_50"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:460  %or_ln785_113 = or i1 %tmp_1027, %icmp_ln785_50

]]></Node>
<StgValue><ssdm name="or_ln785_113"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:461  %select_ln340_223 = select i1 %or_ln785_113, i10 -1, i10 %trunc_ln746_49

]]></Node>
<StgValue><ssdm name="select_ln340_223"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:462  %zext_ln340_50 = zext i10 %select_ln340_223 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_50"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:463  store i11 %zext_ln340_50, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_10, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:464  %tmp_215 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 160, i32 162)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:465  %trunc_ln746_50 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_215, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_50"/></StgValue>
</operation>

<operation id="529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:466  %tmp_1028 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 163)

]]></Node>
<StgValue><ssdm name="tmp_1028"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:467  %tmp_59 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 164, i32 170)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="531" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:468  %icmp_ln785_51 = icmp ne i7 %tmp_59, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_51"/></StgValue>
</operation>

<operation id="532" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:469  %or_ln785_114 = or i1 %tmp_1028, %icmp_ln785_51

]]></Node>
<StgValue><ssdm name="or_ln785_114"/></StgValue>
</operation>

<operation id="533" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:470  %select_ln340_224 = select i1 %or_ln785_114, i10 -1, i10 %trunc_ln746_50

]]></Node>
<StgValue><ssdm name="select_ln340_224"/></StgValue>
</operation>

<operation id="534" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:471  %zext_ln340_51 = zext i10 %select_ln340_224 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_51"/></StgValue>
</operation>

<operation id="535" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:472  store i11 %zext_ln340_51, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_10, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="536" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:473  %tmp_216 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 160, i32 162)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="537" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:474  %trunc_ln746_51 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_216, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_51"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:475  %tmp_1029 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 163)

]]></Node>
<StgValue><ssdm name="tmp_1029"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:476  %tmp_60 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 164, i32 170)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:477  %icmp_ln785_52 = icmp ne i7 %tmp_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_52"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:478  %or_ln785_115 = or i1 %tmp_1029, %icmp_ln785_52

]]></Node>
<StgValue><ssdm name="or_ln785_115"/></StgValue>
</operation>

<operation id="542" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:479  %select_ln340_225 = select i1 %or_ln785_115, i10 -1, i10 %trunc_ln746_51

]]></Node>
<StgValue><ssdm name="select_ln340_225"/></StgValue>
</operation>

<operation id="543" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:480  %zext_ln340_52 = zext i10 %select_ln340_225 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_52"/></StgValue>
</operation>

<operation id="544" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:481  store i11 %zext_ln340_52, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_10, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="545" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:482  %tmp_217 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 160, i32 162)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="546" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:483  %trunc_ln746_52 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_217, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_52"/></StgValue>
</operation>

<operation id="547" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:484  %tmp_1030 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 163)

]]></Node>
<StgValue><ssdm name="tmp_1030"/></StgValue>
</operation>

<operation id="548" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:485  %tmp_61 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 164, i32 170)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="549" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:486  %icmp_ln785_53 = icmp ne i7 %tmp_61, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_53"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:487  %or_ln785_116 = or i1 %tmp_1030, %icmp_ln785_53

]]></Node>
<StgValue><ssdm name="or_ln785_116"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:488  %select_ln340_226 = select i1 %or_ln785_116, i10 -1, i10 %trunc_ln746_52

]]></Node>
<StgValue><ssdm name="select_ln340_226"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:489  %zext_ln340_53 = zext i10 %select_ln340_226 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_53"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:490  store i11 %zext_ln340_53, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_10, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:491  %tmp_218 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 160, i32 162)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:492  %trunc_ln746_53 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_218, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_53"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:493  %tmp_1031 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 163)

]]></Node>
<StgValue><ssdm name="tmp_1031"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:494  %tmp_62 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 164, i32 170)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:495  %icmp_ln785_54 = icmp ne i7 %tmp_62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_54"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:496  %or_ln785_117 = or i1 %tmp_1031, %icmp_ln785_54

]]></Node>
<StgValue><ssdm name="or_ln785_117"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:497  %select_ln340_227 = select i1 %or_ln785_117, i10 -1, i10 %trunc_ln746_53

]]></Node>
<StgValue><ssdm name="select_ln340_227"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:498  %zext_ln340_54 = zext i10 %select_ln340_227 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_54"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:499  store i11 %zext_ln340_54, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_10, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:500  %tmp_219 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 176, i32 178)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:501  %trunc_ln746_54 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_219, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_54"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:502  %tmp_1032 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_1032"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:503  %tmp_63 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 180, i32 186)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:504  %icmp_ln785_55 = icmp ne i7 %tmp_63, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_55"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:505  %or_ln785_118 = or i1 %tmp_1032, %icmp_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln785_118"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:506  %select_ln340_228 = select i1 %or_ln785_118, i10 -1, i10 %trunc_ln746_54

]]></Node>
<StgValue><ssdm name="select_ln340_228"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:507  %zext_ln340_55 = zext i10 %select_ln340_228 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_55"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:508  store i11 %zext_ln340_55, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_11, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:509  %tmp_220 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 176, i32 178)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:510  %trunc_ln746_55 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_220, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_55"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:511  %tmp_1033 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_1033"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:512  %tmp_64 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 180, i32 186)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:513  %icmp_ln785_56 = icmp ne i7 %tmp_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_56"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:514  %or_ln785_119 = or i1 %tmp_1033, %icmp_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln785_119"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:515  %select_ln340_229 = select i1 %or_ln785_119, i10 -1, i10 %trunc_ln746_55

]]></Node>
<StgValue><ssdm name="select_ln340_229"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:516  %zext_ln340_56 = zext i10 %select_ln340_229 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_56"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:517  store i11 %zext_ln340_56, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_11, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:518  %tmp_221 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 176, i32 178)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="582" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:519  %trunc_ln746_56 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_221, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_56"/></StgValue>
</operation>

<operation id="583" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:520  %tmp_1034 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_1034"/></StgValue>
</operation>

<operation id="584" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:521  %tmp_65 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 180, i32 186)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="585" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:522  %icmp_ln785_57 = icmp ne i7 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_57"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:523  %or_ln785_120 = or i1 %tmp_1034, %icmp_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln785_120"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:524  %select_ln340_230 = select i1 %or_ln785_120, i10 -1, i10 %trunc_ln746_56

]]></Node>
<StgValue><ssdm name="select_ln340_230"/></StgValue>
</operation>

<operation id="588" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:525  %zext_ln340_57 = zext i10 %select_ln340_230 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_57"/></StgValue>
</operation>

<operation id="589" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:526  store i11 %zext_ln340_57, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_11, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="590" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:527  %tmp_222 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 176, i32 178)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="591" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:528  %trunc_ln746_57 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_222, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_57"/></StgValue>
</operation>

<operation id="592" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:529  %tmp_1035 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_1035"/></StgValue>
</operation>

<operation id="593" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:530  %tmp_66 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 180, i32 186)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="594" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:531  %icmp_ln785_58 = icmp ne i7 %tmp_66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_58"/></StgValue>
</operation>

<operation id="595" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:532  %or_ln785_121 = or i1 %tmp_1035, %icmp_ln785_58

]]></Node>
<StgValue><ssdm name="or_ln785_121"/></StgValue>
</operation>

<operation id="596" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:533  %select_ln340_231 = select i1 %or_ln785_121, i10 -1, i10 %trunc_ln746_57

]]></Node>
<StgValue><ssdm name="select_ln340_231"/></StgValue>
</operation>

<operation id="597" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:534  %zext_ln340_58 = zext i10 %select_ln340_231 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_58"/></StgValue>
</operation>

<operation id="598" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:535  store i11 %zext_ln340_58, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_11, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="599" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:536  %tmp_223 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 176, i32 178)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="600" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:537  %trunc_ln746_58 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_223, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_58"/></StgValue>
</operation>

<operation id="601" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:538  %tmp_1036 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 179)

]]></Node>
<StgValue><ssdm name="tmp_1036"/></StgValue>
</operation>

<operation id="602" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:539  %tmp_67 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 180, i32 186)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:540  %icmp_ln785_59 = icmp ne i7 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_59"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:541  %or_ln785_122 = or i1 %tmp_1036, %icmp_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln785_122"/></StgValue>
</operation>

<operation id="605" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:542  %select_ln340_232 = select i1 %or_ln785_122, i10 -1, i10 %trunc_ln746_58

]]></Node>
<StgValue><ssdm name="select_ln340_232"/></StgValue>
</operation>

<operation id="606" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:543  %zext_ln340_59 = zext i10 %select_ln340_232 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_59"/></StgValue>
</operation>

<operation id="607" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:544  store i11 %zext_ln340_59, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_11, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:545  %tmp_224 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 192, i32 194)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:546  %trunc_ln746_59 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_224, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_59"/></StgValue>
</operation>

<operation id="610" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:547  %tmp_1037 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 195)

]]></Node>
<StgValue><ssdm name="tmp_1037"/></StgValue>
</operation>

<operation id="611" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:548  %tmp_68 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 196, i32 202)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="612" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:549  %icmp_ln785_60 = icmp ne i7 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_60"/></StgValue>
</operation>

<operation id="613" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:550  %or_ln785_123 = or i1 %tmp_1037, %icmp_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln785_123"/></StgValue>
</operation>

<operation id="614" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:551  %select_ln340_233 = select i1 %or_ln785_123, i10 -1, i10 %trunc_ln746_59

]]></Node>
<StgValue><ssdm name="select_ln340_233"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:552  %zext_ln340_60 = zext i10 %select_ln340_233 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_60"/></StgValue>
</operation>

<operation id="616" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:553  store i11 %zext_ln340_60, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_12, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="617" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:554  %tmp_225 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 192, i32 194)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="618" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:555  %trunc_ln746_60 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_225, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_60"/></StgValue>
</operation>

<operation id="619" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:556  %tmp_1038 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 195)

]]></Node>
<StgValue><ssdm name="tmp_1038"/></StgValue>
</operation>

<operation id="620" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:557  %tmp_69 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 196, i32 202)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="621" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:558  %icmp_ln785_61 = icmp ne i7 %tmp_69, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_61"/></StgValue>
</operation>

<operation id="622" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:559  %or_ln785_124 = or i1 %tmp_1038, %icmp_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln785_124"/></StgValue>
</operation>

<operation id="623" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:560  %select_ln340_234 = select i1 %or_ln785_124, i10 -1, i10 %trunc_ln746_60

]]></Node>
<StgValue><ssdm name="select_ln340_234"/></StgValue>
</operation>

<operation id="624" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:561  %zext_ln340_61 = zext i10 %select_ln340_234 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_61"/></StgValue>
</operation>

<operation id="625" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:562  store i11 %zext_ln340_61, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_12, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="626" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:563  %tmp_226 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 192, i32 194)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:564  %trunc_ln746_61 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_226, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_61"/></StgValue>
</operation>

<operation id="628" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:565  %tmp_1039 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 195)

]]></Node>
<StgValue><ssdm name="tmp_1039"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:566  %tmp_70 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 196, i32 202)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:567  %icmp_ln785_62 = icmp ne i7 %tmp_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_62"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:568  %or_ln785_125 = or i1 %tmp_1039, %icmp_ln785_62

]]></Node>
<StgValue><ssdm name="or_ln785_125"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:569  %select_ln340_235 = select i1 %or_ln785_125, i10 -1, i10 %trunc_ln746_61

]]></Node>
<StgValue><ssdm name="select_ln340_235"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:570  %zext_ln340_62 = zext i10 %select_ln340_235 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_62"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:571  store i11 %zext_ln340_62, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_12, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:572  %tmp_227 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 192, i32 194)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:573  %trunc_ln746_62 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_227, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_62"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:574  %tmp_1040 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 195)

]]></Node>
<StgValue><ssdm name="tmp_1040"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:575  %tmp_71 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 196, i32 202)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:576  %icmp_ln785_63 = icmp ne i7 %tmp_71, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_63"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:577  %or_ln785_126 = or i1 %tmp_1040, %icmp_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln785_126"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:578  %select_ln340_236 = select i1 %or_ln785_126, i10 -1, i10 %trunc_ln746_62

]]></Node>
<StgValue><ssdm name="select_ln340_236"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:579  %zext_ln340_63 = zext i10 %select_ln340_236 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_63"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:580  store i11 %zext_ln340_63, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_12, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:581  %tmp_228 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 192, i32 194)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="645" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:582  %trunc_ln746_63 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_228, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_63"/></StgValue>
</operation>

<operation id="646" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:583  %tmp_1041 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 195)

]]></Node>
<StgValue><ssdm name="tmp_1041"/></StgValue>
</operation>

<operation id="647" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:584  %tmp_72 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 196, i32 202)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="648" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:585  %icmp_ln785_64 = icmp ne i7 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_64"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:586  %or_ln785_127 = or i1 %tmp_1041, %icmp_ln785_64

]]></Node>
<StgValue><ssdm name="or_ln785_127"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:587  %select_ln340_237 = select i1 %or_ln785_127, i10 -1, i10 %trunc_ln746_63

]]></Node>
<StgValue><ssdm name="select_ln340_237"/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:588  %zext_ln340_64 = zext i10 %select_ln340_237 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_64"/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:589  store i11 %zext_ln340_64, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_12, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:590  %tmp_229 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 208, i32 210)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="654" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:591  %trunc_ln746_64 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_229, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_64"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:592  %tmp_1042 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 211)

]]></Node>
<StgValue><ssdm name="tmp_1042"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:593  %tmp_73 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 212, i32 218)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:594  %icmp_ln785_65 = icmp ne i7 %tmp_73, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_65"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:595  %or_ln785_128 = or i1 %tmp_1042, %icmp_ln785_65

]]></Node>
<StgValue><ssdm name="or_ln785_128"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:596  %select_ln340_238 = select i1 %or_ln785_128, i10 -1, i10 %trunc_ln746_64

]]></Node>
<StgValue><ssdm name="select_ln340_238"/></StgValue>
</operation>

<operation id="660" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:597  %zext_ln340_65 = zext i10 %select_ln340_238 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_65"/></StgValue>
</operation>

<operation id="661" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:598  store i11 %zext_ln340_65, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_13, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:599  %tmp_230 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 208, i32 210)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:600  %trunc_ln746_65 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_230, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_65"/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:601  %tmp_1043 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 211)

]]></Node>
<StgValue><ssdm name="tmp_1043"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:602  %tmp_74 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 212, i32 218)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:603  %icmp_ln785_66 = icmp ne i7 %tmp_74, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_66"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:604  %or_ln785_129 = or i1 %tmp_1043, %icmp_ln785_66

]]></Node>
<StgValue><ssdm name="or_ln785_129"/></StgValue>
</operation>

<operation id="668" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:605  %select_ln340_239 = select i1 %or_ln785_129, i10 -1, i10 %trunc_ln746_65

]]></Node>
<StgValue><ssdm name="select_ln340_239"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:606  %zext_ln340_66 = zext i10 %select_ln340_239 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_66"/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:607  store i11 %zext_ln340_66, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_13, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:608  %tmp_231 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 208, i32 210)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:609  %trunc_ln746_66 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_231, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_66"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:610  %tmp_1044 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 211)

]]></Node>
<StgValue><ssdm name="tmp_1044"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:611  %tmp_75 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 212, i32 218)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:612  %icmp_ln785_67 = icmp ne i7 %tmp_75, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_67"/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:613  %or_ln785_130 = or i1 %tmp_1044, %icmp_ln785_67

]]></Node>
<StgValue><ssdm name="or_ln785_130"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:614  %select_ln340_240 = select i1 %or_ln785_130, i10 -1, i10 %trunc_ln746_66

]]></Node>
<StgValue><ssdm name="select_ln340_240"/></StgValue>
</operation>

<operation id="678" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:615  %zext_ln340_67 = zext i10 %select_ln340_240 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_67"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:616  store i11 %zext_ln340_67, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_13, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:617  %tmp_232 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 208, i32 210)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:618  %trunc_ln746_67 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_232, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_67"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:619  %tmp_1045 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 211)

]]></Node>
<StgValue><ssdm name="tmp_1045"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:620  %tmp_76 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 212, i32 218)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:621  %icmp_ln785_68 = icmp ne i7 %tmp_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_68"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:622  %or_ln785_131 = or i1 %tmp_1045, %icmp_ln785_68

]]></Node>
<StgValue><ssdm name="or_ln785_131"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:623  %select_ln340_241 = select i1 %or_ln785_131, i10 -1, i10 %trunc_ln746_67

]]></Node>
<StgValue><ssdm name="select_ln340_241"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:624  %zext_ln340_68 = zext i10 %select_ln340_241 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_68"/></StgValue>
</operation>

<operation id="688" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:625  store i11 %zext_ln340_68, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_13, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:626  %tmp_233 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 208, i32 210)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="690" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:627  %trunc_ln746_68 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_233, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_68"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:628  %tmp_1046 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 211)

]]></Node>
<StgValue><ssdm name="tmp_1046"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:629  %tmp_77 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 212, i32 218)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:630  %icmp_ln785_69 = icmp ne i7 %tmp_77, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_69"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:631  %or_ln785_132 = or i1 %tmp_1046, %icmp_ln785_69

]]></Node>
<StgValue><ssdm name="or_ln785_132"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:632  %select_ln340_242 = select i1 %or_ln785_132, i10 -1, i10 %trunc_ln746_68

]]></Node>
<StgValue><ssdm name="select_ln340_242"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:633  %zext_ln340_69 = zext i10 %select_ln340_242 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_69"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:634  store i11 %zext_ln340_69, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_13, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:635  %tmp_234 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 224, i32 226)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:636  %trunc_ln746_69 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_234, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_69"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:637  %tmp_1047 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_1047"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:638  %tmp_78 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 228, i32 234)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:639  %icmp_ln785_70 = icmp ne i7 %tmp_78, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_70"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:640  %or_ln785_133 = or i1 %tmp_1047, %icmp_ln785_70

]]></Node>
<StgValue><ssdm name="or_ln785_133"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:641  %select_ln340_243 = select i1 %or_ln785_133, i10 -1, i10 %trunc_ln746_69

]]></Node>
<StgValue><ssdm name="select_ln340_243"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:642  %zext_ln340_70 = zext i10 %select_ln340_243 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_70"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:643  store i11 %zext_ln340_70, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_14, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:644  %tmp_235 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 224, i32 226)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:645  %trunc_ln746_70 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_235, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_70"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:646  %tmp_1048 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_1048"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:647  %tmp_79 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 228, i32 234)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:648  %icmp_ln785_71 = icmp ne i7 %tmp_79, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_71"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:649  %or_ln785_134 = or i1 %tmp_1048, %icmp_ln785_71

]]></Node>
<StgValue><ssdm name="or_ln785_134"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:650  %select_ln340_244 = select i1 %or_ln785_134, i10 -1, i10 %trunc_ln746_70

]]></Node>
<StgValue><ssdm name="select_ln340_244"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:651  %zext_ln340_71 = zext i10 %select_ln340_244 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_71"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:652  store i11 %zext_ln340_71, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_14, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="716" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:653  %tmp_236 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 224, i32 226)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="717" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:654  %trunc_ln746_71 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_236, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_71"/></StgValue>
</operation>

<operation id="718" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:655  %tmp_1049 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_1049"/></StgValue>
</operation>

<operation id="719" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:656  %tmp_80 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 228, i32 234)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="720" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:657  %icmp_ln785_72 = icmp ne i7 %tmp_80, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_72"/></StgValue>
</operation>

<operation id="721" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:658  %or_ln785_135 = or i1 %tmp_1049, %icmp_ln785_72

]]></Node>
<StgValue><ssdm name="or_ln785_135"/></StgValue>
</operation>

<operation id="722" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:659  %select_ln340_245 = select i1 %or_ln785_135, i10 -1, i10 %trunc_ln746_71

]]></Node>
<StgValue><ssdm name="select_ln340_245"/></StgValue>
</operation>

<operation id="723" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:660  %zext_ln340_72 = zext i10 %select_ln340_245 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_72"/></StgValue>
</operation>

<operation id="724" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:661  store i11 %zext_ln340_72, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_14, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="725" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:662  %tmp_237 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 224, i32 226)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="726" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:663  %trunc_ln746_72 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_237, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_72"/></StgValue>
</operation>

<operation id="727" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:664  %tmp_1050 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_1050"/></StgValue>
</operation>

<operation id="728" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:665  %tmp_81 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 228, i32 234)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="729" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:666  %icmp_ln785_73 = icmp ne i7 %tmp_81, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_73"/></StgValue>
</operation>

<operation id="730" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:667  %or_ln785_136 = or i1 %tmp_1050, %icmp_ln785_73

]]></Node>
<StgValue><ssdm name="or_ln785_136"/></StgValue>
</operation>

<operation id="731" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:668  %select_ln340_246 = select i1 %or_ln785_136, i10 -1, i10 %trunc_ln746_72

]]></Node>
<StgValue><ssdm name="select_ln340_246"/></StgValue>
</operation>

<operation id="732" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:669  %zext_ln340_73 = zext i10 %select_ln340_246 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_73"/></StgValue>
</operation>

<operation id="733" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:670  store i11 %zext_ln340_73, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_14, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="734" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:671  %tmp_238 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 224, i32 226)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="735" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:672  %trunc_ln746_73 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_238, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_73"/></StgValue>
</operation>

<operation id="736" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:673  %tmp_1051 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 227)

]]></Node>
<StgValue><ssdm name="tmp_1051"/></StgValue>
</operation>

<operation id="737" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:674  %tmp_82 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 228, i32 234)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="738" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:675  %icmp_ln785_74 = icmp ne i7 %tmp_82, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_74"/></StgValue>
</operation>

<operation id="739" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:676  %or_ln785_137 = or i1 %tmp_1051, %icmp_ln785_74

]]></Node>
<StgValue><ssdm name="or_ln785_137"/></StgValue>
</operation>

<operation id="740" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:677  %select_ln340_247 = select i1 %or_ln785_137, i10 -1, i10 %trunc_ln746_73

]]></Node>
<StgValue><ssdm name="select_ln340_247"/></StgValue>
</operation>

<operation id="741" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:678  %zext_ln340_74 = zext i10 %select_ln340_247 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_74"/></StgValue>
</operation>

<operation id="742" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:679  store i11 %zext_ln340_74, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_14, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="743" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:680  %tmp_239 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 240, i32 242)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="744" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:681  %trunc_ln746_74 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_239, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_74"/></StgValue>
</operation>

<operation id="745" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:682  %tmp_1052 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 243)

]]></Node>
<StgValue><ssdm name="tmp_1052"/></StgValue>
</operation>

<operation id="746" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:683  %tmp_83 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 244, i32 250)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="747" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:684  %icmp_ln785_75 = icmp ne i7 %tmp_83, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_75"/></StgValue>
</operation>

<operation id="748" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:685  %or_ln785_138 = or i1 %tmp_1052, %icmp_ln785_75

]]></Node>
<StgValue><ssdm name="or_ln785_138"/></StgValue>
</operation>

<operation id="749" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:686  %select_ln340_248 = select i1 %or_ln785_138, i10 -1, i10 %trunc_ln746_74

]]></Node>
<StgValue><ssdm name="select_ln340_248"/></StgValue>
</operation>

<operation id="750" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:687  %zext_ln340_75 = zext i10 %select_ln340_248 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_75"/></StgValue>
</operation>

<operation id="751" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:688  store i11 %zext_ln340_75, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_15, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="752" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:689  %tmp_240 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 240, i32 242)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="753" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:690  %trunc_ln746_75 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_240, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_75"/></StgValue>
</operation>

<operation id="754" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:691  %tmp_1053 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 243)

]]></Node>
<StgValue><ssdm name="tmp_1053"/></StgValue>
</operation>

<operation id="755" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:692  %tmp_84 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 244, i32 250)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="756" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:693  %icmp_ln785_76 = icmp ne i7 %tmp_84, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_76"/></StgValue>
</operation>

<operation id="757" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:694  %or_ln785_139 = or i1 %tmp_1053, %icmp_ln785_76

]]></Node>
<StgValue><ssdm name="or_ln785_139"/></StgValue>
</operation>

<operation id="758" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:695  %select_ln340_249 = select i1 %or_ln785_139, i10 -1, i10 %trunc_ln746_75

]]></Node>
<StgValue><ssdm name="select_ln340_249"/></StgValue>
</operation>

<operation id="759" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:696  %zext_ln340_76 = zext i10 %select_ln340_249 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_76"/></StgValue>
</operation>

<operation id="760" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:697  store i11 %zext_ln340_76, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_15, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="761" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:698  %tmp_241 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 240, i32 242)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="762" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:699  %trunc_ln746_76 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_241, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_76"/></StgValue>
</operation>

<operation id="763" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:700  %tmp_1054 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 243)

]]></Node>
<StgValue><ssdm name="tmp_1054"/></StgValue>
</operation>

<operation id="764" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:701  %tmp_85 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 244, i32 250)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="765" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:702  %icmp_ln785_77 = icmp ne i7 %tmp_85, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_77"/></StgValue>
</operation>

<operation id="766" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:703  %or_ln785_140 = or i1 %tmp_1054, %icmp_ln785_77

]]></Node>
<StgValue><ssdm name="or_ln785_140"/></StgValue>
</operation>

<operation id="767" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:704  %select_ln340_250 = select i1 %or_ln785_140, i10 -1, i10 %trunc_ln746_76

]]></Node>
<StgValue><ssdm name="select_ln340_250"/></StgValue>
</operation>

<operation id="768" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:705  %zext_ln340_77 = zext i10 %select_ln340_250 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_77"/></StgValue>
</operation>

<operation id="769" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:706  store i11 %zext_ln340_77, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_15, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="770" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:707  %tmp_242 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 240, i32 242)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="771" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:708  %trunc_ln746_77 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_242, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_77"/></StgValue>
</operation>

<operation id="772" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:709  %tmp_1055 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 243)

]]></Node>
<StgValue><ssdm name="tmp_1055"/></StgValue>
</operation>

<operation id="773" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:710  %tmp_86 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 244, i32 250)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="774" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:711  %icmp_ln785_78 = icmp ne i7 %tmp_86, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_78"/></StgValue>
</operation>

<operation id="775" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:712  %or_ln785_141 = or i1 %tmp_1055, %icmp_ln785_78

]]></Node>
<StgValue><ssdm name="or_ln785_141"/></StgValue>
</operation>

<operation id="776" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:713  %select_ln340_251 = select i1 %or_ln785_141, i10 -1, i10 %trunc_ln746_77

]]></Node>
<StgValue><ssdm name="select_ln340_251"/></StgValue>
</operation>

<operation id="777" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:714  %zext_ln340_78 = zext i10 %select_ln340_251 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_78"/></StgValue>
</operation>

<operation id="778" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:715  store i11 %zext_ln340_78, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_15, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="779" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:716  %tmp_243 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 240, i32 242)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="780" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:717  %trunc_ln746_78 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_243, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_78"/></StgValue>
</operation>

<operation id="781" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:718  %tmp_1056 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 243)

]]></Node>
<StgValue><ssdm name="tmp_1056"/></StgValue>
</operation>

<operation id="782" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:719  %tmp_87 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 244, i32 250)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="783" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:720  %icmp_ln785_79 = icmp ne i7 %tmp_87, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_79"/></StgValue>
</operation>

<operation id="784" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:721  %or_ln785_142 = or i1 %tmp_1056, %icmp_ln785_79

]]></Node>
<StgValue><ssdm name="or_ln785_142"/></StgValue>
</operation>

<operation id="785" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:722  %select_ln340_252 = select i1 %or_ln785_142, i10 -1, i10 %trunc_ln746_78

]]></Node>
<StgValue><ssdm name="select_ln340_252"/></StgValue>
</operation>

<operation id="786" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:723  %zext_ln340_79 = zext i10 %select_ln340_252 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_79"/></StgValue>
</operation>

<operation id="787" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:724  store i11 %zext_ln340_79, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_15, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="788" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:725  %tmp_244 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 256, i32 258)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="789" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:726  %trunc_ln746_79 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_244, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_79"/></StgValue>
</operation>

<operation id="790" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:727  %tmp_1057 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 259)

]]></Node>
<StgValue><ssdm name="tmp_1057"/></StgValue>
</operation>

<operation id="791" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:728  %tmp_88 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 260, i32 266)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="792" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:729  %icmp_ln785_80 = icmp ne i7 %tmp_88, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_80"/></StgValue>
</operation>

<operation id="793" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:730  %or_ln785_143 = or i1 %tmp_1057, %icmp_ln785_80

]]></Node>
<StgValue><ssdm name="or_ln785_143"/></StgValue>
</operation>

<operation id="794" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:731  %select_ln340_253 = select i1 %or_ln785_143, i10 -1, i10 %trunc_ln746_79

]]></Node>
<StgValue><ssdm name="select_ln340_253"/></StgValue>
</operation>

<operation id="795" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:732  %zext_ln340_80 = zext i10 %select_ln340_253 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_80"/></StgValue>
</operation>

<operation id="796" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:733  store i11 %zext_ln340_80, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="797" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:734  %tmp_245 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 256, i32 258)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="798" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:735  %trunc_ln746_80 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_245, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_80"/></StgValue>
</operation>

<operation id="799" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:736  %tmp_1058 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 259)

]]></Node>
<StgValue><ssdm name="tmp_1058"/></StgValue>
</operation>

<operation id="800" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:737  %tmp_89 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 260, i32 266)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="801" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:738  %icmp_ln785_81 = icmp ne i7 %tmp_89, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_81"/></StgValue>
</operation>

<operation id="802" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:739  %or_ln785_144 = or i1 %tmp_1058, %icmp_ln785_81

]]></Node>
<StgValue><ssdm name="or_ln785_144"/></StgValue>
</operation>

<operation id="803" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:740  %select_ln340_254 = select i1 %or_ln785_144, i10 -1, i10 %trunc_ln746_80

]]></Node>
<StgValue><ssdm name="select_ln340_254"/></StgValue>
</operation>

<operation id="804" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:741  %zext_ln340_81 = zext i10 %select_ln340_254 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_81"/></StgValue>
</operation>

<operation id="805" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:742  store i11 %zext_ln340_81, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="806" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:743  %tmp_246 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 256, i32 258)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="807" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:744  %trunc_ln746_81 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_246, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_81"/></StgValue>
</operation>

<operation id="808" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:745  %tmp_1059 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 259)

]]></Node>
<StgValue><ssdm name="tmp_1059"/></StgValue>
</operation>

<operation id="809" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:746  %tmp_90 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 260, i32 266)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="810" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:747  %icmp_ln785_82 = icmp ne i7 %tmp_90, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_82"/></StgValue>
</operation>

<operation id="811" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:748  %or_ln785_145 = or i1 %tmp_1059, %icmp_ln785_82

]]></Node>
<StgValue><ssdm name="or_ln785_145"/></StgValue>
</operation>

<operation id="812" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:749  %select_ln340_255 = select i1 %or_ln785_145, i10 -1, i10 %trunc_ln746_81

]]></Node>
<StgValue><ssdm name="select_ln340_255"/></StgValue>
</operation>

<operation id="813" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:750  %zext_ln340_82 = zext i10 %select_ln340_255 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_82"/></StgValue>
</operation>

<operation id="814" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:751  store i11 %zext_ln340_82, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="815" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:752  %tmp_247 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 256, i32 258)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="816" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:753  %trunc_ln746_82 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_247, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_82"/></StgValue>
</operation>

<operation id="817" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:754  %tmp_1060 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 259)

]]></Node>
<StgValue><ssdm name="tmp_1060"/></StgValue>
</operation>

<operation id="818" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:755  %tmp_91 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 260, i32 266)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="819" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:756  %icmp_ln785_83 = icmp ne i7 %tmp_91, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_83"/></StgValue>
</operation>

<operation id="820" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:757  %or_ln785_146 = or i1 %tmp_1060, %icmp_ln785_83

]]></Node>
<StgValue><ssdm name="or_ln785_146"/></StgValue>
</operation>

<operation id="821" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:758  %select_ln340_256 = select i1 %or_ln785_146, i10 -1, i10 %trunc_ln746_82

]]></Node>
<StgValue><ssdm name="select_ln340_256"/></StgValue>
</operation>

<operation id="822" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:759  %zext_ln340_83 = zext i10 %select_ln340_256 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_83"/></StgValue>
</operation>

<operation id="823" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:760  store i11 %zext_ln340_83, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="824" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:761  %tmp_248 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 256, i32 258)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="825" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:762  %trunc_ln746_83 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_248, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_83"/></StgValue>
</operation>

<operation id="826" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:763  %tmp_1061 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 259)

]]></Node>
<StgValue><ssdm name="tmp_1061"/></StgValue>
</operation>

<operation id="827" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:764  %tmp_92 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 260, i32 266)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="828" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:765  %icmp_ln785_84 = icmp ne i7 %tmp_92, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_84"/></StgValue>
</operation>

<operation id="829" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:766  %or_ln785_147 = or i1 %tmp_1061, %icmp_ln785_84

]]></Node>
<StgValue><ssdm name="or_ln785_147"/></StgValue>
</operation>

<operation id="830" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:767  %select_ln340_257 = select i1 %or_ln785_147, i10 -1, i10 %trunc_ln746_83

]]></Node>
<StgValue><ssdm name="select_ln340_257"/></StgValue>
</operation>

<operation id="831" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:768  %zext_ln340_84 = zext i10 %select_ln340_257 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_84"/></StgValue>
</operation>

<operation id="832" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:769  store i11 %zext_ln340_84, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="833" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:770  %tmp_249 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 272, i32 274)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:771  %trunc_ln746_84 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_249, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_84"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:772  %tmp_1062 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_1062"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:773  %tmp_93 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 276, i32 282)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:774  %icmp_ln785_85 = icmp ne i7 %tmp_93, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_85"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:775  %or_ln785_148 = or i1 %tmp_1062, %icmp_ln785_85

]]></Node>
<StgValue><ssdm name="or_ln785_148"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:776  %select_ln340_258 = select i1 %or_ln785_148, i10 -1, i10 %trunc_ln746_84

]]></Node>
<StgValue><ssdm name="select_ln340_258"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:777  %zext_ln340_85 = zext i10 %select_ln340_258 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_85"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:778  store i11 %zext_ln340_85, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_17, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:779  %tmp_250 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 272, i32 274)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:780  %trunc_ln746_85 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_250, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_85"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:781  %tmp_1063 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_1063"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:782  %tmp_94 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 276, i32 282)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:783  %icmp_ln785_86 = icmp ne i7 %tmp_94, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_86"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:784  %or_ln785_149 = or i1 %tmp_1063, %icmp_ln785_86

]]></Node>
<StgValue><ssdm name="or_ln785_149"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:785  %select_ln340_259 = select i1 %or_ln785_149, i10 -1, i10 %trunc_ln746_85

]]></Node>
<StgValue><ssdm name="select_ln340_259"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:786  %zext_ln340_86 = zext i10 %select_ln340_259 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_86"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:787  store i11 %zext_ln340_86, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_17, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:788  %tmp_251 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 272, i32 274)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:789  %trunc_ln746_86 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_251, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_86"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:790  %tmp_1064 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_1064"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:791  %tmp_95 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 276, i32 282)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:792  %icmp_ln785_87 = icmp ne i7 %tmp_95, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_87"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:793  %or_ln785_150 = or i1 %tmp_1064, %icmp_ln785_87

]]></Node>
<StgValue><ssdm name="or_ln785_150"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:794  %select_ln340_260 = select i1 %or_ln785_150, i10 -1, i10 %trunc_ln746_86

]]></Node>
<StgValue><ssdm name="select_ln340_260"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:795  %zext_ln340_87 = zext i10 %select_ln340_260 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_87"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:796  store i11 %zext_ln340_87, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_17, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:797  %tmp_252 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 272, i32 274)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:798  %trunc_ln746_87 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_252, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_87"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:799  %tmp_1065 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_1065"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:800  %tmp_96 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 276, i32 282)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:801  %icmp_ln785_88 = icmp ne i7 %tmp_96, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_88"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:802  %or_ln785_151 = or i1 %tmp_1065, %icmp_ln785_88

]]></Node>
<StgValue><ssdm name="or_ln785_151"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:803  %select_ln340_261 = select i1 %or_ln785_151, i10 -1, i10 %trunc_ln746_87

]]></Node>
<StgValue><ssdm name="select_ln340_261"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:804  %zext_ln340_88 = zext i10 %select_ln340_261 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_88"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:805  store i11 %zext_ln340_88, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_17, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:806  %tmp_253 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 272, i32 274)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:807  %trunc_ln746_88 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_253, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_88"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:808  %tmp_1066 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 275)

]]></Node>
<StgValue><ssdm name="tmp_1066"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:809  %tmp_97 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 276, i32 282)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:810  %icmp_ln785_89 = icmp ne i7 %tmp_97, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_89"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:811  %or_ln785_152 = or i1 %tmp_1066, %icmp_ln785_89

]]></Node>
<StgValue><ssdm name="or_ln785_152"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:812  %select_ln340_262 = select i1 %or_ln785_152, i10 -1, i10 %trunc_ln746_88

]]></Node>
<StgValue><ssdm name="select_ln340_262"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:813  %zext_ln340_89 = zext i10 %select_ln340_262 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_89"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:814  store i11 %zext_ln340_89, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_17, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:815  %tmp_254 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 288, i32 290)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:816  %trunc_ln746_89 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_254, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_89"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:817  %tmp_1067 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 291)

]]></Node>
<StgValue><ssdm name="tmp_1067"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:818  %tmp_98 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 292, i32 298)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:819  %icmp_ln785_90 = icmp ne i7 %tmp_98, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_90"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:820  %or_ln785_153 = or i1 %tmp_1067, %icmp_ln785_90

]]></Node>
<StgValue><ssdm name="or_ln785_153"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:821  %select_ln340_263 = select i1 %or_ln785_153, i10 -1, i10 %trunc_ln746_89

]]></Node>
<StgValue><ssdm name="select_ln340_263"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:822  %zext_ln340_90 = zext i10 %select_ln340_263 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_90"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:823  store i11 %zext_ln340_90, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_18, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:824  %tmp_255 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 288, i32 290)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:825  %trunc_ln746_90 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_255, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_90"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:826  %tmp_1068 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 291)

]]></Node>
<StgValue><ssdm name="tmp_1068"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:827  %tmp_99 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 292, i32 298)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:828  %icmp_ln785_91 = icmp ne i7 %tmp_99, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_91"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:829  %or_ln785_154 = or i1 %tmp_1068, %icmp_ln785_91

]]></Node>
<StgValue><ssdm name="or_ln785_154"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:830  %select_ln340_264 = select i1 %or_ln785_154, i10 -1, i10 %trunc_ln746_90

]]></Node>
<StgValue><ssdm name="select_ln340_264"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:831  %zext_ln340_91 = zext i10 %select_ln340_264 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_91"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:832  store i11 %zext_ln340_91, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_18, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:833  %tmp_256 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 288, i32 290)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:834  %trunc_ln746_91 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_256, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_91"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:835  %tmp_1069 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 291)

]]></Node>
<StgValue><ssdm name="tmp_1069"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:836  %tmp_100 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 292, i32 298)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:837  %icmp_ln785_92 = icmp ne i7 %tmp_100, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_92"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:838  %or_ln785_155 = or i1 %tmp_1069, %icmp_ln785_92

]]></Node>
<StgValue><ssdm name="or_ln785_155"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:839  %select_ln340_265 = select i1 %or_ln785_155, i10 -1, i10 %trunc_ln746_91

]]></Node>
<StgValue><ssdm name="select_ln340_265"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:840  %zext_ln340_92 = zext i10 %select_ln340_265 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_92"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:841  store i11 %zext_ln340_92, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_18, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:842  %tmp_257 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 288, i32 290)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:843  %trunc_ln746_92 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_257, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_92"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:844  %tmp_1070 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 291)

]]></Node>
<StgValue><ssdm name="tmp_1070"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:845  %tmp_101 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 292, i32 298)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:846  %icmp_ln785_93 = icmp ne i7 %tmp_101, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_93"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:847  %or_ln785_156 = or i1 %tmp_1070, %icmp_ln785_93

]]></Node>
<StgValue><ssdm name="or_ln785_156"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:848  %select_ln340_266 = select i1 %or_ln785_156, i10 -1, i10 %trunc_ln746_92

]]></Node>
<StgValue><ssdm name="select_ln340_266"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:849  %zext_ln340_93 = zext i10 %select_ln340_266 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_93"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:850  store i11 %zext_ln340_93, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_18, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:851  %tmp_258 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 288, i32 290)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:852  %trunc_ln746_93 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_258, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_93"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:853  %tmp_1071 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 291)

]]></Node>
<StgValue><ssdm name="tmp_1071"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:854  %tmp_102 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 292, i32 298)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:855  %icmp_ln785_94 = icmp ne i7 %tmp_102, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_94"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:856  %or_ln785_157 = or i1 %tmp_1071, %icmp_ln785_94

]]></Node>
<StgValue><ssdm name="or_ln785_157"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:857  %select_ln340_267 = select i1 %or_ln785_157, i10 -1, i10 %trunc_ln746_93

]]></Node>
<StgValue><ssdm name="select_ln340_267"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:858  %zext_ln340_94 = zext i10 %select_ln340_267 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_94"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:859  store i11 %zext_ln340_94, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_18, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:860  %tmp_259 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 304, i32 306)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:861  %trunc_ln746_94 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_259, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_94"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:862  %tmp_1072 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 307)

]]></Node>
<StgValue><ssdm name="tmp_1072"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:863  %tmp_103 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 308, i32 314)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:864  %icmp_ln785_95 = icmp ne i7 %tmp_103, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_95"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:865  %or_ln785_158 = or i1 %tmp_1072, %icmp_ln785_95

]]></Node>
<StgValue><ssdm name="or_ln785_158"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:866  %select_ln340_268 = select i1 %or_ln785_158, i10 -1, i10 %trunc_ln746_94

]]></Node>
<StgValue><ssdm name="select_ln340_268"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:867  %zext_ln340_95 = zext i10 %select_ln340_268 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_95"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:868  store i11 %zext_ln340_95, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_19, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:869  %tmp_260 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 304, i32 306)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:870  %trunc_ln746_95 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_260, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_95"/></StgValue>
</operation>

<operation id="934" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:871  %tmp_1073 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 307)

]]></Node>
<StgValue><ssdm name="tmp_1073"/></StgValue>
</operation>

<operation id="935" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:872  %tmp_104 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 308, i32 314)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="936" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:873  %icmp_ln785_96 = icmp ne i7 %tmp_104, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_96"/></StgValue>
</operation>

<operation id="937" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:874  %or_ln785_159 = or i1 %tmp_1073, %icmp_ln785_96

]]></Node>
<StgValue><ssdm name="or_ln785_159"/></StgValue>
</operation>

<operation id="938" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:875  %select_ln340_269 = select i1 %or_ln785_159, i10 -1, i10 %trunc_ln746_95

]]></Node>
<StgValue><ssdm name="select_ln340_269"/></StgValue>
</operation>

<operation id="939" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:876  %zext_ln340_96 = zext i10 %select_ln340_269 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_96"/></StgValue>
</operation>

<operation id="940" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:877  store i11 %zext_ln340_96, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_19, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="941" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:878  %tmp_261 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 304, i32 306)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="942" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:879  %trunc_ln746_96 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_261, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_96"/></StgValue>
</operation>

<operation id="943" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:880  %tmp_1074 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 307)

]]></Node>
<StgValue><ssdm name="tmp_1074"/></StgValue>
</operation>

<operation id="944" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:881  %tmp_105 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 308, i32 314)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="945" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:882  %icmp_ln785_97 = icmp ne i7 %tmp_105, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_97"/></StgValue>
</operation>

<operation id="946" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:883  %or_ln785_160 = or i1 %tmp_1074, %icmp_ln785_97

]]></Node>
<StgValue><ssdm name="or_ln785_160"/></StgValue>
</operation>

<operation id="947" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:884  %select_ln340_270 = select i1 %or_ln785_160, i10 -1, i10 %trunc_ln746_96

]]></Node>
<StgValue><ssdm name="select_ln340_270"/></StgValue>
</operation>

<operation id="948" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:885  %zext_ln340_97 = zext i10 %select_ln340_270 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_97"/></StgValue>
</operation>

<operation id="949" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:886  store i11 %zext_ln340_97, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_19, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="950" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:887  %tmp_262 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 304, i32 306)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="951" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:888  %trunc_ln746_97 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_262, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_97"/></StgValue>
</operation>

<operation id="952" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:889  %tmp_1075 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 307)

]]></Node>
<StgValue><ssdm name="tmp_1075"/></StgValue>
</operation>

<operation id="953" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:890  %tmp_106 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 308, i32 314)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="954" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:891  %icmp_ln785_98 = icmp ne i7 %tmp_106, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_98"/></StgValue>
</operation>

<operation id="955" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:892  %or_ln785_161 = or i1 %tmp_1075, %icmp_ln785_98

]]></Node>
<StgValue><ssdm name="or_ln785_161"/></StgValue>
</operation>

<operation id="956" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:893  %select_ln340_271 = select i1 %or_ln785_161, i10 -1, i10 %trunc_ln746_97

]]></Node>
<StgValue><ssdm name="select_ln340_271"/></StgValue>
</operation>

<operation id="957" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:894  %zext_ln340_98 = zext i10 %select_ln340_271 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_98"/></StgValue>
</operation>

<operation id="958" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:895  store i11 %zext_ln340_98, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_19, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="959" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:896  %tmp_263 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 304, i32 306)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="960" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:897  %trunc_ln746_98 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_263, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_98"/></StgValue>
</operation>

<operation id="961" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:898  %tmp_1076 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 307)

]]></Node>
<StgValue><ssdm name="tmp_1076"/></StgValue>
</operation>

<operation id="962" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:899  %tmp_107 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 308, i32 314)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="963" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:900  %icmp_ln785_99 = icmp ne i7 %tmp_107, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_99"/></StgValue>
</operation>

<operation id="964" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:901  %or_ln785_162 = or i1 %tmp_1076, %icmp_ln785_99

]]></Node>
<StgValue><ssdm name="or_ln785_162"/></StgValue>
</operation>

<operation id="965" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:902  %select_ln340_272 = select i1 %or_ln785_162, i10 -1, i10 %trunc_ln746_98

]]></Node>
<StgValue><ssdm name="select_ln340_272"/></StgValue>
</operation>

<operation id="966" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:903  %zext_ln340_99 = zext i10 %select_ln340_272 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_99"/></StgValue>
</operation>

<operation id="967" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:904  store i11 %zext_ln340_99, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_19, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="968" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:905  %tmp_264 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 320, i32 322)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="969" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:906  %trunc_ln746_99 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_264, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_99"/></StgValue>
</operation>

<operation id="970" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:907  %tmp_1077 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_1077"/></StgValue>
</operation>

<operation id="971" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:908  %tmp_108 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 324, i32 330)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="972" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:909  %icmp_ln785_100 = icmp ne i7 %tmp_108, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_100"/></StgValue>
</operation>

<operation id="973" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:910  %or_ln785_163 = or i1 %tmp_1077, %icmp_ln785_100

]]></Node>
<StgValue><ssdm name="or_ln785_163"/></StgValue>
</operation>

<operation id="974" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:911  %select_ln340_273 = select i1 %or_ln785_163, i10 -1, i10 %trunc_ln746_99

]]></Node>
<StgValue><ssdm name="select_ln340_273"/></StgValue>
</operation>

<operation id="975" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:912  %zext_ln340_100 = zext i10 %select_ln340_273 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_100"/></StgValue>
</operation>

<operation id="976" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:913  store i11 %zext_ln340_100, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_20, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="977" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:914  %tmp_265 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 320, i32 322)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="978" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:915  %trunc_ln746_100 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_265, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_100"/></StgValue>
</operation>

<operation id="979" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:916  %tmp_1078 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_1078"/></StgValue>
</operation>

<operation id="980" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:917  %tmp_109 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 324, i32 330)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="981" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:918  %icmp_ln785_101 = icmp ne i7 %tmp_109, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_101"/></StgValue>
</operation>

<operation id="982" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:919  %or_ln785_164 = or i1 %tmp_1078, %icmp_ln785_101

]]></Node>
<StgValue><ssdm name="or_ln785_164"/></StgValue>
</operation>

<operation id="983" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:920  %select_ln340_274 = select i1 %or_ln785_164, i10 -1, i10 %trunc_ln746_100

]]></Node>
<StgValue><ssdm name="select_ln340_274"/></StgValue>
</operation>

<operation id="984" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:921  %zext_ln340_101 = zext i10 %select_ln340_274 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_101"/></StgValue>
</operation>

<operation id="985" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:922  store i11 %zext_ln340_101, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_20, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="986" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:923  %tmp_266 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 320, i32 322)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="987" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:924  %trunc_ln746_101 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_266, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_101"/></StgValue>
</operation>

<operation id="988" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:925  %tmp_1079 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_1079"/></StgValue>
</operation>

<operation id="989" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:926  %tmp_110 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 324, i32 330)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="990" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:927  %icmp_ln785_102 = icmp ne i7 %tmp_110, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_102"/></StgValue>
</operation>

<operation id="991" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:928  %or_ln785_165 = or i1 %tmp_1079, %icmp_ln785_102

]]></Node>
<StgValue><ssdm name="or_ln785_165"/></StgValue>
</operation>

<operation id="992" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:929  %select_ln340_275 = select i1 %or_ln785_165, i10 -1, i10 %trunc_ln746_101

]]></Node>
<StgValue><ssdm name="select_ln340_275"/></StgValue>
</operation>

<operation id="993" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:930  %zext_ln340_102 = zext i10 %select_ln340_275 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_102"/></StgValue>
</operation>

<operation id="994" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:931  store i11 %zext_ln340_102, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_20, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="995" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:932  %tmp_267 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 320, i32 322)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="996" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:933  %trunc_ln746_102 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_267, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_102"/></StgValue>
</operation>

<operation id="997" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:934  %tmp_1080 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_1080"/></StgValue>
</operation>

<operation id="998" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:935  %tmp_111 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 324, i32 330)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="999" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:936  %icmp_ln785_103 = icmp ne i7 %tmp_111, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_103"/></StgValue>
</operation>

<operation id="1000" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:937  %or_ln785_166 = or i1 %tmp_1080, %icmp_ln785_103

]]></Node>
<StgValue><ssdm name="or_ln785_166"/></StgValue>
</operation>

<operation id="1001" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:938  %select_ln340_276 = select i1 %or_ln785_166, i10 -1, i10 %trunc_ln746_102

]]></Node>
<StgValue><ssdm name="select_ln340_276"/></StgValue>
</operation>

<operation id="1002" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:939  %zext_ln340_103 = zext i10 %select_ln340_276 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_103"/></StgValue>
</operation>

<operation id="1003" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:940  store i11 %zext_ln340_103, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_20, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1004" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:941  %tmp_268 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 320, i32 322)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1005" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:942  %trunc_ln746_103 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_268, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_103"/></StgValue>
</operation>

<operation id="1006" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:943  %tmp_1081 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 323)

]]></Node>
<StgValue><ssdm name="tmp_1081"/></StgValue>
</operation>

<operation id="1007" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:944  %tmp_112 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 324, i32 330)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1008" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:945  %icmp_ln785_104 = icmp ne i7 %tmp_112, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_104"/></StgValue>
</operation>

<operation id="1009" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:946  %or_ln785_167 = or i1 %tmp_1081, %icmp_ln785_104

]]></Node>
<StgValue><ssdm name="or_ln785_167"/></StgValue>
</operation>

<operation id="1010" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:947  %select_ln340_277 = select i1 %or_ln785_167, i10 -1, i10 %trunc_ln746_103

]]></Node>
<StgValue><ssdm name="select_ln340_277"/></StgValue>
</operation>

<operation id="1011" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:948  %zext_ln340_104 = zext i10 %select_ln340_277 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_104"/></StgValue>
</operation>

<operation id="1012" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:949  store i11 %zext_ln340_104, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_20, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1013" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:950  %tmp_269 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 336, i32 338)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1014" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:951  %trunc_ln746_104 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_269, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_104"/></StgValue>
</operation>

<operation id="1015" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:952  %tmp_1082 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 339)

]]></Node>
<StgValue><ssdm name="tmp_1082"/></StgValue>
</operation>

<operation id="1016" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:953  %tmp_113 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 340, i32 346)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1017" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:954  %icmp_ln785_105 = icmp ne i7 %tmp_113, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_105"/></StgValue>
</operation>

<operation id="1018" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:955  %or_ln785_168 = or i1 %tmp_1082, %icmp_ln785_105

]]></Node>
<StgValue><ssdm name="or_ln785_168"/></StgValue>
</operation>

<operation id="1019" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:956  %select_ln340_278 = select i1 %or_ln785_168, i10 -1, i10 %trunc_ln746_104

]]></Node>
<StgValue><ssdm name="select_ln340_278"/></StgValue>
</operation>

<operation id="1020" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:957  %zext_ln340_105 = zext i10 %select_ln340_278 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_105"/></StgValue>
</operation>

<operation id="1021" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:958  store i11 %zext_ln340_105, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_21, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1022" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:959  %tmp_270 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 336, i32 338)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1023" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:960  %trunc_ln746_105 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_270, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_105"/></StgValue>
</operation>

<operation id="1024" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:961  %tmp_1083 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 339)

]]></Node>
<StgValue><ssdm name="tmp_1083"/></StgValue>
</operation>

<operation id="1025" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:962  %tmp_114 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 340, i32 346)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1026" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:963  %icmp_ln785_106 = icmp ne i7 %tmp_114, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_106"/></StgValue>
</operation>

<operation id="1027" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:964  %or_ln785_169 = or i1 %tmp_1083, %icmp_ln785_106

]]></Node>
<StgValue><ssdm name="or_ln785_169"/></StgValue>
</operation>

<operation id="1028" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:965  %select_ln340_279 = select i1 %or_ln785_169, i10 -1, i10 %trunc_ln746_105

]]></Node>
<StgValue><ssdm name="select_ln340_279"/></StgValue>
</operation>

<operation id="1029" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:966  %zext_ln340_106 = zext i10 %select_ln340_279 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_106"/></StgValue>
</operation>

<operation id="1030" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:967  store i11 %zext_ln340_106, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_21, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1031" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:968  %tmp_271 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 336, i32 338)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1032" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:969  %trunc_ln746_106 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_271, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_106"/></StgValue>
</operation>

<operation id="1033" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:970  %tmp_1084 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 339)

]]></Node>
<StgValue><ssdm name="tmp_1084"/></StgValue>
</operation>

<operation id="1034" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:971  %tmp_115 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 340, i32 346)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1035" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:972  %icmp_ln785_107 = icmp ne i7 %tmp_115, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_107"/></StgValue>
</operation>

<operation id="1036" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:973  %or_ln785_170 = or i1 %tmp_1084, %icmp_ln785_107

]]></Node>
<StgValue><ssdm name="or_ln785_170"/></StgValue>
</operation>

<operation id="1037" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:974  %select_ln340_280 = select i1 %or_ln785_170, i10 -1, i10 %trunc_ln746_106

]]></Node>
<StgValue><ssdm name="select_ln340_280"/></StgValue>
</operation>

<operation id="1038" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:975  %zext_ln340_107 = zext i10 %select_ln340_280 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_107"/></StgValue>
</operation>

<operation id="1039" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:976  store i11 %zext_ln340_107, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_21, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1040" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:977  %tmp_272 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 336, i32 338)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1041" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:978  %trunc_ln746_107 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_272, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_107"/></StgValue>
</operation>

<operation id="1042" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:979  %tmp_1085 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 339)

]]></Node>
<StgValue><ssdm name="tmp_1085"/></StgValue>
</operation>

<operation id="1043" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:980  %tmp_116 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 340, i32 346)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1044" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:981  %icmp_ln785_108 = icmp ne i7 %tmp_116, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_108"/></StgValue>
</operation>

<operation id="1045" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:982  %or_ln785_171 = or i1 %tmp_1085, %icmp_ln785_108

]]></Node>
<StgValue><ssdm name="or_ln785_171"/></StgValue>
</operation>

<operation id="1046" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:983  %select_ln340_281 = select i1 %or_ln785_171, i10 -1, i10 %trunc_ln746_107

]]></Node>
<StgValue><ssdm name="select_ln340_281"/></StgValue>
</operation>

<operation id="1047" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:984  %zext_ln340_108 = zext i10 %select_ln340_281 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_108"/></StgValue>
</operation>

<operation id="1048" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:985  store i11 %zext_ln340_108, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_21, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1049" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:986  %tmp_273 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 336, i32 338)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1050" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:987  %trunc_ln746_108 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_273, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_108"/></StgValue>
</operation>

<operation id="1051" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:988  %tmp_1086 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 339)

]]></Node>
<StgValue><ssdm name="tmp_1086"/></StgValue>
</operation>

<operation id="1052" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:989  %tmp_117 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 340, i32 346)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1053" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:990  %icmp_ln785_109 = icmp ne i7 %tmp_117, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_109"/></StgValue>
</operation>

<operation id="1054" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:991  %or_ln785_172 = or i1 %tmp_1086, %icmp_ln785_109

]]></Node>
<StgValue><ssdm name="or_ln785_172"/></StgValue>
</operation>

<operation id="1055" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:992  %select_ln340_282 = select i1 %or_ln785_172, i10 -1, i10 %trunc_ln746_108

]]></Node>
<StgValue><ssdm name="select_ln340_282"/></StgValue>
</operation>

<operation id="1056" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:993  %zext_ln340_109 = zext i10 %select_ln340_282 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_109"/></StgValue>
</operation>

<operation id="1057" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:994  store i11 %zext_ln340_109, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_21, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1058" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:995  %tmp_274 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 352, i32 354)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1059" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:996  %trunc_ln746_109 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_274, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_109"/></StgValue>
</operation>

<operation id="1060" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:997  %tmp_1087 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 355)

]]></Node>
<StgValue><ssdm name="tmp_1087"/></StgValue>
</operation>

<operation id="1061" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:998  %tmp_118 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 356, i32 362)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1062" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:999  %icmp_ln785_110 = icmp ne i7 %tmp_118, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_110"/></StgValue>
</operation>

<operation id="1063" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1000  %or_ln785_173 = or i1 %tmp_1087, %icmp_ln785_110

]]></Node>
<StgValue><ssdm name="or_ln785_173"/></StgValue>
</operation>

<operation id="1064" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1001  %select_ln340_283 = select i1 %or_ln785_173, i10 -1, i10 %trunc_ln746_109

]]></Node>
<StgValue><ssdm name="select_ln340_283"/></StgValue>
</operation>

<operation id="1065" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1002  %zext_ln340_110 = zext i10 %select_ln340_283 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_110"/></StgValue>
</operation>

<operation id="1066" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1003  store i11 %zext_ln340_110, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_22, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1067" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1004  %tmp_275 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 352, i32 354)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1068" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1005  %trunc_ln746_110 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_275, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_110"/></StgValue>
</operation>

<operation id="1069" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1006  %tmp_1088 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 355)

]]></Node>
<StgValue><ssdm name="tmp_1088"/></StgValue>
</operation>

<operation id="1070" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1007  %tmp_119 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 356, i32 362)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1071" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1008  %icmp_ln785_111 = icmp ne i7 %tmp_119, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_111"/></StgValue>
</operation>

<operation id="1072" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1009  %or_ln785_174 = or i1 %tmp_1088, %icmp_ln785_111

]]></Node>
<StgValue><ssdm name="or_ln785_174"/></StgValue>
</operation>

<operation id="1073" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1010  %select_ln340_284 = select i1 %or_ln785_174, i10 -1, i10 %trunc_ln746_110

]]></Node>
<StgValue><ssdm name="select_ln340_284"/></StgValue>
</operation>

<operation id="1074" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1011  %zext_ln340_111 = zext i10 %select_ln340_284 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_111"/></StgValue>
</operation>

<operation id="1075" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1012  store i11 %zext_ln340_111, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_22, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1076" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1013  %tmp_276 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 352, i32 354)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1077" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1014  %trunc_ln746_111 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_276, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_111"/></StgValue>
</operation>

<operation id="1078" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1015  %tmp_1089 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 355)

]]></Node>
<StgValue><ssdm name="tmp_1089"/></StgValue>
</operation>

<operation id="1079" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1016  %tmp_120 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 356, i32 362)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1080" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1017  %icmp_ln785_112 = icmp ne i7 %tmp_120, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_112"/></StgValue>
</operation>

<operation id="1081" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1018  %or_ln785_175 = or i1 %tmp_1089, %icmp_ln785_112

]]></Node>
<StgValue><ssdm name="or_ln785_175"/></StgValue>
</operation>

<operation id="1082" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1019  %select_ln340_285 = select i1 %or_ln785_175, i10 -1, i10 %trunc_ln746_111

]]></Node>
<StgValue><ssdm name="select_ln340_285"/></StgValue>
</operation>

<operation id="1083" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1020  %zext_ln340_112 = zext i10 %select_ln340_285 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_112"/></StgValue>
</operation>

<operation id="1084" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1021  store i11 %zext_ln340_112, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_22, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1085" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1022  %tmp_277 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 352, i32 354)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1086" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1023  %trunc_ln746_112 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_277, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_112"/></StgValue>
</operation>

<operation id="1087" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1024  %tmp_1090 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 355)

]]></Node>
<StgValue><ssdm name="tmp_1090"/></StgValue>
</operation>

<operation id="1088" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1025  %tmp_121 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 356, i32 362)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1089" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1026  %icmp_ln785_113 = icmp ne i7 %tmp_121, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_113"/></StgValue>
</operation>

<operation id="1090" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1027  %or_ln785_176 = or i1 %tmp_1090, %icmp_ln785_113

]]></Node>
<StgValue><ssdm name="or_ln785_176"/></StgValue>
</operation>

<operation id="1091" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1028  %select_ln340_286 = select i1 %or_ln785_176, i10 -1, i10 %trunc_ln746_112

]]></Node>
<StgValue><ssdm name="select_ln340_286"/></StgValue>
</operation>

<operation id="1092" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1029  %zext_ln340_113 = zext i10 %select_ln340_286 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_113"/></StgValue>
</operation>

<operation id="1093" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1030  store i11 %zext_ln340_113, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_22, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1094" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1031  %tmp_278 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 352, i32 354)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1095" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1032  %trunc_ln746_113 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_278, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_113"/></StgValue>
</operation>

<operation id="1096" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1033  %tmp_1091 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 355)

]]></Node>
<StgValue><ssdm name="tmp_1091"/></StgValue>
</operation>

<operation id="1097" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1034  %tmp_122 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 356, i32 362)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1098" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1035  %icmp_ln785_114 = icmp ne i7 %tmp_122, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_114"/></StgValue>
</operation>

<operation id="1099" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1036  %or_ln785_177 = or i1 %tmp_1091, %icmp_ln785_114

]]></Node>
<StgValue><ssdm name="or_ln785_177"/></StgValue>
</operation>

<operation id="1100" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1037  %select_ln340_287 = select i1 %or_ln785_177, i10 -1, i10 %trunc_ln746_113

]]></Node>
<StgValue><ssdm name="select_ln340_287"/></StgValue>
</operation>

<operation id="1101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1038  %zext_ln340_114 = zext i10 %select_ln340_287 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_114"/></StgValue>
</operation>

<operation id="1102" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1039  store i11 %zext_ln340_114, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_22, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1040  %tmp_279 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 368, i32 370)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1041  %trunc_ln746_114 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_279, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_114"/></StgValue>
</operation>

<operation id="1105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1042  %tmp_1092 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_1092"/></StgValue>
</operation>

<operation id="1106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1043  %tmp_123 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 372, i32 378)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1107" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1044  %icmp_ln785_115 = icmp ne i7 %tmp_123, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_115"/></StgValue>
</operation>

<operation id="1108" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1045  %or_ln785_178 = or i1 %tmp_1092, %icmp_ln785_115

]]></Node>
<StgValue><ssdm name="or_ln785_178"/></StgValue>
</operation>

<operation id="1109" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1046  %select_ln340_288 = select i1 %or_ln785_178, i10 -1, i10 %trunc_ln746_114

]]></Node>
<StgValue><ssdm name="select_ln340_288"/></StgValue>
</operation>

<operation id="1110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1047  %zext_ln340_115 = zext i10 %select_ln340_288 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_115"/></StgValue>
</operation>

<operation id="1111" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1048  store i11 %zext_ln340_115, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_23, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1049  %tmp_280 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 368, i32 370)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1050  %trunc_ln746_115 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_280, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_115"/></StgValue>
</operation>

<operation id="1114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1051  %tmp_1093 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_1093"/></StgValue>
</operation>

<operation id="1115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1052  %tmp_124 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 372, i32 378)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1116" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1053  %icmp_ln785_116 = icmp ne i7 %tmp_124, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_116"/></StgValue>
</operation>

<operation id="1117" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1054  %or_ln785_179 = or i1 %tmp_1093, %icmp_ln785_116

]]></Node>
<StgValue><ssdm name="or_ln785_179"/></StgValue>
</operation>

<operation id="1118" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1055  %select_ln340_289 = select i1 %or_ln785_179, i10 -1, i10 %trunc_ln746_115

]]></Node>
<StgValue><ssdm name="select_ln340_289"/></StgValue>
</operation>

<operation id="1119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1056  %zext_ln340_116 = zext i10 %select_ln340_289 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_116"/></StgValue>
</operation>

<operation id="1120" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1057  store i11 %zext_ln340_116, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_23, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1058  %tmp_281 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 368, i32 370)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1059  %trunc_ln746_116 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_281, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_116"/></StgValue>
</operation>

<operation id="1123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1060  %tmp_1094 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_1094"/></StgValue>
</operation>

<operation id="1124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1061  %tmp_125 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 372, i32 378)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1125" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1062  %icmp_ln785_117 = icmp ne i7 %tmp_125, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_117"/></StgValue>
</operation>

<operation id="1126" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1063  %or_ln785_180 = or i1 %tmp_1094, %icmp_ln785_117

]]></Node>
<StgValue><ssdm name="or_ln785_180"/></StgValue>
</operation>

<operation id="1127" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1064  %select_ln340_290 = select i1 %or_ln785_180, i10 -1, i10 %trunc_ln746_116

]]></Node>
<StgValue><ssdm name="select_ln340_290"/></StgValue>
</operation>

<operation id="1128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1065  %zext_ln340_117 = zext i10 %select_ln340_290 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_117"/></StgValue>
</operation>

<operation id="1129" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1066  store i11 %zext_ln340_117, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_23, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1067  %tmp_282 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 368, i32 370)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1068  %trunc_ln746_117 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_282, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_117"/></StgValue>
</operation>

<operation id="1132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1069  %tmp_1095 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_1095"/></StgValue>
</operation>

<operation id="1133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1070  %tmp_126 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 372, i32 378)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1134" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1071  %icmp_ln785_118 = icmp ne i7 %tmp_126, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_118"/></StgValue>
</operation>

<operation id="1135" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1072  %or_ln785_181 = or i1 %tmp_1095, %icmp_ln785_118

]]></Node>
<StgValue><ssdm name="or_ln785_181"/></StgValue>
</operation>

<operation id="1136" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1073  %select_ln340_291 = select i1 %or_ln785_181, i10 -1, i10 %trunc_ln746_117

]]></Node>
<StgValue><ssdm name="select_ln340_291"/></StgValue>
</operation>

<operation id="1137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1074  %zext_ln340_118 = zext i10 %select_ln340_291 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_118"/></StgValue>
</operation>

<operation id="1138" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1075  store i11 %zext_ln340_118, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_23, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1076  %tmp_283 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 368, i32 370)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1077  %trunc_ln746_118 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_283, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_118"/></StgValue>
</operation>

<operation id="1141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1078  %tmp_1096 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 371)

]]></Node>
<StgValue><ssdm name="tmp_1096"/></StgValue>
</operation>

<operation id="1142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1079  %tmp_127 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 372, i32 378)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1143" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1080  %icmp_ln785_119 = icmp ne i7 %tmp_127, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_119"/></StgValue>
</operation>

<operation id="1144" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1081  %or_ln785_182 = or i1 %tmp_1096, %icmp_ln785_119

]]></Node>
<StgValue><ssdm name="or_ln785_182"/></StgValue>
</operation>

<operation id="1145" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1082  %select_ln340_292 = select i1 %or_ln785_182, i10 -1, i10 %trunc_ln746_118

]]></Node>
<StgValue><ssdm name="select_ln340_292"/></StgValue>
</operation>

<operation id="1146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1083  %zext_ln340_119 = zext i10 %select_ln340_292 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_119"/></StgValue>
</operation>

<operation id="1147" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1084  store i11 %zext_ln340_119, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_23, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1085  %tmp_284 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 384, i32 386)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1086  %trunc_ln746_119 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_284, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_119"/></StgValue>
</operation>

<operation id="1150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1087  %tmp_1097 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 387)

]]></Node>
<StgValue><ssdm name="tmp_1097"/></StgValue>
</operation>

<operation id="1151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1088  %tmp_128 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 388, i32 394)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1152" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1089  %icmp_ln785_120 = icmp ne i7 %tmp_128, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_120"/></StgValue>
</operation>

<operation id="1153" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1090  %or_ln785_183 = or i1 %tmp_1097, %icmp_ln785_120

]]></Node>
<StgValue><ssdm name="or_ln785_183"/></StgValue>
</operation>

<operation id="1154" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1091  %select_ln340_293 = select i1 %or_ln785_183, i10 -1, i10 %trunc_ln746_119

]]></Node>
<StgValue><ssdm name="select_ln340_293"/></StgValue>
</operation>

<operation id="1155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1092  %zext_ln340_120 = zext i10 %select_ln340_293 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_120"/></StgValue>
</operation>

<operation id="1156" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1093  store i11 %zext_ln340_120, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1094  %tmp_285 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 384, i32 386)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1095  %trunc_ln746_120 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_285, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_120"/></StgValue>
</operation>

<operation id="1159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1096  %tmp_1098 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 387)

]]></Node>
<StgValue><ssdm name="tmp_1098"/></StgValue>
</operation>

<operation id="1160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1097  %tmp_129 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 388, i32 394)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1161" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1098  %icmp_ln785_121 = icmp ne i7 %tmp_129, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_121"/></StgValue>
</operation>

<operation id="1162" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1099  %or_ln785_184 = or i1 %tmp_1098, %icmp_ln785_121

]]></Node>
<StgValue><ssdm name="or_ln785_184"/></StgValue>
</operation>

<operation id="1163" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1100  %select_ln340_294 = select i1 %or_ln785_184, i10 -1, i10 %trunc_ln746_120

]]></Node>
<StgValue><ssdm name="select_ln340_294"/></StgValue>
</operation>

<operation id="1164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1101  %zext_ln340_121 = zext i10 %select_ln340_294 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_121"/></StgValue>
</operation>

<operation id="1165" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1102  store i11 %zext_ln340_121, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1103  %tmp_286 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 384, i32 386)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1104  %trunc_ln746_121 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_286, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_121"/></StgValue>
</operation>

<operation id="1168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1105  %tmp_1099 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 387)

]]></Node>
<StgValue><ssdm name="tmp_1099"/></StgValue>
</operation>

<operation id="1169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1106  %tmp_130 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 388, i32 394)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1170" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1107  %icmp_ln785_122 = icmp ne i7 %tmp_130, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_122"/></StgValue>
</operation>

<operation id="1171" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1108  %or_ln785_185 = or i1 %tmp_1099, %icmp_ln785_122

]]></Node>
<StgValue><ssdm name="or_ln785_185"/></StgValue>
</operation>

<operation id="1172" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1109  %select_ln340_295 = select i1 %or_ln785_185, i10 -1, i10 %trunc_ln746_121

]]></Node>
<StgValue><ssdm name="select_ln340_295"/></StgValue>
</operation>

<operation id="1173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1110  %zext_ln340_122 = zext i10 %select_ln340_295 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_122"/></StgValue>
</operation>

<operation id="1174" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1111  store i11 %zext_ln340_122, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1112  %tmp_287 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 384, i32 386)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1113  %trunc_ln746_122 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_287, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_122"/></StgValue>
</operation>

<operation id="1177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1114  %tmp_1100 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 387)

]]></Node>
<StgValue><ssdm name="tmp_1100"/></StgValue>
</operation>

<operation id="1178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1115  %tmp_131 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 388, i32 394)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1179" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1116  %icmp_ln785_123 = icmp ne i7 %tmp_131, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_123"/></StgValue>
</operation>

<operation id="1180" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1117  %or_ln785_186 = or i1 %tmp_1100, %icmp_ln785_123

]]></Node>
<StgValue><ssdm name="or_ln785_186"/></StgValue>
</operation>

<operation id="1181" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1118  %select_ln340_296 = select i1 %or_ln785_186, i10 -1, i10 %trunc_ln746_122

]]></Node>
<StgValue><ssdm name="select_ln340_296"/></StgValue>
</operation>

<operation id="1182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1119  %zext_ln340_123 = zext i10 %select_ln340_296 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_123"/></StgValue>
</operation>

<operation id="1183" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1120  store i11 %zext_ln340_123, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1121  %tmp_288 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 384, i32 386)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1122  %trunc_ln746_123 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_288, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_123"/></StgValue>
</operation>

<operation id="1186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1123  %tmp_1101 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 387)

]]></Node>
<StgValue><ssdm name="tmp_1101"/></StgValue>
</operation>

<operation id="1187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1124  %tmp_132 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 388, i32 394)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1188" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1125  %icmp_ln785_124 = icmp ne i7 %tmp_132, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_124"/></StgValue>
</operation>

<operation id="1189" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1126  %or_ln785_187 = or i1 %tmp_1101, %icmp_ln785_124

]]></Node>
<StgValue><ssdm name="or_ln785_187"/></StgValue>
</operation>

<operation id="1190" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1127  %select_ln340_297 = select i1 %or_ln785_187, i10 -1, i10 %trunc_ln746_123

]]></Node>
<StgValue><ssdm name="select_ln340_297"/></StgValue>
</operation>

<operation id="1191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1128  %zext_ln340_124 = zext i10 %select_ln340_297 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_124"/></StgValue>
</operation>

<operation id="1192" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1129  store i11 %zext_ln340_124, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1130  %tmp_289 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 400, i32 402)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1131  %trunc_ln746_124 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_289, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_124"/></StgValue>
</operation>

<operation id="1195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1132  %tmp_1102 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 403)

]]></Node>
<StgValue><ssdm name="tmp_1102"/></StgValue>
</operation>

<operation id="1196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1133  %tmp_133 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 404, i32 410)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1197" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1134  %icmp_ln785_125 = icmp ne i7 %tmp_133, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_125"/></StgValue>
</operation>

<operation id="1198" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1135  %or_ln785_188 = or i1 %tmp_1102, %icmp_ln785_125

]]></Node>
<StgValue><ssdm name="or_ln785_188"/></StgValue>
</operation>

<operation id="1199" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1136  %select_ln340_298 = select i1 %or_ln785_188, i10 -1, i10 %trunc_ln746_124

]]></Node>
<StgValue><ssdm name="select_ln340_298"/></StgValue>
</operation>

<operation id="1200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1137  %zext_ln340_125 = zext i10 %select_ln340_298 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_125"/></StgValue>
</operation>

<operation id="1201" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1138  store i11 %zext_ln340_125, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_25, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1139  %tmp_290 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 400, i32 402)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1140  %trunc_ln746_125 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_290, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_125"/></StgValue>
</operation>

<operation id="1204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1141  %tmp_1103 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 403)

]]></Node>
<StgValue><ssdm name="tmp_1103"/></StgValue>
</operation>

<operation id="1205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1142  %tmp_134 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 404, i32 410)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1206" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1143  %icmp_ln785_126 = icmp ne i7 %tmp_134, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_126"/></StgValue>
</operation>

<operation id="1207" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1144  %or_ln785_189 = or i1 %tmp_1103, %icmp_ln785_126

]]></Node>
<StgValue><ssdm name="or_ln785_189"/></StgValue>
</operation>

<operation id="1208" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1145  %select_ln340_299 = select i1 %or_ln785_189, i10 -1, i10 %trunc_ln746_125

]]></Node>
<StgValue><ssdm name="select_ln340_299"/></StgValue>
</operation>

<operation id="1209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1146  %zext_ln340_126 = zext i10 %select_ln340_299 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_126"/></StgValue>
</operation>

<operation id="1210" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1147  store i11 %zext_ln340_126, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_25, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1148  %tmp_291 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 400, i32 402)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1149  %trunc_ln746_126 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_291, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_126"/></StgValue>
</operation>

<operation id="1213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1150  %tmp_1104 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 403)

]]></Node>
<StgValue><ssdm name="tmp_1104"/></StgValue>
</operation>

<operation id="1214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1151  %tmp_135 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 404, i32 410)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1215" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1152  %icmp_ln785_127 = icmp ne i7 %tmp_135, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_127"/></StgValue>
</operation>

<operation id="1216" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1153  %or_ln785_190 = or i1 %tmp_1104, %icmp_ln785_127

]]></Node>
<StgValue><ssdm name="or_ln785_190"/></StgValue>
</operation>

<operation id="1217" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1154  %select_ln340_300 = select i1 %or_ln785_190, i10 -1, i10 %trunc_ln746_126

]]></Node>
<StgValue><ssdm name="select_ln340_300"/></StgValue>
</operation>

<operation id="1218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1155  %zext_ln340_127 = zext i10 %select_ln340_300 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_127"/></StgValue>
</operation>

<operation id="1219" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1156  store i11 %zext_ln340_127, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_25, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1157  %tmp_292 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 400, i32 402)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1158  %trunc_ln746_127 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_292, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_127"/></StgValue>
</operation>

<operation id="1222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1159  %tmp_1105 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 403)

]]></Node>
<StgValue><ssdm name="tmp_1105"/></StgValue>
</operation>

<operation id="1223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1160  %tmp_136 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 404, i32 410)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1224" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1161  %icmp_ln785_128 = icmp ne i7 %tmp_136, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_128"/></StgValue>
</operation>

<operation id="1225" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1162  %or_ln785_191 = or i1 %tmp_1105, %icmp_ln785_128

]]></Node>
<StgValue><ssdm name="or_ln785_191"/></StgValue>
</operation>

<operation id="1226" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1163  %select_ln340_301 = select i1 %or_ln785_191, i10 -1, i10 %trunc_ln746_127

]]></Node>
<StgValue><ssdm name="select_ln340_301"/></StgValue>
</operation>

<operation id="1227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1164  %zext_ln340_128 = zext i10 %select_ln340_301 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_128"/></StgValue>
</operation>

<operation id="1228" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1165  store i11 %zext_ln340_128, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_25, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1166  %tmp_293 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 400, i32 402)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1167  %trunc_ln746_128 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_293, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_128"/></StgValue>
</operation>

<operation id="1231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1168  %tmp_1106 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 403)

]]></Node>
<StgValue><ssdm name="tmp_1106"/></StgValue>
</operation>

<operation id="1232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1169  %tmp_137 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 404, i32 410)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1233" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1170  %icmp_ln785_129 = icmp ne i7 %tmp_137, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_129"/></StgValue>
</operation>

<operation id="1234" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1171  %or_ln785_192 = or i1 %tmp_1106, %icmp_ln785_129

]]></Node>
<StgValue><ssdm name="or_ln785_192"/></StgValue>
</operation>

<operation id="1235" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1172  %select_ln340_302 = select i1 %or_ln785_192, i10 -1, i10 %trunc_ln746_128

]]></Node>
<StgValue><ssdm name="select_ln340_302"/></StgValue>
</operation>

<operation id="1236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1173  %zext_ln340_129 = zext i10 %select_ln340_302 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_129"/></StgValue>
</operation>

<operation id="1237" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1174  store i11 %zext_ln340_129, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_25, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1175  %tmp_294 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 416, i32 418)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1176  %trunc_ln746_129 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_294, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_129"/></StgValue>
</operation>

<operation id="1240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1177  %tmp_1107 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 419)

]]></Node>
<StgValue><ssdm name="tmp_1107"/></StgValue>
</operation>

<operation id="1241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1178  %tmp_138 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 420, i32 426)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1242" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1179  %icmp_ln785_130 = icmp ne i7 %tmp_138, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_130"/></StgValue>
</operation>

<operation id="1243" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1180  %or_ln785_193 = or i1 %tmp_1107, %icmp_ln785_130

]]></Node>
<StgValue><ssdm name="or_ln785_193"/></StgValue>
</operation>

<operation id="1244" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1181  %select_ln340_303 = select i1 %or_ln785_193, i10 -1, i10 %trunc_ln746_129

]]></Node>
<StgValue><ssdm name="select_ln340_303"/></StgValue>
</operation>

<operation id="1245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1182  %zext_ln340_130 = zext i10 %select_ln340_303 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_130"/></StgValue>
</operation>

<operation id="1246" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1183  store i11 %zext_ln340_130, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_26, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1184  %tmp_295 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 416, i32 418)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1185  %trunc_ln746_130 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_295, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_130"/></StgValue>
</operation>

<operation id="1249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1186  %tmp_1108 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 419)

]]></Node>
<StgValue><ssdm name="tmp_1108"/></StgValue>
</operation>

<operation id="1250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1187  %tmp_139 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 420, i32 426)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1251" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1188  %icmp_ln785_131 = icmp ne i7 %tmp_139, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_131"/></StgValue>
</operation>

<operation id="1252" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1189  %or_ln785_194 = or i1 %tmp_1108, %icmp_ln785_131

]]></Node>
<StgValue><ssdm name="or_ln785_194"/></StgValue>
</operation>

<operation id="1253" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1190  %select_ln340_304 = select i1 %or_ln785_194, i10 -1, i10 %trunc_ln746_130

]]></Node>
<StgValue><ssdm name="select_ln340_304"/></StgValue>
</operation>

<operation id="1254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1191  %zext_ln340_131 = zext i10 %select_ln340_304 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_131"/></StgValue>
</operation>

<operation id="1255" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1192  store i11 %zext_ln340_131, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_26, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1193  %tmp_296 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 416, i32 418)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1194  %trunc_ln746_131 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_296, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_131"/></StgValue>
</operation>

<operation id="1258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1195  %tmp_1109 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 419)

]]></Node>
<StgValue><ssdm name="tmp_1109"/></StgValue>
</operation>

<operation id="1259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1196  %tmp_140 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 420, i32 426)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1260" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1197  %icmp_ln785_132 = icmp ne i7 %tmp_140, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_132"/></StgValue>
</operation>

<operation id="1261" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1198  %or_ln785_195 = or i1 %tmp_1109, %icmp_ln785_132

]]></Node>
<StgValue><ssdm name="or_ln785_195"/></StgValue>
</operation>

<operation id="1262" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1199  %select_ln340_305 = select i1 %or_ln785_195, i10 -1, i10 %trunc_ln746_131

]]></Node>
<StgValue><ssdm name="select_ln340_305"/></StgValue>
</operation>

<operation id="1263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1200  %zext_ln340_132 = zext i10 %select_ln340_305 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_132"/></StgValue>
</operation>

<operation id="1264" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1201  store i11 %zext_ln340_132, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_26, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1202  %tmp_297 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 416, i32 418)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1203  %trunc_ln746_132 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_297, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_132"/></StgValue>
</operation>

<operation id="1267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1204  %tmp_1110 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 419)

]]></Node>
<StgValue><ssdm name="tmp_1110"/></StgValue>
</operation>

<operation id="1268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1205  %tmp_141 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 420, i32 426)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1269" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1206  %icmp_ln785_133 = icmp ne i7 %tmp_141, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_133"/></StgValue>
</operation>

<operation id="1270" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1207  %or_ln785_196 = or i1 %tmp_1110, %icmp_ln785_133

]]></Node>
<StgValue><ssdm name="or_ln785_196"/></StgValue>
</operation>

<operation id="1271" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1208  %select_ln340_306 = select i1 %or_ln785_196, i10 -1, i10 %trunc_ln746_132

]]></Node>
<StgValue><ssdm name="select_ln340_306"/></StgValue>
</operation>

<operation id="1272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1209  %zext_ln340_133 = zext i10 %select_ln340_306 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_133"/></StgValue>
</operation>

<operation id="1273" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1210  store i11 %zext_ln340_133, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_26, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1211  %tmp_298 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 416, i32 418)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1212  %trunc_ln746_133 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_298, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_133"/></StgValue>
</operation>

<operation id="1276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1213  %tmp_1111 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 419)

]]></Node>
<StgValue><ssdm name="tmp_1111"/></StgValue>
</operation>

<operation id="1277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1214  %tmp_142 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 420, i32 426)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1278" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1215  %icmp_ln785_134 = icmp ne i7 %tmp_142, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_134"/></StgValue>
</operation>

<operation id="1279" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1216  %or_ln785_197 = or i1 %tmp_1111, %icmp_ln785_134

]]></Node>
<StgValue><ssdm name="or_ln785_197"/></StgValue>
</operation>

<operation id="1280" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1217  %select_ln340_307 = select i1 %or_ln785_197, i10 -1, i10 %trunc_ln746_133

]]></Node>
<StgValue><ssdm name="select_ln340_307"/></StgValue>
</operation>

<operation id="1281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1218  %zext_ln340_134 = zext i10 %select_ln340_307 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_134"/></StgValue>
</operation>

<operation id="1282" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1219  store i11 %zext_ln340_134, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_26, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1220  %tmp_299 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 432, i32 434)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1221  %trunc_ln746_134 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_299, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_134"/></StgValue>
</operation>

<operation id="1285" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1222  %tmp_1112 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 435)

]]></Node>
<StgValue><ssdm name="tmp_1112"/></StgValue>
</operation>

<operation id="1286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1223  %tmp_143 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 436, i32 442)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1287" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1224  %icmp_ln785_135 = icmp ne i7 %tmp_143, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_135"/></StgValue>
</operation>

<operation id="1288" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1225  %or_ln785_198 = or i1 %tmp_1112, %icmp_ln785_135

]]></Node>
<StgValue><ssdm name="or_ln785_198"/></StgValue>
</operation>

<operation id="1289" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1226  %select_ln340_308 = select i1 %or_ln785_198, i10 -1, i10 %trunc_ln746_134

]]></Node>
<StgValue><ssdm name="select_ln340_308"/></StgValue>
</operation>

<operation id="1290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1227  %zext_ln340_135 = zext i10 %select_ln340_308 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_135"/></StgValue>
</operation>

<operation id="1291" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1228  store i11 %zext_ln340_135, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_27, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1229  %tmp_300 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 432, i32 434)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1230  %trunc_ln746_135 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_300, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_135"/></StgValue>
</operation>

<operation id="1294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1231  %tmp_1113 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 435)

]]></Node>
<StgValue><ssdm name="tmp_1113"/></StgValue>
</operation>

<operation id="1295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1232  %tmp_144 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 436, i32 442)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1296" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1233  %icmp_ln785_136 = icmp ne i7 %tmp_144, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_136"/></StgValue>
</operation>

<operation id="1297" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1234  %or_ln785_199 = or i1 %tmp_1113, %icmp_ln785_136

]]></Node>
<StgValue><ssdm name="or_ln785_199"/></StgValue>
</operation>

<operation id="1298" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1235  %select_ln340_309 = select i1 %or_ln785_199, i10 -1, i10 %trunc_ln746_135

]]></Node>
<StgValue><ssdm name="select_ln340_309"/></StgValue>
</operation>

<operation id="1299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1236  %zext_ln340_136 = zext i10 %select_ln340_309 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_136"/></StgValue>
</operation>

<operation id="1300" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1237  store i11 %zext_ln340_136, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_27, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1238  %tmp_301 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 432, i32 434)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1239  %trunc_ln746_136 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_301, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_136"/></StgValue>
</operation>

<operation id="1303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1240  %tmp_1114 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 435)

]]></Node>
<StgValue><ssdm name="tmp_1114"/></StgValue>
</operation>

<operation id="1304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1241  %tmp_145 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 436, i32 442)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1305" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1242  %icmp_ln785_137 = icmp ne i7 %tmp_145, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_137"/></StgValue>
</operation>

<operation id="1306" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1243  %or_ln785_200 = or i1 %tmp_1114, %icmp_ln785_137

]]></Node>
<StgValue><ssdm name="or_ln785_200"/></StgValue>
</operation>

<operation id="1307" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1244  %select_ln340_310 = select i1 %or_ln785_200, i10 -1, i10 %trunc_ln746_136

]]></Node>
<StgValue><ssdm name="select_ln340_310"/></StgValue>
</operation>

<operation id="1308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1245  %zext_ln340_137 = zext i10 %select_ln340_310 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_137"/></StgValue>
</operation>

<operation id="1309" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1246  store i11 %zext_ln340_137, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_27, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1247  %tmp_302 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 432, i32 434)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1248  %trunc_ln746_137 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_302, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_137"/></StgValue>
</operation>

<operation id="1312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1249  %tmp_1115 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 435)

]]></Node>
<StgValue><ssdm name="tmp_1115"/></StgValue>
</operation>

<operation id="1313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1250  %tmp_146 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 436, i32 442)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1314" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1251  %icmp_ln785_138 = icmp ne i7 %tmp_146, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_138"/></StgValue>
</operation>

<operation id="1315" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1252  %or_ln785_201 = or i1 %tmp_1115, %icmp_ln785_138

]]></Node>
<StgValue><ssdm name="or_ln785_201"/></StgValue>
</operation>

<operation id="1316" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1253  %select_ln340_311 = select i1 %or_ln785_201, i10 -1, i10 %trunc_ln746_137

]]></Node>
<StgValue><ssdm name="select_ln340_311"/></StgValue>
</operation>

<operation id="1317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1254  %zext_ln340_138 = zext i10 %select_ln340_311 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_138"/></StgValue>
</operation>

<operation id="1318" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1255  store i11 %zext_ln340_138, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_27, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1256  %tmp_303 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 432, i32 434)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1257  %trunc_ln746_138 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_303, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_138"/></StgValue>
</operation>

<operation id="1321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1258  %tmp_1116 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 435)

]]></Node>
<StgValue><ssdm name="tmp_1116"/></StgValue>
</operation>

<operation id="1322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1259  %tmp_147 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 436, i32 442)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1323" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1260  %icmp_ln785_139 = icmp ne i7 %tmp_147, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_139"/></StgValue>
</operation>

<operation id="1324" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1261  %or_ln785_202 = or i1 %tmp_1116, %icmp_ln785_139

]]></Node>
<StgValue><ssdm name="or_ln785_202"/></StgValue>
</operation>

<operation id="1325" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1262  %select_ln340_312 = select i1 %or_ln785_202, i10 -1, i10 %trunc_ln746_138

]]></Node>
<StgValue><ssdm name="select_ln340_312"/></StgValue>
</operation>

<operation id="1326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1263  %zext_ln340_139 = zext i10 %select_ln340_312 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_139"/></StgValue>
</operation>

<operation id="1327" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1264  store i11 %zext_ln340_139, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_27, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1265  %tmp_304 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 448, i32 450)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1266  %trunc_ln746_139 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_304, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_139"/></StgValue>
</operation>

<operation id="1330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1267  %tmp_1117 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 451)

]]></Node>
<StgValue><ssdm name="tmp_1117"/></StgValue>
</operation>

<operation id="1331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1268  %tmp_148 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 452, i32 458)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1332" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1269  %icmp_ln785_140 = icmp ne i7 %tmp_148, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_140"/></StgValue>
</operation>

<operation id="1333" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1270  %or_ln785_203 = or i1 %tmp_1117, %icmp_ln785_140

]]></Node>
<StgValue><ssdm name="or_ln785_203"/></StgValue>
</operation>

<operation id="1334" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1271  %select_ln340_313 = select i1 %or_ln785_203, i10 -1, i10 %trunc_ln746_139

]]></Node>
<StgValue><ssdm name="select_ln340_313"/></StgValue>
</operation>

<operation id="1335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1272  %zext_ln340_140 = zext i10 %select_ln340_313 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_140"/></StgValue>
</operation>

<operation id="1336" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1273  store i11 %zext_ln340_140, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_28, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1274  %tmp_305 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 448, i32 450)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1275  %trunc_ln746_140 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_305, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_140"/></StgValue>
</operation>

<operation id="1339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1276  %tmp_1118 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 451)

]]></Node>
<StgValue><ssdm name="tmp_1118"/></StgValue>
</operation>

<operation id="1340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1277  %tmp_149 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 452, i32 458)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1341" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1278  %icmp_ln785_141 = icmp ne i7 %tmp_149, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_141"/></StgValue>
</operation>

<operation id="1342" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1279  %or_ln785_204 = or i1 %tmp_1118, %icmp_ln785_141

]]></Node>
<StgValue><ssdm name="or_ln785_204"/></StgValue>
</operation>

<operation id="1343" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1280  %select_ln340_314 = select i1 %or_ln785_204, i10 -1, i10 %trunc_ln746_140

]]></Node>
<StgValue><ssdm name="select_ln340_314"/></StgValue>
</operation>

<operation id="1344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1281  %zext_ln340_141 = zext i10 %select_ln340_314 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_141"/></StgValue>
</operation>

<operation id="1345" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1282  store i11 %zext_ln340_141, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_28, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1283  %tmp_306 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 448, i32 450)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1284  %trunc_ln746_141 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_306, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_141"/></StgValue>
</operation>

<operation id="1348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1285  %tmp_1119 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 451)

]]></Node>
<StgValue><ssdm name="tmp_1119"/></StgValue>
</operation>

<operation id="1349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1286  %tmp_150 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 452, i32 458)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1350" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1287  %icmp_ln785_142 = icmp ne i7 %tmp_150, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_142"/></StgValue>
</operation>

<operation id="1351" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1288  %or_ln785_205 = or i1 %tmp_1119, %icmp_ln785_142

]]></Node>
<StgValue><ssdm name="or_ln785_205"/></StgValue>
</operation>

<operation id="1352" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1289  %select_ln340_315 = select i1 %or_ln785_205, i10 -1, i10 %trunc_ln746_141

]]></Node>
<StgValue><ssdm name="select_ln340_315"/></StgValue>
</operation>

<operation id="1353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1290  %zext_ln340_142 = zext i10 %select_ln340_315 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_142"/></StgValue>
</operation>

<operation id="1354" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1291  store i11 %zext_ln340_142, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_28, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1292  %tmp_307 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 448, i32 450)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1293  %trunc_ln746_142 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_307, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_142"/></StgValue>
</operation>

<operation id="1357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1294  %tmp_1120 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 451)

]]></Node>
<StgValue><ssdm name="tmp_1120"/></StgValue>
</operation>

<operation id="1358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1295  %tmp_151 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 452, i32 458)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1359" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1296  %icmp_ln785_143 = icmp ne i7 %tmp_151, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_143"/></StgValue>
</operation>

<operation id="1360" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1297  %or_ln785_206 = or i1 %tmp_1120, %icmp_ln785_143

]]></Node>
<StgValue><ssdm name="or_ln785_206"/></StgValue>
</operation>

<operation id="1361" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1298  %select_ln340_316 = select i1 %or_ln785_206, i10 -1, i10 %trunc_ln746_142

]]></Node>
<StgValue><ssdm name="select_ln340_316"/></StgValue>
</operation>

<operation id="1362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1299  %zext_ln340_143 = zext i10 %select_ln340_316 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_143"/></StgValue>
</operation>

<operation id="1363" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1300  store i11 %zext_ln340_143, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_28, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1301  %tmp_308 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 448, i32 450)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1302  %trunc_ln746_143 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_308, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_143"/></StgValue>
</operation>

<operation id="1366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1303  %tmp_1121 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 451)

]]></Node>
<StgValue><ssdm name="tmp_1121"/></StgValue>
</operation>

<operation id="1367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1304  %tmp_152 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 452, i32 458)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1368" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1305  %icmp_ln785_144 = icmp ne i7 %tmp_152, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_144"/></StgValue>
</operation>

<operation id="1369" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1306  %or_ln785_207 = or i1 %tmp_1121, %icmp_ln785_144

]]></Node>
<StgValue><ssdm name="or_ln785_207"/></StgValue>
</operation>

<operation id="1370" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1307  %select_ln340_317 = select i1 %or_ln785_207, i10 -1, i10 %trunc_ln746_143

]]></Node>
<StgValue><ssdm name="select_ln340_317"/></StgValue>
</operation>

<operation id="1371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1308  %zext_ln340_144 = zext i10 %select_ln340_317 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_144"/></StgValue>
</operation>

<operation id="1372" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1309  store i11 %zext_ln340_144, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_28, i64 0, i64 0), align 8

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1310  %tmp_309 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 464, i32 466)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1311  %trunc_ln746_144 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_309, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_144"/></StgValue>
</operation>

<operation id="1375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1312  %tmp_1122 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 467)

]]></Node>
<StgValue><ssdm name="tmp_1122"/></StgValue>
</operation>

<operation id="1376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1313  %tmp_153 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 468, i32 474)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1377" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1314  %icmp_ln785_145 = icmp ne i7 %tmp_153, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_145"/></StgValue>
</operation>

<operation id="1378" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1315  %or_ln785_208 = or i1 %tmp_1122, %icmp_ln785_145

]]></Node>
<StgValue><ssdm name="or_ln785_208"/></StgValue>
</operation>

<operation id="1379" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1316  %select_ln340_318 = select i1 %or_ln785_208, i10 -1, i10 %trunc_ln746_144

]]></Node>
<StgValue><ssdm name="select_ln340_318"/></StgValue>
</operation>

<operation id="1380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1317  %zext_ln340_145 = zext i10 %select_ln340_318 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_145"/></StgValue>
</operation>

<operation id="1381" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1318  store i11 %zext_ln340_145, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_29, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1319  %tmp_310 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 464, i32 466)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1320  %trunc_ln746_145 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_310, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_145"/></StgValue>
</operation>

<operation id="1384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1321  %tmp_1123 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 467)

]]></Node>
<StgValue><ssdm name="tmp_1123"/></StgValue>
</operation>

<operation id="1385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1322  %tmp_154 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 468, i32 474)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1386" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1323  %icmp_ln785_146 = icmp ne i7 %tmp_154, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_146"/></StgValue>
</operation>

<operation id="1387" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1324  %or_ln785_209 = or i1 %tmp_1123, %icmp_ln785_146

]]></Node>
<StgValue><ssdm name="or_ln785_209"/></StgValue>
</operation>

<operation id="1388" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1325  %select_ln340_319 = select i1 %or_ln785_209, i10 -1, i10 %trunc_ln746_145

]]></Node>
<StgValue><ssdm name="select_ln340_319"/></StgValue>
</operation>

<operation id="1389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1326  %zext_ln340_146 = zext i10 %select_ln340_319 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_146"/></StgValue>
</operation>

<operation id="1390" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1327  store i11 %zext_ln340_146, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_29, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1328  %tmp_311 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 464, i32 466)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1329  %trunc_ln746_146 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_311, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_146"/></StgValue>
</operation>

<operation id="1393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1330  %tmp_1124 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 467)

]]></Node>
<StgValue><ssdm name="tmp_1124"/></StgValue>
</operation>

<operation id="1394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1331  %tmp_155 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 468, i32 474)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1395" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1332  %icmp_ln785_147 = icmp ne i7 %tmp_155, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_147"/></StgValue>
</operation>

<operation id="1396" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1333  %or_ln785_210 = or i1 %tmp_1124, %icmp_ln785_147

]]></Node>
<StgValue><ssdm name="or_ln785_210"/></StgValue>
</operation>

<operation id="1397" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1334  %select_ln340_320 = select i1 %or_ln785_210, i10 -1, i10 %trunc_ln746_146

]]></Node>
<StgValue><ssdm name="select_ln340_320"/></StgValue>
</operation>

<operation id="1398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1335  %zext_ln340_147 = zext i10 %select_ln340_320 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_147"/></StgValue>
</operation>

<operation id="1399" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1336  store i11 %zext_ln340_147, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_29, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1337  %tmp_312 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 464, i32 466)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1401" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1338  %trunc_ln746_147 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_312, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_147"/></StgValue>
</operation>

<operation id="1402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1339  %tmp_1125 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 467)

]]></Node>
<StgValue><ssdm name="tmp_1125"/></StgValue>
</operation>

<operation id="1403" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1340  %tmp_156 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 468, i32 474)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1404" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1341  %icmp_ln785_148 = icmp ne i7 %tmp_156, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_148"/></StgValue>
</operation>

<operation id="1405" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1342  %or_ln785_211 = or i1 %tmp_1125, %icmp_ln785_148

]]></Node>
<StgValue><ssdm name="or_ln785_211"/></StgValue>
</operation>

<operation id="1406" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1343  %select_ln340_321 = select i1 %or_ln785_211, i10 -1, i10 %trunc_ln746_147

]]></Node>
<StgValue><ssdm name="select_ln340_321"/></StgValue>
</operation>

<operation id="1407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1344  %zext_ln340_148 = zext i10 %select_ln340_321 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_148"/></StgValue>
</operation>

<operation id="1408" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1345  store i11 %zext_ln340_148, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_29, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1346  %tmp_313 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 464, i32 466)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1347  %trunc_ln746_148 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_313, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_148"/></StgValue>
</operation>

<operation id="1411" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1348  %tmp_1126 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 467)

]]></Node>
<StgValue><ssdm name="tmp_1126"/></StgValue>
</operation>

<operation id="1412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1349  %tmp_157 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 468, i32 474)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1413" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1350  %icmp_ln785_149 = icmp ne i7 %tmp_157, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_149"/></StgValue>
</operation>

<operation id="1414" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1351  %or_ln785_212 = or i1 %tmp_1126, %icmp_ln785_149

]]></Node>
<StgValue><ssdm name="or_ln785_212"/></StgValue>
</operation>

<operation id="1415" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1352  %select_ln340_322 = select i1 %or_ln785_212, i10 -1, i10 %trunc_ln746_148

]]></Node>
<StgValue><ssdm name="select_ln340_322"/></StgValue>
</operation>

<operation id="1416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1353  %zext_ln340_149 = zext i10 %select_ln340_322 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_149"/></StgValue>
</operation>

<operation id="1417" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1354  store i11 %zext_ln340_149, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_29, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1418" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1355  %tmp_314 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 480, i32 482)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1419" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1356  %trunc_ln746_149 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_314, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_149"/></StgValue>
</operation>

<operation id="1420" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1357  %tmp_1127 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 483)

]]></Node>
<StgValue><ssdm name="tmp_1127"/></StgValue>
</operation>

<operation id="1421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1358  %tmp_158 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 484, i32 490)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1422" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1359  %icmp_ln785_150 = icmp ne i7 %tmp_158, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_150"/></StgValue>
</operation>

<operation id="1423" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1360  %or_ln785_213 = or i1 %tmp_1127, %icmp_ln785_150

]]></Node>
<StgValue><ssdm name="or_ln785_213"/></StgValue>
</operation>

<operation id="1424" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1361  %select_ln340_323 = select i1 %or_ln785_213, i10 -1, i10 %trunc_ln746_149

]]></Node>
<StgValue><ssdm name="select_ln340_323"/></StgValue>
</operation>

<operation id="1425" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1362  %zext_ln340_150 = zext i10 %select_ln340_323 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_150"/></StgValue>
</operation>

<operation id="1426" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1363  store i11 %zext_ln340_150, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_30, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1364  %tmp_315 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 480, i32 482)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1365  %trunc_ln746_150 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_315, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_150"/></StgValue>
</operation>

<operation id="1429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1366  %tmp_1128 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 483)

]]></Node>
<StgValue><ssdm name="tmp_1128"/></StgValue>
</operation>

<operation id="1430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1367  %tmp_159 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 484, i32 490)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1431" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1368  %icmp_ln785_151 = icmp ne i7 %tmp_159, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_151"/></StgValue>
</operation>

<operation id="1432" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1369  %or_ln785_214 = or i1 %tmp_1128, %icmp_ln785_151

]]></Node>
<StgValue><ssdm name="or_ln785_214"/></StgValue>
</operation>

<operation id="1433" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1370  %select_ln340_324 = select i1 %or_ln785_214, i10 -1, i10 %trunc_ln746_150

]]></Node>
<StgValue><ssdm name="select_ln340_324"/></StgValue>
</operation>

<operation id="1434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1371  %zext_ln340_151 = zext i10 %select_ln340_324 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_151"/></StgValue>
</operation>

<operation id="1435" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1372  store i11 %zext_ln340_151, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_30, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1373  %tmp_316 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 480, i32 482)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1437" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1374  %trunc_ln746_151 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_316, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_151"/></StgValue>
</operation>

<operation id="1438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1375  %tmp_1129 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 483)

]]></Node>
<StgValue><ssdm name="tmp_1129"/></StgValue>
</operation>

<operation id="1439" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1376  %tmp_160 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 484, i32 490)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1440" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1377  %icmp_ln785_152 = icmp ne i7 %tmp_160, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_152"/></StgValue>
</operation>

<operation id="1441" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1378  %or_ln785_215 = or i1 %tmp_1129, %icmp_ln785_152

]]></Node>
<StgValue><ssdm name="or_ln785_215"/></StgValue>
</operation>

<operation id="1442" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1379  %select_ln340_325 = select i1 %or_ln785_215, i10 -1, i10 %trunc_ln746_151

]]></Node>
<StgValue><ssdm name="select_ln340_325"/></StgValue>
</operation>

<operation id="1443" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1380  %zext_ln340_152 = zext i10 %select_ln340_325 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_152"/></StgValue>
</operation>

<operation id="1444" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1381  store i11 %zext_ln340_152, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_30, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1445" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1382  %tmp_317 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 480, i32 482)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1383  %trunc_ln746_152 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_317, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_152"/></StgValue>
</operation>

<operation id="1447" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1384  %tmp_1130 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 483)

]]></Node>
<StgValue><ssdm name="tmp_1130"/></StgValue>
</operation>

<operation id="1448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1385  %tmp_161 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 484, i32 490)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1449" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1386  %icmp_ln785_153 = icmp ne i7 %tmp_161, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_153"/></StgValue>
</operation>

<operation id="1450" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1387  %or_ln785_216 = or i1 %tmp_1130, %icmp_ln785_153

]]></Node>
<StgValue><ssdm name="or_ln785_216"/></StgValue>
</operation>

<operation id="1451" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1388  %select_ln340_326 = select i1 %or_ln785_216, i10 -1, i10 %trunc_ln746_152

]]></Node>
<StgValue><ssdm name="select_ln340_326"/></StgValue>
</operation>

<operation id="1452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1389  %zext_ln340_153 = zext i10 %select_ln340_326 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_153"/></StgValue>
</operation>

<operation id="1453" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1390  store i11 %zext_ln340_153, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_30, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1391  %tmp_318 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 480, i32 482)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1455" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1392  %trunc_ln746_153 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_318, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_153"/></StgValue>
</operation>

<operation id="1456" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1393  %tmp_1131 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 483)

]]></Node>
<StgValue><ssdm name="tmp_1131"/></StgValue>
</operation>

<operation id="1457" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1394  %tmp_162 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 484, i32 490)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1458" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1395  %icmp_ln785_154 = icmp ne i7 %tmp_162, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_154"/></StgValue>
</operation>

<operation id="1459" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1396  %or_ln785_217 = or i1 %tmp_1131, %icmp_ln785_154

]]></Node>
<StgValue><ssdm name="or_ln785_217"/></StgValue>
</operation>

<operation id="1460" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1397  %select_ln340_327 = select i1 %or_ln785_217, i10 -1, i10 %trunc_ln746_153

]]></Node>
<StgValue><ssdm name="select_ln340_327"/></StgValue>
</operation>

<operation id="1461" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1398  %zext_ln340_154 = zext i10 %select_ln340_327 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_154"/></StgValue>
</operation>

<operation id="1462" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1399  store i11 %zext_ln340_154, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_30, i64 0, i64 0), align 4

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1463" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1400  %tmp_319 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 496, i32 498)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1464" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1401  %trunc_ln746_154 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_319, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_154"/></StgValue>
</operation>

<operation id="1465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1402  %tmp_1132 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 499)

]]></Node>
<StgValue><ssdm name="tmp_1132"/></StgValue>
</operation>

<operation id="1466" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1403  %tmp_163 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 500, i32 506)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1467" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1404  %icmp_ln785_155 = icmp ne i7 %tmp_163, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_155"/></StgValue>
</operation>

<operation id="1468" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1405  %or_ln785_218 = or i1 %tmp_1132, %icmp_ln785_155

]]></Node>
<StgValue><ssdm name="or_ln785_218"/></StgValue>
</operation>

<operation id="1469" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1406  %select_ln340_328 = select i1 %or_ln785_218, i10 -1, i10 %trunc_ln746_154

]]></Node>
<StgValue><ssdm name="select_ln340_328"/></StgValue>
</operation>

<operation id="1470" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1407  %zext_ln340_155 = zext i10 %select_ln340_328 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_155"/></StgValue>
</operation>

<operation id="1471" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1408  store i11 %zext_ln340_155, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_31, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="1472" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1409  %tmp_320 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 496, i32 498)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="1473" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1410  %trunc_ln746_155 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_320, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_155"/></StgValue>
</operation>

<operation id="1474" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1411  %tmp_1133 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 499)

]]></Node>
<StgValue><ssdm name="tmp_1133"/></StgValue>
</operation>

<operation id="1475" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1412  %tmp_164 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 500, i32 506)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1476" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1413  %icmp_ln785_156 = icmp ne i7 %tmp_164, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_156"/></StgValue>
</operation>

<operation id="1477" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1414  %or_ln785_219 = or i1 %tmp_1133, %icmp_ln785_156

]]></Node>
<StgValue><ssdm name="or_ln785_219"/></StgValue>
</operation>

<operation id="1478" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1415  %select_ln340_329 = select i1 %or_ln785_219, i10 -1, i10 %trunc_ln746_155

]]></Node>
<StgValue><ssdm name="select_ln340_329"/></StgValue>
</operation>

<operation id="1479" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1416  %zext_ln340_156 = zext i10 %select_ln340_329 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_156"/></StgValue>
</operation>

<operation id="1480" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1417  store i11 %zext_ln340_156, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_31, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="1481" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1418  %tmp_321 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 496, i32 498)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1482" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1419  %trunc_ln746_156 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_321, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_156"/></StgValue>
</operation>

<operation id="1483" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1420  %tmp_1134 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 499)

]]></Node>
<StgValue><ssdm name="tmp_1134"/></StgValue>
</operation>

<operation id="1484" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1421  %tmp_165 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 500, i32 506)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1485" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1422  %icmp_ln785_157 = icmp ne i7 %tmp_165, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_157"/></StgValue>
</operation>

<operation id="1486" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1423  %or_ln785_220 = or i1 %tmp_1134, %icmp_ln785_157

]]></Node>
<StgValue><ssdm name="or_ln785_220"/></StgValue>
</operation>

<operation id="1487" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1424  %select_ln340_330 = select i1 %or_ln785_220, i10 -1, i10 %trunc_ln746_156

]]></Node>
<StgValue><ssdm name="select_ln340_330"/></StgValue>
</operation>

<operation id="1488" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1425  %zext_ln340_157 = zext i10 %select_ln340_330 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_157"/></StgValue>
</operation>

<operation id="1489" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1426  store i11 %zext_ln340_157, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_31, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="1490" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1427  %tmp_322 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 496, i32 498)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1491" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1428  %trunc_ln746_157 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_322, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_157"/></StgValue>
</operation>

<operation id="1492" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1429  %tmp_1135 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 499)

]]></Node>
<StgValue><ssdm name="tmp_1135"/></StgValue>
</operation>

<operation id="1493" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1430  %tmp_166 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 500, i32 506)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1494" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1431  %icmp_ln785_158 = icmp ne i7 %tmp_166, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_158"/></StgValue>
</operation>

<operation id="1495" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1432  %or_ln785_221 = or i1 %tmp_1135, %icmp_ln785_158

]]></Node>
<StgValue><ssdm name="or_ln785_221"/></StgValue>
</operation>

<operation id="1496" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1433  %select_ln340_331 = select i1 %or_ln785_221, i10 -1, i10 %trunc_ln746_157

]]></Node>
<StgValue><ssdm name="select_ln340_331"/></StgValue>
</operation>

<operation id="1497" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1434  %zext_ln340_158 = zext i10 %select_ln340_331 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_158"/></StgValue>
</operation>

<operation id="1498" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1435  store i11 %zext_ln340_158, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_31, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="1499" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="3" op_0_bw="3" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1436  %tmp_323 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 496, i32 498)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1500" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.preheader:1437  %trunc_ln746_158 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_323, i7 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_158"/></StgValue>
</operation>

<operation id="1501" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader.preheader:1438  %tmp_1136 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 499)

]]></Node>
<StgValue><ssdm name="tmp_1136"/></StgValue>
</operation>

<operation id="1502" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="7" op_0_bw="7" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1439  %tmp_167 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 500, i32 506)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1503" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1440  %icmp_ln785_159 = icmp ne i7 %tmp_167, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_159"/></StgValue>
</operation>

<operation id="1504" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1441  %or_ln785_222 = or i1 %tmp_1136, %icmp_ln785_159

]]></Node>
<StgValue><ssdm name="or_ln785_222"/></StgValue>
</operation>

<operation id="1505" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader:1442  %select_ln340_332 = select i1 %or_ln785_222, i10 -1, i10 %trunc_ln746_158

]]></Node>
<StgValue><ssdm name="select_ln340_332"/></StgValue>
</operation>

<operation id="1506" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1443  %zext_ln340_159 = zext i10 %select_ln340_332 to i11

]]></Node>
<StgValue><ssdm name="zext_ln340_159"/></StgValue>
</operation>

<operation id="1507" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1444  store i11 %zext_ln340_159, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_31, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="1508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0">
<![CDATA[
.preheader.preheader:1445  ret void

]]></Node>
<StgValue><ssdm name="ret_ln246"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
