<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Tu_27fd00bf</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Tu_27fd00bf'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Tu_27fd00bf')">rsnoc_z_H_R_T_Aca_U_Tu_27fd00bf</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.50</td>
<td class="s10 cl rt"><a href="mod1231.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1231.html#Toggle" > 92.49</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78010"  onclick="showContent('inst_tag_78010')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpRxClkAdapt_Switch36_Async</a></td>
<td class="s6 cl rt"> 67.98</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78010_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1231.html#inst_tag_78010_Toggle" >  3.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78010_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78016"  onclick="showContent('inst_tag_78016')">config_ss_tb.DUT.flexnoc.flexnoc.Switch36Resp_main.DtpRxClkAdapt_ddr_axi_s2_64_T_Async</a></td>
<td class="s6 cl rt"> 68.18</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78016_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1231.html#inst_tag_78016_Toggle" >  4.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78016_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78013"  onclick="showContent('inst_tag_78013')">config_ss_tb.DUT.flexnoc.flexnoc.Switch15Resp_main.DtpRxClkAdapt_fpga_ahb_s0_T_Async</a></td>
<td class="s8 cl rt"> 81.62</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78013_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1231.html#inst_tag_78013_Toggle" > 44.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78013_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78020"  onclick="showContent('inst_tag_78020')">config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch23Resp_Async</a></td>
<td class="s8 cl rt"> 82.15</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78020_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1231.html#inst_tag_78020_Toggle" > 46.44</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78020_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78018"  onclick="showContent('inst_tag_78018')">config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch14Resp_Async</a></td>
<td class="s8 cl rt"> 83.40</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78018_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1231.html#inst_tag_78018_Toggle" > 50.20</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78018_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78012"  onclick="showContent('inst_tag_78012')">config_ss_tb.DUT.flexnoc.flexnoc.Switch50Resp001_main.DtpRxClkAdapt_ddr_axi_s2_128_T_Async</a></td>
<td class="s8 cl rt"> 85.44</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78012_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1231.html#inst_tag_78012_Toggle" > 56.32</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78012_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78019"  onclick="showContent('inst_tag_78019')">config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch20Resp_Async</a></td>
<td class="s8 cl rt"> 85.57</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78019_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1231.html#inst_tag_78019_Toggle" > 56.72</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78019_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78017"  onclick="showContent('inst_tag_78017')">config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch13Resp_Async</a></td>
<td class="s8 cl rt"> 86.43</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78017_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1231.html#inst_tag_78017_Toggle" > 59.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78017_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78014"  onclick="showContent('inst_tag_78014')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpRxClkAdapt_Switch15_Async</a></td>
<td class="s8 cl rt"> 86.96</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78014_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1231.html#inst_tag_78014_Toggle" > 60.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78014_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78008"  onclick="showContent('inst_tag_78008')">config_ss_tb.DUT.flexnoc.flexnoc.Switch20_main.DtpRxClkAdapt_Switch2_Async</a></td>
<td class="s8 cl rt"> 89.53</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78008_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1231.html#inst_tag_78008_Toggle" > 68.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78008_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78009"  onclick="showContent('inst_tag_78009')">config_ss_tb.DUT.flexnoc.flexnoc.Switch23_main.DtpRxClkAdapt_Switch2_Async</a></td>
<td class="s9 cl rt"> 90.12</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78009_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1231.html#inst_tag_78009_Toggle" > 70.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78009_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78023"  onclick="showContent('inst_tag_78023')">config_ss_tb.DUT.flexnoc.flexnoc.Switch13_main.DtpRxClkAdapt_Switch2_Async</a></td>
<td class="s9 cl rt"> 90.18</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78023_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1231.html#inst_tag_78023_Toggle" > 70.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78023_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78022"  onclick="showContent('inst_tag_78022')">config_ss_tb.DUT.flexnoc.flexnoc.Switch14_main.DtpRxClkAdapt_Switch2_Async</a></td>
<td class="s9 cl rt"> 90.32</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78022_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1231.html#inst_tag_78022_Toggle" > 70.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78022_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78011"  onclick="showContent('inst_tag_78011')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpRxClkAdapt_Switch50_Async</a></td>
<td class="s9 cl rt"> 91.63</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78011_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1231.html#inst_tag_78011_Toggle" > 74.90</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78011_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78021"  onclick="showContent('inst_tag_78021')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpRxClkAdapt_Switch36_Async</a></td>
<td class="s9 cl rt"> 95.59</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78021_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1231.html#inst_tag_78021_Toggle" > 86.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78021_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1231.html#inst_tag_78015"  onclick="showContent('inst_tag_78015')">config_ss_tb.DUT.flexnoc.flexnoc.Switch36Resp_main.DtpRxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s9 cl rt"> 96.31</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78015_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1231.html#inst_tag_78015_Toggle" > 88.93</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78015_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_78010'>
<hr>
<a name="inst_tag_78010"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_78010" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpRxClkAdapt_Switch36_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.98</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78010_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1231.html#inst_tag_78010_Toggle" >  3.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78010_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.57</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.68</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod424.html#inst_tag_30875" >ddr_axi_s2_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233817" id="tag_urg_inst_233817">Ofp</a></td>
<td class="s5 cl rt"> 50.67</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.64</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94088" id="tag_urg_inst_94088">Rf</a></td>
<td class="s7 cl rt"> 73.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_33989" id="tag_urg_inst_33989">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33817" id="tag_urg_inst_33817">urs41</a></td>
<td class="s9 cl rt"> 91.03</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33816" id="tag_urg_inst_33816">urs42</a></td>
<td class="s9 cl rt"> 91.03</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258870" id="tag_urg_inst_258870">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78296" id="tag_urg_inst_78296">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78016'>
<hr>
<a name="inst_tag_78016"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78016" >config_ss_tb.DUT.flexnoc.flexnoc.Switch36Resp_main.DtpRxClkAdapt_ddr_axi_s2_64_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.18</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78016_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1231.html#inst_tag_78016_Toggle" >  4.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78016_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.31</td>
<td class="s9 cl rt"> 93.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.66</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 61.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2237.html#inst_tag_194233" >Switch36Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233824" id="tag_urg_inst_233824">Ofp</a></td>
<td class="s5 cl rt"> 50.94</td>
<td class="s7 cl rt"> 78.95</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94118" id="tag_urg_inst_94118">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34006" id="tag_urg_inst_34006">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33883" id="tag_urg_inst_33883">urs41</a></td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33882" id="tag_urg_inst_33882">urs42</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_2.html#inst_tag_258953" id="tag_urg_inst_258953">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78339" id="tag_urg_inst_78339">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78013'>
<hr>
<a name="inst_tag_78013"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78013" >config_ss_tb.DUT.flexnoc.flexnoc.Switch15Resp_main.DtpRxClkAdapt_fpga_ahb_s0_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.62</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78013_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1231.html#inst_tag_78013_Toggle" > 44.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78013_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.12</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.56</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 35.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod45.html#inst_tag_1403" >Switch15Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233821" id="tag_urg_inst_233821">Ofp</a></td>
<td class="s8 cl rt"> 81.76</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.29</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94099" id="tag_urg_inst_94099">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_33994" id="tag_urg_inst_33994">urs</a></td>
<td class="s8 cl rt"> 80.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33839" id="tag_urg_inst_33839">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33838" id="tag_urg_inst_33838">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258890" id="tag_urg_inst_258890">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78313" id="tag_urg_inst_78313">uu</a></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78020'>
<hr>
<a name="inst_tag_78020"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78020" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch23Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.15</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78020_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1231.html#inst_tag_78020_Toggle" > 46.44</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78020_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.48</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1402.html#inst_tag_85573" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233828" id="tag_urg_inst_233828">Ofp</a></td>
<td class="s8 cl rt"> 81.28</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94122" id="tag_urg_inst_94122">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34010" id="tag_urg_inst_34010">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33891" id="tag_urg_inst_33891">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33890" id="tag_urg_inst_33890">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_2.html#inst_tag_258958" id="tag_urg_inst_258958">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78343" id="tag_urg_inst_78343">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78018'>
<hr>
<a name="inst_tag_78018"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78018" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch14Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.40</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78018_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1231.html#inst_tag_78018_Toggle" > 50.20</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78018_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.33</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.42</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1402.html#inst_tag_85573" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233826" id="tag_urg_inst_233826">Ofp</a></td>
<td class="s8 cl rt"> 82.58</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.75</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94120" id="tag_urg_inst_94120">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34008" id="tag_urg_inst_34008">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33887" id="tag_urg_inst_33887">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33886" id="tag_urg_inst_33886">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_2.html#inst_tag_258956" id="tag_urg_inst_258956">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78341" id="tag_urg_inst_78341">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78012'>
<hr>
<a name="inst_tag_78012"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78012" >config_ss_tb.DUT.flexnoc.flexnoc.Switch50Resp001_main.DtpRxClkAdapt_ddr_axi_s2_128_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.44</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78012_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1231.html#inst_tag_78012_Toggle" > 56.32</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78012_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.37</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.56</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 79.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2971.html#inst_tag_261134" >Switch50Resp001_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233819" id="tag_urg_inst_233819">Ofp</a></td>
<td class="s8 cl rt"> 84.49</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94095" id="tag_urg_inst_94095">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_33991" id="tag_urg_inst_33991">urs</a></td>
<td class="s9 cl rt"> 97.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33831" id="tag_urg_inst_33831">urs41</a></td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33830" id="tag_urg_inst_33830">urs42</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258884" id="tag_urg_inst_258884">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78308" id="tag_urg_inst_78308">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78019'>
<hr>
<a name="inst_tag_78019"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78019" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch20Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.57</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78019_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1231.html#inst_tag_78019_Toggle" > 56.72</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78019_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.82</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.36</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1402.html#inst_tag_85573" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233827" id="tag_urg_inst_233827">Ofp</a></td>
<td class="s8 cl rt"> 84.84</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.51</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94121" id="tag_urg_inst_94121">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34009" id="tag_urg_inst_34009">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33889" id="tag_urg_inst_33889">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33888" id="tag_urg_inst_33888">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_2.html#inst_tag_258957" id="tag_urg_inst_258957">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78342" id="tag_urg_inst_78342">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78017'>
<hr>
<a name="inst_tag_78017"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78017" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch13Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.43</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78017_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1231.html#inst_tag_78017_Toggle" > 59.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78017_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.40</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.70</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1402.html#inst_tag_85573" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233825" id="tag_urg_inst_233825">Ofp</a></td>
<td class="s8 cl rt"> 85.72</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.17</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94119" id="tag_urg_inst_94119">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34007" id="tag_urg_inst_34007">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33885" id="tag_urg_inst_33885">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33884" id="tag_urg_inst_33884">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_2.html#inst_tag_258955" id="tag_urg_inst_258955">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78340" id="tag_urg_inst_78340">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78014'>
<hr>
<a name="inst_tag_78014"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78014" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpRxClkAdapt_Switch15_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.96</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78014_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1231.html#inst_tag_78014_Toggle" > 60.87</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78014_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.86</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.50</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 46.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1211.html#inst_tag_77632" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233822" id="tag_urg_inst_233822">Ofp</a></td>
<td class="s8 cl rt"> 86.41</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.22</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94102" id="tag_urg_inst_94102">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_33995" id="tag_urg_inst_33995">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33845" id="tag_urg_inst_33845">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33844" id="tag_urg_inst_33844">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258892" id="tag_urg_inst_258892">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78318" id="tag_urg_inst_78318">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78008'>
<hr>
<a name="inst_tag_78008"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78008" >config_ss_tb.DUT.flexnoc.flexnoc.Switch20_main.DtpRxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.53</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78008_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1231.html#inst_tag_78008_Toggle" > 68.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78008_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.64</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.65</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 74.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2400.html#inst_tag_206549" >Switch20_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233815" id="tag_urg_inst_233815">Ofp</a></td>
<td class="s8 cl rt"> 89.07</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.21</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94085" id="tag_urg_inst_94085">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_33987" id="tag_urg_inst_33987">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33811" id="tag_urg_inst_33811">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33810" id="tag_urg_inst_33810">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258830" id="tag_urg_inst_258830">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78292" id="tag_urg_inst_78292">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78009'>
<hr>
<a name="inst_tag_78009"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78009" >config_ss_tb.DUT.flexnoc.flexnoc.Switch23_main.DtpRxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.12</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78009_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1231.html#inst_tag_78009_Toggle" > 70.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78009_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.05</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.27</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1219.html#inst_tag_77793" >Switch23_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233816" id="tag_urg_inst_233816">Ofp</a></td>
<td class="s8 cl rt"> 89.69</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.06</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94086" id="tag_urg_inst_94086">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_33988" id="tag_urg_inst_33988">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33813" id="tag_urg_inst_33813">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33812" id="tag_urg_inst_33812">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258847" id="tag_urg_inst_258847">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78293" id="tag_urg_inst_78293">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78023'>
<hr>
<a name="inst_tag_78023"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78023" >config_ss_tb.DUT.flexnoc.flexnoc.Switch13_main.DtpRxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.18</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78023_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1231.html#inst_tag_78023_Toggle" > 70.55</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78023_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.09</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.45</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1684.html#inst_tag_132511" >Switch13_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233833" id="tag_urg_inst_233833">Ofp</a></td>
<td class="s8 cl rt"> 89.75</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.26</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94151" id="tag_urg_inst_94151">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34021" id="tag_urg_inst_34021">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33952" id="tag_urg_inst_33952">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33951" id="tag_urg_inst_33951">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_4.html#inst_tag_259154" id="tag_urg_inst_259154">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78390" id="tag_urg_inst_78390">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78022'>
<hr>
<a name="inst_tag_78022"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78022" >config_ss_tb.DUT.flexnoc.flexnoc.Switch14_main.DtpRxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.32</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78022_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1231.html#inst_tag_78022_Toggle" > 70.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78022_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.18</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.81</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 68.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2528.html#inst_tag_215300" >Switch14_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233831" id="tag_urg_inst_233831">Ofp</a></td>
<td class="s8 cl rt"> 89.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94147" id="tag_urg_inst_94147">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34019" id="tag_urg_inst_34019">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33943" id="tag_urg_inst_33943">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33942" id="tag_urg_inst_33942">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_3.html#inst_tag_259058" id="tag_urg_inst_259058">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78384" id="tag_urg_inst_78384">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78011'>
<hr>
<a name="inst_tag_78011"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy32.html#tag_urg_inst_78011" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpRxClkAdapt_Switch50_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.63</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78011_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1231.html#inst_tag_78011_Toggle" > 74.90</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78011_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.02</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.17</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod961.html#inst_tag_68829" >ddr_axi_s2_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233818" id="tag_urg_inst_233818">Ofp</a></td>
<td class="s9 cl rt"> 90.92</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.75</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94093" id="tag_urg_inst_94093">Rf</a></td>
<td class="s7 cl rt"> 73.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_33990" id="tag_urg_inst_33990">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33827" id="tag_urg_inst_33827">urs41</a></td>
<td class="s9 cl rt"> 91.03</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33826" id="tag_urg_inst_33826">urs42</a></td>
<td class="s9 cl rt"> 91.03</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258877" id="tag_urg_inst_258877">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78305" id="tag_urg_inst_78305">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78021'>
<hr>
<a name="inst_tag_78021"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78021" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpRxClkAdapt_Switch36_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.59</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78021_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1231.html#inst_tag_78021_Toggle" > 86.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78021_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.75</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.09</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 77.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2253.html#inst_tag_194291" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233830" id="tag_urg_inst_233830">Ofp</a></td>
<td class="s9 cl rt"> 95.08</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.25</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94141" id="tag_urg_inst_94141">Rf</a></td>
<td class="s7 cl rt"> 73.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34018" id="tag_urg_inst_34018">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33931" id="tag_urg_inst_33931">urs41</a></td>
<td class="s9 cl rt"> 91.03</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33930" id="tag_urg_inst_33930">urs42</a></td>
<td class="s9 cl rt"> 91.03</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_3.html#inst_tag_259055" id="tag_urg_inst_259055">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78373" id="tag_urg_inst_78373">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_78015'>
<hr>
<a name="inst_tag_78015"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_78015" >config_ss_tb.DUT.flexnoc.flexnoc.Switch36Resp_main.DtpRxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.31</td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78015_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1231.html#inst_tag_78015_Toggle" > 88.93</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1231.html#inst_tag_78015_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.80</td>
<td class="s9 cl rt"> 98.73</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.27</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 98.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 61.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2237.html#inst_tag_194233" >Switch36Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2671.html#inst_tag_233823" id="tag_urg_inst_233823">Ofp</a></td>
<td class="s9 cl rt"> 95.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.30</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94117" id="tag_urg_inst_94117">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34005" id="tag_urg_inst_34005">urs</a></td>
<td class="s9 cl rt"> 97.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33881" id="tag_urg_inst_33881">urs41</a></td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33880" id="tag_urg_inst_33880">urs42</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_2.html#inst_tag_258952" id="tag_urg_inst_258952">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78338" id="tag_urg_inst_78338">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Tu_27fd00bf'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1231.html" >rsnoc_z_H_R_T_Aca_U_Tu_27fd00bf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1231.html" >rsnoc_z_H_R_T_Aca_U_Tu_27fd00bf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">19</td>
<td class="rt">82.61 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">468</td>
<td class="rt">92.49 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">239</td>
<td class="rt">94.47 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">229</td>
<td class="rt">90.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">19</td>
<td class="rt">82.61 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">468</td>
<td class="rt">92.49 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">239</td>
<td class="rt">94.47 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">229</td>
<td class="rt">90.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[99:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[80:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1231.html" >rsnoc_z_H_R_T_Aca_U_Tu_27fd00bf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78010'>
<a name="inst_tag_78010_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78010" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpRxClkAdapt_Switch36_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78010_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78010" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpRxClkAdapt_Switch36_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">8</td>
<td class="rt">34.78 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">20</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">12</td>
<td class="rt">4.74  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">8</td>
<td class="rt">3.16  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">8</td>
<td class="rt">34.78 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">20</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">12</td>
<td class="rt">4.74  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">8</td>
<td class="rt">3.16  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[113:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78010_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78010" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpRxClkAdapt_Switch36_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78016'>
<a name="inst_tag_78016_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78016" >config_ss_tb.DUT.flexnoc.flexnoc.Switch36Resp_main.DtpRxClkAdapt_ddr_axi_s2_64_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78016_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78016" >config_ss_tb.DUT.flexnoc.flexnoc.Switch36Resp_main.DtpRxClkAdapt_ddr_axi_s2_64_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">23</td>
<td class="rt">4.55  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">12</td>
<td class="rt">4.74  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">11</td>
<td class="rt">4.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">23</td>
<td class="rt">4.55  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">12</td>
<td class="rt">4.74  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">11</td>
<td class="rt">4.35  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[113:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78016_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78016" >config_ss_tb.DUT.flexnoc.flexnoc.Switch36Resp_main.DtpRxClkAdapt_ddr_axi_s2_64_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78013'>
<a name="inst_tag_78013_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78013" >config_ss_tb.DUT.flexnoc.flexnoc.Switch15Resp_main.DtpRxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78013_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78013" >config_ss_tb.DUT.flexnoc.flexnoc.Switch15Resp_main.DtpRxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">7</td>
<td class="rt">30.43 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">227</td>
<td class="rt">44.86 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">152</td>
<td class="rt">60.08 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">75</td>
<td class="rt">29.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">7</td>
<td class="rt">30.43 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">227</td>
<td class="rt">44.86 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">152</td>
<td class="rt">60.08 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">75</td>
<td class="rt">29.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[8:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[12:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[18:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[28:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[35:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[72:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[18:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[28:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[64:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[72:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:77]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108:107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78013_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78013" >config_ss_tb.DUT.flexnoc.flexnoc.Switch15Resp_main.DtpRxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78020'>
<a name="inst_tag_78020_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78020" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch23Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78020_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78020" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch23Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">235</td>
<td class="rt">46.44 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">129</td>
<td class="rt">50.99 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">106</td>
<td class="rt">41.90 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">235</td>
<td class="rt">46.44 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">129</td>
<td class="rt">50.99 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">106</td>
<td class="rt">41.90 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[16:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[21:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[35:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[90:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[21:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78020_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78020" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch23Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78018'>
<a name="inst_tag_78018_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78018" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch14Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78018_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78018" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch14Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">254</td>
<td class="rt">50.20 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">139</td>
<td class="rt">54.94 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">115</td>
<td class="rt">45.45 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">254</td>
<td class="rt">50.20 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">139</td>
<td class="rt">54.94 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">115</td>
<td class="rt">45.45 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[10:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[22:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[35:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[90:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[10:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[22:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[85:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78018_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78018" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch14Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78012'>
<a name="inst_tag_78012_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78012" >config_ss_tb.DUT.flexnoc.flexnoc.Switch50Resp001_main.DtpRxClkAdapt_ddr_axi_s2_128_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78012_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78012" >config_ss_tb.DUT.flexnoc.flexnoc.Switch50Resp001_main.DtpRxClkAdapt_ddr_axi_s2_128_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">16</td>
<td class="rt">69.57 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">285</td>
<td class="rt">56.32 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">149</td>
<td class="rt">58.89 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">136</td>
<td class="rt">53.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">16</td>
<td class="rt">69.57 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">285</td>
<td class="rt">56.32 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">149</td>
<td class="rt">58.89 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">136</td>
<td class="rt">53.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78012_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78012" >config_ss_tb.DUT.flexnoc.flexnoc.Switch50Resp001_main.DtpRxClkAdapt_ddr_axi_s2_128_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78019'>
<a name="inst_tag_78019_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78019" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch20Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78019_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78019" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch20Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">287</td>
<td class="rt">56.72 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">155</td>
<td class="rt">61.26 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">132</td>
<td class="rt">52.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">287</td>
<td class="rt">56.72 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">155</td>
<td class="rt">61.26 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">132</td>
<td class="rt">52.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[90:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[34:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78019_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78019" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch20Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78017'>
<a name="inst_tag_78017_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78017" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch13Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78017_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78017" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch13Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">300</td>
<td class="rt">59.29 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">161</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">139</td>
<td class="rt">54.94 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">300</td>
<td class="rt">59.29 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">161</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">139</td>
<td class="rt">54.94 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[90:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78017_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78017" >config_ss_tb.DUT.flexnoc.flexnoc.Switch1Resp002_main.DtpRxClkAdapt_Switch13Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78014'>
<a name="inst_tag_78014_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78014" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpRxClkAdapt_Switch15_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78014_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78014" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpRxClkAdapt_Switch15_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">12</td>
<td class="rt">52.17 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">308</td>
<td class="rt">60.87 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">177</td>
<td class="rt">69.96 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">131</td>
<td class="rt">51.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">12</td>
<td class="rt">52.17 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">308</td>
<td class="rt">60.87 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">177</td>
<td class="rt">69.96 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">131</td>
<td class="rt">51.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[72:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[84:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[91:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[97:92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[110:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[64:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[72:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:77]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108:107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78014_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78014" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpRxClkAdapt_Switch15_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78008'>
<a name="inst_tag_78008_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78008" >config_ss_tb.DUT.flexnoc.flexnoc.Switch20_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78008_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78008" >config_ss_tb.DUT.flexnoc.flexnoc.Switch20_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">347</td>
<td class="rt">68.58 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">181</td>
<td class="rt">71.54 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">166</td>
<td class="rt">65.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">347</td>
<td class="rt">68.58 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">181</td>
<td class="rt">71.54 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">166</td>
<td class="rt">65.61 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78008_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78008" >config_ss_tb.DUT.flexnoc.flexnoc.Switch20_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78009'>
<a name="inst_tag_78009_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78009" >config_ss_tb.DUT.flexnoc.flexnoc.Switch23_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78009_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78009" >config_ss_tb.DUT.flexnoc.flexnoc.Switch23_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">356</td>
<td class="rt">70.36 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">187</td>
<td class="rt">73.91 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">169</td>
<td class="rt">66.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">356</td>
<td class="rt">70.36 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">187</td>
<td class="rt">73.91 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">169</td>
<td class="rt">66.80 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78009_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78009" >config_ss_tb.DUT.flexnoc.flexnoc.Switch23_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78023'>
<a name="inst_tag_78023_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78023" >config_ss_tb.DUT.flexnoc.flexnoc.Switch13_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78023_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78023" >config_ss_tb.DUT.flexnoc.flexnoc.Switch13_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">357</td>
<td class="rt">70.55 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">187</td>
<td class="rt">73.91 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">170</td>
<td class="rt">67.19 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">357</td>
<td class="rt">70.55 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">187</td>
<td class="rt">73.91 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">170</td>
<td class="rt">67.19 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78023_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78023" >config_ss_tb.DUT.flexnoc.flexnoc.Switch13_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78022'>
<a name="inst_tag_78022_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78022" >config_ss_tb.DUT.flexnoc.flexnoc.Switch14_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78022_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78022" >config_ss_tb.DUT.flexnoc.flexnoc.Switch14_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">359</td>
<td class="rt">70.95 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">189</td>
<td class="rt">74.70 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">170</td>
<td class="rt">67.19 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">359</td>
<td class="rt">70.95 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">189</td>
<td class="rt">74.70 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">170</td>
<td class="rt">67.19 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[85:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78022_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78022" >config_ss_tb.DUT.flexnoc.flexnoc.Switch14_main.DtpRxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78011'>
<a name="inst_tag_78011_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78011" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpRxClkAdapt_Switch50_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78011_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78011" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpRxClkAdapt_Switch50_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">379</td>
<td class="rt">74.90 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">205</td>
<td class="rt">81.03 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">174</td>
<td class="rt">68.77 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">379</td>
<td class="rt">74.90 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">205</td>
<td class="rt">81.03 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">174</td>
<td class="rt">68.77 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[79:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[82:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[90:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[60:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78011_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78011" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpRxClkAdapt_Switch50_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78021'>
<a name="inst_tag_78021_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78021" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpRxClkAdapt_Switch36_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78021_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78021" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpRxClkAdapt_Switch36_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">15</td>
<td class="rt">65.22 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">439</td>
<td class="rt">86.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">225</td>
<td class="rt">88.93 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">214</td>
<td class="rt">84.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">15</td>
<td class="rt">65.22 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">439</td>
<td class="rt">86.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">225</td>
<td class="rt">88.93 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">214</td>
<td class="rt">84.58 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[73:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[106:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[80:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78021_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78021" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpRxClkAdapt_Switch36_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_78015'>
<a name="inst_tag_78015_Line"></a>
<b>Line Coverage for Instance : <a href="mod1231.html#inst_tag_78015" >config_ss_tb.DUT.flexnoc.flexnoc.Switch36Resp_main.DtpRxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>78286</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
78246                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78247      1/1          		if ( ! Sys_Clk_RstN )
78248      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
78249      1/1          		else if ( RegRd | ~ PwrOn )
78250      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78251                   	assign Int_RdPtr = RdPtr_0;
78252                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78253      1/1          		if ( ! Sys_Clk_RstN )
78254      1/1          			RdPtr_0 &lt;= #1.0 ( 3'b0 );
78255      1/1          		else if ( RegRd | ~ PwrOn )
78256      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 3'b001 &amp; ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78257                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
78258                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
78259                   	assign WakeUpInt = ~ RdEmpty;
78260                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78261                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
78262                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
78263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78264      1/1          		if ( ! Sys_Clk_RstN )
78265      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78266      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
78267                   	assign Tx_Data = TxOut_Data;
78268                   	assign Tx_Head = TxOut_Head;
78269                   	assign Tx_Tail = TxOut_Tail;
78270                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
78271                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
78272                   			.Clk( Sys_Clk )
78273                   		,	.Clk_ClkS( Sys_Clk_ClkS )
78274                   		,	.Clk_En( Sys_Clk_En )
78275                   		,	.Clk_EnS( Sys_Clk_EnS )
78276                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
78277                   		,	.Clk_RstN( Sys_Clk_RstN )
78278                   		,	.Clk_Tm( Sys_Clk_Tm )
78279                   		,	.O( Cont )
78280                   		,	.Reset( Tx1_Rdy )
78281                   		,	.Set( Tx1_Vld )
78282                   		);
78283                   	// synopsys translate_off
78284                   	// synthesis translate_off
78285                   	always @( posedge Sys_Clk )
78286      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
78287      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
78288      <font color = "grey">unreachable  </font>				dontStop = 0;
78289      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
78290      <font color = "grey">unreachable  </font>				if (!dontStop) begin
78291      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
78292      <font color = "grey">unreachable  </font>					$stop;
78293                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
78294                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_78015_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1231.html#inst_tag_78015" >config_ss_tb.DUT.flexnoc.flexnoc.Switch36Resp_main.DtpRxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">16</td>
<td class="rt">69.57 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">506</td>
<td class="rt">450</td>
<td class="rt">88.93 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">231</td>
<td class="rt">91.30 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">219</td>
<td class="rt">86.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">16</td>
<td class="rt">69.57 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">506</td>
<td class="rt">450</td>
<td class="rt">88.93 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">253</td>
<td class="rt">231</td>
<td class="rt">91.30 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">253</td>
<td class="rt">219</td>
<td class="rt">86.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[73:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[86:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[106:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_78015_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1231.html#inst_tag_78015" >config_ss_tb.DUT.flexnoc.flexnoc.Switch36Resp_main.DtpRxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78247      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78248      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78249      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78250      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78253      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78254      			RdPtr_0 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78255      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78256      			RdPtr_0 <= #1.0 ( RdPtr_0 + 3'b001 & ~ { 3 { ( RdPtr_0 == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78265      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78266      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_78008">
    <li>
      <a href="#inst_tag_78008_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78008_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78008_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78009">
    <li>
      <a href="#inst_tag_78009_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78009_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78009_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78010">
    <li>
      <a href="#inst_tag_78010_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78010_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78010_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78011">
    <li>
      <a href="#inst_tag_78011_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78011_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78011_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78012">
    <li>
      <a href="#inst_tag_78012_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78012_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78012_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78013">
    <li>
      <a href="#inst_tag_78013_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78013_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78013_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78014">
    <li>
      <a href="#inst_tag_78014_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78014_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78014_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78015">
    <li>
      <a href="#inst_tag_78015_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78015_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78015_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78016">
    <li>
      <a href="#inst_tag_78016_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78016_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78016_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78017">
    <li>
      <a href="#inst_tag_78017_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78017_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78017_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78018">
    <li>
      <a href="#inst_tag_78018_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78018_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78018_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78019">
    <li>
      <a href="#inst_tag_78019_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78019_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78019_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78020">
    <li>
      <a href="#inst_tag_78020_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78020_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78020_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78021">
    <li>
      <a href="#inst_tag_78021_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78021_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78021_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78022">
    <li>
      <a href="#inst_tag_78022_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78022_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78022_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_78023">
    <li>
      <a href="#inst_tag_78023_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_78023_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_78023_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Tu_27fd00bf">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
