$comment
	File created using the following command:
		vcd file DivisibilityBy3.msim.vcd -direction
$end
$date
	Sat Mar 05 17:33:54 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module DivisibilityBy3_vlg_vec_tst $end
$var reg 1 ! Input0 $end
$var reg 1 " Input1 $end
$var reg 1 # Input2 $end
$var reg 1 $ Input3 $end
$var reg 1 % Input4 $end
$var reg 1 & Input5 $end
$var reg 1 ' Input6 $end
$var reg 1 ( Input7 $end
$var reg 1 ) Input8 $end
$var reg 1 * Input9 $end
$var reg 1 + Input10 $end
$var reg 1 , Input11 $end
$var reg 1 - Input12 $end
$var reg 1 . Input13 $end
$var reg 1 / Input14 $end
$var reg 1 0 Input15 $end
$var wire 1 1 Is_Divisable_By_3 $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 Is_Divisable_By_3~output_o $end
$var wire 1 9 Input0~input_o $end
$var wire 1 : Input4~input_o $end
$var wire 1 ; Input8~input_o $end
$var wire 1 < Input12~input_o $end
$var wire 1 = inst2|inst|inst2~combout $end
$var wire 1 > Input1~input_o $end
$var wire 1 ? Input5~input_o $end
$var wire 1 @ inst|inst1|inst~combout $end
$var wire 1 A Input9~input_o $end
$var wire 1 B Input13~input_o $end
$var wire 1 C inst1|inst1|inst~combout $end
$var wire 1 D inst2|inst1|inst~combout $end
$var wire 1 E Input2~input_o $end
$var wire 1 F Input6~input_o $end
$var wire 1 G inst|inst1|inst4~combout $end
$var wire 1 H Input3~input_o $end
$var wire 1 I Input7~input_o $end
$var wire 1 J inst|inst3|inst~combout $end
$var wire 1 K Input10~input_o $end
$var wire 1 L Input14~input_o $end
$var wire 1 M inst1|inst2|inst4~combout $end
$var wire 1 N Input11~input_o $end
$var wire 1 O Input15~input_o $end
$var wire 1 P inst|inst2|inst~combout $end
$var wire 1 Q inst1|inst2|inst~combout $end
$var wire 1 R inst2|inst2|inst4~combout $end
$var wire 1 S inst|inst3|inst4~combout $end
$var wire 1 T inst2|inst4|inst~combout $end
$var wire 1 U inst2|inst3|inst~combout $end
$var wire 1 V inst2|inst4|inst4~combout $end
$var wire 1 W inst2|inst|inst1~combout $end
$var wire 1 X inst12~0_combout $end
$var wire 1 Y inst12~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
1%
1&
0'
0(
1)
1*
0+
0,
1-
1.
0/
00
11
02
13
x4
15
16
17
18
19
1:
1;
1<
0=
1>
1?
1@
1A
1B
1C
0D
0E
0F
1G
0H
0I
0J
0K
0L
0M
0N
0O
1P
1Q
1R
0S
0T
1U
0V
0W
1X
1Y
$end
#10000
0!
0"
0%
0&
0)
0*
0-
0.
09
0>
0:
0?
0;
0A
0<
0B
0Q
0C
0P
0G
0@
0X
0R
0U
0Y
08
01
1Y
18
11
#20000
1!
1%
1)
1-
19
1:
1;
1<
1C
1@
1X
0Y
08
01
#30000
0!
0%
0)
0-
09
0:
0;
0<
0C
0@
0X
1Y
18
11
#40000
1&
1*
1!
1)
1?
1A
19
1;
1C
1=
1@
1X
1D
#50000
0&
0*
0!
0)
0?
0A
09
0;
0C
0=
0@
0X
0D
#60000
1/
1L
1Q
1X
0Y
08
01
#70000
0/
0L
0Q
0X
1Y
18
11
#1000000
