--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10218 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.134ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_28 (SLICE_X46Y63.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.956ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.993 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y51.D4      net (fanout=1)        0.814   douta<19>
    SLICE_X47Y51.D       Tilo                  0.043   Data_in<19>
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X56Y52.C1      net (fanout=3)        0.719   Data_in<19>
    SLICE_X56Y52.CMUX    Tilo                  0.244   Addr_out<19>
                                                       U5/MUX1_DispData/Mmux_o_310
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X48Y62.A2      net (fanout=15)       0.827   Disp_num<19>
    SLICE_X48Y62.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS3/MSEG/XLXI_6
    SLICE_X46Y62.B2      net (fanout=2)        0.496   U6/SM1/HTS3/MSEG/XLXN_26
    SLICE_X46Y62.B       Tilo                  0.043   U1/U1_2/Regs/Mmux_reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT_855
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X46Y62.A4      net (fanout=1)        0.244   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X46Y62.A       Tilo                  0.043   U1/U1_2/Regs/Mmux_reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT_855
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X46Y63.D1      net (fanout=1)        0.456   U6/XLXN_390<28>
    SLICE_X46Y63.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X46Y63.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X46Y63.CLK     Tas                  -0.023   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.956ns (2.236ns logic, 3.720ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.745ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.993 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y51.D4      net (fanout=1)        0.814   douta<19>
    SLICE_X47Y51.D       Tilo                  0.043   Data_in<19>
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X56Y52.C1      net (fanout=3)        0.719   Data_in<19>
    SLICE_X56Y52.CMUX    Tilo                  0.244   Addr_out<19>
                                                       U5/MUX1_DispData/Mmux_o_310
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X47Y62.C6      net (fanout=15)       0.735   Disp_num<19>
    SLICE_X47Y62.C       Tilo                  0.043   U6/XLXN_390<31>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X46Y62.B3      net (fanout=2)        0.377   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X46Y62.B       Tilo                  0.043   U1/U1_2/Regs/Mmux_reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT_855
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X46Y62.A4      net (fanout=1)        0.244   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X46Y62.A       Tilo                  0.043   U1/U1_2/Regs/Mmux_reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT_855
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X46Y63.D1      net (fanout=1)        0.456   U6/XLXN_390<28>
    SLICE_X46Y63.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X46Y63.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X46Y63.CLK     Tas                  -0.023   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.745ns (2.236ns logic, 3.509ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.716ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.993 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO16 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X51Y49.A1      net (fanout=1)        0.774   douta<16>
    SLICE_X51Y49.A       Tilo                  0.043   U1/U1_2/Regs/register_31<979>
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X52Y49.C3      net (fanout=6)        0.467   Data_in<16>
    SLICE_X52Y49.CMUX    Tilo                  0.244   Addr_out<16>
                                                       U5/MUX1_DispData/Mmux_o_37
                                                       U5/MUX1_DispData/Mmux_o_2_f7_6
    SLICE_X48Y62.A6      net (fanout=15)       0.879   Disp_num<16>
    SLICE_X48Y62.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS3/MSEG/XLXI_6
    SLICE_X46Y62.B2      net (fanout=2)        0.496   U6/SM1/HTS3/MSEG/XLXN_26
    SLICE_X46Y62.B       Tilo                  0.043   U1/U1_2/Regs/Mmux_reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT_855
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X46Y62.A4      net (fanout=1)        0.244   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X46Y62.A       Tilo                  0.043   U1/U1_2/Regs/Mmux_reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT_855
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X46Y63.D1      net (fanout=1)        0.456   U6/XLXN_390<28>
    SLICE_X46Y63.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X46Y63.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X46Y63.CLK     Tas                  -0.023   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.716ns (2.236ns logic, 3.480ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_60 (SLICE_X42Y60.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.919ns (Levels of Logic = 7)
  Clock Path Skew:      -0.141ns (0.995 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO2  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y57.A6      net (fanout=1)        0.548   douta<2>
    SLICE_X59Y57.A       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X48Y49.C3      net (fanout=3)        1.024   Data_in<2>
    SLICE_X48Y49.CMUX    Tilo                  0.244   Addr_out<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X43Y59.A2      net (fanout=15)       0.900   Disp_num<2>
    SLICE_X43Y59.A       Tilo                  0.043   U6/XLXN_390<49>
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X42Y58.B4      net (fanout=2)        0.336   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X42Y58.B       Tilo                  0.043   U6/XLXN_390<54>
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X42Y58.A4      net (fanout=1)        0.244   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X42Y58.A       Tilo                  0.043   U6/XLXN_390<54>
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X42Y60.D1      net (fanout=1)        0.467   U6/XLXN_390<60>
    SLICE_X42Y60.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X42Y60.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X42Y60.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      5.919ns (2.236ns logic, 3.683ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.876ns (Levels of Logic = 7)
  Clock Path Skew:      -0.141ns (0.995 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO2  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y57.A6      net (fanout=1)        0.548   douta<2>
    SLICE_X59Y57.A       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X48Y49.C3      net (fanout=3)        1.024   Data_in<2>
    SLICE_X48Y49.CMUX    Tilo                  0.244   Addr_out<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X43Y57.B4      net (fanout=15)       0.752   Disp_num<2>
    SLICE_X43Y57.B       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_26
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X42Y58.B2      net (fanout=2)        0.441   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X42Y58.B       Tilo                  0.043   U6/XLXN_390<54>
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X42Y58.A4      net (fanout=1)        0.244   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X42Y58.A       Tilo                  0.043   U6/XLXN_390<54>
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X42Y60.D1      net (fanout=1)        0.467   U6/XLXN_390<60>
    SLICE_X42Y60.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X42Y60.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X42Y60.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      5.876ns (2.236ns logic, 3.640ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.526ns (Levels of Logic = 7)
  Clock Path Skew:      -0.141ns (0.995 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO3  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y50.C4      net (fanout=1)        0.627   douta<3>
    SLICE_X59Y50.C       Tilo                  0.043   Data_in<14>
                                                       U4/Mmux_Cpu_data4bus261
    SLICE_X50Y48.C1      net (fanout=3)        0.650   Data_in<3>
    SLICE_X50Y48.CMUX    Tilo                  0.239   Addr_out<3>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X43Y57.B5      net (fanout=15)       0.702   Disp_num<3>
    SLICE_X43Y57.B       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_26
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X42Y58.B2      net (fanout=2)        0.441   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X42Y58.B       Tilo                  0.043   U6/XLXN_390<54>
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X42Y58.A4      net (fanout=1)        0.244   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X42Y58.A       Tilo                  0.043   U6/XLXN_390<54>
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X42Y60.D1      net (fanout=1)        0.467   U6/XLXN_390<60>
    SLICE_X42Y60.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X42Y60.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X42Y60.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      5.526ns (2.231ns logic, 3.295ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X42Y61.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.830ns (Levels of Logic = 7)
  Clock Path Skew:      -0.142ns (0.994 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO6  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X56Y50.C2      net (fanout=1)        0.655   douta<6>
    SLICE_X56Y50.C       Tilo                  0.043   U1/U1_2/U1_1/Mmux_res133
                                                       U4/Mmux_Cpu_data4bus291
    SLICE_X51Y46.C5      net (fanout=3)        0.384   Data_in<6>
    SLICE_X51Y46.CMUX    Tilo                  0.244   Addr_out<6>
                                                       U5/MUX1_DispData/Mmux_o_328
                                                       U5/MUX1_DispData/Mmux_o_2_f7_27
    SLICE_X42Y57.A1      net (fanout=15)       0.947   Disp_num<6>
    SLICE_X42Y57.A       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X43Y58.B2      net (fanout=2)        0.519   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X43Y58.B       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X43Y58.A4      net (fanout=1)        0.232   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X43Y58.A       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X42Y61.D1      net (fanout=1)        0.693   U6/XLXN_390<52>
    SLICE_X42Y61.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X42Y61.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X42Y61.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (2.236ns logic, 3.594ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.830ns (Levels of Logic = 7)
  Clock Path Skew:      -0.142ns (0.994 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO5  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y49.D2      net (fanout=1)        0.816   douta<5>
    SLICE_X50Y49.D       Tilo                  0.043   Data_in<5>
                                                       U4/Mmux_Cpu_data4bus281
    SLICE_X50Y45.C5      net (fanout=3)        0.352   Data_in<5>
    SLICE_X50Y45.CMUX    Tilo                  0.239   Addr_out<5>
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X45Y58.A1      net (fanout=14)       1.000   Disp_num<5>
    SLICE_X45Y58.A       Tilo                  0.043   U6/XLXN_390<62>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X43Y58.B4      net (fanout=2)        0.342   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X43Y58.B       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X43Y58.A4      net (fanout=1)        0.232   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X43Y58.A       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X42Y61.D1      net (fanout=1)        0.693   U6/XLXN_390<52>
    SLICE_X42Y61.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X42Y61.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X42Y61.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (2.231ns logic, 3.599ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.764ns (Levels of Logic = 7)
  Clock Path Skew:      -0.142ns (0.994 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO4  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y50.A1      net (fanout=1)        0.568   douta<4>
    SLICE_X61Y50.A       Tilo                  0.043   U1/U1_2/Regs/Mmux_reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT_710
                                                       U4/Mmux_Cpu_data4bus271
    SLICE_X48Y46.C6      net (fanout=3)        0.522   Data_in<4>
    SLICE_X48Y46.CMUX    Tilo                  0.244   Addr_out<4>
                                                       U5/MUX1_DispData/Mmux_o_326
                                                       U5/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X42Y57.A3      net (fanout=15)       0.830   Disp_num<4>
    SLICE_X42Y57.A       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X43Y58.B2      net (fanout=2)        0.519   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X43Y58.B       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X43Y58.A4      net (fanout=1)        0.232   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X43Y58.A       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X42Y61.D1      net (fanout=1)        0.693   U6/XLXN_390<52>
    SLICE_X42Y61.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X42Y61.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X42Y61.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.764ns (2.236ns logic, 3.528ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/EN (SLICE_X26Y67.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/start_1 (FF)
  Destination:          U6/M2/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/start_1 to U6/M2/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.CQ      Tcko                  0.100   U6/M2/start<1>
                                                       U6/M2/start_1
    SLICE_X26Y67.C4      net (fanout=3)        0.128   U6/M2/start<1>
    SLICE_X26Y67.CLK     Tah         (-Th)     0.046   U6/M2/state_FSM_FFd2
                                                       U6/M2/EN_rstpot
                                                       U6/M2/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (0.054ns logic, 0.128ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X26Y67.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y68.CQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X26Y67.A6      net (fanout=4)        0.122   U6/M2/shift_count<5>
    SLICE_X26Y67.CLK     Tah         (-Th)     0.032   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.190ns (0.068ns logic, 0.122ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/EN (SLICE_X26Y67.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/start_0 (FF)
  Destination:          U6/M2/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/start_0 to U6/M2/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.BQ      Tcko                  0.100   U6/M2/start<1>
                                                       U6/M2/start_0
    SLICE_X26Y67.C5      net (fanout=4)        0.135   U6/M2/start<0>
    SLICE_X26Y67.CLK     Tah         (-Th)     0.045   U6/M2/state_FSM_FFd2
                                                       U6/M2/EN_rstpot
                                                       U6/M2/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.190ns (0.055ns logic, 0.135ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.134|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10218 paths, 0 nets, and 2167 connections

Design statistics:
   Minimum period:   6.134ns{1}   (Maximum frequency: 163.026MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 20 15:12:32 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 787 MB



