vendor_name = ModelSim
source_file = 1, C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad3/zad3.vhdl
source_file = 1, C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad3/zad3_tb.vhdl
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad3/db/zad3.cbx.xml
design_name = hard_block
design_name = zad3
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, zad3, 1
instance = comp, \oRESULT[0]~output\, oRESULT[0]~output, zad3, 1
instance = comp, \oRESULT[1]~output\, oRESULT[1]~output, zad3, 1
instance = comp, \oRESULT[2]~output\, oRESULT[2]~output, zad3, 1
instance = comp, \oRESULT[3]~output\, oRESULT[3]~output, zad3, 1
instance = comp, \oRESULT[4]~output\, oRESULT[4]~output, zad3, 1
instance = comp, \oRESULT[5]~output\, oRESULT[5]~output, zad3, 1
instance = comp, \oRESULT[6]~output\, oRESULT[6]~output, zad3, 1
instance = comp, \oRESULT[7]~output\, oRESULT[7]~output, zad3, 1
instance = comp, \oCOMP~output\, oCOMP~output, zad3, 1
instance = comp, \iCLK~input\, iCLK~input, zad3, 1
instance = comp, \iCLK~inputclkctrl\, iCLK~inputclkctrl, zad3, 1
instance = comp, \Add6~2\, Add6~2, zad3, 1
instance = comp, \Add6~4\, Add6~4, zad3, 1
instance = comp, \iRST~input\, iRST~input, zad3, 1
instance = comp, \iRST~inputclkctrl\, iRST~inputclkctrl, zad3, 1
instance = comp, \iEN~input\, iEN~input, zad3, 1
instance = comp, \sCOUNT[2]\, sCOUNT[2], zad3, 1
instance = comp, \Equal0~0\, Equal0~0, zad3, 1
instance = comp, \Add6~6\, Add6~6, zad3, 1
instance = comp, \sCOUNT~2\, sCOUNT~2, zad3, 1
instance = comp, \sCOUNT[3]\, sCOUNT[3], zad3, 1
instance = comp, \Add6~8\, Add6~8, zad3, 1
instance = comp, \sCOUNT~1\, sCOUNT~1, zad3, 1
instance = comp, \sCOUNT[4]\, sCOUNT[4], zad3, 1
instance = comp, \Equal0~1\, Equal0~1, zad3, 1
instance = comp, \Add6~0\, Add6~0, zad3, 1
instance = comp, \sCOUNT~0\, sCOUNT~0, zad3, 1
instance = comp, \sCOUNT[0]\, sCOUNT[0], zad3, 1
instance = comp, \sCOUNT[1]\, sCOUNT[1], zad3, 1
instance = comp, \iB[0]~input\, iB[0]~input, zad3, 1
instance = comp, \iA[4]~input\, iA[4]~input, zad3, 1
instance = comp, \iA[3]~input\, iA[3]~input, zad3, 1
instance = comp, \iA[2]~input\, iA[2]~input, zad3, 1
instance = comp, \iA[1]~input\, iA[1]~input, zad3, 1
instance = comp, \iA[0]~input\, iA[0]~input, zad3, 1
instance = comp, \Add0~1\, Add0~1, zad3, 1
instance = comp, \Add0~3\, Add0~3, zad3, 1
instance = comp, \Add0~5\, Add0~5, zad3, 1
instance = comp, \Add0~6\, Add0~6, zad3, 1
instance = comp, \sRESULT~4\, sRESULT~4, zad3, 1
instance = comp, \iC[0]~input\, iC[0]~input, zad3, 1
instance = comp, \Add2~0\, Add2~0, zad3, 1
instance = comp, \iD[0]~input\, iD[0]~input, zad3, 1
instance = comp, \Add3~0\, Add3~0, zad3, 1
instance = comp, \sSUM[0]~0\, sSUM[0]~0, zad3, 1
instance = comp, \sRESULT~16\, sRESULT~16, zad3, 1
instance = comp, \iD[1]~input\, iD[1]~input, zad3, 1
instance = comp, \Add3~2\, Add3~2, zad3, 1
instance = comp, \iC[1]~input\, iC[1]~input, zad3, 1
instance = comp, \Add2~2\, Add2~2, zad3, 1
instance = comp, \sSUM[1]~2\, sSUM[1]~2, zad3, 1
instance = comp, \iA[5]~input\, iA[5]~input, zad3, 1
instance = comp, \Add0~8\, Add0~8, zad3, 1
instance = comp, \iB[1]~input\, iB[1]~input, zad3, 1
instance = comp, \sRESULT~6\, sRESULT~6, zad3, 1
instance = comp, \sRESULT~7\, sRESULT~7, zad3, 1
instance = comp, \iB[2]~input\, iB[2]~input, zad3, 1
instance = comp, \iA[6]~input\, iA[6]~input, zad3, 1
instance = comp, \Add0~10\, Add0~10, zad3, 1
instance = comp, \sRESULT~8\, sRESULT~8, zad3, 1
instance = comp, \iC[2]~input\, iC[2]~input, zad3, 1
instance = comp, \Add2~4\, Add2~4, zad3, 1
instance = comp, \iD[2]~input\, iD[2]~input, zad3, 1
instance = comp, \Add3~4\, Add3~4, zad3, 1
instance = comp, \sSUM[2]~4\, sSUM[2]~4, zad3, 1
instance = comp, \sRESULT~17\, sRESULT~17, zad3, 1
instance = comp, \iB[3]~input\, iB[3]~input, zad3, 1
instance = comp, \iA[7]~input\, iA[7]~input, zad3, 1
instance = comp, \Add0~12\, Add0~12, zad3, 1
instance = comp, \sRESULT~9\, sRESULT~9, zad3, 1
instance = comp, \iD[3]~input\, iD[3]~input, zad3, 1
instance = comp, \Add3~6\, Add3~6, zad3, 1
instance = comp, \iC[3]~input\, iC[3]~input, zad3, 1
instance = comp, \Add2~6\, Add2~6, zad3, 1
instance = comp, \sSUM[3]~6\, sSUM[3]~6, zad3, 1
instance = comp, \sRESULT~10\, sRESULT~10, zad3, 1
instance = comp, \iD[4]~input\, iD[4]~input, zad3, 1
instance = comp, \Add3~8\, Add3~8, zad3, 1
instance = comp, \iC[4]~input\, iC[4]~input, zad3, 1
instance = comp, \Add2~8\, Add2~8, zad3, 1
instance = comp, \sSUM[4]~8\, sSUM[4]~8, zad3, 1
instance = comp, \iB[4]~input\, iB[4]~input, zad3, 1
instance = comp, \sFUN[3]~1\, sFUN[3]~1, zad3, 1
instance = comp, \sFUN[4]~2\, sFUN[4]~2, zad3, 1
instance = comp, \sRESULT~11\, sRESULT~11, zad3, 1
instance = comp, \sRESULT~12\, sRESULT~12, zad3, 1
instance = comp, \iC[5]~input\, iC[5]~input, zad3, 1
instance = comp, \Add2~10\, Add2~10, zad3, 1
instance = comp, \iD[5]~input\, iD[5]~input, zad3, 1
instance = comp, \Add3~10\, Add3~10, zad3, 1
instance = comp, \sSUM[5]~10\, sSUM[5]~10, zad3, 1
instance = comp, \sRESULT~13\, sRESULT~13, zad3, 1
instance = comp, \sRESULT~5\, sRESULT~5, zad3, 1
instance = comp, \iC[6]~input\, iC[6]~input, zad3, 1
instance = comp, \iD[6]~input\, iD[6]~input, zad3, 1
instance = comp, \sSUM[6]~12\, sSUM[6]~12, zad3, 1
instance = comp, \sRESULT~14\, sRESULT~14, zad3, 1
instance = comp, \sSUM[7]~14\, sSUM[7]~14, zad3, 1
instance = comp, \sRESULT~15\, sRESULT~15, zad3, 1
instance = comp, \LessThan0~1\, LessThan0~1, zad3, 1
instance = comp, \LessThan0~2\, LessThan0~2, zad3, 1
instance = comp, \LessThan0~0\, LessThan0~0, zad3, 1
instance = comp, \LessThan0~3\, LessThan0~3, zad3, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, zad3, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, zad3, 1
