#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13ce22470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13ce220c0 .scope module, "test_top" "test_top" 3 2;
 .timescale -9 -12;
v0x13ce38030_0 .var "pin_clock", 0 0;
v0x13ce38100_0 .net "pin_led", 3 0, L_0x13ce38aa0;  1 drivers
v0x13ce38190_0 .var "pin_n_reset", 0 0;
v0x13ce38220_0 .var "pin_switch", 3 0;
S_0x13ce0af50 .scope module, "top" "top" 3 7, 4 1 0, S_0x13ce220c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pin_clock";
    .port_info 1 /INPUT 1 "pin_n_reset";
    .port_info 2 /INPUT 4 "pin_switch";
    .port_info 3 /OUTPUT 4 "pin_led";
v0x13ce37c20_0 .net "clk", 0 0, v0x13ce37b60_0;  1 drivers
v0x13ce37cb0_0 .net "pin_clock", 0 0, v0x13ce38030_0;  1 drivers
v0x13ce37d60_0 .net "pin_led", 3 0, L_0x13ce38aa0;  alias, 1 drivers
v0x13ce37e50_0 .net "pin_n_reset", 0 0, v0x13ce38190_0;  1 drivers
v0x13ce37f20_0 .net "pin_switch", 3 0, v0x13ce38220_0;  1 drivers
S_0x13ce0b0c0 .scope module, "mother_board" "mother_board" 4 13, 5 1 0, S_0x13ce0af50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_reset";
    .port_info 2 /INPUT 4 "switch";
    .port_info 3 /OUTPUT 4 "led";
v0x13ce36c70_0 .net "addr", 3 0, L_0x13ce38a30;  1 drivers
v0x13ce36d50_0 .net "clk", 0 0, v0x13ce37b60_0;  alias, 1 drivers
v0x13ce36df0_0 .net "data", 7 0, v0x13ce36ba0_0;  1 drivers
v0x13ce36ee0_0 .net "led", 3 0, L_0x13ce38aa0;  alias, 1 drivers
v0x13ce36f70_0 .net "n_reset", 0 0, v0x13ce38190_0;  alias, 1 drivers
v0x13ce37040_0 .net "switch", 3 0, v0x13ce38220_0;  alias, 1 drivers
S_0x13ce08530 .scope module, "cpu" "cpu" 5 10, 6 1 0, S_0x13ce0b0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_reset";
    .port_info 2 /OUTPUT 4 "addr";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /INPUT 4 "switch";
    .port_info 5 /OUTPUT 4 "led";
L_0x13ce38a30 .functor BUFZ 4, v0x13ce36010_0, C4<0000>, C4<0000>, C4<0000>;
L_0x13ce38aa0 .functor BUFZ 4, v0x13ce36680_0, C4<0000>, C4<0000>, C4<0000>;
v0x13ce212e0_0 .var "a", 3 0;
v0x13ce35bc0_0 .net "addr", 3 0, L_0x13ce38a30;  alias, 1 drivers
v0x13ce35c70_0 .var "b", 3 0;
v0x13ce35d30_0 .var "cf", 0 0;
v0x13ce35dd0_0 .net "clk", 0 0, v0x13ce37b60_0;  alias, 1 drivers
v0x13ce35eb0_0 .net "data", 7 0, v0x13ce36ba0_0;  alias, 1 drivers
v0x13ce35f60_0 .net "imm", 3 0, L_0x13ce38910;  1 drivers
v0x13ce36010_0 .var "ip", 3 0;
v0x13ce360c0_0 .net "led", 3 0, L_0x13ce38aa0;  alias, 1 drivers
v0x13ce361d0_0 .net "n_reset", 0 0, v0x13ce38190_0;  alias, 1 drivers
v0x13ce36270_0 .var "next_a", 3 0;
v0x13ce36320_0 .var "next_b", 3 0;
v0x13ce363d0_0 .var "next_cf", 0 0;
v0x13ce36470_0 .var "next_ip", 3 0;
v0x13ce36520_0 .var "next_out", 3 0;
v0x13ce365d0_0 .net "opecode", 3 0, L_0x13ce38870;  1 drivers
v0x13ce36680_0 .var "out", 3 0;
v0x13ce36810_0 .net "switch", 3 0, v0x13ce38220_0;  alias, 1 drivers
E_0x13ce1f8a0/0 .event edge, v0x13ce212e0_0, v0x13ce35c70_0, v0x13ce36010_0, v0x13ce36680_0;
E_0x13ce1f8a0/1 .event edge, v0x13ce365d0_0, v0x13ce35f60_0, v0x13ce35d30_0, v0x13ce36810_0;
E_0x13ce1f8a0 .event/or E_0x13ce1f8a0/0, E_0x13ce1f8a0/1;
E_0x13ce1f680 .event posedge, v0x13ce35dd0_0;
L_0x13ce38870 .part v0x13ce36ba0_0, 4, 4;
L_0x13ce38910 .part v0x13ce36ba0_0, 0, 4;
S_0x13ce36930 .scope module, "rom" "rom" 5 11, 7 1 0, S_0x13ce0b0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 8 "data";
v0x13ce36ad0_0 .net "addr", 3 0, L_0x13ce38a30;  alias, 1 drivers
v0x13ce36ba0_0 .var "data", 7 0;
E_0x13ce36aa0 .event edge, v0x13ce35bc0_0;
S_0x13ce37120 .scope module, "prescaler" "prescaler" 4 8, 8 1 0, S_0x13ce0af50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "quick_clock";
    .port_info 1 /OUTPUT 1 "slow_clock";
P_0x13ce372f0 .param/l "RATIO" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x13ce386e0 .functor NOT 1, v0x13ce37b60_0, C4<0>, C4<0>, C4<0>;
L_0x140078010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce37470_0 .net/2u *"_ivl_0", 31 0, L_0x140078010;  1 drivers
v0x13ce37530_0 .net *"_ivl_12", 0 0, L_0x13ce386e0;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce375d0_0 .net/2u *"_ivl_4", 31 0, L_0x140078058;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13ce37660_0 .net/2u *"_ivl_6", 31 0, L_0x1400780a0;  1 drivers
v0x13ce376f0_0 .net *"_ivl_8", 31 0, L_0x13ce38420;  1 drivers
v0x13ce377c0_0 .var "counter", 31 0;
v0x13ce37870_0 .net "inv", 0 0, L_0x13ce382e0;  1 drivers
v0x13ce37910_0 .net "next_counter", 31 0, L_0x13ce38580;  1 drivers
v0x13ce379c0_0 .net "next_slow_clock", 0 0, L_0x13ce387d0;  1 drivers
v0x13ce37ad0_0 .net "quick_clock", 0 0, v0x13ce38030_0;  alias, 1 drivers
v0x13ce37b60_0 .var "slow_clock", 0 0;
E_0x13ce37420 .event posedge, v0x13ce37ad0_0;
L_0x13ce382e0 .cmp/eq 32, v0x13ce377c0_0, L_0x140078010;
L_0x13ce38420 .arith/sum 32, v0x13ce377c0_0, L_0x1400780a0;
L_0x13ce38580 .functor MUXZ 32, L_0x13ce38420, L_0x140078058, L_0x13ce382e0, C4<>;
L_0x13ce387d0 .functor MUXZ 1, v0x13ce37b60_0, L_0x13ce386e0, L_0x13ce382e0, C4<>;
    .scope S_0x13ce37120;
T_0 ;
    %wait E_0x13ce37420;
    %load/vec4 v0x13ce37910_0;
    %assign/vec4 v0x13ce377c0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13ce37120;
T_1 ;
    %wait E_0x13ce37420;
    %load/vec4 v0x13ce379c0_0;
    %assign/vec4 v0x13ce37b60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13ce08530;
T_2 ;
    %wait E_0x13ce1f680;
    %load/vec4 v0x13ce361d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13ce212e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13ce35c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ce35d30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13ce36010_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13ce36680_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13ce36270_0;
    %assign/vec4 v0x13ce212e0_0, 0;
    %load/vec4 v0x13ce36320_0;
    %assign/vec4 v0x13ce35c70_0, 0;
    %load/vec4 v0x13ce363d0_0;
    %assign/vec4 v0x13ce35d30_0, 0;
    %load/vec4 v0x13ce36470_0;
    %assign/vec4 v0x13ce36010_0, 0;
    %load/vec4 v0x13ce36520_0;
    %assign/vec4 v0x13ce36680_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13ce08530;
T_3 ;
Ewait_0 .event/or E_0x13ce1f8a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x13ce212e0_0;
    %store/vec4 v0x13ce36270_0, 0, 4;
    %load/vec4 v0x13ce35c70_0;
    %store/vec4 v0x13ce36320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce363d0_0, 0, 1;
    %load/vec4 v0x13ce36010_0;
    %addi 1, 0, 4;
    %store/vec4 v0x13ce36470_0, 0, 4;
    %load/vec4 v0x13ce36680_0;
    %store/vec4 v0x13ce36520_0, 0, 4;
    %load/vec4 v0x13ce365d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %jmp T_3.13;
T_3.0 ;
    %load/vec4 v0x13ce212e0_0;
    %pad/u 5;
    %load/vec4 v0x13ce35f60_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x13ce36270_0, 0, 4;
    %store/vec4 v0x13ce363d0_0, 0, 1;
    %jmp T_3.13;
T_3.1 ;
    %load/vec4 v0x13ce35c70_0;
    %pad/u 5;
    %load/vec4 v0x13ce35f60_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x13ce36320_0, 0, 4;
    %store/vec4 v0x13ce363d0_0, 0, 1;
    %jmp T_3.13;
T_3.2 ;
    %load/vec4 v0x13ce35f60_0;
    %store/vec4 v0x13ce36270_0, 0, 4;
    %jmp T_3.13;
T_3.3 ;
    %load/vec4 v0x13ce35f60_0;
    %store/vec4 v0x13ce36320_0, 0, 4;
    %jmp T_3.13;
T_3.4 ;
    %load/vec4 v0x13ce35c70_0;
    %store/vec4 v0x13ce36270_0, 0, 4;
    %jmp T_3.13;
T_3.5 ;
    %load/vec4 v0x13ce212e0_0;
    %store/vec4 v0x13ce36320_0, 0, 4;
    %jmp T_3.13;
T_3.6 ;
    %load/vec4 v0x13ce35f60_0;
    %store/vec4 v0x13ce36470_0, 0, 4;
    %jmp T_3.13;
T_3.7 ;
    %load/vec4 v0x13ce35d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x13ce36010_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0x13ce35f60_0;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0x13ce36470_0, 0, 4;
    %jmp T_3.13;
T_3.8 ;
    %load/vec4 v0x13ce36810_0;
    %store/vec4 v0x13ce36270_0, 0, 4;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x13ce36810_0;
    %store/vec4 v0x13ce36320_0, 0, 4;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x13ce35c70_0;
    %store/vec4 v0x13ce36520_0, 0, 4;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x13ce35f60_0;
    %store/vec4 v0x13ce36520_0, 0, 4;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13ce36930;
T_4 ;
Ewait_1 .event/or E_0x13ce36aa0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x13ce36ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13ce36ba0_0, 0, 8;
    %jmp T_4.11;
T_4.0 ;
    %pushi/vec4 96, 0, 8;
    %store/vec4 v0x13ce36ba0_0, 0, 8;
    %jmp T_4.11;
T_4.1 ;
    %pushi/vec4 144, 0, 8;
    %store/vec4 v0x13ce36ba0_0, 0, 8;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 61, 0, 8;
    %store/vec4 v0x13ce36ba0_0, 0, 8;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x13ce36ba0_0, 0, 8;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 227, 0, 8;
    %store/vec4 v0x13ce36ba0_0, 0, 8;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 81, 0, 8;
    %store/vec4 v0x13ce36ba0_0, 0, 8;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 225, 0, 8;
    %store/vec4 v0x13ce36ba0_0, 0, 8;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x13ce36ba0_0, 0, 8;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v0x13ce36ba0_0, 0, 8;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 247, 0, 8;
    %store/vec4 v0x13ce36ba0_0, 0, 8;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13ce220c0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x13ce38030_0;
    %inv;
    %store/vec4 v0x13ce38030_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13ce220c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce38030_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x13ce220c0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ce377c0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x13ce220c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce37b60_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x13ce220c0;
T_9 ;
    %vpi_func 3 17 "$test$plusargs" 32, "vcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 18 "$dumpfile", "test_top.vcd" {0 0 0};
    %vpi_call/w 3 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13ce220c0 {0 0 0};
T_9.0 ;
    %end;
    .thread T_9;
    .scope S_0x13ce220c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce38190_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce38190_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x13ce220c0;
T_11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13ce38220_0, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x13ce220c0;
T_12 ;
    %delay 2000000, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "board/icarus-verilog/test_top.sv";
    "main/top.sv";
    "main/mother_board.sv";
    "main/mother_board/cpu.sv";
    "main/mother_board/rom.sv";
    "main/prescaler.sv";
