
`timescale 1ps / 1ps

module test;


wire  ReadAck, WriteAck;

reg  ReadEn, WriteEn;

wire [15:0]  WDataAck;
wire [31:0]  RData;

reg [31:0]  WData;
reg [11:0]  W_Address;
reg [11:0]  R_Address;
integer dc_mode_flag;
integer output_change_count;
integer max_dc_iter;
integer dc_iterations;
time vmx_time_offset;




cdsModule_99 top(RData, ReadAck, WDataAck, WriteAck, R_Address, ReadEn
     , WData, W_Address, WriteEn); 
 

`define verimix
`ifdef verimix

  //Parasitic Simulation annotate definitions
  `include "annotate_msb"

  //vms and dc iteration loop definitions
  `include "IE.verimix"

  //please enter any additional stimulus in the testfixture.verimix file
  `include "testfixture.verimix"

  //$save_waveform definitions
  `include "saveDefs"

`endif


endmodule 
