Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 26 14:59:47 2020
| Host         : Drus-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file arty_scr1_top_timing_summary_routed.rpt -pb arty_scr1_top_timing_summary_routed.pb -rpx arty_scr1_top_timing_summary_routed.rpx -warn_on_violation
| Design       : arty_scr1_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.395        0.000                      0                21183        0.034        0.000                      0                21119        3.000        0.000                       0                  8477  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
JTAG_TCK                                                                                    {0.000 50.000}       100.000         10.000          
JTAG_TCK_VIRT                                                                               {0.000 50.000}       100.000         10.000          
OSC_100                                                                                     {0.000 5.000}        10.000          100.000         
  SYS_CLK                                                                                   {0.000 20.000}       40.000          25.000          
  clkfbout_sys_pll_clk_wiz_0_0                                                              {0.000 20.000}       40.000          25.000          
SYS_CLK_VIRT                                                                                {0.000 20.000}       40.000          25.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTAG_TCK                                                                                         45.206        0.000                      0                  176        0.140        0.000                      0                  176       49.500        0.000                       0                   103  
OSC_100                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  SYS_CLK                                                                                         3.395        0.000                      0                17748        0.034        0.000                      0                17700       18.750        0.000                       0                  7887  
  clkfbout_sys_pll_clk_wiz_0_0                                                                                                                                                                                                               12.633        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.885        0.000                      0                  928        0.088        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_TCK_VIRT                                                                               JTAG_TCK                                                                                         93.281        0.000                      0                   24        3.883        0.000                      0                   24  
JTAG_TCK                                                                                    JTAG_TCK_VIRT                                                                                    31.239        0.000                      0                    1       60.339        0.000                      0                    1  
SYS_CLK_VIRT                                                                                SYS_CLK                                                                                          26.083        0.000                      0                    1        6.184        0.000                      0                    1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  SYS_CLK                                                                                          31.535        0.000                      0                    8                                                                        
SYS_CLK                                                                                     SYS_CLK_VIRT                                                                                     26.048        0.000                      0                   17        4.042        0.000                      0                   17  
SYS_CLK                                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       38.342        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           JTAG_TCK_VIRT                                                                               JTAG_TCK                                                                                         42.186        0.000                      0                  102        4.799        0.000                      0                  102  
**async_default**                                                                           SYS_CLK                                                                                     SYS_CLK                                                                                          20.203        0.000                      0                 2093        0.358        0.000                      0                 2093  
**async_default**                                                                           SYS_CLK_VIRT                                                                                SYS_CLK                                                                                          29.532        0.000                      0                    2        4.674        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.620        0.000                      0                  100        0.375        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       45.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.206ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.585ns  (logic 0.939ns (20.480%)  route 3.646ns (79.520%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.460ns = ( 55.460 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626    55.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.459    55.919 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.083    57.003    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[3]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.153    57.156 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.808    57.964    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.327    58.291 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.755    60.045    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X56Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/C
                         clock pessimism              0.395   105.455    
                         clock uncertainty           -0.035   105.420    
    SLICE_X56Y101        FDCE (Setup_fdce_C_CE)      -0.169   105.251    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        105.251    
                         arrival time                         -60.045    
  -------------------------------------------------------------------
                         slack                                 45.206    

Slack (MET) :             45.256ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.499ns  (logic 0.939ns (20.872%)  route 3.560ns (79.128%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.460ns = ( 55.460 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626    55.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.459    55.919 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.083    57.003    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[3]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.153    57.156 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.808    57.964    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.327    58.291 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.669    59.959    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X55Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X55Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]/C
                         clock pessimism              0.395   105.455    
                         clock uncertainty           -0.035   105.420    
    SLICE_X55Y100        FDCE (Setup_fdce_C_CE)      -0.205   105.215    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        105.215    
                         arrival time                         -59.959    
  -------------------------------------------------------------------
                         slack                                 45.256    

Slack (MET) :             45.256ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.499ns  (logic 0.939ns (20.872%)  route 3.560ns (79.128%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.460ns = ( 55.460 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626    55.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.459    55.919 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.083    57.003    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[3]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.153    57.156 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.808    57.964    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.327    58.291 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.669    59.959    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X55Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X55Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]/C
                         clock pessimism              0.395   105.455    
                         clock uncertainty           -0.035   105.420    
    SLICE_X55Y100        FDCE (Setup_fdce_C_CE)      -0.205   105.215    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        105.215    
                         arrival time                         -59.959    
  -------------------------------------------------------------------
                         slack                                 45.256    

Slack (MET) :             45.256ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.499ns  (logic 0.939ns (20.872%)  route 3.560ns (79.128%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.460ns = ( 55.460 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626    55.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.459    55.919 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.083    57.003    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[3]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.153    57.156 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.808    57.964    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.327    58.291 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.669    59.959    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X55Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X55Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[5]/C
                         clock pessimism              0.395   105.455    
                         clock uncertainty           -0.035   105.420    
    SLICE_X55Y100        FDCE (Setup_fdce_C_CE)      -0.205   105.215    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        105.215    
                         arrival time                         -59.959    
  -------------------------------------------------------------------
                         slack                                 45.256    

Slack (MET) :             45.256ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.499ns  (logic 0.939ns (20.872%)  route 3.560ns (79.128%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.460ns = ( 55.460 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626    55.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.459    55.919 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.083    57.003    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[3]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.153    57.156 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.808    57.964    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.327    58.291 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.669    59.959    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X55Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X55Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]/C
                         clock pessimism              0.395   105.455    
                         clock uncertainty           -0.035   105.420    
    SLICE_X55Y100        FDCE (Setup_fdce_C_CE)      -0.205   105.215    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        105.215    
                         arrival time                         -59.959    
  -------------------------------------------------------------------
                         slack                                 45.256    

Slack (MET) :             45.359ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.396ns  (logic 0.939ns (21.362%)  route 3.457ns (78.638%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.460ns = ( 55.460 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626    55.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.459    55.919 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.083    57.003    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[3]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.153    57.156 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.808    57.964    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.327    58.291 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.565    59.856    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X57Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X57Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
                         clock pessimism              0.395   105.455    
                         clock uncertainty           -0.035   105.420    
    SLICE_X57Y101        FDCE (Setup_fdce_C_CE)      -0.205   105.215    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        105.215    
                         arrival time                         -59.856    
  -------------------------------------------------------------------
                         slack                                 45.359    

Slack (MET) :             45.359ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.396ns  (logic 0.939ns (21.362%)  route 3.457ns (78.638%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.460ns = ( 55.460 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626    55.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.459    55.919 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.083    57.003    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[3]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.153    57.156 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.808    57.964    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.327    58.291 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.565    59.856    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X57Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X57Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/C
                         clock pessimism              0.395   105.455    
                         clock uncertainty           -0.035   105.420    
    SLICE_X57Y101        FDCE (Setup_fdce_C_CE)      -0.205   105.215    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        105.215    
                         arrival time                         -59.856    
  -------------------------------------------------------------------
                         slack                                 45.359    

Slack (MET) :             45.359ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.396ns  (logic 0.939ns (21.362%)  route 3.457ns (78.638%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.460ns = ( 55.460 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626    55.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.459    55.919 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.083    57.003    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[3]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.153    57.156 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.808    57.964    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.327    58.291 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.565    59.856    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X57Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X57Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/C
                         clock pessimism              0.395   105.455    
                         clock uncertainty           -0.035   105.420    
    SLICE_X57Y101        FDCE (Setup_fdce_C_CE)      -0.205   105.215    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        105.215    
                         arrival time                         -59.856    
  -------------------------------------------------------------------
                         slack                                 45.359    

Slack (MET) :             45.359ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.396ns  (logic 0.939ns (21.362%)  route 3.457ns (78.638%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.460ns = ( 55.460 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626    55.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.459    55.919 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.083    57.003    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[3]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.153    57.156 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.808    57.964    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.327    58.291 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.565    59.856    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X57Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X57Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/C
                         clock pessimism              0.395   105.455    
                         clock uncertainty           -0.035   105.420    
    SLICE_X57Y101        FDCE (Setup_fdce_C_CE)      -0.205   105.215    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        105.215    
                         arrival time                         -59.856    
  -------------------------------------------------------------------
                         slack                                 45.359    

Slack (MET) :             45.513ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        4.241ns  (logic 0.939ns (22.139%)  route 3.302ns (77.861%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 105.061 - 100.000 ) 
    Source Clock Delay      (SCD):    5.460ns = ( 55.460 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626    55.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDCE (Prop_fdce_C_Q)         0.459    55.919 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/Q
                         net (fo=11, routed)          1.083    57.003    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]_0[3]
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.153    57.156 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0/O
                         net (fo=1, routed)           0.808    57.964    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_3__0_n_0
    SLICE_X62Y97         LUT4 (Prop_lut4_I2_O)        0.327    58.291 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0/O
                         net (fo=32, routed)          1.411    59.702    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0
    SLICE_X55Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.614   105.061    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X55Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/C
                         clock pessimism              0.395   105.455    
                         clock uncertainty           -0.035   105.420    
    SLICE_X55Y101        FDCE (Setup_fdce_C_CE)      -0.205   105.215    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        105.215    
                         arrival time                         -59.702    
  -------------------------------------------------------------------
                         slack                                 45.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.647     1.844    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X57Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.087     2.072    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[12]
    SLICE_X56Y101        LUT3 (Prop_lut3_I2_O)        0.045     2.117 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.117    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[11]_i_1__0_n_0
    SLICE_X56Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.920     2.456    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X56Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/C
                         clock pessimism             -0.599     1.857    
    SLICE_X56Y101        FDCE (Hold_fdce_C_D)         0.120     1.977    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.594     1.791    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X63Y98         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141     1.932 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.059     1.991    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[7]
    SLICE_X62Y98         LUT3 (Prop_lut3_I2_O)        0.045     2.036 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.036    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[6]
    SLICE_X62Y98         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.864     2.401    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X62Y98         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]/C
                         clock pessimism             -0.597     1.804    
    SLICE_X62Y98         FDCE (Hold_fdce_C_D)         0.092     1.896    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.594     1.791    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X65Y98         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDCE (Prop_fdce_C_Q)         0.141     1.932 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/Q
                         net (fo=1, routed)           0.091     2.023    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[26]
    SLICE_X64Y98         LUT3 (Prop_lut3_I2_O)        0.045     2.068 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     2.068    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[25]
    SLICE_X64Y98         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.864     2.401    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X64Y98         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/C
                         clock pessimism             -0.597     1.804    
    SLICE_X64Y98         FDCE (Hold_fdce_C_D)         0.121     1.925    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.593     1.790    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X59Y99         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.141     1.931 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[25]/Q
                         net (fo=1, routed)           0.100     2.031    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[25]
    SLICE_X60Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.076 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     2.076    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[24]_i_1_n_0
    SLICE_X60Y99         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.863     2.399    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X60Y99         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]/C
                         clock pessimism             -0.593     1.806    
    SLICE_X60Y99         FDCE (Hold_fdce_C_D)         0.121     1.927    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.782%)  route 0.381ns (67.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.593     1.790    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X58Y99         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.141     1.931 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[19]/Q
                         net (fo=1, routed)           0.381     2.312    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[19]
    SLICE_X57Y100        LUT3 (Prop_lut3_I2_O)        0.045     2.357 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.357    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[18]_i_1__0_n_0
    SLICE_X57Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.920     2.456    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X57Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/C
                         clock pessimism             -0.344     2.112    
    SLICE_X57Y100        FDCE (Hold_fdce_C_D)         0.091     2.203    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.594     1.791    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X62Y99         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.141     1.932 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.086     2.017    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[12]
    SLICE_X63Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.062 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.062    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[11]
    SLICE_X63Y99         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.864     2.401    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X63Y99         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/C
                         clock pessimism             -0.597     1.804    
    SLICE_X63Y99         FDCE (Hold_fdce_C_D)         0.091     1.895    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.902%)  route 0.125ns (40.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.593     1.790    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.141     1.931 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/Q
                         net (fo=4, routed)           0.125     2.055    i_scr1/i_core_top/i_tapc/p_0_in
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.100 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.100    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1_n_0
    SLICE_X64Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.863     2.400    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism             -0.594     1.806    
    SLICE_X64Y96         FDCE (Hold_fdce_C_D)         0.121     1.927    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.593     1.790    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDCE (Prop_fdce_C_Q)         0.141     1.931 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.098     2.029    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg_n_0_[1]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.045     2.074 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.074    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[0]_i_1_n_0
    SLICE_X63Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.863     2.400    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]/C
                         clock pessimism             -0.597     1.803    
    SLICE_X63Y95         FDCE (Hold_fdce_C_D)         0.091     1.894    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.299%)  route 0.150ns (44.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.647     1.844    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X57Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/Q
                         net (fo=1, routed)           0.150     2.136    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[18]
    SLICE_X54Y101        LUT3 (Prop_lut3_I2_O)        0.045     2.181 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.181    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[17]_i_1__0_n_0
    SLICE_X54Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.920     2.456    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X54Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[17]/C
                         clock pessimism             -0.577     1.879    
    SLICE_X54Y101        FDCE (Hold_fdce_C_D)         0.121     2.000    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.647     1.844    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X55Y101        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.106     2.091    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[7]
    SLICE_X55Y100        LUT3 (Prop_lut3_I2_O)        0.045     2.136 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.136    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[6]_i_1__0_n_0
    SLICE_X55Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.920     2.456    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X55Y100        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]/C
                         clock pessimism             -0.596     1.860    
    SLICE_X55Y100        FDCE (Hold_fdce_C_D)         0.092     1.952    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_TCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { JD[3] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  JD_IBUF_BUFG[3]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X64Y97   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X64Y96   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y95   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X65Y95   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X63Y96   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X64Y96   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X63Y96   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X64Y97   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X64Y97   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y101  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y101  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y101  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y100  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y100  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y100  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y100  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y101  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y101  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y101  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[9]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X62Y96   i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X62Y96   i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y95   i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X62Y96   i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X62Y96   i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X65Y96   i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y96   i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y96   i_scr1/i_core_top/i_tapc/trst_n_int_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y96   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y95   i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  OSC_100
  To Clock:  OSC_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OSC_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        36.353ns  (logic 10.222ns (28.119%)  route 26.131ns (71.881%))
  Logic Levels:           48  (CARRY4=14 LUT2=8 LUT3=2 LUT4=7 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 37.987 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.478    -1.938 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.477    -1.461    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.301    -1.160 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=313, routed)         1.445     0.285    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.124     0.409 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79/O
                         net (fo=1, routed)           0.644     1.053    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.177 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56/O
                         net (fo=1, routed)           0.000     1.177    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.578 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.578    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.806 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_18/CO[2]
                         net (fo=1, routed)           0.455     2.261    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_1_out
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.313     2.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_6/O
                         net (fo=3, routed)           0.798     3.372    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_0[1]
    SLICE_X37Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.496 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=73, routed)          1.316     4.812    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[0]
    SLICE_X15Y80         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[3]_i_2/O
                         net (fo=14, routed)          0.847     5.809    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[2]
    SLICE_X28Y73         LUT6 (Prop_lut6_I5_O)        0.326     6.135 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13/O
                         net (fo=3, routed)           0.532     6.666    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13_n_0
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.124     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     6.790    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.188 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.302    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.416    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.644    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.758    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.872    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.986    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.257 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.584     8.841    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.373     9.214 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.505     9.719    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.151     9.994    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr]_28_sn_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.118 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=162, routed)         1.615    11.733    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.150    11.883 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=33, routed)          0.847    12.730    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.326    13.056 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32/O
                         net (fo=1, routed)           0.312    13.368    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.000    13.492    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.005 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.005    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7_0[0]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.122    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.351 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.427    14.778    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5_0[0]
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.310    15.088 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6/O
                         net (fo=1, routed)           0.669    15.757    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6_n_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.124    15.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5/O
                         net (fo=2, routed)           0.317    16.198    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.322 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue[lsu_cmd][3]_i_14/O
                         net (fo=36, routed)          1.206    17.528    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.148    17.676 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[3]_i_9/O
                         net (fo=8, routed)           0.903    18.579    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.356    18.935 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.650    19.585    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/hart_haltstatus_reg[cause][0]_0
    SLICE_X57Y82         LUT2 (Prop_lut2_I1_O)        0.326    19.911 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc[5]_i_5/O
                         net (fo=7, routed)           0.675    20.586    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X52Y79         LUT5 (Prop_lut5_I3_O)        0.124    20.710 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_4/O
                         net (fo=7, routed)           0.793    21.503    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.627 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.817    22.444    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6_n_0
    SLICE_X48Y79         LUT5 (Prop_lut5_I2_O)        0.124    22.568 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r[15]_i_3/O
                         net (fo=50, routed)          0.863    23.430    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[31]
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    23.554 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[26]_i_2/O
                         net (fo=3, routed)           1.153    24.707    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc_reg[26]
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.831 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.241    26.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.196 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.649    26.845    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.969 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           1.178    28.147    i_scr1/i_imem_ahb/port_sel
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.124    28.271 r  i_scr1/i_imem_ahb/fsm_i_2__1/O
                         net (fo=2, routed)           0.416    28.687    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.119    28.806 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=16, routed)          1.352    30.158    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.327    30.485 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=11, routed)          0.517    31.001    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.327    31.328 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_3/O
                         net (fo=2, routed)           0.874    32.202    i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_3_n_0
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.350    32.552 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_12/O
                         net (fo=1, routed)           0.307    32.859    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_12_n_0
    SLICE_X56Y48         LUT4 (Prop_lut4_I2_O)        0.355    33.214 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_5/O
                         net (fo=1, routed)           0.599    33.813    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_5_n_0
    SLICE_X55Y48         LUT5 (Prop_lut5_I1_O)        0.124    33.937 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2/O
                         net (fo=1, routed)           0.000    33.937    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2_n_0
    SLICE_X55Y48         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.456    37.987    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X55Y48         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/C
                         clock pessimism             -0.504    37.482    
                         clock uncertainty           -0.180    37.303    
    SLICE_X55Y48         FDSE (Setup_fdse_C_D)        0.029    37.332    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg
  -------------------------------------------------------------------
                         required time                         37.332    
                         arrival time                         -33.937    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        35.338ns  (logic 9.639ns (27.277%)  route 25.699ns (72.723%))
  Logic Levels:           47  (CARRY4=14 LUT2=8 LUT3=3 LUT4=5 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 38.052 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.478    -1.938 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.477    -1.461    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.301    -1.160 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=313, routed)         1.445     0.285    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.124     0.409 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79/O
                         net (fo=1, routed)           0.644     1.053    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.177 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56/O
                         net (fo=1, routed)           0.000     1.177    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.578 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.578    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.806 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_18/CO[2]
                         net (fo=1, routed)           0.455     2.261    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_1_out
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.313     2.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_6/O
                         net (fo=3, routed)           0.798     3.372    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_0[1]
    SLICE_X37Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.496 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=73, routed)          1.316     4.812    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[0]
    SLICE_X15Y80         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[3]_i_2/O
                         net (fo=14, routed)          0.847     5.809    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[2]
    SLICE_X28Y73         LUT6 (Prop_lut6_I5_O)        0.326     6.135 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13/O
                         net (fo=3, routed)           0.532     6.666    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13_n_0
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.124     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     6.790    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.188 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.302    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.416    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.644    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.758    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.872    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.986    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.257 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.584     8.841    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.373     9.214 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.505     9.719    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.151     9.994    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr]_28_sn_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.118 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=162, routed)         1.615    11.733    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.150    11.883 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=33, routed)          0.847    12.730    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.326    13.056 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32/O
                         net (fo=1, routed)           0.312    13.368    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.000    13.492    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.005 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.005    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7_0[0]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.122    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.351 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.427    14.778    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5_0[0]
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.310    15.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6/O
                         net (fo=1, routed)           0.669    15.757    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6_n_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.124    15.881 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5/O
                         net (fo=2, routed)           0.317    16.198    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.322 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue[lsu_cmd][3]_i_14/O
                         net (fo=36, routed)          1.206    17.528    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.148    17.676 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[3]_i_9/O
                         net (fo=8, routed)           0.903    18.579    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.356    18.935 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.650    19.585    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/hart_haltstatus_reg[cause][0]_0
    SLICE_X57Y82         LUT2 (Prop_lut2_I1_O)        0.326    19.911 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc[5]_i_5/O
                         net (fo=7, routed)           0.675    20.586    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X52Y79         LUT5 (Prop_lut5_I3_O)        0.124    20.710 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_4/O
                         net (fo=7, routed)           0.793    21.503    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.627 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.817    22.444    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6_n_0
    SLICE_X48Y79         LUT5 (Prop_lut5_I2_O)        0.124    22.568 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r[15]_i_3/O
                         net (fo=50, routed)          0.863    23.430    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[31]
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    23.554 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[26]_i_2/O
                         net (fo=3, routed)           1.153    24.707    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc_reg[26]
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.831 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.241    26.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.196 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.649    26.845    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.969 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           1.178    28.147    i_scr1/i_imem_ahb/port_sel
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.124    28.271 f  i_scr1/i_imem_ahb/fsm_i_2__1/O
                         net (fo=2, routed)           0.416    28.687    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.119    28.806 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=16, routed)          1.352    30.158    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.327    30.485 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=11, routed)          0.553    31.038    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/nonseq_detected
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.332    31.370 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ahb_wnr_i_i_2/O
                         net (fo=1, routed)           0.154    31.524    i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_reg_0
    SLICE_X57Y49         LUT2 (Prop_lut2_I1_O)        0.124    31.648 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_i_1/O
                         net (fo=8, routed)           0.592    32.241    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/set_axi_waddr
    SLICE_X57Y46         LUT3 (Prop_lut3_I2_O)        0.117    32.358 r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[4]_i_1/O
                         net (fo=5, routed)           0.565    32.922    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[4]_i_1_n_0
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.521    38.052    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[0]/C
                         clock pessimism             -0.504    37.547    
                         clock uncertainty           -0.180    37.368    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.413    36.955    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[0]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                         -32.922    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        35.338ns  (logic 9.639ns (27.277%)  route 25.699ns (72.723%))
  Logic Levels:           47  (CARRY4=14 LUT2=8 LUT3=3 LUT4=5 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 38.052 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.478    -1.938 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.477    -1.461    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.301    -1.160 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=313, routed)         1.445     0.285    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.124     0.409 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79/O
                         net (fo=1, routed)           0.644     1.053    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.177 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56/O
                         net (fo=1, routed)           0.000     1.177    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.578 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.578    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.806 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_18/CO[2]
                         net (fo=1, routed)           0.455     2.261    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_1_out
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.313     2.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_6/O
                         net (fo=3, routed)           0.798     3.372    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_0[1]
    SLICE_X37Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.496 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=73, routed)          1.316     4.812    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[0]
    SLICE_X15Y80         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[3]_i_2/O
                         net (fo=14, routed)          0.847     5.809    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[2]
    SLICE_X28Y73         LUT6 (Prop_lut6_I5_O)        0.326     6.135 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13/O
                         net (fo=3, routed)           0.532     6.666    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13_n_0
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.124     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     6.790    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.188 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.302    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.416    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.644    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.758    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.872    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.986    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.257 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.584     8.841    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.373     9.214 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.505     9.719    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.151     9.994    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr]_28_sn_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.118 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=162, routed)         1.615    11.733    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.150    11.883 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=33, routed)          0.847    12.730    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.326    13.056 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32/O
                         net (fo=1, routed)           0.312    13.368    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.000    13.492    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.005 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.005    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7_0[0]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.122    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.351 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.427    14.778    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5_0[0]
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.310    15.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6/O
                         net (fo=1, routed)           0.669    15.757    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6_n_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.124    15.881 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5/O
                         net (fo=2, routed)           0.317    16.198    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.322 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue[lsu_cmd][3]_i_14/O
                         net (fo=36, routed)          1.206    17.528    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.148    17.676 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[3]_i_9/O
                         net (fo=8, routed)           0.903    18.579    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.356    18.935 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.650    19.585    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/hart_haltstatus_reg[cause][0]_0
    SLICE_X57Y82         LUT2 (Prop_lut2_I1_O)        0.326    19.911 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc[5]_i_5/O
                         net (fo=7, routed)           0.675    20.586    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X52Y79         LUT5 (Prop_lut5_I3_O)        0.124    20.710 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_4/O
                         net (fo=7, routed)           0.793    21.503    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.627 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.817    22.444    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6_n_0
    SLICE_X48Y79         LUT5 (Prop_lut5_I2_O)        0.124    22.568 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r[15]_i_3/O
                         net (fo=50, routed)          0.863    23.430    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[31]
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    23.554 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[26]_i_2/O
                         net (fo=3, routed)           1.153    24.707    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc_reg[26]
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.831 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.241    26.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.196 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.649    26.845    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.969 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           1.178    28.147    i_scr1/i_imem_ahb/port_sel
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.124    28.271 f  i_scr1/i_imem_ahb/fsm_i_2__1/O
                         net (fo=2, routed)           0.416    28.687    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.119    28.806 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=16, routed)          1.352    30.158    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.327    30.485 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=11, routed)          0.553    31.038    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/nonseq_detected
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.332    31.370 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ahb_wnr_i_i_2/O
                         net (fo=1, routed)           0.154    31.524    i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_reg_0
    SLICE_X57Y49         LUT2 (Prop_lut2_I1_O)        0.124    31.648 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_i_1/O
                         net (fo=8, routed)           0.592    32.241    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/set_axi_waddr
    SLICE_X57Y46         LUT3 (Prop_lut3_I2_O)        0.117    32.358 r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[4]_i_1/O
                         net (fo=5, routed)           0.565    32.922    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[4]_i_1_n_0
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.521    38.052    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[1]/C
                         clock pessimism             -0.504    37.547    
                         clock uncertainty           -0.180    37.368    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.413    36.955    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[1]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                         -32.922    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        35.338ns  (logic 9.639ns (27.277%)  route 25.699ns (72.723%))
  Logic Levels:           47  (CARRY4=14 LUT2=8 LUT3=3 LUT4=5 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 38.052 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.478    -1.938 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.477    -1.461    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.301    -1.160 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=313, routed)         1.445     0.285    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.124     0.409 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79/O
                         net (fo=1, routed)           0.644     1.053    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.177 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56/O
                         net (fo=1, routed)           0.000     1.177    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.578 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.578    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.806 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_18/CO[2]
                         net (fo=1, routed)           0.455     2.261    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_1_out
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.313     2.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_6/O
                         net (fo=3, routed)           0.798     3.372    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_0[1]
    SLICE_X37Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.496 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=73, routed)          1.316     4.812    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[0]
    SLICE_X15Y80         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[3]_i_2/O
                         net (fo=14, routed)          0.847     5.809    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[2]
    SLICE_X28Y73         LUT6 (Prop_lut6_I5_O)        0.326     6.135 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13/O
                         net (fo=3, routed)           0.532     6.666    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13_n_0
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.124     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     6.790    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.188 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.302    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.416    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.644    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.758    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.872    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.986    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.257 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.584     8.841    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.373     9.214 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.505     9.719    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.151     9.994    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr]_28_sn_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.118 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=162, routed)         1.615    11.733    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.150    11.883 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=33, routed)          0.847    12.730    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.326    13.056 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32/O
                         net (fo=1, routed)           0.312    13.368    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.000    13.492    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.005 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.005    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7_0[0]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.122    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.351 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.427    14.778    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5_0[0]
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.310    15.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6/O
                         net (fo=1, routed)           0.669    15.757    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6_n_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.124    15.881 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5/O
                         net (fo=2, routed)           0.317    16.198    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.322 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue[lsu_cmd][3]_i_14/O
                         net (fo=36, routed)          1.206    17.528    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.148    17.676 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[3]_i_9/O
                         net (fo=8, routed)           0.903    18.579    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.356    18.935 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.650    19.585    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/hart_haltstatus_reg[cause][0]_0
    SLICE_X57Y82         LUT2 (Prop_lut2_I1_O)        0.326    19.911 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc[5]_i_5/O
                         net (fo=7, routed)           0.675    20.586    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X52Y79         LUT5 (Prop_lut5_I3_O)        0.124    20.710 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_4/O
                         net (fo=7, routed)           0.793    21.503    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.627 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.817    22.444    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6_n_0
    SLICE_X48Y79         LUT5 (Prop_lut5_I2_O)        0.124    22.568 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r[15]_i_3/O
                         net (fo=50, routed)          0.863    23.430    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[31]
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    23.554 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[26]_i_2/O
                         net (fo=3, routed)           1.153    24.707    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc_reg[26]
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.831 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.241    26.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.196 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.649    26.845    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.969 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           1.178    28.147    i_scr1/i_imem_ahb/port_sel
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.124    28.271 f  i_scr1/i_imem_ahb/fsm_i_2__1/O
                         net (fo=2, routed)           0.416    28.687    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.119    28.806 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=16, routed)          1.352    30.158    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.327    30.485 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=11, routed)          0.553    31.038    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/nonseq_detected
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.332    31.370 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ahb_wnr_i_i_2/O
                         net (fo=1, routed)           0.154    31.524    i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_reg_0
    SLICE_X57Y49         LUT2 (Prop_lut2_I1_O)        0.124    31.648 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_i_1/O
                         net (fo=8, routed)           0.592    32.241    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/set_axi_waddr
    SLICE_X57Y46         LUT3 (Prop_lut3_I2_O)        0.117    32.358 r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[4]_i_1/O
                         net (fo=5, routed)           0.565    32.922    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[4]_i_1_n_0
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.521    38.052    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]/C
                         clock pessimism             -0.504    37.547    
                         clock uncertainty           -0.180    37.368    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.413    36.955    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                         -32.922    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        35.338ns  (logic 9.639ns (27.277%)  route 25.699ns (72.723%))
  Logic Levels:           47  (CARRY4=14 LUT2=8 LUT3=3 LUT4=5 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 38.052 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.478    -1.938 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.477    -1.461    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.301    -1.160 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=313, routed)         1.445     0.285    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.124     0.409 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79/O
                         net (fo=1, routed)           0.644     1.053    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.177 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56/O
                         net (fo=1, routed)           0.000     1.177    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.578 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.578    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.806 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_18/CO[2]
                         net (fo=1, routed)           0.455     2.261    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_1_out
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.313     2.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_6/O
                         net (fo=3, routed)           0.798     3.372    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_0[1]
    SLICE_X37Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.496 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=73, routed)          1.316     4.812    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[0]
    SLICE_X15Y80         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[3]_i_2/O
                         net (fo=14, routed)          0.847     5.809    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[2]
    SLICE_X28Y73         LUT6 (Prop_lut6_I5_O)        0.326     6.135 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13/O
                         net (fo=3, routed)           0.532     6.666    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13_n_0
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.124     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     6.790    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.188 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.302    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.416    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.644    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.758    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.872    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.986    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.257 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.584     8.841    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.373     9.214 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.505     9.719    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.151     9.994    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr]_28_sn_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.118 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=162, routed)         1.615    11.733    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.150    11.883 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=33, routed)          0.847    12.730    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.326    13.056 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32/O
                         net (fo=1, routed)           0.312    13.368    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.000    13.492    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.005 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.005    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7_0[0]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.122    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.351 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.427    14.778    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5_0[0]
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.310    15.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6/O
                         net (fo=1, routed)           0.669    15.757    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6_n_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.124    15.881 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5/O
                         net (fo=2, routed)           0.317    16.198    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.322 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue[lsu_cmd][3]_i_14/O
                         net (fo=36, routed)          1.206    17.528    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.148    17.676 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[3]_i_9/O
                         net (fo=8, routed)           0.903    18.579    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.356    18.935 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.650    19.585    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/hart_haltstatus_reg[cause][0]_0
    SLICE_X57Y82         LUT2 (Prop_lut2_I1_O)        0.326    19.911 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc[5]_i_5/O
                         net (fo=7, routed)           0.675    20.586    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X52Y79         LUT5 (Prop_lut5_I3_O)        0.124    20.710 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_4/O
                         net (fo=7, routed)           0.793    21.503    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.627 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.817    22.444    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6_n_0
    SLICE_X48Y79         LUT5 (Prop_lut5_I2_O)        0.124    22.568 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r[15]_i_3/O
                         net (fo=50, routed)          0.863    23.430    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[31]
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    23.554 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[26]_i_2/O
                         net (fo=3, routed)           1.153    24.707    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc_reg[26]
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.831 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.241    26.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.196 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.649    26.845    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.969 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           1.178    28.147    i_scr1/i_imem_ahb/port_sel
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.124    28.271 f  i_scr1/i_imem_ahb/fsm_i_2__1/O
                         net (fo=2, routed)           0.416    28.687    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.119    28.806 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=16, routed)          1.352    30.158    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.327    30.485 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=11, routed)          0.553    31.038    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/nonseq_detected
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.332    31.370 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ahb_wnr_i_i_2/O
                         net (fo=1, routed)           0.154    31.524    i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_reg_0
    SLICE_X57Y49         LUT2 (Prop_lut2_I1_O)        0.124    31.648 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_i_1/O
                         net (fo=8, routed)           0.592    32.241    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/set_axi_waddr
    SLICE_X57Y46         LUT3 (Prop_lut3_I2_O)        0.117    32.358 r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[4]_i_1/O
                         net (fo=5, routed)           0.565    32.922    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[4]_i_1_n_0
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.521    38.052    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]/C
                         clock pessimism             -0.504    37.547    
                         clock uncertainty           -0.180    37.368    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.413    36.955    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                         -32.922    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        35.338ns  (logic 9.639ns (27.277%)  route 25.699ns (72.723%))
  Logic Levels:           47  (CARRY4=14 LUT2=8 LUT3=3 LUT4=5 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 38.052 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.478    -1.938 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.477    -1.461    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.301    -1.160 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=313, routed)         1.445     0.285    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.124     0.409 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79/O
                         net (fo=1, routed)           0.644     1.053    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.177 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56/O
                         net (fo=1, routed)           0.000     1.177    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.578 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.578    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.806 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_18/CO[2]
                         net (fo=1, routed)           0.455     2.261    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_1_out
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.313     2.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_6/O
                         net (fo=3, routed)           0.798     3.372    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_0[1]
    SLICE_X37Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.496 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=73, routed)          1.316     4.812    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[0]
    SLICE_X15Y80         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[3]_i_2/O
                         net (fo=14, routed)          0.847     5.809    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[2]
    SLICE_X28Y73         LUT6 (Prop_lut6_I5_O)        0.326     6.135 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13/O
                         net (fo=3, routed)           0.532     6.666    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13_n_0
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.124     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     6.790    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.188 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.302    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.416    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.644    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.758    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.872    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.986    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.257 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.584     8.841    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.373     9.214 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.505     9.719    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.151     9.994    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr]_28_sn_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.118 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=162, routed)         1.615    11.733    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.150    11.883 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=33, routed)          0.847    12.730    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.326    13.056 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32/O
                         net (fo=1, routed)           0.312    13.368    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.000    13.492    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.005 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.005    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7_0[0]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.122    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.351 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.427    14.778    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5_0[0]
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.310    15.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6/O
                         net (fo=1, routed)           0.669    15.757    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6_n_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.124    15.881 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5/O
                         net (fo=2, routed)           0.317    16.198    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.322 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue[lsu_cmd][3]_i_14/O
                         net (fo=36, routed)          1.206    17.528    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.148    17.676 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[3]_i_9/O
                         net (fo=8, routed)           0.903    18.579    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.356    18.935 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.650    19.585    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/hart_haltstatus_reg[cause][0]_0
    SLICE_X57Y82         LUT2 (Prop_lut2_I1_O)        0.326    19.911 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc[5]_i_5/O
                         net (fo=7, routed)           0.675    20.586    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X52Y79         LUT5 (Prop_lut5_I3_O)        0.124    20.710 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_4/O
                         net (fo=7, routed)           0.793    21.503    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.627 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.817    22.444    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6_n_0
    SLICE_X48Y79         LUT5 (Prop_lut5_I2_O)        0.124    22.568 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r[15]_i_3/O
                         net (fo=50, routed)          0.863    23.430    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[31]
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    23.554 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[26]_i_2/O
                         net (fo=3, routed)           1.153    24.707    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc_reg[26]
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.831 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.241    26.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.196 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.649    26.845    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.969 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           1.178    28.147    i_scr1/i_imem_ahb/port_sel
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.124    28.271 f  i_scr1/i_imem_ahb/fsm_i_2__1/O
                         net (fo=2, routed)           0.416    28.687    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.119    28.806 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=16, routed)          1.352    30.158    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.327    30.485 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=11, routed)          0.553    31.038    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/nonseq_detected
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.332    31.370 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ahb_wnr_i_i_2/O
                         net (fo=1, routed)           0.154    31.524    i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_reg_0
    SLICE_X57Y49         LUT2 (Prop_lut2_I1_O)        0.124    31.648 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_i_1/O
                         net (fo=8, routed)           0.592    32.241    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/set_axi_waddr
    SLICE_X57Y46         LUT3 (Prop_lut3_I2_O)        0.117    32.358 r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[4]_i_1/O
                         net (fo=5, routed)           0.565    32.922    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[4]_i_1_n_0
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.521    38.052    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[4]/C
                         clock pessimism             -0.504    37.547    
                         clock uncertainty           -0.180    37.368    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.413    36.955    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                         -32.922    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        35.298ns  (logic 9.872ns (27.967%)  route 25.426ns (72.033%))
  Logic Levels:           47  (CARRY4=14 LUT2=7 LUT3=3 LUT4=6 LUT5=8 LUT6=9)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 37.970 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.478    -1.938 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.477    -1.461    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.301    -1.160 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=313, routed)         1.445     0.285    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.124     0.409 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79/O
                         net (fo=1, routed)           0.644     1.053    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.177 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56/O
                         net (fo=1, routed)           0.000     1.177    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.578 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.578    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.806 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_18/CO[2]
                         net (fo=1, routed)           0.455     2.261    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_1_out
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.313     2.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_6/O
                         net (fo=3, routed)           0.798     3.372    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_0[1]
    SLICE_X37Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.496 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=73, routed)          1.316     4.812    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[0]
    SLICE_X15Y80         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[3]_i_2/O
                         net (fo=14, routed)          0.847     5.809    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[2]
    SLICE_X28Y73         LUT6 (Prop_lut6_I5_O)        0.326     6.135 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13/O
                         net (fo=3, routed)           0.532     6.666    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13_n_0
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.124     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     6.790    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.188 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.302    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.416    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.644    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.758    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.872    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.986    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.257 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.584     8.841    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.373     9.214 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.505     9.719    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.151     9.994    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr]_28_sn_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.118 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=162, routed)         1.615    11.733    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.150    11.883 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=33, routed)          0.847    12.730    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.326    13.056 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32/O
                         net (fo=1, routed)           0.312    13.368    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.000    13.492    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.005 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.005    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7_0[0]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.122    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.351 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.427    14.778    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5_0[0]
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.310    15.088 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6/O
                         net (fo=1, routed)           0.669    15.757    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6_n_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.124    15.881 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5/O
                         net (fo=2, routed)           0.317    16.198    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.322 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue[lsu_cmd][3]_i_14/O
                         net (fo=36, routed)          1.206    17.528    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.148    17.676 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[3]_i_9/O
                         net (fo=8, routed)           0.903    18.579    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.356    18.935 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.650    19.585    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/hart_haltstatus_reg[cause][0]_0
    SLICE_X57Y82         LUT2 (Prop_lut2_I1_O)        0.326    19.911 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc[5]_i_5/O
                         net (fo=7, routed)           0.675    20.586    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X52Y79         LUT5 (Prop_lut5_I3_O)        0.124    20.710 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_4/O
                         net (fo=7, routed)           0.793    21.503    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.627 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.817    22.444    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6_n_0
    SLICE_X48Y79         LUT5 (Prop_lut5_I2_O)        0.124    22.568 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r[15]_i_3/O
                         net (fo=50, routed)          0.863    23.430    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[31]
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    23.554 r  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[26]_i_2/O
                         net (fo=3, routed)           1.153    24.707    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc_reg[26]
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.831 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.241    26.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.196 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.649    26.845    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.969 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           1.178    28.147    i_scr1/i_imem_ahb/port_sel
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.124    28.271 f  i_scr1/i_imem_ahb/fsm_i_2__1/O
                         net (fo=2, routed)           0.416    28.687    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.119    28.806 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=16, routed)          1.352    30.158    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.327    30.485 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=11, routed)          0.517    31.001    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.327    31.328 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_3/O
                         net (fo=2, routed)           0.602    31.930    i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_3_n_0
    SLICE_X55Y49         LUT5 (Prop_lut5_I2_O)        0.355    32.285 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_2/O
                         net (fo=1, routed)           0.473    32.758    i_system/ahblite_axi_bridge_0/U0/AHB_IF/set_axi_raddr
    SLICE_X51Y50         LUT3 (Prop_lut3_I1_O)        0.124    32.882 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_1/O
                         net (fo=1, routed)           0.000    32.882    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg_1
    SLICE_X51Y50         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.440    37.970    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/s_ahb_hclk
    SLICE_X51Y50         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg/C
                         clock pessimism             -0.425    37.545    
                         clock uncertainty           -0.180    37.365    
    SLICE_X51Y50         FDRE (Setup_fdre_C_D)        0.029    37.394    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg
  -------------------------------------------------------------------
                         required time                         37.394    
                         arrival time                         -32.882    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        34.931ns  (logic 9.522ns (27.259%)  route 25.409ns (72.741%))
  Logic Levels:           46  (CARRY4=14 LUT2=7 LUT3=2 LUT4=6 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 37.971 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.478    -1.938 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.477    -1.461    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.301    -1.160 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=313, routed)         1.445     0.285    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.124     0.409 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79/O
                         net (fo=1, routed)           0.644     1.053    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.177 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56/O
                         net (fo=1, routed)           0.000     1.177    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.578 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.578    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.806 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_18/CO[2]
                         net (fo=1, routed)           0.455     2.261    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_1_out
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.313     2.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_6/O
                         net (fo=3, routed)           0.798     3.372    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_0[1]
    SLICE_X37Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.496 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=73, routed)          1.316     4.812    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[0]
    SLICE_X15Y80         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[3]_i_2/O
                         net (fo=14, routed)          0.847     5.809    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[2]
    SLICE_X28Y73         LUT6 (Prop_lut6_I5_O)        0.326     6.135 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13/O
                         net (fo=3, routed)           0.532     6.666    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13_n_0
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.124     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     6.790    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.188 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.302    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.416    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.644    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.758    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.872    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.986    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.257 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.584     8.841    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.373     9.214 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.505     9.719    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.151     9.994    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr]_28_sn_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.118 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=162, routed)         1.615    11.733    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.150    11.883 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=33, routed)          0.847    12.730    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.326    13.056 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32/O
                         net (fo=1, routed)           0.312    13.368    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.000    13.492    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.005 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.005    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7_0[0]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.122    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.351 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.427    14.778    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5_0[0]
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.310    15.088 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6/O
                         net (fo=1, routed)           0.669    15.757    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6_n_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.124    15.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5/O
                         net (fo=2, routed)           0.317    16.198    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.322 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue[lsu_cmd][3]_i_14/O
                         net (fo=36, routed)          1.206    17.528    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.148    17.676 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[3]_i_9/O
                         net (fo=8, routed)           0.903    18.579    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.356    18.935 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.650    19.585    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/hart_haltstatus_reg[cause][0]_0
    SLICE_X57Y82         LUT2 (Prop_lut2_I1_O)        0.326    19.911 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc[5]_i_5/O
                         net (fo=7, routed)           0.675    20.586    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X52Y79         LUT5 (Prop_lut5_I3_O)        0.124    20.710 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_4/O
                         net (fo=7, routed)           0.793    21.503    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.627 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.817    22.444    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6_n_0
    SLICE_X48Y79         LUT5 (Prop_lut5_I2_O)        0.124    22.568 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r[15]_i_3/O
                         net (fo=50, routed)          0.863    23.430    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[31]
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    23.554 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[26]_i_2/O
                         net (fo=3, routed)           1.153    24.707    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc_reg[26]
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.831 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.241    26.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.196 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.649    26.845    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.969 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           1.178    28.147    i_scr1/i_imem_ahb/port_sel
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.124    28.271 r  i_scr1/i_imem_ahb/fsm_i_2__1/O
                         net (fo=2, routed)           0.416    28.687    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.119    28.806 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=16, routed)          1.352    30.158    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.327    30.485 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=11, routed)          0.617    31.102    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X57Y49         LUT4 (Prop_lut4_I1_O)        0.332    31.434 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_2/O
                         net (fo=2, routed)           0.442    31.876    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/D[1]
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124    32.000 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1/O
                         net (fo=7, routed)           0.516    32.515    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0
    SLICE_X57Y50         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.441    37.971    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_hclk
    SLICE_X57Y50         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]/C
                         clock pessimism             -0.425    37.546    
                         clock uncertainty           -0.180    37.366    
    SLICE_X57Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.161    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         37.161    
                         arrival time                         -32.515    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        35.104ns  (logic 9.646ns (27.478%)  route 25.458ns (72.522%))
  Logic Levels:           47  (CARRY4=14 LUT2=8 LUT3=2 LUT4=6 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 38.052 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.478    -1.938 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.477    -1.461    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.301    -1.160 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=313, routed)         1.445     0.285    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.124     0.409 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79/O
                         net (fo=1, routed)           0.644     1.053    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.177 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56/O
                         net (fo=1, routed)           0.000     1.177    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.578 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.578    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.806 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_18/CO[2]
                         net (fo=1, routed)           0.455     2.261    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_1_out
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.313     2.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_6/O
                         net (fo=3, routed)           0.798     3.372    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_0[1]
    SLICE_X37Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.496 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=73, routed)          1.316     4.812    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[0]
    SLICE_X15Y80         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[3]_i_2/O
                         net (fo=14, routed)          0.847     5.809    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[2]
    SLICE_X28Y73         LUT6 (Prop_lut6_I5_O)        0.326     6.135 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13/O
                         net (fo=3, routed)           0.532     6.666    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13_n_0
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.124     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     6.790    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.188 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.302    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.416    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.644    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.758    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.872    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.986    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.257 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.584     8.841    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.373     9.214 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.505     9.719    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.151     9.994    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr]_28_sn_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.118 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=162, routed)         1.615    11.733    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.150    11.883 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=33, routed)          0.847    12.730    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.326    13.056 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32/O
                         net (fo=1, routed)           0.312    13.368    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.000    13.492    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.005 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.005    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7_0[0]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.122    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.351 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.427    14.778    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5_0[0]
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.310    15.088 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6/O
                         net (fo=1, routed)           0.669    15.757    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6_n_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.124    15.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5/O
                         net (fo=2, routed)           0.317    16.198    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.322 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue[lsu_cmd][3]_i_14/O
                         net (fo=36, routed)          1.206    17.528    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.148    17.676 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[3]_i_9/O
                         net (fo=8, routed)           0.903    18.579    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.356    18.935 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.650    19.585    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/hart_haltstatus_reg[cause][0]_0
    SLICE_X57Y82         LUT2 (Prop_lut2_I1_O)        0.326    19.911 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc[5]_i_5/O
                         net (fo=7, routed)           0.675    20.586    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X52Y79         LUT5 (Prop_lut5_I3_O)        0.124    20.710 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_4/O
                         net (fo=7, routed)           0.793    21.503    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.627 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.817    22.444    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6_n_0
    SLICE_X48Y79         LUT5 (Prop_lut5_I2_O)        0.124    22.568 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r[15]_i_3/O
                         net (fo=50, routed)          0.863    23.430    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[31]
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    23.554 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[26]_i_2/O
                         net (fo=3, routed)           1.153    24.707    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc_reg[26]
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.831 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.241    26.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.196 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.649    26.845    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.969 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           1.178    28.147    i_scr1/i_imem_ahb/port_sel
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.124    28.271 r  i_scr1/i_imem_ahb/fsm_i_2__1/O
                         net (fo=2, routed)           0.416    28.687    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.119    28.806 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=16, routed)          1.352    30.158    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.327    30.485 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=11, routed)          0.553    31.038    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/nonseq_detected
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.332    31.370 f  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ahb_wnr_i_i_2/O
                         net (fo=1, routed)           0.154    31.524    i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_reg_0
    SLICE_X57Y49         LUT2 (Prop_lut2_I1_O)        0.124    31.648 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_i_1/O
                         net (fo=8, routed)           0.916    32.564    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/set_axi_waddr
    SLICE_X58Y45         LUT4 (Prop_lut4_I3_O)        0.124    32.688 r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    32.688    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[2]_i_1_n_0
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.521    38.052    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]/C
                         clock pessimism             -0.504    37.547    
                         clock uncertainty           -0.180    37.368    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)        0.031    37.399    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                         -32.688    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        35.074ns  (logic 9.646ns (27.502%)  route 25.428ns (72.498%))
  Logic Levels:           47  (CARRY4=14 LUT2=9 LUT3=2 LUT4=5 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 38.052 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/clk_out
    SLICE_X54Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDCE (Prop_fdce_C_Q)         0.478    -1.938 r  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg/Q
                         net (fo=3, routed)           0.477    -1.461    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/sys_rst_n_qlfy
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.301    -1.160 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/gblock_mtrig[0].mcontrol_m_ff[0]_i_5/O
                         net (fo=313, routed)         1.445     0.285    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/core_rst_n_qlfy
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.124     0.409 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79/O
                         net (fo=1, routed)           0.644     1.053    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_79_n_0
    SLICE_X41Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.177 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56/O
                         net (fo=1, routed)           0.000     1.177    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_56_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.578 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.578    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_38_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.806 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_18/CO[2]
                         net (fo=1, routed)           0.455     2.261    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_1_out
    SLICE_X38Y88         LUT6 (Prop_lut6_I0_O)        0.313     2.574 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_6/O
                         net (fo=3, routed)           0.798     3.372    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_0[1]
    SLICE_X37Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.496 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_2/O
                         net (fo=73, routed)          1.316     4.812    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[0]
    SLICE_X15Y80         LUT2 (Prop_lut2_I1_O)        0.150     4.962 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[3]_i_2/O
                         net (fo=14, routed)          0.847     5.809    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[2]
    SLICE_X28Y73         LUT6 (Prop_lut6_I5_O)        0.326     6.135 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13/O
                         net (fo=3, routed)           0.532     6.666    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_13_n_0
    SLICE_X29Y75         LUT5 (Prop_lut5_I0_O)        0.124     6.790 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     6.790    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_17_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.188 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_3_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.302    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_4_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.416    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_51_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.530    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_28_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.644    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_17_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.758    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_40_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.872 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.872    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_19_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.986 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.986    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31]_i_13_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.257 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_29/CO[0]
                         net (fo=3, routed)           0.584     8.841    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/sum2_sub2[32]
    SLICE_X29Y84         LUT3 (Prop_lut3_I0_O)        0.373     9.214 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15/O
                         net (fo=36, routed)          0.505     9.719    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_15_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.843 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_1_reg[31]_i_17/O
                         net (fo=1, routed)           0.151     9.994    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr]_28_sn_1
    SLICE_X31Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.118 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7/O
                         net (fo=162, routed)         1.615    11.733    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_7_n_0
    SLICE_X37Y73         LUT3 (Prop_lut3_I1_O)        0.150    11.883 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][1]_i_1/O
                         net (fo=33, routed)          0.847    12.730    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_21_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I1_O)        0.326    13.056 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32/O
                         net (fo=1, routed)           0.312    13.368    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_32_n_0
    SLICE_X42Y83         LUT4 (Prop_lut4_I3_O)        0.124    13.492 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24/O
                         net (fo=1, routed)           0.000    13.492    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_24_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.005 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.005    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7_0[0]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    14.122    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_9_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.351 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[0].mcontrol_hit_ff_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.427    14.778    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5_0[0]
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.310    15.088 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6/O
                         net (fo=1, routed)           0.669    15.757    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_6_n_0
    SLICE_X40Y86         LUT5 (Prop_lut5_I4_O)        0.124    15.881 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[0].mcontrol_hit_ff[0]_i_5/O
                         net (fo=2, routed)           0.317    16.198    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I1_O)        0.124    16.322 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/exu_queue[lsu_cmd][3]_i_14/O
                         net (fo=36, routed)          1.206    17.528    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.148    17.676 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[3]_i_9/O
                         net (fo=8, routed)           0.903    18.579    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/brkpt_hw
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.356    18.935 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/hart_haltstatus[cause][2]_i_4/O
                         net (fo=6, routed)           0.650    19.585    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/hart_haltstatus_reg[cause][0]_0
    SLICE_X57Y82         LUT2 (Prop_lut2_I1_O)        0.326    19.911 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc[5]_i_5/O
                         net (fo=7, routed)           0.675    20.586    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_no_commit
    SLICE_X52Y79         LUT5 (Prop_lut5_I3_O)        0.124    20.710 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/exu_queue[lsu_cmd][3]_i_4/O
                         net (fo=7, routed)           0.793    21.503    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr2exu_mstatus_mie_up
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124    21.627 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6/O
                         net (fo=9, routed)           0.817    22.444    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/q_rptr[2]_i_6_n_0
    SLICE_X48Y79         LUT5 (Prop_lut5_I2_O)        0.124    22.568 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/imem_addr_r[15]_i_3/O
                         net (fo=50, routed)          0.863    23.430    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc_reg[31]
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    23.554 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/curr_pc[26]_i_2/O
                         net (fo=3, routed)           1.153    24.707    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc_reg[26]
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.831 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][26]_i_1/O
                         net (fo=4, routed)           1.241    26.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[24]
    SLICE_X45Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.196 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48/O
                         net (fo=1, routed)           0.649    26.845    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_48_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.124    26.969 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_33/O
                         net (fo=6, routed)           1.178    28.147    i_scr1/i_imem_ahb/port_sel
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.124    28.271 r  i_scr1/i_imem_ahb/fsm_i_2__1/O
                         net (fo=2, routed)           0.416    28.687    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.119    28.806 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=16, routed)          1.352    30.158    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.327    30.485 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=11, routed)          0.553    31.038    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/nonseq_detected
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.332    31.370 f  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/ahb_wnr_i_i_2/O
                         net (fo=1, routed)           0.154    31.524    i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_reg_0
    SLICE_X57Y49         LUT2 (Prop_lut2_I1_O)        0.124    31.648 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/ahb_wnr_i_i_1/O
                         net (fo=8, routed)           0.886    32.534    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/set_axi_waddr
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.124    32.658 r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[0]_i_1/O
                         net (fo=1, routed)           0.000    32.658    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out[0]_i_1_n_0
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.521    38.052    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/s_ahb_hclk
    SLICE_X58Y45         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[0]/C
                         clock pessimism             -0.504    37.547    
                         clock uncertainty           -0.180    37.368    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)        0.029    37.397    i_system/ahblite_axi_bridge_0/U0/AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[0]
  -------------------------------------------------------------------
                         required time                         37.397    
                         arrival time                         -32.658    
  -------------------------------------------------------------------
                         slack                                  4.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.632%)  route 0.187ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.566    -0.529    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X43Y48         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/Q
                         net (fo=1, routed)           0.187    -0.214    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i_n_12
    SLICE_X37Y52         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.828    -0.305    i_system/jtag_axi_0/inst/jtag_axi_engine_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X37Y52         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[63]/C
                         clock pessimism              0.039    -0.266    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.018    -0.248    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[63]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 i_scr1/i_dmem_ahb/data_fifo_reg[hwdata][25]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.520%)  route 0.245ns (63.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.562    -0.533    i_scr1/i_dmem_ahb/clk_out
    SLICE_X48Y55         FDRE                                         r  i_scr1/i_dmem_ahb/data_fifo_reg[hwdata][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  i_scr1/i_dmem_ahb/data_fifo_reg[hwdata][25]/Q
                         net (fo=2, routed)           0.245    -0.147    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/s_ahb_hwdata[25]
    SLICE_X48Y48         FDRE                                         r  i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.839    -0.295    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/s_ahb_hclk
    SLICE_X48Y48         FDRE                                         r  i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata_reg[25]/C
                         clock pessimism              0.039    -0.256    
    SLICE_X48Y48         FDRE (Hold_fdre_C_D)         0.071    -0.185    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_scr1/i_dmem_ahb/data_fifo_reg[hwdata][30]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.557%)  route 0.256ns (64.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.560    -0.535    i_scr1/i_dmem_ahb/clk_out
    SLICE_X47Y56         FDRE                                         r  i_scr1/i_dmem_ahb/data_fifo_reg[hwdata][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  i_scr1/i_dmem_ahb/data_fifo_reg[hwdata][30]/Q
                         net (fo=2, routed)           0.256    -0.139    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/s_ahb_hwdata[30]
    SLICE_X45Y47         FDRE                                         r  i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.837    -0.297    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/s_ahb_hclk
    SLICE_X45Y47         FDRE                                         r  i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata_reg[30]/C
                         clock pessimism              0.039    -0.258    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.076    -0.182    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.729%)  route 0.117ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.563    -0.532    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y39         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=226, routed)         0.117    -0.275    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/ADDRD4
    SLICE_X38Y39         RAMD64E                                      r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.832    -0.302    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X38Y39         RAMD64E                                      r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA/CLK
                         clock pessimism             -0.217    -0.519    
    SLICE_X38Y39         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.319    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.729%)  route 0.117ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.563    -0.532    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y39         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=226, routed)         0.117    -0.275    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/ADDRD4
    SLICE_X38Y39         RAMD64E                                      r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.832    -0.302    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X38Y39         RAMD64E                                      r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMB/CLK
                         clock pessimism             -0.217    -0.519    
    SLICE_X38Y39         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.319    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.729%)  route 0.117ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.563    -0.532    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y39         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=226, routed)         0.117    -0.275    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/ADDRD4
    SLICE_X38Y39         RAMD64E                                      r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.832    -0.302    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X38Y39         RAMD64E                                      r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMC/CLK
                         clock pessimism             -0.217    -0.519    
    SLICE_X38Y39         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.319    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.729%)  route 0.117ns (45.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.563    -0.532    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_dclk_o
    SLICE_X39Y39         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=226, routed)         0.117    -0.275    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/ADDRD4
    SLICE_X38Y39         RAMD64E                                      r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.832    -0.302    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X38Y39         RAMD64E                                      r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMD/CLK
                         clock pessimism             -0.217    -0.519    
    SLICE_X38Y39         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.319    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.636%)  route 0.215ns (60.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.565    -0.530    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X36Y45         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[35]/Q
                         net (fo=2, routed)           0.215    -0.174    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg_n_0_[35]
    SLICE_X35Y48         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.834    -0.300    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X35Y48         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[35]/C
                         clock pessimism              0.034    -0.266    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.047    -0.219    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[35]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_scr1/i_dmem_ahb/data_fifo_reg[hwdata][28]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.177%)  route 0.260ns (64.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.560    -0.535    i_scr1/i_dmem_ahb/clk_out
    SLICE_X47Y56         FDRE                                         r  i_scr1/i_dmem_ahb/data_fifo_reg[hwdata][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  i_scr1/i_dmem_ahb/data_fifo_reg[hwdata][28]/Q
                         net (fo=2, routed)           0.260    -0.134    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/s_ahb_hwdata[28]
    SLICE_X45Y47         FDRE                                         r  i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.837    -0.297    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/s_ahb_hclk
    SLICE_X45Y47         FDRE                                         r  i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata_reg[28]/C
                         clock pessimism              0.039    -0.258    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.071    -0.187    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_scr1/i_dmem_ahb/data_fifo_reg[hwdata][2]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/M_AXI_WDATA_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.516%)  route 0.241ns (56.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.561    -0.534    i_scr1/i_dmem_ahb/clk_out
    SLICE_X49Y57         FDRE                                         r  i_scr1/i_dmem_ahb/data_fifo_reg[hwdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  i_scr1/i_dmem_ahb/data_fifo_reg[hwdata][2]/Q
                         net (fo=2, routed)           0.241    -0.152    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/s_ahb_hwdata[2]
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.107 r  i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/M_AXI_WDATA_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/p_1_in[2]
    SLICE_X48Y49         FDRE                                         r  i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/M_AXI_WDATA_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.839    -0.295    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/s_ahb_hclk
    SLICE_X48Y49         FDRE                                         r  i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/M_AXI_WDATA_i_reg[2]/C
                         clock pessimism              0.039    -0.256    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.092    -0.164    i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/M_AXI_WDATA_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y17    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y13    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y11    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y17    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y12    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y12    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y15    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y10    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y10    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y13    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y45    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y45    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y45    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y45    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y43    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y43    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y43    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X46Y43    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y47    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y47    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y40    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y40    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X42Y40    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y34    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll_clk_wiz_0_0
  To Clock:  clkfbout_sys_pll_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  i_sys_pll/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 1.967ns (27.563%)  route 5.169ns (72.437%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     3.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.959     5.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.296     6.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.948     6.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.260     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150     9.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.002    10.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.348    10.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.340    36.353    
                         clock uncertainty           -0.035    36.318    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.077    36.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.395    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                 25.885    

Slack (MET) :             25.898ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 1.967ns (27.605%)  route 5.158ns (72.395%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     3.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.959     5.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.296     6.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.948     6.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.260     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150     9.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.991    10.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.348    10.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.340    36.353    
                         clock uncertainty           -0.035    36.318    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.079    36.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.397    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                 25.898    

Slack (MET) :             25.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 1.967ns (27.602%)  route 5.159ns (72.398%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     3.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.959     5.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.296     6.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.948     6.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.260     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150     9.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.992    10.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.348    10.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.500    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.340    36.353    
                         clock uncertainty           -0.035    36.318    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.081    36.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.399    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                 25.899    

Slack (MET) :             26.027ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 1.967ns (28.123%)  route 5.027ns (71.877%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     3.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.959     5.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.296     6.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.948     6.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.260     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150     9.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.860    10.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.348    10.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.340    36.353    
                         clock uncertainty           -0.035    36.318    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)        0.077    36.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.395    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                 26.027    

Slack (MET) :             26.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 1.967ns (28.284%)  route 4.987ns (71.716%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 36.011 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     3.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.959     5.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.296     6.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.948     6.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.260     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150     9.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.820     9.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I2_O)        0.348    10.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.362    36.373    
                         clock uncertainty           -0.035    36.338    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.031    36.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.369    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                 26.041    

Slack (MET) :             26.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 1.967ns (28.163%)  route 5.017ns (71.837%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     3.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.959     5.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.296     6.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.948     6.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.260     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150     9.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.850    10.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.348    10.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.340    36.353    
                         clock uncertainty           -0.035    36.318    
    SLICE_X14Y23         FDRE (Setup_fdre_C_D)        0.081    36.399    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.399    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                 26.041    

Slack (MET) :             26.050ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 1.967ns (28.207%)  route 5.006ns (71.793%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     3.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.959     5.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.296     6.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.948     6.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.260     9.010    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.150     9.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.839     9.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y23         LUT3 (Prop_lut3_I1_O)        0.348    10.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.340    36.353    
                         clock uncertainty           -0.035    36.318    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.079    36.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.397    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                 26.050    

Slack (MET) :             26.091ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.717ns (24.874%)  route 5.186ns (75.126%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 36.011 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     3.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.959     5.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.296     6.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.948     6.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.704     9.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.575    10.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.276 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.362    36.373    
                         clock uncertainty           -0.035    36.338    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.029    36.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.367    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                 26.091    

Slack (MET) :             26.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 1.717ns (25.652%)  route 4.976ns (74.348%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 36.011 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     3.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.959     5.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.296     6.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22/O
                         net (fo=2, routed)           0.948     6.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[10]
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124     7.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.274     9.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.795     9.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X14Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.433    36.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X14Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.340    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X14Y24         FDRE (Setup_fdre_C_D)        0.077    36.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.393    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 26.326    

Slack (MET) :             26.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.266ns (23.095%)  route 4.216ns (76.905%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.012 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     3.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.238     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.023     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I3_O)        0.152     6.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.015     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y26          LUT4 (Prop_lut4_I1_O)        0.348     7.792 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.452     8.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I4_O)        0.124     8.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.487     8.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.434    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.326    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X10Y25         FDRE (Setup_fdre_C_R)       -0.524    35.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.779    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 26.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.110     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X8Y38          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y38          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.363     1.291    
    SLICE_X8Y38          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.128     1.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.074     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X10Y39         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X10Y39         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.366     1.288    
    SLICE_X10Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.122     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X8Y38          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y38          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.363     1.291    
    SLICE_X8Y38          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X10Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.164     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.110     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X10Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y38         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.363     1.291    
    SLICE_X10Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X7Y24          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/Q
                         net (fo=2, routed)           0.065     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[25]
    SLICE_X6Y24          LUT4 (Prop_lut4_I3_O)        0.045     1.542 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[24]_i_1/O
                         net (fo=1, routed)           0.000     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[24]
    SLICE_X6Y24          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X6Y24          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/C
                         clock pessimism             -0.364     1.304    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.121     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X5Y26          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.056     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X5Y26          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X5Y26          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.377     1.292    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.076     1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X5Y26          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.056     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X5Y26          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X5Y26          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.377     1.292    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.075     1.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X7Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.378     1.300    
    SLICE_X7Y34          FDCE (Hold_fdce_C_D)         0.075     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.141     1.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X3Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y41          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.380     1.305    
    SLICE_X3Y41          FDPE (Hold_fdpe_C_D)         0.075     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y36          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDPE (Prop_fdpe_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X9Y36          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X9Y36          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.378     1.273    
    SLICE_X9Y36          FDPE (Hold_fdpe_C_D)         0.075     1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y29   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y29    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y28   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y32    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y30    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y30    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y38    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y38    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       93.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.281ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.510ns (26.829%)  route 1.390ns (73.171%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 101.791 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.390     8.443    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X63Y97         LUT4 (Prop_lut4_I2_O)        0.056     8.499 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1/O
                         net (fo=1, routed)           0.000     8.499    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1_n_0
    SLICE_X63Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.594   101.791    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X63Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/C
                         clock pessimism              0.000   101.791    
                         clock uncertainty           -0.025   101.766    
    SLICE_X63Y97         FDCE (Setup_fdce_C_D)        0.014   101.780    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg
  -------------------------------------------------------------------
                         required time                        101.780    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                 93.281    

Slack (MET) :             93.420ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.510ns (28.622%)  route 1.271ns (71.378%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 101.790 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.271     8.324    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y96         LUT4 (Prop_lut4_I0_O)        0.056     8.380 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.380    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[9]_i_1_n_0
    SLICE_X64Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.593   101.790    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/C
                         clock pessimism              0.000   101.790    
                         clock uncertainty           -0.025   101.765    
    SLICE_X64Y96         FDCE (Setup_fdce_C_D)        0.035   101.800    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        101.800    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                 93.420    

Slack (MET) :             93.449ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.510ns (29.078%)  route 1.243ns (70.922%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 101.791 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.243     8.296    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y97         LUT5 (Prop_lut5_I0_O)        0.056     8.352 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_i_1/O
                         net (fo=1, routed)           0.000     8.352    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift0
    SLICE_X64Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.594   101.791    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/C
                         clock pessimism              0.000   101.791    
                         clock uncertainty           -0.025   101.766    
    SLICE_X64Y97         FDCE (Setup_fdce_C_D)        0.035   101.801    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg
  -------------------------------------------------------------------
                         required time                        101.801    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 93.449    

Slack (MET) :             93.456ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.510ns (29.195%)  route 1.236ns (70.805%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 101.791 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.236     8.289    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y97         LUT4 (Prop_lut4_I0_O)        0.056     8.345 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.345    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1_n_0
    SLICE_X64Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.594   101.791    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
                         clock pessimism              0.000   101.791    
                         clock uncertainty           -0.025   101.766    
    SLICE_X64Y97         FDCE (Setup_fdce_C_D)        0.035   101.801    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        101.801    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 93.456    

Slack (MET) :             93.468ns  (required time - arrival time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.512ns (29.904%)  route 1.199ns (70.096%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 101.790 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.456     7.056 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           1.199     8.255    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X61Y98         LUT3 (Prop_lut3_I0_O)        0.056     8.311 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     8.311    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[31]
    SLICE_X61Y98         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.593   101.790    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X61Y98         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000   101.790    
                         clock uncertainty           -0.025   101.765    
    SLICE_X61Y98         FDCE (Setup_fdce_C_D)        0.014   101.779    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        101.779    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                 93.468    

Slack (MET) :             93.477ns  (required time - arrival time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.512ns (30.053%)  route 1.191ns (69.947%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 101.791 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.456     7.056 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           1.191     8.246    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[1]
    SLICE_X63Y97         LUT6 (Prop_lut6_I0_O)        0.056     8.302 r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.302    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1_n_0
    SLICE_X63Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.594   101.791    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[0]
    SLICE_X63Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism              0.000   101.791    
                         clock uncertainty           -0.025   101.766    
    SLICE_X63Y97         FDCE (Setup_fdce_C_D)        0.013   101.779    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        101.779    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 93.477    

Slack (MET) :             93.482ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.510ns (30.022%)  route 1.188ns (69.978%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 101.791 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.188     8.241    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y97         LUT3 (Prop_lut3_I0_O)        0.056     8.297 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_i_1/O
                         net (fo=1, routed)           0.000     8.297    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_i_1_n_0
    SLICE_X65Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.594   101.791    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/C
                         clock pessimism              0.000   101.791    
                         clock uncertainty           -0.025   101.766    
    SLICE_X65Y97         FDCE (Setup_fdce_C_D)        0.013   101.779    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg
  -------------------------------------------------------------------
                         required time                        101.779    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 93.482    

Slack (MET) :             93.488ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.510ns (30.128%)  route 1.182ns (69.872%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 101.790 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.182     8.235    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y95         LUT2 (Prop_lut2_I1_O)        0.056     8.291 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.291    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.593   101.790    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
                         clock pessimism              0.000   101.790    
                         clock uncertainty           -0.025   101.765    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.014   101.779    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        101.779    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                 93.488    

Slack (MET) :             93.495ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.510ns (29.881%)  route 1.196ns (70.119%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 101.791 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.196     8.249    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y97         LUT3 (Prop_lut3_I0_O)        0.056     8.305 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.305    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[1]_i_1_n_0
    SLICE_X64Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.594   101.791    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                         clock pessimism              0.000   101.791    
                         clock uncertainty           -0.025   101.766    
    SLICE_X64Y97         FDCE (Setup_fdce_C_D)        0.034   101.800    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        101.800    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 93.495    

Slack (MET) :             93.496ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.510ns (29.881%)  route 1.196ns (70.119%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 101.791 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.196     8.249    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y97         LUT2 (Prop_lut2_I1_O)        0.056     8.305 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.305    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1_n_0
    SLICE_X64Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.594   101.791    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
                         clock pessimism              0.000   101.791    
                         clock uncertainty           -0.025   101.766    
    SLICE_X64Y97         FDCE (Setup_fdce_C_D)        0.035   101.801    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        101.801    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 93.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.883ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 1.527ns (49.280%)  route 1.572ns (50.720%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.572     9.599    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.100     9.699 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.699    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1_n_0
    SLICE_X64Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X64Y95         FDCE (Hold_fdce_C_D)         0.330     5.815    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.815    
                         arrival time                           9.699    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.889ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 1.527ns (49.137%)  route 1.581ns (50.863%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.581     9.608    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.100     9.708 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.708    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1_n_0
    SLICE_X64Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X64Y95         FDCE (Hold_fdce_C_D)         0.333     5.818    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.818    
                         arrival time                           9.708    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             4.028ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.529ns (48.012%)  route 1.656ns (51.988%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           1.656     9.685    i_scr1/i_core_top/i_tapc/JD_IBUF[1]
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.100     9.785 r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     9.785    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_2_n_0
    SLICE_X62Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X62Y95         FDCE (Hold_fdce_C_D)         0.271     5.756    i_scr1/i_core_top/i_tapc/tap_ir_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.756    
                         arrival time                           9.785    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.085ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 1.527ns (46.250%)  route 1.775ns (53.750%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.775     9.802    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.100     9.902 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.902    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1_n_0
    SLICE_X64Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X64Y95         FDCE (Hold_fdce_C_D)         0.331     5.816    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.816    
                         arrival time                           9.902    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.120ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 1.527ns (46.632%)  route 1.748ns (53.368%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.748     9.775    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y95         LUT4 (Prop_lut4_I0_O)        0.100     9.875 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.875    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[5]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.269     5.754    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.754    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.133ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.527ns (45.588%)  route 1.823ns (54.412%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.823     9.850    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y96         LUT5 (Prop_lut5_I0_O)        0.100     9.950 r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_i_1/O
                         net (fo=1, routed)           0.000     9.950    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift0
    SLICE_X64Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X64Y96         FDCE (Hold_fdce_C_D)         0.331     5.816    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg
  -------------------------------------------------------------------
                         required time                         -5.816    
                         arrival time                           9.950    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.168ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 1.529ns (46.001%)  route 1.795ns (53.999%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           1.795     9.824    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[1]
    SLICE_X62Y97         LUT3 (Prop_lut3_I0_O)        0.100     9.924 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2__0/O
                         net (fo=1, routed)           0.000     9.924    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2__0_n_0
    SLICE_X62Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.627     5.461    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X62Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000     5.461    
                         clock uncertainty            0.025     5.486    
    SLICE_X62Y97         FDCE (Hold_fdce_C_D)         0.270     5.756    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.756    
                         arrival time                           9.924    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.200ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.527ns (44.694%)  route 1.890ns (55.306%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.890     9.917    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.100    10.017 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.017    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1_n_0
    SLICE_X64Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X64Y95         FDCE (Hold_fdce_C_D)         0.331     5.816    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.816    
                         arrival time                          10.017    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.213ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 1.527ns (45.331%)  route 1.842ns (54.669%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.842     9.869    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y95         LUT5 (Prop_lut5_I0_O)        0.100     9.969 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.969    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X65Y95         FDCE (Hold_fdce_C_D)         0.270     5.755    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.755    
                         arrival time                           9.969    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.214ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.527ns (45.304%)  route 1.844ns (54.696%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          1.844     9.871    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.100     9.971 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.971    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1_n_0
    SLICE_X65Y95         FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y95         FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X65Y95         FDPE (Hold_fdpe_C_D)         0.271     5.756    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.756    
                         arrival time                           9.971    
  -------------------------------------------------------------------
                         slack                                  4.214    





---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack       31.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       60.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.239ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (JTAG_TCK_VIRT rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        6.677ns  (logic 4.015ns (60.129%)  route 2.662ns (39.870%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -5.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.459ns = ( 55.459 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.625    55.459    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X61Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.459    55.918 r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/Q
                         net (fo=1, routed)           2.662    58.581    JD_OBUF[4]
    E2                   OBUFT (Prop_obuft_I_O)       3.556    62.136 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    62.136    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -6.600    93.375    
  -------------------------------------------------------------------
                         required time                         93.375    
                         arrival time                         -62.136    
  -------------------------------------------------------------------
                         slack                                 31.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.339ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            -50.000ns  (JTAG_TCK_VIRT rise@0.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        1.974ns  (logic 0.970ns (49.138%)  route 1.004ns (50.862%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -1.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.790ns = ( 51.790 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.593    51.790    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y96         FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDPE (Prop_fdpe_C_Q)         0.146    51.936 r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/Q
                         net (fo=1, routed)           1.004    52.940    JD_TRI[4]
    E2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824    53.764 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    53.764    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -6.600    -6.575    
  -------------------------------------------------------------------
                         required time                          6.575    
                         arrival time                          53.764    
  -------------------------------------------------------------------
                         slack                                 60.339    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       26.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.083ns  (required time - arrival time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.663ns (20.572%)  route 6.420ns (79.428%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         1.539     4.839 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           5.569    10.407    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X53Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.531 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.851    11.383    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X55Y22         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.441    37.972    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X55Y22         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    37.972    
                         clock uncertainty           -0.440    37.532    
    SLICE_X55Y22         FDRE (Setup_fdre_C_D)       -0.067    37.465    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         37.465    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                 26.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.184ns  (arrival time - required time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.351ns (11.374%)  route 2.735ns (88.626%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         0.306     3.606 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           2.406     6.012    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X53Y26         LUT3 (Prop_lut3_I1_O)        0.045     6.057 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.329     6.386    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X55Y22         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.826    -0.308    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X55Y22         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    -0.308    
                         clock uncertainty            0.440     0.132    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.070     0.202    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           6.386    
  -------------------------------------------------------------------
                         slack                                  6.184    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       31.535ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.200ns  (logic 0.419ns (34.927%)  route 0.781ns (65.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.781     1.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X7Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y35          FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                 31.535    

Slack (MET) :             31.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.076ns  (logic 0.478ns (44.426%)  route 0.598ns (55.574%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.598     1.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X4Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y35          FDCE (Setup_fdce_C_D)       -0.274    32.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.726    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                 31.650    

Slack (MET) :             31.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.355%)  route 0.599ns (53.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.599     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X4Y36          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y36          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 31.788    

Slack (MET) :             31.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.939ns  (logic 0.478ns (50.881%)  route 0.461ns (49.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.461     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X9Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 31.796    

Slack (MET) :             31.827ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.295%)  route 0.622ns (57.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.622     1.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X7Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y35          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                 31.827    

Slack (MET) :             31.925ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.980ns  (logic 0.518ns (52.858%)  route 0.462ns (47.142%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.462     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X9Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                 31.925    

Slack (MET) :             31.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.013ns  (logic 0.518ns (51.111%)  route 0.495ns (48.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.495     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y40          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 31.940    

Slack (MET) :             31.945ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.962ns  (logic 0.518ns (53.829%)  route 0.444ns (46.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.444     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y41          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                 31.945    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack       26.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.048ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[6]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.546ns  (logic 4.126ns (32.887%)  route 8.420ns (67.113%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.640    -2.334    clk_riscv
    SLICE_X62Y46         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.878 f  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          4.046     2.168    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.124     2.292 r  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.374     6.666    LED_OBUF[6]
    T9                   OBUF (Prop_obuf_I_O)         3.546    10.212 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.212    LED[6]
    T9                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                 26.048    

Slack (MET) :             27.471ns  (required time - arrival time)
  Source:                 i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FTDI_RXD
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        11.215ns  (logic 4.399ns (39.228%)  route 6.816ns (60.772%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.548    -2.426    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X42Y24         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518    -1.908 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/Q
                         net (fo=17, routed)          1.470    -0.437    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_0[0]
    SLICE_X53Y26         LUT3 (Prop_lut3_I2_O)        0.152    -0.285 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           5.345     5.060    FTDI_RXD_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.729     8.789 r  FTDI_RXD_OBUF_inst/O
                         net (fo=0)                   0.000     8.789    FTDI_RXD
    D10                                                               r  FTDI_RXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                 27.471    

Slack (MET) :             32.199ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDR[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 3.995ns (62.463%)  route 2.401ns (37.537%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.640    -2.334    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y44         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.401     0.523    lopt_8
    G6                   OBUF (Prop_obuf_I_O)         3.539     4.061 r  LEDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.061    LEDR[0]
    G6                                                                r  LEDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                 32.199    

Slack (MET) :             32.219ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDR[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 4.059ns (63.670%)  route 2.316ns (36.330%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.640    -2.334    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y43         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518    -1.816 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.316     0.501    lopt_9
    G3                   OBUF (Prop_obuf_I_O)         3.541     4.042 r  LEDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.042    LEDR[1]
    G3                                                                r  LEDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                 32.219    

Slack (MET) :             32.274ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDB[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 4.064ns (64.290%)  route 2.257ns (35.710%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.639    -2.335    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y41         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.817 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.257     0.441    lopt_1
    G4                   OBUF (Prop_obuf_I_O)         3.546     3.987 r  LEDB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.987    LEDB[1]
    G4                                                                r  LEDB[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                 32.274    

Slack (MET) :             32.334ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDB[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 4.001ns (63.906%)  route 2.260ns (36.094%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.640    -2.334    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y44         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.260     0.382    lopt
    E1                   OBUF (Prop_obuf_I_O)         3.545     3.927 r  LEDB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.927    LEDB[0]
    E1                                                                r  LEDB[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -3.927    
  -------------------------------------------------------------------
                         slack                                 32.334    

Slack (MET) :             32.340ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDG[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 3.991ns (63.821%)  route 2.263ns (36.179%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.640    -2.334    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y44         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.263     0.385    lopt_4
    F6                   OBUF (Prop_obuf_I_O)         3.535     3.920 r  LEDG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.920    LEDG[0]
    F6                                                                r  LEDG[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 32.340    

Slack (MET) :             32.371ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDG[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 3.984ns (64.029%)  route 2.238ns (35.971%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.640    -2.334    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y44         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.238     0.361    lopt_5
    J4                   OBUF (Prop_obuf_I_O)         3.528     3.889 r  LEDG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.889    LEDG[1]
    J4                                                                r  LEDG[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                 32.371    

Slack (MET) :             32.374ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[4]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 3.981ns (64.001%)  route 2.239ns (35.999%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.639    -2.335    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y41         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.879 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           2.239     0.361    LED_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         3.525     3.886 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.886    LED[4]
    H5                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                 32.374    

Slack (MET) :             32.510ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDB[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (SYS_CLK_VIRT rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 3.986ns (65.526%)  route 2.097ns (34.474%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.640    -2.334    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y44         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.878 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.097     0.220    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         3.530     3.750 r  LEDB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.750    LEDB[2]
    H4                                                                r  LEDB[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.440    39.560    
                         output delay                -3.300    36.260    
  -------------------------------------------------------------------
                         required time                         36.260    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                 32.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.042ns  (arrival time - required time)
  Source:                 heartbeat_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[7]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 1.381ns (82.292%)  route 0.297ns (17.708%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.598    -0.497    clk_riscv
    SLICE_X0Y1           FDCE                                         r  heartbeat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  heartbeat_reg/Q
                         net (fo=2, routed)           0.297    -0.059    LED_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         1.240     1.181 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.181    LED[7]
    T10                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.145ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[5]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 1.349ns (75.695%)  route 0.433ns (24.305%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.597    -0.498    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y43         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.433     0.076    LED_OBUF[5]
    J5                   OBUF (Prop_obuf_I_O)         1.208     1.285 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.285    LED[5]
    J5                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.159ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDR[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 1.368ns (76.074%)  route 0.430ns (23.926%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.596    -0.499    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y42         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.430     0.072    lopt_11
    K1                   OBUF (Prop_obuf_I_O)         1.227     1.299 r  LEDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.299    LEDR[3]
    K1                                                                r  LEDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.161ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDG[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 1.364ns (75.836%)  route 0.435ns (24.164%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.597    -0.498    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y44         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.435     0.077    lopt_7
    H6                   OBUF (Prop_obuf_I_O)         1.223     1.301 r  LEDG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.301    LEDG[3]
    H6                                                                r  LEDG[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.193ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDG[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 1.383ns (75.542%)  route 0.448ns (24.458%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.597    -0.498    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y43         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.448     0.114    lopt_6
    J2                   OBUF (Prop_obuf_I_O)         1.219     1.333 r  LEDG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.333    LEDG[2]
    J2                                                                r  LEDG[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.231ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDR[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 1.362ns (72.901%)  route 0.506ns (27.099%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.597    -0.498    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y43         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.506     0.149    lopt_10
    J3                   OBUF (Prop_obuf_I_O)         1.221     1.370 r  LEDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.370    LEDR[2]
    J3                                                                r  LEDR[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.231ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDB[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 1.366ns (73.086%)  route 0.503ns (26.914%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.597    -0.498    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y43         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.503     0.146    lopt_3
    K2                   OBUF (Prop_obuf_I_O)         1.225     1.371 r  LEDB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.371    LEDB[3]
    K2                                                                r  LEDB[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.249ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDB[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 1.372ns (72.702%)  route 0.515ns (27.298%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.597    -0.498    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y44         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.515     0.158    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         1.231     1.389 r  LEDB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.389    LEDB[2]
    H4                                                                r  LEDB[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.299ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[4]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 1.367ns (70.560%)  route 0.570ns (29.440%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.596    -0.499    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y41         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           0.570     0.212    LED_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         1.226     1.439 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.439    LED[4]
    H5                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.302ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LEDG[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 1.370ns (70.644%)  route 0.569ns (29.356%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.597    -0.498    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y44         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.569     0.212    lopt_5
    J4                   OBUF (Prop_obuf_I_O)         1.229     1.442 r  LEDG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.442    LEDG[1]
    J4                                                                r  LEDG[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.440     0.440    
                         output delay                -3.300    -2.860    
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  4.302    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       38.342ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.604ns  (logic 0.518ns (32.286%)  route 1.086ns (67.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.086     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X6Y39          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y39          FDCE (Setup_fdce_C_D)       -0.054    39.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.946    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                 38.342    

Slack (MET) :             38.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.502%)  route 0.591ns (58.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.591     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)       -0.218    39.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.782    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 38.772    

Slack (MET) :             38.780ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.127ns  (logic 0.518ns (45.953%)  route 0.609ns (54.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.609     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X5Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)       -0.093    39.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 38.780    

Slack (MET) :             38.782ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.917%)  route 0.581ns (58.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.581     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X6Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)       -0.218    39.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.782    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 38.782    

Slack (MET) :             38.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.945ns  (logic 0.419ns (44.351%)  route 0.526ns (55.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.526     0.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X5Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)       -0.270    39.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                 38.785    

Slack (MET) :             38.879ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.473%)  route 0.618ns (57.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.618     1.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X8Y40          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X8Y40          FDCE (Setup_fdce_C_D)       -0.047    39.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                 38.879    

Slack (MET) :             38.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.754%)  route 0.586ns (56.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.586     1.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)       -0.047    39.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 38.911    

Slack (MET) :             39.013ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.892ns  (logic 0.456ns (51.103%)  route 0.436ns (48.897%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.436     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X7Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X7Y34          FDCE (Setup_fdce_C_D)       -0.095    39.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 39.013    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       42.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.799ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.186ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 1.604ns (27.934%)  route 4.139ns (72.066%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 54.955 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.303    12.343    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X62Y96         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.509    54.955    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    54.955    
                         clock uncertainty           -0.025    54.930    
    SLICE_X62Y96         FDCE (Recov_fdce_C_CLR)     -0.402    54.528    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         54.528    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                 42.186    

Slack (MET) :             42.186ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 1.604ns (27.934%)  route 4.139ns (72.066%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 54.955 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.303    12.343    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X62Y96         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.509    54.955    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    54.955    
                         clock uncertainty           -0.025    54.930    
    SLICE_X62Y96         FDCE (Recov_fdce_C_CLR)     -0.402    54.528    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         54.528    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                 42.186    

Slack (MET) :             42.186ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 1.604ns (27.934%)  route 4.139ns (72.066%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 54.955 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.303    12.343    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X62Y96         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.509    54.955    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    54.955    
                         clock uncertainty           -0.025    54.930    
    SLICE_X62Y96         FDCE (Recov_fdce_C_CLR)     -0.402    54.528    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         54.528    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                 42.186    

Slack (MET) :             42.194ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.604ns (27.979%)  route 4.129ns (72.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 54.954 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.293    12.334    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X61Y95         FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.508    54.954    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X61Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    54.954    
                         clock uncertainty           -0.025    54.929    
    SLICE_X61Y95         FDCE (Recov_fdce_C_CLR)     -0.402    54.527    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         54.527    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                 42.194    

Slack (MET) :             42.232ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 1.604ns (27.934%)  route 4.139ns (72.066%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 54.955 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.303    12.343    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X62Y96         FDPE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.509    54.955    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X62Y96         FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    54.955    
                         clock uncertainty           -0.025    54.930    
    SLICE_X62Y96         FDPE (Recov_fdpe_C_PRE)     -0.356    54.574    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         54.574    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                 42.232    

Slack (MET) :             42.354ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.604ns (28.785%)  route 3.969ns (71.215%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 54.954 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         2.133    12.173    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X61Y96         FDCE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.508    54.954    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X61Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    54.954    
                         clock uncertainty           -0.025    54.929    
    SLICE_X61Y96         FDCE (Recov_fdce_C_CLR)     -0.402    54.527    i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg
  -------------------------------------------------------------------
                         required time                         54.527    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                 42.354    

Slack (MET) :             42.516ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.604ns (29.639%)  route 3.808ns (70.361%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 54.955 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.972    12.012    i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg_0
    SLICE_X61Y97         FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.509    54.955    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X61Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    54.955    
                         clock uncertainty           -0.025    54.930    
    SLICE_X61Y97         FDCE (Recov_fdce_C_CLR)     -0.402    54.528    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         54.528    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                 42.516    

Slack (MET) :             42.516ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.604ns (29.639%)  route 3.808ns (70.361%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 54.955 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.836     9.916    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.040 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.972    12.012    i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg_0
    SLICE_X61Y97         FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.509    54.955    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X61Y97         FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    54.955    
                         clock uncertainty           -0.025    54.930    
    SLICE_X61Y97         FDCE (Recov_fdce_C_CLR)     -0.402    54.528    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         54.528    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                 42.516    

Slack (MET) :             42.937ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.492ns (23.647%)  route 1.588ns (76.353%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 51.790 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.436     7.036 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.866     7.902    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.056     7.958 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.722     8.680    i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg_0
    SLICE_X61Y99         FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.593    51.790    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X61Y99         FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    51.790    
                         clock uncertainty           -0.025    51.765    
    SLICE_X61Y99         FDCE (Recov_fdce_C_CLR)     -0.148    51.617    i_scr1/i_core_top/i_tapc_synchronizer/tck_divneg_reg
  -------------------------------------------------------------------
                         required time                         51.617    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                 42.937    

Slack (MET) :             43.333ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.492ns (29.212%)  route 1.192ns (70.788%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 51.790 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.436     7.036 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.866     7.902    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.056     7.958 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.326     8.284    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X65Y96         FDCE                                         f  i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.593    51.790    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    51.790    
                         clock uncertainty           -0.025    51.765    
    SLICE_X65Y96         FDCE (Recov_fdce_C_CLR)     -0.148    51.617    i_scr1/i_core_top/i_tapc/trst_n_int_reg
  -------------------------------------------------------------------
                         required time                         51.617    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 43.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.799ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.510ns (42.779%)  route 2.019ns (57.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.470    10.129    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X64Y95         FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X64Y95         FDCE (Remov_fdce_C_CLR)     -0.155     5.330    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.330    
                         arrival time                          10.129    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.799ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.510ns (42.779%)  route 2.019ns (57.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.470    10.129    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X64Y95         FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X64Y95         FDCE (Remov_fdce_C_CLR)     -0.155     5.330    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.330    
                         arrival time                          10.129    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.799ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.510ns (42.779%)  route 2.019ns (57.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.470    10.129    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X64Y95         FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X64Y95         FDCE (Remov_fdce_C_CLR)     -0.155     5.330    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.330    
                         arrival time                          10.129    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.799ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.510ns (42.779%)  route 2.019ns (57.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.470    10.129    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X64Y95         FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X64Y95         FDCE (Remov_fdce_C_CLR)     -0.155     5.330    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.330    
                         arrival time                          10.129    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.852ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.510ns (42.779%)  route 2.019ns (57.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.470    10.129    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X65Y95         FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X65Y95         FDCE (Remov_fdce_C_CLR)     -0.208     5.277    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.277    
                         arrival time                          10.129    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/PRE
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.510ns (42.779%)  route 2.019ns (57.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.470    10.129    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X65Y95         FDPE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y95         FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X65Y95         FDPE (Remov_fdpe_C_PRE)     -0.208     5.277    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.277    
                         arrival time                          10.129    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.510ns (42.779%)  route 2.019ns (57.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.470    10.129    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X65Y95         FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X65Y95         FDCE (Remov_fdce_C_CLR)     -0.208     5.277    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.277    
                         arrival time                          10.129    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.510ns (42.779%)  route 2.019ns (57.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.470    10.129    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X65Y95         FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X65Y95         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X65Y95         FDCE (Remov_fdce_C_CLR)     -0.208     5.277    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.277    
                         arrival time                          10.129    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.931ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.510ns (41.229%)  route 2.152ns (58.771%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.603    10.262    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X64Y96         FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.155     5.330    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.330    
                         arrival time                          10.262    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.510ns (41.229%)  route 2.152ns (58.771%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.410     8.010 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.549     9.559    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X64Y94         LUT2 (Prop_lut2_I1_O)        0.100     9.659 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.603    10.262    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X64Y96         FDCE                                         f  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.626     5.460    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X64Y96         FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism              0.000     5.460    
                         clock uncertainty            0.025     5.485    
    SLICE_X64Y96         FDCE (Remov_fdce_C_CLR)     -0.155     5.330    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.330    
                         arrival time                          10.262    
  -------------------------------------------------------------------
                         slack                                  4.931    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       20.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.203ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[8][10]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        18.868ns  (logic 0.635ns (3.366%)  route 18.233ns (96.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 37.960 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X52Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.898 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           0.604    -1.294    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.117    -1.177 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       17.629    16.452    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[31][0]_0
    SLICE_X11Y67         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[8][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.430    37.960    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X11Y67         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[8][10]/C
                         clock pessimism             -0.496    37.464    
                         clock uncertainty           -0.180    37.284    
    SLICE_X11Y67         FDCE (Recov_fdce_C_CLR)     -0.629    36.655    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[8][10]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                         -16.452    
  -------------------------------------------------------------------
                         slack                                 20.203    

Slack (MET) :             20.289ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[5][10]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        18.868ns  (logic 0.635ns (3.366%)  route 18.233ns (96.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 37.960 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X52Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.898 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           0.604    -1.294    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.117    -1.177 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       17.629    16.452    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[31][0]_0
    SLICE_X10Y67         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[5][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.430    37.960    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X10Y67         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[5][10]/C
                         clock pessimism             -0.496    37.464    
                         clock uncertainty           -0.180    37.284    
    SLICE_X10Y67         FDCE (Recov_fdce_C_CLR)     -0.543    36.741    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[5][10]
  -------------------------------------------------------------------
                         required time                         36.741    
                         arrival time                         -16.452    
  -------------------------------------------------------------------
                         slack                                 20.289    

Slack (MET) :             20.448ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[15][10]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        18.619ns  (logic 0.635ns (3.411%)  route 17.984ns (96.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 37.956 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X52Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.898 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           0.604    -1.294    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.117    -1.177 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       17.380    16.203    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[31][0]_0
    SLICE_X9Y69          FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[15][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.426    37.956    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X9Y69          FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[15][10]/C
                         clock pessimism             -0.496    37.460    
                         clock uncertainty           -0.180    37.280    
    SLICE_X9Y69          FDCE (Recov_fdce_C_CLR)     -0.629    36.651    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[15][10]
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                         -16.203    
  -------------------------------------------------------------------
                         slack                                 20.448    

Slack (MET) :             20.448ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[15][3]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        18.619ns  (logic 0.635ns (3.411%)  route 17.984ns (96.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 37.956 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X52Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.898 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           0.604    -1.294    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.117    -1.177 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       17.380    16.203    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[31][0]_0
    SLICE_X9Y69          FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.426    37.956    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X9Y69          FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[15][3]/C
                         clock pessimism             -0.496    37.460    
                         clock uncertainty           -0.180    37.280    
    SLICE_X9Y69          FDCE (Recov_fdce_C_CLR)     -0.629    36.651    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[15][3]
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                         -16.203    
  -------------------------------------------------------------------
                         slack                                 20.448    

Slack (MET) :             20.510ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[8][3]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        18.560ns  (logic 0.635ns (3.421%)  route 17.925ns (96.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 37.959 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X52Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.898 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           0.604    -1.294    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.117    -1.177 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       17.321    16.144    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[31][0]_0
    SLICE_X9Y67          FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[8][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.429    37.959    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X9Y67          FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[8][3]/C
                         clock pessimism             -0.496    37.463    
                         clock uncertainty           -0.180    37.283    
    SLICE_X9Y67          FDCE (Recov_fdce_C_CLR)     -0.629    36.654    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[8][3]
  -------------------------------------------------------------------
                         required time                         36.654    
                         arrival time                         -16.144    
  -------------------------------------------------------------------
                         slack                                 20.510    

Slack (MET) :             20.534ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[6][10]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        18.619ns  (logic 0.635ns (3.411%)  route 17.984ns (96.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 37.956 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X52Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.898 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           0.604    -1.294    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.117    -1.177 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       17.380    16.203    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[31][0]_0
    SLICE_X8Y69          FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.426    37.956    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X8Y69          FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[6][10]/C
                         clock pessimism             -0.496    37.460    
                         clock uncertainty           -0.180    37.280    
    SLICE_X8Y69          FDCE (Recov_fdce_C_CLR)     -0.543    36.737    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[6][10]
  -------------------------------------------------------------------
                         required time                         36.737    
                         arrival time                         -16.203    
  -------------------------------------------------------------------
                         slack                                 20.534    

Slack (MET) :             20.534ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[6][9]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        18.619ns  (logic 0.635ns (3.411%)  route 17.984ns (96.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 37.956 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X52Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.898 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           0.604    -1.294    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.117    -1.177 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       17.380    16.203    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[31][0]_0
    SLICE_X8Y69          FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.426    37.956    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X8Y69          FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[6][9]/C
                         clock pessimism             -0.496    37.460    
                         clock uncertainty           -0.180    37.280    
    SLICE_X8Y69          FDCE (Recov_fdce_C_CLR)     -0.543    36.737    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[6][9]
  -------------------------------------------------------------------
                         required time                         36.737    
                         arrival time                         -16.203    
  -------------------------------------------------------------------
                         slack                                 20.534    

Slack (MET) :             20.571ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[5][11]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        18.499ns  (logic 0.635ns (3.433%)  route 17.864ns (96.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 37.959 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X52Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.898 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           0.604    -1.294    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.117    -1.177 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       17.261    16.083    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[31][0]_0
    SLICE_X15Y67         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[5][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.429    37.959    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X15Y67         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[5][11]/C
                         clock pessimism             -0.496    37.463    
                         clock uncertainty           -0.180    37.283    
    SLICE_X15Y67         FDCE (Recov_fdce_C_CLR)     -0.629    36.654    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[5][11]
  -------------------------------------------------------------------
                         required time                         36.654    
                         arrival time                         -16.083    
  -------------------------------------------------------------------
                         slack                                 20.571    

Slack (MET) :             20.595ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[4][10]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        18.473ns  (logic 0.635ns (3.437%)  route 17.838ns (96.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 37.957 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X52Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.898 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           0.604    -1.294    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.117    -1.177 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       17.234    16.057    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[31][0]_0
    SLICE_X9Y68          FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[4][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.427    37.957    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X9Y68          FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[4][10]/C
                         clock pessimism             -0.496    37.461    
                         clock uncertainty           -0.180    37.281    
    SLICE_X9Y68          FDCE (Recov_fdce_C_CLR)     -0.629    36.652    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[4][10]
  -------------------------------------------------------------------
                         required time                         36.652    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                 20.595    

Slack (MET) :             20.596ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[26][3]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        18.560ns  (logic 0.635ns (3.421%)  route 17.925ns (96.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 37.959 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.558    -2.416    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X52Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.518    -1.898 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           0.604    -1.294    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.117    -1.177 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       17.321    16.144    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[31][0]_0
    SLICE_X8Y67          FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[26][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.429    37.959    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/clk_out
    SLICE_X8Y67          FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[26][3]/C
                         clock pessimism             -0.496    37.463    
                         clock uncertainty           -0.180    37.283    
    SLICE_X8Y67          FDCE (Recov_fdce_C_CLR)     -0.543    36.740    i_scr1/i_core_top/i_pipe_top/i_pipe_mprf/mprf_int_reg[26][3]
  -------------------------------------------------------------------
                         required time                         36.740    
                         arrival time                         -16.144    
  -------------------------------------------------------------------
                         slack                                 20.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_scu/mode_reg_r_reg[dm_rst_mux]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/reset_n_ff_reg/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.207ns (36.565%)  route 0.359ns (63.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.565    -0.530    i_scr1/i_core_top/i_scu/clk_out
    SLICE_X56Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/mode_reg_r_reg[dm_rst_mux]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  i_scr1/i_core_top/i_scu/mode_reg_r_reg[dm_rst_mux]/Q
                         net (fo=2, routed)           0.174    -0.192    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_ff_reg_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I1_O)        0.043    -0.149 f  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_ff_i_1__0/O
                         net (fo=2, routed)           0.185     0.036    i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/reset_n_ff_reg_1
    SLICE_X56Y100        FDCE                                         f  i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/reset_n_ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.918    -0.216    i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/clk_out
    SLICE_X56Y100        FDCE                                         r  i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/reset_n_ff_reg/C
                         clock pessimism              0.034    -0.182    
    SLICE_X56Y100        FDCE (Remov_fdce_C_CLR)     -0.140    -0.322    i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/reset_n_ff_reg
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_scu/mode_reg_r_reg[dm_rst_mux]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/reset_n_status_ff_reg/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.207ns (36.565%)  route 0.359ns (63.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.565    -0.530    i_scr1/i_core_top/i_scu/clk_out
    SLICE_X56Y98         FDCE                                         r  i_scr1/i_core_top/i_scu/mode_reg_r_reg[dm_rst_mux]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  i_scr1/i_core_top/i_scu/mode_reg_r_reg[dm_rst_mux]/Q
                         net (fo=2, routed)           0.174    -0.192    i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_ff_reg_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I1_O)        0.043    -0.149 f  i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_ff_i_1__0/O
                         net (fo=2, routed)           0.185     0.036    i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/reset_n_ff_reg_1
    SLICE_X56Y100        FDCE                                         f  i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/reset_n_status_ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.918    -0.216    i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/clk_out
    SLICE_X56Y100        FDCE                                         r  i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/reset_n_status_ff_reg/C
                         clock pessimism              0.034    -0.182    
    SLICE_X56Y100        FDCE (Remov_fdce_C_CLR)     -0.140    -0.322    i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/reset_n_status_ff_reg
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.837%)  route 0.196ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.591    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y34          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDPE (Prop_fdpe_C_Q)         0.141    -0.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196    -0.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.863    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.195    -0.466    
    SLICE_X2Y35          FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.837%)  route 0.196ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.591    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y34          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDPE (Prop_fdpe_C_Q)         0.141    -0.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196    -0.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.863    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.195    -0.466    
    SLICE_X2Y35          FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.315%)  route 0.185ns (56.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.589    -0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y30          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.185    -0.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X2Y30          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.858    -0.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X2Y30          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.217    -0.493    
    SLICE_X2Y30          FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.693%)  route 0.189ns (57.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.589    -0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y30          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.365 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.189    -0.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X4Y29          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.855    -0.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X4Y29          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.195    -0.474    
    SLICE_X4Y29          FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.837%)  route 0.196ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.591    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y34          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDPE (Prop_fdpe_C_Q)         0.141    -0.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196    -0.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.863    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.195    -0.466    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.837%)  route 0.196ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.591    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y34          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDPE (Prop_fdpe_C_Q)         0.141    -0.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196    -0.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.863    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.195    -0.466    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.837%)  route 0.196ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.591    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y34          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDPE (Prop_fdpe_C_Q)         0.141    -0.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196    -0.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.863    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.195    -0.466    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.837%)  route 0.196ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.591    -0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y34          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDPE (Prop_fdpe_C_Q)         0.141    -0.363 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196    -0.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y35          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.863    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y35          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.195    -0.466    
    SLICE_X3Y35          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       29.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.532ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 1.638ns (37.416%)  route 2.739ns (62.584%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 38.053 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.147     5.960    RESETn_IBUF
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.084 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           1.592     7.677    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X62Y46         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.522    38.053    clk_riscv
    SLICE_X62Y46         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    38.053    
                         clock uncertainty           -0.440    37.613    
    SLICE_X62Y46         FDCE (Recov_fdce_C_CLR)     -0.405    37.208    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                 29.532    

Slack (MET) :             29.532ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (SYS_CLK rise@40.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 1.638ns (37.416%)  route 2.739ns (62.584%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 38.053 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.147     5.960    RESETn_IBUF
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.084 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           1.592     7.677    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X62Y46         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    40.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    34.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        1.522    38.053    clk_riscv
    SLICE_X62Y46         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    38.053    
                         clock uncertainty           -0.440    37.613    
    SLICE_X62Y46         FDCE (Recov_fdce_C_CLR)     -0.405    37.208    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                 29.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.674ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.326ns (22.407%)  route 1.129ns (77.593%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.419     4.000    RESETn_IBUF
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.045     4.045 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.710     4.755    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X62Y46         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.868    -0.266    clk_riscv
    SLICE_X62Y46         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    -0.266    
                         clock uncertainty            0.440     0.174    
    SLICE_X62Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.082    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           4.755    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.326ns (22.407%)  route 1.129ns (77.593%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.419     4.000    RESETn_IBUF
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.045     4.045 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.710     4.755    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X62Y46         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7885, routed)        0.868    -0.266    clk_riscv
    SLICE_X62Y46         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    -0.266    
                         clock uncertainty            0.440     0.174    
    SLICE_X62Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.082    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           4.755    
  -------------------------------------------------------------------
                         slack                                  4.674    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.788%)  route 3.016ns (77.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     3.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.238     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.023     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.182     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.573     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.326    36.339    
                         clock uncertainty           -0.035    36.304    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    35.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.899    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 28.620    

Slack (MET) :             28.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.788%)  route 3.016ns (77.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     3.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.238     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.023     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.182     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.573     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.326    36.339    
                         clock uncertainty           -0.035    36.304    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    35.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.899    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 28.620    

Slack (MET) :             28.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.788%)  route 3.016ns (77.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     3.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.238     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.023     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.182     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.573     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.326    36.339    
                         clock uncertainty           -0.035    36.304    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    35.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.899    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 28.620    

Slack (MET) :             28.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.788%)  route 3.016ns (77.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     3.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.238     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.023     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.182     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.573     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.326    36.339    
                         clock uncertainty           -0.035    36.304    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    35.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.899    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 28.620    

Slack (MET) :             28.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.788%)  route 3.016ns (77.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     3.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.238     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.023     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.182     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.573     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.326    36.339    
                         clock uncertainty           -0.035    36.304    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    35.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.899    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 28.620    

Slack (MET) :             28.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.788%)  route 3.016ns (77.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     3.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.238     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.023     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.182     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.573     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.326    36.339    
                         clock uncertainty           -0.035    36.304    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    35.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.899    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 28.620    

Slack (MET) :             28.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.788%)  route 3.016ns (77.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     3.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.238     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.023     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.182     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.573     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.326    36.339    
                         clock uncertainty           -0.035    36.304    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.319    35.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.985    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 28.706    

Slack (MET) :             28.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.788%)  route 3.016ns (77.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     3.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.238     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.023     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.182     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.573     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.326    36.339    
                         clock uncertainty           -0.035    36.304    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.319    35.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.985    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 28.706    

Slack (MET) :             28.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.788%)  route 3.016ns (77.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     3.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.238     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.023     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.182     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.573     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.326    36.339    
                         clock uncertainty           -0.035    36.304    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.319    35.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.985    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 28.706    

Slack (MET) :             28.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.788%)  route 3.016ns (77.212%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.013 - 33.000 ) 
    Source Clock Delay      (SCD):    3.373ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y24         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     3.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           1.238     5.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.023     6.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.182     6.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X10Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.573     7.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y26          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.435    36.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y26          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.326    36.339    
                         clock uncertainty           -0.035    36.304    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.319    35.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.985    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 28.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.364     1.314    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.364     1.314    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.364     1.314    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.364     1.314    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.364     1.314    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X7Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.364     1.314    
    SLICE_X7Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X7Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.364     1.314    
    SLICE_X7Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X7Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.364     1.314    
    SLICE_X7Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y33          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X7Y34          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y34          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.364     1.314    
    SLICE_X7Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.672%)  route 0.173ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X8Y31          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.434 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.173     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X9Y37          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y37          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.363     1.289    
    SLICE_X9Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.410    





