// Seed: 4120319035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_7;
  integer id_8, id_9, id_10;
  assign id_9 = id_8;
  always #1 begin
    id_3 = id_10;
  end
  initial begin
    #1;
    id_1 <= ~id_7;
  end
endmodule
