// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_calc_svd (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        strm_in_V_dout,
        strm_in_V_empty_n,
        strm_in_V_read,
        strm_out_V_din,
        strm_out_V_full_n,
        strm_out_V_write
);

parameter    ap_ST_st1_fsm_0 = 14'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 14'b10;
parameter    ap_ST_pp0_stg1_fsm_2 = 14'b100;
parameter    ap_ST_pp0_stg2_fsm_3 = 14'b1000;
parameter    ap_ST_pp0_stg3_fsm_4 = 14'b10000;
parameter    ap_ST_pp0_stg4_fsm_5 = 14'b100000;
parameter    ap_ST_pp0_stg5_fsm_6 = 14'b1000000;
parameter    ap_ST_pp0_stg6_fsm_7 = 14'b10000000;
parameter    ap_ST_pp0_stg7_fsm_8 = 14'b100000000;
parameter    ap_ST_pp0_stg8_fsm_9 = 14'b1000000000;
parameter    ap_ST_pp0_stg9_fsm_10 = 14'b10000000000;
parameter    ap_ST_pp0_stg10_fsm_11 = 14'b100000000000;
parameter    ap_ST_pp0_stg11_fsm_12 = 14'b1000000000000;
parameter    ap_ST_st181_fsm_13 = 14'b10000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv6_32 = 6'b110010;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv32_80000000 = 32'b10000000000000000000000000000000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv32_D = 32'b1101;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] strm_in_V_dout;
input   strm_in_V_empty_n;
output   strm_in_V_read;
output  [31:0] strm_out_V_din;
input   strm_out_V_full_n;
output   strm_out_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg strm_in_V_read;
reg[31:0] strm_out_V_din;
reg strm_out_V_write;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_31;
reg    strm_in_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_2;
reg    ap_sig_50;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg    ap_reg_ppiten_pp0_it12;
reg    ap_reg_ppiten_pp0_it13;
reg    ap_reg_ppiten_pp0_it14;
reg   [0:0] exitcond_reg_403;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_3;
reg    ap_sig_92;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_4;
reg    ap_sig_102;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_5;
reg    ap_sig_112;
reg    strm_out_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg11_fsm_12;
reg    ap_sig_123;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter13;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_134;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter14;
reg    ap_sig_cseq_ST_pp0_stg5_fsm_6;
reg    ap_sig_158;
reg    ap_sig_cseq_ST_pp0_stg6_fsm_7;
reg    ap_sig_168;
reg    ap_sig_cseq_ST_pp0_stg7_fsm_8;
reg    ap_sig_178;
reg    ap_sig_cseq_ST_pp0_stg8_fsm_9;
reg    ap_sig_188;
reg    ap_sig_cseq_ST_pp0_stg9_fsm_10;
reg    ap_sig_198;
reg    ap_sig_cseq_ST_pp0_stg10_fsm_11;
reg    ap_sig_208;
reg   [5:0] proc_reg_90;
wire   [31:0] grp_fu_107_p2;
reg   [31:0] reg_136;
reg    ap_sig_220;
reg    ap_sig_228;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter12;
reg    ap_sig_238;
wire   [31:0] grp_fu_111_p2;
reg   [31:0] reg_143;
reg   [31:0] reg_149;
wire   [31:0] grp_fu_115_p2;
reg   [31:0] reg_155;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter11;
reg   [31:0] reg_161;
wire   [31:0] grp_fu_119_p2;
reg   [31:0] reg_166;
reg   [31:0] reg_171;
reg   [31:0] reg_177;
wire   [0:0] exitcond_fu_183_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_403_pp0_iter10;
wire   [5:0] proc_1_fu_189_p2;
reg   [5:0] proc_1_reg_407;
reg   [31:0] tmp_20_reg_412;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_412_pp0_iter1;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_412_pp0_iter2;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_412_pp0_iter3;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_412_pp0_iter4;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_412_pp0_iter5;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_412_pp0_iter6;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_412_pp0_iter7;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_412_pp0_iter8;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_412_pp0_iter9;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_412_pp0_iter10;
reg   [31:0] ap_reg_ppstg_tmp_20_reg_412_pp0_iter11;
reg   [31:0] tmp_21_reg_419;
reg   [31:0] ap_reg_ppstg_tmp_21_reg_419_pp0_iter1;
reg   [31:0] ap_reg_ppstg_tmp_21_reg_419_pp0_iter2;
reg   [31:0] ap_reg_ppstg_tmp_21_reg_419_pp0_iter3;
reg   [31:0] ap_reg_ppstg_tmp_21_reg_419_pp0_iter4;
reg   [31:0] ap_reg_ppstg_tmp_21_reg_419_pp0_iter5;
reg   [31:0] ap_reg_ppstg_tmp_21_reg_419_pp0_iter6;
reg   [31:0] ap_reg_ppstg_tmp_21_reg_419_pp0_iter7;
reg   [31:0] ap_reg_ppstg_tmp_21_reg_419_pp0_iter8;
reg   [31:0] ap_reg_ppstg_tmp_21_reg_419_pp0_iter9;
reg   [31:0] ap_reg_ppstg_tmp_21_reg_419_pp0_iter10;
reg   [31:0] ap_reg_ppstg_tmp_21_reg_419_pp0_iter11;
reg   [31:0] tmp_22_reg_426;
reg   [31:0] ap_reg_ppstg_tmp_22_reg_426_pp0_iter1;
reg   [31:0] ap_reg_ppstg_tmp_22_reg_426_pp0_iter2;
reg   [31:0] ap_reg_ppstg_tmp_22_reg_426_pp0_iter3;
reg   [31:0] ap_reg_ppstg_tmp_22_reg_426_pp0_iter4;
reg   [31:0] ap_reg_ppstg_tmp_22_reg_426_pp0_iter5;
reg   [31:0] ap_reg_ppstg_tmp_22_reg_426_pp0_iter6;
reg   [31:0] ap_reg_ppstg_tmp_22_reg_426_pp0_iter7;
reg   [31:0] ap_reg_ppstg_tmp_22_reg_426_pp0_iter8;
reg   [31:0] ap_reg_ppstg_tmp_22_reg_426_pp0_iter9;
reg   [31:0] ap_reg_ppstg_tmp_22_reg_426_pp0_iter10;
reg   [31:0] ap_reg_ppstg_tmp_22_reg_426_pp0_iter11;
reg   [31:0] tmp_23_reg_433;
reg   [31:0] ap_reg_ppstg_tmp_23_reg_433_pp0_iter1;
reg   [31:0] ap_reg_ppstg_tmp_23_reg_433_pp0_iter2;
reg   [31:0] ap_reg_ppstg_tmp_23_reg_433_pp0_iter3;
reg   [31:0] ap_reg_ppstg_tmp_23_reg_433_pp0_iter4;
reg   [31:0] ap_reg_ppstg_tmp_23_reg_433_pp0_iter5;
reg   [31:0] ap_reg_ppstg_tmp_23_reg_433_pp0_iter6;
reg   [31:0] ap_reg_ppstg_tmp_23_reg_433_pp0_iter7;
reg   [31:0] ap_reg_ppstg_tmp_23_reg_433_pp0_iter8;
reg   [31:0] ap_reg_ppstg_tmp_23_reg_433_pp0_iter9;
reg   [31:0] ap_reg_ppstg_tmp_23_reg_433_pp0_iter10;
reg   [31:0] ap_reg_ppstg_tmp_23_reg_433_pp0_iter11;
reg   [31:0] u1_1_reg_440;
reg   [31:0] cosA_half_reg_445;
reg   [31:0] sinA_half_reg_452;
reg   [31:0] cosB_half_reg_459;
reg   [31:0] sinB_half_reg_465;
wire   [31:0] a2_assign_1_fu_204_p1;
wire   [31:0] a2_assign_fu_218_p1;
reg   [31:0] tmp_i_reg_481;
reg   [31:0] tmp_i1_reg_486;
reg   [31:0] tmp_3_i3_reg_491;
reg   [31:0] tmp_3_i_reg_496;
reg   [31:0] tmp_3_i1_reg_501;
reg   [31:0] vz_int_1_reg_506;
reg   [31:0] ap_reg_ppstg_vz_int_1_reg_506_pp0_iter12;
reg   [31:0] ap_reg_ppstg_vz_int_1_reg_506_pp0_iter13;
reg   [31:0] vy_int_1_reg_515;
reg   [31:0] ap_reg_ppstg_vy_int_1_reg_515_pp0_iter12;
reg   [31:0] ap_reg_ppstg_vy_int_1_reg_515_pp0_iter13;
wire   [31:0] vy_int_fu_232_p1;
reg   [31:0] vy_int_reg_523;
reg   [31:0] ap_reg_ppstg_vy_int_reg_523_pp0_iter12;
reg   [31:0] ap_reg_ppstg_vy_int_reg_523_pp0_iter13;
reg   [31:0] tmp_13_reg_530;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_530_pp0_iter12;
reg   [31:0] ap_reg_ppstg_tmp_13_reg_530_pp0_iter13;
reg   [31:0] tmp_14_reg_537;
reg   [31:0] ap_reg_ppstg_tmp_14_reg_537_pp0_iter12;
reg   [31:0] ap_reg_ppstg_tmp_14_reg_537_pp0_iter13;
wire   [31:0] uy_int_fu_246_p1;
reg   [31:0] uy_int_reg_544;
reg   [31:0] ap_reg_ppstg_uy_int_reg_544_pp0_iter13;
reg   [31:0] tmp_3_i6_reg_550;
reg   [31:0] z_out1_reg_555;
reg   [31:0] w_out_int_reg_560;
wire   [0:0] grp_fu_123_p2;
reg   [0:0] tmp_5_reg_567;
reg   [31:0] tmp_i7_reg_572;
reg   [31:0] tmp_3_i9_reg_577;
wire   [0:0] tmp_6_fu_286_p2;
reg   [0:0] tmp_6_reg_582;
wire   [31:0] w_out_3_fu_301_p3;
reg   [31:0] w_out_3_reg_588;
wire   [31:0] c_write_assign_9_to_int_fu_308_p1;
reg   [31:0] c_write_assign_9_to_int_reg_593;
wire   [0:0] tmp_10_fu_344_p2;
reg   [0:0] tmp_10_reg_598;
wire   [31:0] vx_int_fu_387_p3;
reg   [31:0] vx_int_reg_605;
wire   [31:0] vy_int_2_fu_392_p3;
reg   [31:0] vy_int_2_reg_610;
wire   [31:0] vz_int_fu_397_p3;
reg   [31:0] vz_int_reg_615;
reg   [31:0] grp_dut_calc_angle_float_float_s_fu_101_A_r;
reg   [31:0] grp_dut_calc_angle_float_float_s_fu_101_A_i;
wire   [31:0] grp_dut_calc_angle_float_float_s_fu_101_ap_return_0;
wire   [31:0] grp_dut_calc_angle_float_float_s_fu_101_ap_return_1;
reg    grp_dut_calc_angle_float_float_s_fu_101_ap_ce;
reg   [5:0] proc_phi_fu_94_p4;
wire   [31:0] z_out_3_fu_359_p3;
wire   [31:0] vw_int_3_fu_380_p3;
reg   [31:0] grp_fu_107_p0;
reg   [31:0] grp_fu_107_p1;
reg   [31:0] grp_fu_111_p0;
reg   [31:0] grp_fu_111_p1;
reg   [31:0] grp_fu_115_p0;
reg   [31:0] grp_fu_115_p1;
reg   [31:0] grp_fu_119_p0;
reg   [31:0] grp_fu_119_p1;
reg   [31:0] grp_fu_123_p0;
wire   [31:0] tmp_9_to_int_fu_195_p1;
wire   [31:0] tmp_9_neg_fu_198_p2;
wire   [31:0] tmp_8_to_int_fu_209_p1;
wire   [31:0] tmp_8_neg_fu_212_p2;
wire   [31:0] vy_int_to_int_fu_223_p1;
wire   [31:0] vy_int_neg_fu_226_p2;
wire   [31:0] uy_int_to_int_fu_237_p1;
wire   [31:0] uy_int_neg_fu_240_p2;
wire   [31:0] c_write_assign_6_to_int_fu_251_p1;
wire   [7:0] tmp_4_fu_254_p4;
wire   [22:0] tmp_fu_264_p1;
wire   [0:0] notrhs_fu_274_p2;
wire   [0:0] notlhs_fu_268_p2;
wire   [0:0] tmp_3_fu_280_p2;
wire   [31:0] w_out_neg_fu_291_p2;
wire   [31:0] w_out_fu_297_p1;
wire   [7:0] tmp_7_fu_312_p4;
wire   [22:0] tmp_2_fu_322_p1;
wire   [0:0] notrhs3_fu_332_p2;
wire   [0:0] notlhs2_fu_326_p2;
wire   [0:0] tmp_8_fu_338_p2;
wire   [31:0] z_out_neg_fu_350_p2;
wire   [31:0] z_out_fu_355_p1;
wire   [31:0] vw_int_to_int_fu_367_p1;
wire   [31:0] vw_int_neg_fu_370_p2;
wire   [31:0] vw_int_fu_376_p1;
reg   [1:0] grp_fu_107_opcode;
reg    grp_fu_107_ce;
reg   [1:0] grp_fu_111_opcode;
reg    grp_fu_111_ce;
reg    grp_fu_115_ce;
reg    grp_fu_119_ce;
reg    ap_sig_cseq_ST_st181_fsm_13;
reg    ap_sig_847;
reg   [13:0] ap_NS_fsm;
reg    ap_sig_897;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
#0 ap_reg_ppiten_pp0_it12 = 1'b0;
#0 ap_reg_ppiten_pp0_it13 = 1'b0;
#0 ap_reg_ppiten_pp0_it14 = 1'b0;
end

dut_calc_angle_float_float_s grp_dut_calc_angle_float_float_s_fu_101(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .A_r(grp_dut_calc_angle_float_float_s_fu_101_A_r),
    .A_i(grp_dut_calc_angle_float_float_s_fu_101_A_i),
    .ap_return_0(grp_dut_calc_angle_float_float_s_fu_101_ap_return_0),
    .ap_return_1(grp_dut_calc_angle_float_float_s_fu_101_ap_return_1),
    .ap_ce(grp_dut_calc_angle_float_float_s_fu_101_ap_ce)
);

dut_faddfsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_faddfsub_32ns_32ns_32_5_full_dsp_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_107_p0),
    .din1(grp_fu_107_p1),
    .opcode(grp_fu_107_opcode),
    .ce(grp_fu_107_ce),
    .dout(grp_fu_107_p2)
);

dut_faddfsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_faddfsub_32ns_32ns_32_5_full_dsp_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_111_p0),
    .din1(grp_fu_111_p1),
    .opcode(grp_fu_111_opcode),
    .ce(grp_fu_111_ce),
    .dout(grp_fu_111_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_115_p0),
    .din1(grp_fu_115_p1),
    .ce(grp_fu_115_ce),
    .dout(grp_fu_115_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_119_p0),
    .din1(grp_fu_119_p1),
    .ce(grp_fu_119_ce),
    .dout(grp_fu_119_p2)
);

dut_fcmp_32ns_32ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_fcmp_32ns_32ns_1_1_U23(
    .din0(grp_fu_123_p0),
    .din1(ap_const_lv32_0),
    .opcode(ap_const_lv5_4),
    .dout(grp_fu_123_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238) & ~(1'b0 == exitcond_fu_183_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238) & ~(exitcond_reg_403 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238))) begin
        proc_reg_90 <= proc_1_reg_407;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        proc_reg_90 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238))) begin
        ap_reg_ppstg_exitcond_reg_403_pp0_iter1 <= exitcond_reg_403;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter10 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter9;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter11 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter10;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter12 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter11;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter13 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter12;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter14 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter13;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter1;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter2;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter4 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter3;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter5 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter4;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter6 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter5;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter7 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter6;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter8 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter7;
        ap_reg_ppstg_exitcond_reg_403_pp0_iter9 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter8;
        exitcond_reg_403 <= exitcond_fu_183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        ap_reg_ppstg_tmp_13_reg_530_pp0_iter12 <= tmp_13_reg_530;
        ap_reg_ppstg_tmp_13_reg_530_pp0_iter13 <= ap_reg_ppstg_tmp_13_reg_530_pp0_iter12;
        ap_reg_ppstg_tmp_14_reg_537_pp0_iter12 <= tmp_14_reg_537;
        ap_reg_ppstg_tmp_14_reg_537_pp0_iter13 <= ap_reg_ppstg_tmp_14_reg_537_pp0_iter12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        ap_reg_ppstg_tmp_20_reg_412_pp0_iter1 <= tmp_20_reg_412;
        ap_reg_ppstg_tmp_20_reg_412_pp0_iter10 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter9;
        ap_reg_ppstg_tmp_20_reg_412_pp0_iter11 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter10;
        ap_reg_ppstg_tmp_20_reg_412_pp0_iter2 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter1;
        ap_reg_ppstg_tmp_20_reg_412_pp0_iter3 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter2;
        ap_reg_ppstg_tmp_20_reg_412_pp0_iter4 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter3;
        ap_reg_ppstg_tmp_20_reg_412_pp0_iter5 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter4;
        ap_reg_ppstg_tmp_20_reg_412_pp0_iter6 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter5;
        ap_reg_ppstg_tmp_20_reg_412_pp0_iter7 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter6;
        ap_reg_ppstg_tmp_20_reg_412_pp0_iter8 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter7;
        ap_reg_ppstg_tmp_20_reg_412_pp0_iter9 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        ap_reg_ppstg_tmp_21_reg_419_pp0_iter1 <= tmp_21_reg_419;
        ap_reg_ppstg_tmp_21_reg_419_pp0_iter10 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter9;
        ap_reg_ppstg_tmp_21_reg_419_pp0_iter11 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter10;
        ap_reg_ppstg_tmp_21_reg_419_pp0_iter2 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter1;
        ap_reg_ppstg_tmp_21_reg_419_pp0_iter3 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter2;
        ap_reg_ppstg_tmp_21_reg_419_pp0_iter4 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter3;
        ap_reg_ppstg_tmp_21_reg_419_pp0_iter5 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter4;
        ap_reg_ppstg_tmp_21_reg_419_pp0_iter6 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter5;
        ap_reg_ppstg_tmp_21_reg_419_pp0_iter7 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter6;
        ap_reg_ppstg_tmp_21_reg_419_pp0_iter8 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter7;
        ap_reg_ppstg_tmp_21_reg_419_pp0_iter9 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        ap_reg_ppstg_tmp_22_reg_426_pp0_iter1 <= tmp_22_reg_426;
        ap_reg_ppstg_tmp_22_reg_426_pp0_iter10 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter9;
        ap_reg_ppstg_tmp_22_reg_426_pp0_iter11 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter10;
        ap_reg_ppstg_tmp_22_reg_426_pp0_iter2 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter1;
        ap_reg_ppstg_tmp_22_reg_426_pp0_iter3 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter2;
        ap_reg_ppstg_tmp_22_reg_426_pp0_iter4 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter3;
        ap_reg_ppstg_tmp_22_reg_426_pp0_iter5 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter4;
        ap_reg_ppstg_tmp_22_reg_426_pp0_iter6 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter5;
        ap_reg_ppstg_tmp_22_reg_426_pp0_iter7 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter6;
        ap_reg_ppstg_tmp_22_reg_426_pp0_iter8 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter7;
        ap_reg_ppstg_tmp_22_reg_426_pp0_iter9 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        ap_reg_ppstg_tmp_23_reg_433_pp0_iter1 <= tmp_23_reg_433;
        ap_reg_ppstg_tmp_23_reg_433_pp0_iter10 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter9;
        ap_reg_ppstg_tmp_23_reg_433_pp0_iter11 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter10;
        ap_reg_ppstg_tmp_23_reg_433_pp0_iter2 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter1;
        ap_reg_ppstg_tmp_23_reg_433_pp0_iter3 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter2;
        ap_reg_ppstg_tmp_23_reg_433_pp0_iter4 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter3;
        ap_reg_ppstg_tmp_23_reg_433_pp0_iter5 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter4;
        ap_reg_ppstg_tmp_23_reg_433_pp0_iter6 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter5;
        ap_reg_ppstg_tmp_23_reg_433_pp0_iter7 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter6;
        ap_reg_ppstg_tmp_23_reg_433_pp0_iter8 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter7;
        ap_reg_ppstg_tmp_23_reg_433_pp0_iter9 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        ap_reg_ppstg_uy_int_reg_544_pp0_iter13 <= uy_int_reg_544;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        ap_reg_ppstg_vy_int_1_reg_515_pp0_iter12 <= vy_int_1_reg_515;
        ap_reg_ppstg_vy_int_1_reg_515_pp0_iter13 <= ap_reg_ppstg_vy_int_1_reg_515_pp0_iter12;
        ap_reg_ppstg_vz_int_1_reg_506_pp0_iter12 <= vz_int_1_reg_506;
        ap_reg_ppstg_vz_int_1_reg_506_pp0_iter13 <= ap_reg_ppstg_vz_int_1_reg_506_pp0_iter12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        ap_reg_ppstg_vy_int_reg_523_pp0_iter12 <= vy_int_reg_523;
        ap_reg_ppstg_vy_int_reg_523_pp0_iter13 <= ap_reg_ppstg_vy_int_reg_523_pp0_iter12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        c_write_assign_9_to_int_reg_593 <= c_write_assign_9_to_int_fu_308_p1;
        tmp_10_reg_598 <= tmp_10_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter10))) begin
        cosA_half_reg_445 <= grp_dut_calc_angle_float_float_s_fu_101_ap_return_0;
        sinA_half_reg_452 <= grp_dut_calc_angle_float_float_s_fu_101_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter10))) begin
        cosB_half_reg_459 <= grp_dut_calc_angle_float_float_s_fu_101_ap_return_0;
        sinB_half_reg_465 <= grp_dut_calc_angle_float_float_s_fu_101_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238))) begin
        proc_1_reg_407 <= proc_1_fu_189_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238)))) begin
        reg_136 <= grp_fu_107_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238)))) begin
        reg_143 <= grp_fu_111_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12)))) begin
        reg_149 <= grp_fu_107_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12)))) begin
        reg_155 <= grp_fu_115_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) | ((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11)))) begin
        reg_161 <= grp_fu_115_p2;
        reg_166 <= grp_fu_119_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11)))) begin
        reg_171 <= grp_fu_115_p2;
        reg_177 <= grp_fu_119_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11))) begin
        tmp_13_reg_530 <= grp_fu_107_p2;
        tmp_14_reg_537 <= grp_fu_111_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        tmp_20_reg_412 <= strm_in_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        tmp_21_reg_419 <= strm_in_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        tmp_22_reg_426 <= strm_in_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        tmp_23_reg_433 <= strm_in_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11))) begin
        tmp_3_i1_reg_501 <= grp_fu_119_p2;
        tmp_3_i_reg_496 <= grp_fu_115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11))) begin
        tmp_3_i3_reg_491 <= grp_fu_119_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12))) begin
        tmp_3_i6_reg_550 <= grp_fu_115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        tmp_3_i9_reg_577 <= grp_fu_119_p2;
        tmp_i7_reg_572 <= grp_fu_115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        tmp_5_reg_567 <= grp_fu_123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        tmp_6_reg_582 <= tmp_6_fu_286_p2;
        w_out_3_reg_588 <= w_out_3_fu_301_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it11) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11))) begin
        tmp_i1_reg_486 <= grp_fu_119_p2;
        tmp_i_reg_481 <= grp_fu_115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        u1_1_reg_440 <= grp_fu_111_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12))) begin
        uy_int_reg_544 <= uy_int_fu_246_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        vx_int_reg_605 <= vx_int_fu_387_p3;
        vy_int_2_reg_610 <= vy_int_2_fu_392_p3;
        vz_int_reg_615 <= vz_int_fu_397_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11))) begin
        vy_int_1_reg_515 <= grp_fu_111_p2;
        vz_int_1_reg_506 <= grp_fu_107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11))) begin
        vy_int_reg_523 <= vy_int_fu_232_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        w_out_int_reg_560 <= grp_fu_107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
        z_out1_reg_555 <= grp_fu_107_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | (1'b1 == ap_sig_cseq_ST_st181_fsm_13))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st181_fsm_13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_134) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_208) begin
        ap_sig_cseq_ST_pp0_stg10_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg10_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_123) begin
        ap_sig_cseq_ST_pp0_stg11_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg11_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_50) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_92) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_102) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_112) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_158) begin
        ap_sig_cseq_ST_pp0_stg5_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg5_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_168) begin
        ap_sig_cseq_ST_pp0_stg6_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg6_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_178) begin
        ap_sig_cseq_ST_pp0_stg7_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg7_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_188) begin
        ap_sig_cseq_ST_pp0_stg8_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg8_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_198) begin
        ap_sig_cseq_ST_pp0_stg9_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg9_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_847) begin
        ap_sig_cseq_ST_st181_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st181_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_31) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_897) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) begin
            grp_dut_calc_angle_float_float_s_fu_101_A_i = reg_143;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) begin
            grp_dut_calc_angle_float_float_s_fu_101_A_i = reg_136;
        end else begin
            grp_dut_calc_angle_float_float_s_fu_101_A_i = 'bx;
        end
    end else begin
        grp_dut_calc_angle_float_float_s_fu_101_A_i = 'bx;
    end
end

always @ (*) begin
    if (ap_sig_897) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) begin
            grp_dut_calc_angle_float_float_s_fu_101_A_r = u1_1_reg_440;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)) begin
            grp_dut_calc_angle_float_float_s_fu_101_A_r = reg_149;
        end else begin
            grp_dut_calc_angle_float_float_s_fu_101_A_r = 'bx;
        end
    end else begin
        grp_dut_calc_angle_float_float_s_fu_101_A_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)))) begin
        grp_dut_calc_angle_float_float_s_fu_101_ap_ce = 1'b1;
    end else begin
        grp_dut_calc_angle_float_float_s_fu_101_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)))) begin
        grp_fu_107_ce = 1'b1;
    end else begin
        grp_fu_107_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        grp_fu_107_opcode = ap_const_lv2_1;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11)) | ((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it12) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) | ((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)))) begin
        grp_fu_107_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_107_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9))) begin
        grp_fu_107_p0 = tmp_i7_reg_572;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11))) begin
        grp_fu_107_p0 = reg_155;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it12))) begin
        grp_fu_107_p0 = reg_171;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)))) begin
        grp_fu_107_p0 = reg_161;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)))) begin
        grp_fu_107_p0 = tmp_i_reg_481;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6))) begin
        grp_fu_107_p0 = tmp_23_reg_433;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5))) begin
        grp_fu_107_p0 = tmp_22_reg_426;
    end else begin
        grp_fu_107_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9))) begin
        grp_fu_107_p1 = tmp_3_i9_reg_577;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11))) begin
        grp_fu_107_p1 = tmp_3_i6_reg_550;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it12))) begin
        grp_fu_107_p1 = reg_177;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)))) begin
        grp_fu_107_p1 = reg_166;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7))) begin
        grp_fu_107_p1 = tmp_3_i_reg_496;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_107_p1 = reg_155;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6))) begin
        grp_fu_107_p1 = tmp_20_reg_412;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5))) begin
        grp_fu_107_p1 = tmp_21_reg_419;
    end else begin
        grp_fu_107_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)))) begin
        grp_fu_111_ce = 1'b1;
    end else begin
        grp_fu_111_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        grp_fu_111_opcode = ap_const_lv2_1;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11)) | ((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter11)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)))) begin
        grp_fu_111_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_111_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8))) begin
        grp_fu_111_p0 = reg_171;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)))) begin
        grp_fu_111_p0 = tmp_i1_reg_486;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6))) begin
        grp_fu_111_p0 = tmp_23_reg_433;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5))) begin
        grp_fu_111_p0 = tmp_22_reg_426;
    end else begin
        grp_fu_111_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8))) begin
        grp_fu_111_p1 = reg_177;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7))) begin
        grp_fu_111_p1 = tmp_3_i1_reg_501;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_111_p1 = tmp_3_i3_reg_491;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6))) begin
        grp_fu_111_p1 = tmp_20_reg_412;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5))) begin
        grp_fu_111_p1 = tmp_21_reg_419;
    end else begin
        grp_fu_111_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)))) begin
        grp_fu_115_ce = 1'b1;
    end else begin
        grp_fu_115_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_115_p0 = ap_reg_ppstg_tmp_14_reg_537_pp0_iter12;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7))) begin
        grp_fu_115_p0 = uy_int_fu_246_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6))) begin
        grp_fu_115_p0 = tmp_13_reg_530;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)))) begin
        grp_fu_115_p0 = ap_reg_ppstg_tmp_22_reg_426_pp0_iter11;
    end else if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it12)) | ((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)))) begin
        grp_fu_115_p0 = ap_reg_ppstg_tmp_20_reg_412_pp0_iter11;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        grp_fu_115_p0 = sinA_half_reg_452;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12))) begin
        grp_fu_115_p0 = a2_assign_1_fu_204_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11))) begin
        grp_fu_115_p0 = cosA_half_reg_445;
    end else begin
        grp_fu_115_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_115_p1 = z_out1_reg_555;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7))) begin
        grp_fu_115_p1 = reg_149;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6))) begin
        grp_fu_115_p1 = reg_136;
    end else if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it12)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)))) begin
        grp_fu_115_p1 = vy_int_1_reg_515;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)))) begin
        grp_fu_115_p1 = vz_int_1_reg_506;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)))) begin
        grp_fu_115_p1 = sinB_half_reg_465;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11))) begin
        grp_fu_115_p1 = cosB_half_reg_459;
    end else begin
        grp_fu_115_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)))) begin
        grp_fu_119_ce = 1'b1;
    end else begin
        grp_fu_119_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_119_p0 = ap_reg_ppstg_tmp_13_reg_530_pp0_iter12;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)))) begin
        grp_fu_119_p0 = ap_reg_ppstg_tmp_23_reg_433_pp0_iter11;
    end else if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it12)) | ((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)))) begin
        grp_fu_119_p0 = ap_reg_ppstg_tmp_21_reg_419_pp0_iter11;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        grp_fu_119_p0 = a2_assign_fu_218_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12))) begin
        grp_fu_119_p0 = cosA_half_reg_445;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11))) begin
        grp_fu_119_p0 = sinA_half_reg_452;
    end else begin
        grp_fu_119_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_119_p1 = reg_143;
    end else if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it12)) | ((1'b1 == ap_reg_ppiten_pp0_it12) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)))) begin
        grp_fu_119_p1 = vz_int_1_reg_506;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10))) begin
        grp_fu_119_p1 = vy_int_reg_523;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9))) begin
        grp_fu_119_p1 = vy_int_fu_232_p1;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12)) | ((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)))) begin
        grp_fu_119_p1 = sinB_half_reg_465;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11))) begin
        grp_fu_119_p1 = cosB_half_reg_459;
    end else begin
        grp_fu_119_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it14))) begin
        grp_fu_123_p0 = reg_136;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        grp_fu_123_p0 = w_out_int_reg_560;
    end else begin
        grp_fu_123_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        proc_phi_fu_94_p4 = proc_1_reg_407;
    end else begin
        proc_phi_fu_94_p4 = proc_reg_90;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)))) begin
        strm_in_V_blk_n = strm_in_V_empty_n;
    end else begin
        strm_in_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))))) begin
        strm_in_V_read = 1'b1;
    end else begin
        strm_in_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11)))) begin
        strm_out_V_blk_n = strm_out_V_full_n;
    end else begin
        strm_out_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        strm_out_V_din = vz_int_reg_615;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        strm_out_V_din = vx_int_reg_605;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        strm_out_V_din = vy_int_2_reg_610;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        strm_out_V_din = vw_int_3_fu_380_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220))) begin
        strm_out_V_din = ap_reg_ppstg_uy_int_reg_544_pp0_iter13;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        strm_out_V_din = ap_reg_ppstg_tmp_14_reg_537_pp0_iter13;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)))) begin
        strm_out_V_din = ap_reg_ppstg_tmp_13_reg_530_pp0_iter13;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228)))) begin
        strm_out_V_din = z_out_3_fu_359_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))))) begin
        strm_out_V_din = ap_const_lv32_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238))) begin
        strm_out_V_din = w_out_3_reg_588;
    end else begin
        strm_out_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238)) | ((1'b1 == ap_reg_ppiten_pp0_it13) & (1'b1 == ap_sig_cseq_ST_pp0_stg11_fsm_12) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13) & ~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & ~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_6) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg7_fsm_8) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg8_fsm_9) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg9_fsm_10) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) | ((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)))) begin
        strm_out_V_write = 1'b1;
    end else begin
        strm_out_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238) & ~(1'b0 == exitcond_fu_183_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_238) & ~(1'b0 == exitcond_fu_183_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st181_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_pp0_stg1_fsm_2 : begin
            if (~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end
        end
        ap_ST_pp0_stg2_fsm_3 : begin
            if (~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
            end
        end
        ap_ST_pp0_stg3_fsm_4 : begin
            if (~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
            end
        end
        ap_ST_pp0_stg4_fsm_5 : begin
            if (~(((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_228))) begin
                ap_NS_fsm = ap_ST_pp0_stg5_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_5;
            end
        end
        ap_ST_pp0_stg5_fsm_6 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) begin
                ap_NS_fsm = ap_ST_pp0_stg6_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg5_fsm_6;
            end
        end
        ap_ST_pp0_stg6_fsm_7 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) begin
                ap_NS_fsm = ap_ST_pp0_stg7_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg6_fsm_7;
            end
        end
        ap_ST_pp0_stg7_fsm_8 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) begin
                ap_NS_fsm = ap_ST_pp0_stg8_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg7_fsm_8;
            end
        end
        ap_ST_pp0_stg8_fsm_9 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) begin
                ap_NS_fsm = ap_ST_pp0_stg9_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg8_fsm_9;
            end
        end
        ap_ST_pp0_stg9_fsm_10 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220)) begin
                ap_NS_fsm = ap_ST_pp0_stg10_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg9_fsm_10;
            end
        end
        ap_ST_pp0_stg10_fsm_11 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & ~(1'b1 == ap_reg_ppiten_pp0_it13)))) begin
                ap_NS_fsm = ap_ST_pp0_stg11_fsm_12;
            end else if (((1'b1 == ap_reg_ppiten_pp0_it14) & (1'b1 == ap_sig_cseq_ST_pp0_stg10_fsm_11) & ~((1'b1 == ap_reg_ppiten_pp0_it14) & ap_sig_220) & ~(1'b1 == ap_reg_ppiten_pp0_it13))) begin
                ap_NS_fsm = ap_ST_st181_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg10_fsm_11;
            end
        end
        ap_ST_pp0_stg11_fsm_12 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it13) & ap_sig_238)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg11_fsm_12;
            end
        end
        ap_ST_st181_fsm_13 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a2_assign_1_fu_204_p1 = tmp_9_neg_fu_198_p2;

assign a2_assign_fu_218_p1 = tmp_8_neg_fu_212_p2;

always @ (*) begin
    ap_sig_102 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_112 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_123 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_134 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_158 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_168 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_178 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_188 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_198 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_208 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_220 = ((1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter14) & (strm_out_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_228 = ((exitcond_reg_403 == 1'b0) & (strm_in_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_238 = ((1'b0 == ap_reg_ppstg_exitcond_reg_403_pp0_iter13) & (strm_out_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_31 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_50 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_847 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_897 = ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_reg_403 == 1'b0));
end

always @ (*) begin
    ap_sig_92 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

assign c_write_assign_6_to_int_fu_251_p1 = w_out_int_reg_560;

assign c_write_assign_9_to_int_fu_308_p1 = reg_136;

assign exitcond_fu_183_p2 = ((proc_phi_fu_94_p4 == ap_const_lv6_32) ? 1'b1 : 1'b0);

assign notlhs2_fu_326_p2 = ((tmp_7_fu_312_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs_fu_268_p2 = ((tmp_4_fu_254_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notrhs3_fu_332_p2 = ((tmp_2_fu_322_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs_fu_274_p2 = ((tmp_fu_264_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign proc_1_fu_189_p2 = (proc_phi_fu_94_p4 + ap_const_lv6_1);

assign tmp_10_fu_344_p2 = (tmp_8_fu_338_p2 & grp_fu_123_p2);

assign tmp_2_fu_322_p1 = c_write_assign_9_to_int_fu_308_p1[22:0];

assign tmp_3_fu_280_p2 = (notrhs_fu_274_p2 | notlhs_fu_268_p2);

assign tmp_4_fu_254_p4 = {{c_write_assign_6_to_int_fu_251_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_6_fu_286_p2 = (tmp_3_fu_280_p2 & tmp_5_reg_567);

assign tmp_7_fu_312_p4 = {{c_write_assign_9_to_int_fu_308_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_8_fu_338_p2 = (notrhs3_fu_332_p2 | notlhs2_fu_326_p2);

assign tmp_8_neg_fu_212_p2 = (tmp_8_to_int_fu_209_p1 ^ ap_const_lv32_80000000);

assign tmp_8_to_int_fu_209_p1 = cosA_half_reg_445;

assign tmp_9_neg_fu_198_p2 = (tmp_9_to_int_fu_195_p1 ^ ap_const_lv32_80000000);

assign tmp_9_to_int_fu_195_p1 = sinA_half_reg_452;

assign tmp_fu_264_p1 = c_write_assign_6_to_int_fu_251_p1[22:0];

assign uy_int_fu_246_p1 = uy_int_neg_fu_240_p2;

assign uy_int_neg_fu_240_p2 = (uy_int_to_int_fu_237_p1 ^ ap_const_lv32_80000000);

assign uy_int_to_int_fu_237_p1 = tmp_14_reg_537;

assign vw_int_3_fu_380_p3 = ((tmp_6_reg_582[0:0] === 1'b1) ? vw_int_fu_376_p1 : ap_reg_ppstg_vz_int_1_reg_506_pp0_iter13);

assign vw_int_fu_376_p1 = vw_int_neg_fu_370_p2;

assign vw_int_neg_fu_370_p2 = (vw_int_to_int_fu_367_p1 ^ ap_const_lv32_80000000);

assign vw_int_to_int_fu_367_p1 = ap_reg_ppstg_vz_int_1_reg_506_pp0_iter13;

assign vx_int_fu_387_p3 = ((tmp_6_reg_582[0:0] === 1'b1) ? ap_reg_ppstg_vy_int_1_reg_515_pp0_iter13 : ap_reg_ppstg_vy_int_reg_523_pp0_iter13);

assign vy_int_2_fu_392_p3 = ((tmp_10_reg_598[0:0] === 1'b1) ? ap_reg_ppstg_vy_int_reg_523_pp0_iter13 : ap_reg_ppstg_vy_int_1_reg_515_pp0_iter13);

assign vy_int_fu_232_p1 = vy_int_neg_fu_226_p2;

assign vy_int_neg_fu_226_p2 = (vy_int_to_int_fu_223_p1 ^ ap_const_lv32_80000000);

assign vy_int_to_int_fu_223_p1 = vy_int_1_reg_515;

assign vz_int_fu_397_p3 = ((tmp_10_reg_598[0:0] === 1'b1) ? vw_int_fu_376_p1 : ap_reg_ppstg_vz_int_1_reg_506_pp0_iter13);

assign w_out_3_fu_301_p3 = ((tmp_6_fu_286_p2[0:0] === 1'b1) ? w_out_fu_297_p1 : w_out_int_reg_560);

assign w_out_fu_297_p1 = w_out_neg_fu_291_p2;

assign w_out_neg_fu_291_p2 = (c_write_assign_6_to_int_fu_251_p1 ^ ap_const_lv32_80000000);

assign z_out_3_fu_359_p3 = ((tmp_10_reg_598[0:0] === 1'b1) ? z_out_fu_355_p1 : reg_136);

assign z_out_fu_355_p1 = z_out_neg_fu_350_p2;

assign z_out_neg_fu_350_p2 = (c_write_assign_9_to_int_reg_593 ^ ap_const_lv32_80000000);

endmodule //dut_calc_svd
