--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml NERP_demo_top.twx NERP_demo_top.ncd -o NERP_demo_top.twr
NERP_demo_top.pcf -ucf nexys3.ucf

Design file:              NERP_demo_top.ncd
Physical constraint file: NERP_demo_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1395 paths analyzed, 204 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.365ns.
--------------------------------------------------------------------------------

Paths for end point U3/hc_9 (SLICE_X28Y31.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_2 (FF)
  Destination:          U3/hc_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_2 to U3/hc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.CQ      Tcko                  0.408   U3/hc<3>
                                                       U3/hc_2
    SLICE_X20Y23.D2      net (fanout=64)       1.263   U3/hc<2>
    SLICE_X20Y23.D       Tilo                  0.205   U3/hc[9]_GND_3_o_LessThan_571_o11
                                                       U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D5      net (fanout=4)        0.643   U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D       Tilo                  0.203   U3/Mcount_hc_val1
                                                       U3/_n3149_SW0
    SLICE_X19Y25.A1      net (fanout=2)        0.549   U3/Mcount_hc_val1
    SLICE_X19Y25.AMUX    Tilo                  0.313   pix_en
                                                       U3/Mcount_hc_val2
    SLICE_X28Y31.SR      net (fanout=6)        1.284   U3/Mcount_hc_val
    SLICE_X28Y31.CLK     Tsrck                 0.455   U3/hc<9>
                                                       U3/hc_9
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (1.584ns logic, 3.739ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_0 (FF)
  Destination:          U3/hc_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_0 to U3/hc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.408   U3/hc<3>
                                                       U3/hc_0
    SLICE_X20Y23.D4      net (fanout=58)       1.067   U3/hc<0>
    SLICE_X20Y23.D       Tilo                  0.205   U3/hc[9]_GND_3_o_LessThan_571_o11
                                                       U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D5      net (fanout=4)        0.643   U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D       Tilo                  0.203   U3/Mcount_hc_val1
                                                       U3/_n3149_SW0
    SLICE_X19Y25.A1      net (fanout=2)        0.549   U3/Mcount_hc_val1
    SLICE_X19Y25.AMUX    Tilo                  0.313   pix_en
                                                       U3/Mcount_hc_val2
    SLICE_X28Y31.SR      net (fanout=6)        1.284   U3/Mcount_hc_val
    SLICE_X28Y31.CLK     Tsrck                 0.455   U3/hc<9>
                                                       U3/hc_9
    -------------------------------------------------  ---------------------------
    Total                                      5.127ns (1.584ns logic, 3.543ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1 (FF)
  Destination:          U3/hc_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.054ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1 to U3/hc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.BQ      Tcko                  0.408   U3/hc<3>
                                                       U3/hc_1
    SLICE_X20Y23.D5      net (fanout=53)       0.994   U3/hc<1>
    SLICE_X20Y23.D       Tilo                  0.205   U3/hc[9]_GND_3_o_LessThan_571_o11
                                                       U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D5      net (fanout=4)        0.643   U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D       Tilo                  0.203   U3/Mcount_hc_val1
                                                       U3/_n3149_SW0
    SLICE_X19Y25.A1      net (fanout=2)        0.549   U3/Mcount_hc_val1
    SLICE_X19Y25.AMUX    Tilo                  0.313   pix_en
                                                       U3/Mcount_hc_val2
    SLICE_X28Y31.SR      net (fanout=6)        1.284   U3/Mcount_hc_val
    SLICE_X28Y31.CLK     Tsrck                 0.455   U3/hc<9>
                                                       U3/hc_9
    -------------------------------------------------  ---------------------------
    Total                                      5.054ns (1.584ns logic, 3.470ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point U3/hc_8 (SLICE_X28Y31.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_2 (FF)
  Destination:          U3/hc_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.312ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_2 to U3/hc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.CQ      Tcko                  0.408   U3/hc<3>
                                                       U3/hc_2
    SLICE_X20Y23.D2      net (fanout=64)       1.263   U3/hc<2>
    SLICE_X20Y23.D       Tilo                  0.205   U3/hc[9]_GND_3_o_LessThan_571_o11
                                                       U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D5      net (fanout=4)        0.643   U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D       Tilo                  0.203   U3/Mcount_hc_val1
                                                       U3/_n3149_SW0
    SLICE_X19Y25.A1      net (fanout=2)        0.549   U3/Mcount_hc_val1
    SLICE_X19Y25.AMUX    Tilo                  0.313   pix_en
                                                       U3/Mcount_hc_val2
    SLICE_X28Y31.SR      net (fanout=6)        1.284   U3/Mcount_hc_val
    SLICE_X28Y31.CLK     Tsrck                 0.444   U3/hc<9>
                                                       U3/hc_8
    -------------------------------------------------  ---------------------------
    Total                                      5.312ns (1.573ns logic, 3.739ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_0 (FF)
  Destination:          U3/hc_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.116ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_0 to U3/hc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.408   U3/hc<3>
                                                       U3/hc_0
    SLICE_X20Y23.D4      net (fanout=58)       1.067   U3/hc<0>
    SLICE_X20Y23.D       Tilo                  0.205   U3/hc[9]_GND_3_o_LessThan_571_o11
                                                       U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D5      net (fanout=4)        0.643   U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D       Tilo                  0.203   U3/Mcount_hc_val1
                                                       U3/_n3149_SW0
    SLICE_X19Y25.A1      net (fanout=2)        0.549   U3/Mcount_hc_val1
    SLICE_X19Y25.AMUX    Tilo                  0.313   pix_en
                                                       U3/Mcount_hc_val2
    SLICE_X28Y31.SR      net (fanout=6)        1.284   U3/Mcount_hc_val
    SLICE_X28Y31.CLK     Tsrck                 0.444   U3/hc<9>
                                                       U3/hc_8
    -------------------------------------------------  ---------------------------
    Total                                      5.116ns (1.573ns logic, 3.543ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1 (FF)
  Destination:          U3/hc_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.043ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1 to U3/hc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.BQ      Tcko                  0.408   U3/hc<3>
                                                       U3/hc_1
    SLICE_X20Y23.D5      net (fanout=53)       0.994   U3/hc<1>
    SLICE_X20Y23.D       Tilo                  0.205   U3/hc[9]_GND_3_o_LessThan_571_o11
                                                       U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D5      net (fanout=4)        0.643   U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D       Tilo                  0.203   U3/Mcount_hc_val1
                                                       U3/_n3149_SW0
    SLICE_X19Y25.A1      net (fanout=2)        0.549   U3/Mcount_hc_val1
    SLICE_X19Y25.AMUX    Tilo                  0.313   pix_en
                                                       U3/Mcount_hc_val2
    SLICE_X28Y31.SR      net (fanout=6)        1.284   U3/Mcount_hc_val
    SLICE_X28Y31.CLK     Tsrck                 0.444   U3/hc<9>
                                                       U3/hc_8
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (1.573ns logic, 3.470ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point U3/hc_5 (SLICE_X28Y30.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_2 (FF)
  Destination:          U3/hc_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_2 to U3/hc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.CQ      Tcko                  0.408   U3/hc<3>
                                                       U3/hc_2
    SLICE_X20Y23.D2      net (fanout=64)       1.263   U3/hc<2>
    SLICE_X20Y23.D       Tilo                  0.205   U3/hc[9]_GND_3_o_LessThan_571_o11
                                                       U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D5      net (fanout=4)        0.643   U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D       Tilo                  0.203   U3/Mcount_hc_val1
                                                       U3/_n3149_SW0
    SLICE_X19Y25.A1      net (fanout=2)        0.549   U3/Mcount_hc_val1
    SLICE_X19Y25.AMUX    Tilo                  0.313   pix_en
                                                       U3/Mcount_hc_val2
    SLICE_X28Y30.SR      net (fanout=6)        1.120   U3/Mcount_hc_val
    SLICE_X28Y30.CLK     Tsrck                 0.455   U3/hc<7>
                                                       U3/hc_5
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (1.584ns logic, 3.575ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_0 (FF)
  Destination:          U3/hc_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.963ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_0 to U3/hc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.AQ      Tcko                  0.408   U3/hc<3>
                                                       U3/hc_0
    SLICE_X20Y23.D4      net (fanout=58)       1.067   U3/hc<0>
    SLICE_X20Y23.D       Tilo                  0.205   U3/hc[9]_GND_3_o_LessThan_571_o11
                                                       U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D5      net (fanout=4)        0.643   U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D       Tilo                  0.203   U3/Mcount_hc_val1
                                                       U3/_n3149_SW0
    SLICE_X19Y25.A1      net (fanout=2)        0.549   U3/Mcount_hc_val1
    SLICE_X19Y25.AMUX    Tilo                  0.313   pix_en
                                                       U3/Mcount_hc_val2
    SLICE_X28Y30.SR      net (fanout=6)        1.120   U3/Mcount_hc_val
    SLICE_X28Y30.CLK     Tsrck                 0.455   U3/hc<7>
                                                       U3/hc_5
    -------------------------------------------------  ---------------------------
    Total                                      4.963ns (1.584ns logic, 3.379ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1 (FF)
  Destination:          U3/hc_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1 to U3/hc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y29.BQ      Tcko                  0.408   U3/hc<3>
                                                       U3/hc_1
    SLICE_X20Y23.D5      net (fanout=53)       0.994   U3/hc<1>
    SLICE_X20Y23.D       Tilo                  0.205   U3/hc[9]_GND_3_o_LessThan_571_o11
                                                       U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D5      net (fanout=4)        0.643   U3/hc[9]_GND_3_o_LessThan_571_o11
    SLICE_X18Y25.D       Tilo                  0.203   U3/Mcount_hc_val1
                                                       U3/_n3149_SW0
    SLICE_X19Y25.A1      net (fanout=2)        0.549   U3/Mcount_hc_val1
    SLICE_X19Y25.AMUX    Tilo                  0.313   pix_en
                                                       U3/Mcount_hc_val2
    SLICE_X28Y30.SR      net (fanout=6)        1.120   U3/Mcount_hc_val
    SLICE_X28Y30.CLK     Tsrck                 0.455   U3/hc<7>
                                                       U3/hc_5
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (1.584ns logic, 3.306ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U3/gameover (SLICE_X13Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/gameover (FF)
  Destination:          U3/gameover (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/gameover to U3/gameover
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.198   U3/gameover
                                                       U3/gameover
    SLICE_X13Y32.A6      net (fanout=4)        0.026   U3/gameover
    SLICE_X13Y32.CLK     Tah         (-Th)    -0.215   U3/gameover
                                                       U3/gameover_glue_set
                                                       U3/gameover
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_0 (SLICE_X27Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_0 to U1/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.AQ      Tcko                  0.198   U1/q<1>
                                                       U1/q_0
    SLICE_X27Y17.A6      net (fanout=3)        0.027   U1/q<0>
    SLICE_X27Y17.CLK     Tah         (-Th)    -0.215   U1/q<1>
                                                       U1/Mcount_q_xor<0>11_INV_0
                                                       U1/q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point U1/game (SLICE_X28Y34.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/game (FF)
  Destination:          U1/game (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/game to U1/game
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.CQ      Tcko                  0.200   U1/game
                                                       U1/game
    SLICE_X28Y34.C5      net (fanout=2)        0.068   U1/game
    SLICE_X28Y34.CLK     Tah         (-Th)    -0.190   U1/game
                                                       U1/game_INV_2_o1_INV_0
                                                       U1/game
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.390ns logic, 0.068ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U3/hc<3>/CLK
  Logical resource: U3/hc_0/CK
  Location pin: SLICE_X28Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U3/hc<3>/CLK
  Logical resource: U3/hc_1/CK
  Location pin: SLICE_X28Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.365|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1395 paths, 0 nets, and 149 connections

Design statistics:
   Minimum period:   5.365ns{1}   (Maximum frequency: 186.393MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 24 16:03:44 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 193 MB



