#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x239d560 .scope module, "tb_half_wave_rectifier" "tb_half_wave_rectifier" 2 1;
 .timescale 0 0;
v0x23adb90_0 .var "clk", 0 0;
v0x23adc60_0 .net "rectified_wave", 7 0, v0x23ada50_0; 1 drivers
v0x23add10_0 .var "sine_wave", 7 0;
S_0x239d650 .scope module, "uut" "half_wave_rectifier" 2 7, 3 1, S_0x239d560;
 .timescale 0 0;
v0x237a7e0_0 .net "clk", 0 0, v0x23adb90_0; 1 drivers
v0x23ada50_0 .var "rectified_wave", 7 0;
v0x23adaf0_0 .net "sine_wave", 7 0, v0x23add10_0; 1 drivers
E_0x239d800 .event posedge, v0x237a7e0_0;
    .scope S_0x239d650;
T_0 ;
    %wait E_0x239d800;
    %movi 8, 128, 8;
    %load/v 16, v0x23adaf0_0, 8;
    %cmp/u 8, 16, 8;
    %or 5, 4, 1;
    %jmp/0xz  T_0.0, 5;
    %load/v 8, v0x23adaf0_0, 8;
    %subi 8, 128, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x23ada50_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x23ada50_0, 0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x239d560;
T_1 ;
    %vpi_call 2 15 "$dumpfile", "waveform.vcd";
    %vpi_call 2 16 "$dumpvars", 1'sb0, S_0x239d560;
    %set/v v0x23adb90_0, 0, 1;
    %set/v v0x23add10_0, 0, 8;
    %delay 5, 0;
    %movi 8, 85, 8;
    %set/v v0x23add10_0, 8, 8;
    %delay 5, 0;
    %movi 8, 219, 8;
    %set/v v0x23add10_0, 8, 8;
    %delay 5, 0;
    %set/v v0x23add10_0, 0, 8;
    %movi 8, 10, 5;
T_1.0 %cmp/s 0, 8, 5;
    %jmp/0xz T_1.1, 5;
    %add 8, 1, 5;
    %delay 5, 0;
    %load/v 13, v0x23adb90_0, 1;
    %inv 13, 1;
    %set/v v0x23adb90_0, 13, 1;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 33 "$finish";
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
