# CPU_16bit_Single_Cycle_with_Verilog
This repository contains a 16-bit single-cycle CPU designed and implemented in Verilog. The CPU architecture is inspired by the MIPS instruction set, with a simplified design suitable for educational purposes and basic operations. The CPU includes: Register File, Data Memory and Instruction Memory.
