/*
* <:copyright-BRCM:2012:DUAL/GPL:standard
* 
*    Copyright (c) 2012 Broadcom Corporation
*    All Rights Reserved
* 
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License, version 2, as published by
* the Free Software Foundation (the "GPL").
* 
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
* 
* 
* A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
* writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
* Boston, MA 02111-1307, USA.
* 
* :> 
*/

#ifndef __SERDES_H_INCLUDED
#define __SERDES_H_INCLUDED

/*  File automatically generated by Reggae at 09/08/2011  17:33:18   */

#include "stt_basic_defs.h"
#include "access_macros.h"
#include "packing.h"

/*****************************************************************************************/
/* All 3 Serdes registers (PCIe, Netif, GPON)                                            */
/*****************************************************************************************/

/*****************************************************************************************/
/* Blocks offsets                                                                        */
/*****************************************************************************************/
#define CE_SERDES_GPON_OFFSET	( 0x190A7000 )
#define CE_SERDES_PCIE_OFFSET	( 0x190A7400 )
#define CE_SERDES_NETIF_OFFSET	( 0x190A7800 )
/*****************************************************************************************/
/* Functions offsets and addresses                                                       */
/*****************************************************************************************/
#define CE_SERDES_GPON_CMN_OFFSET 	( 0x00000000 )
#define CE_SERDES_GPON_CMN_ADDRESS	( CE_SERDES_GPON_OFFSET + CE_SERDES_GPON_CMN_OFFSET )

#define CE_SERDES_GPON_LANE_OFFSET 	( 0x0000001C )
#define CE_SERDES_GPON_LANE_ADDRESS	( CE_SERDES_GPON_OFFSET + CE_SERDES_GPON_LANE_OFFSET )

#define CE_SERDES_GPON_JTF_XO_OFFSET 	( 0x0000002C )
#define CE_SERDES_GPON_JTF_XO_ADDRESS	( CE_SERDES_GPON_OFFSET + CE_SERDES_GPON_JTF_XO_OFFSET )

#define CE_SERDES_PCIE_CMN_OFFSET 	( 0x00000000 )
#define CE_SERDES_PCIE_CMN_ADDRESS	( CE_SERDES_PCIE_OFFSET + CE_SERDES_PCIE_CMN_OFFSET )

#define CE_SERDES_PCIE_LANE_0_OFFSET 	( 0x0000001C )
#define CE_SERDES_PCIE_LANE_0_ADDRESS	( CE_SERDES_PCIE_OFFSET + CE_SERDES_PCIE_LANE_0_OFFSET )

#define CE_SERDES_PCIE_LANE_1_OFFSET 	( 0x0000002C )
#define CE_SERDES_PCIE_LANE_1_ADDRESS	( CE_SERDES_PCIE_OFFSET + CE_SERDES_PCIE_LANE_1_OFFSET )

#define CE_SERDES_NETIF_CMN_OFFSET 	( 0x00000000 )
#define CE_SERDES_NETIF_CMN_ADDRESS	( CE_SERDES_NETIF_OFFSET + CE_SERDES_NETIF_CMN_OFFSET )

#define CE_SERDES_NETIF_LANE_0_OFFSET 	( 0x0000001C )
#define CE_SERDES_NETIF_LANE_0_ADDRESS	( CE_SERDES_NETIF_OFFSET + CE_SERDES_NETIF_LANE_0_OFFSET )

#define CE_SERDES_NETIF_LANE_1_OFFSET 	( 0x0000002C )
#define CE_SERDES_NETIF_LANE_1_ADDRESS	( CE_SERDES_NETIF_OFFSET + CE_SERDES_NETIF_LANE_1_OFFSET )

#define CE_SERDES_NETIF_LANE_2_OFFSET 	( 0x0000003C )
#define CE_SERDES_NETIF_LANE_2_ADDRESS	( CE_SERDES_NETIF_OFFSET + CE_SERDES_NETIF_LANE_2_OFFSET )

#define CE_SERDES_NETIF_LANE_3_OFFSET 	( 0x0000004C )
#define CE_SERDES_NETIF_LANE_3_ADDRESS	( CE_SERDES_NETIF_OFFSET + CE_SERDES_NETIF_LANE_3_OFFSET )

/*   'i' is block index    */
/*   'j' is function index */
/*   'e' is function entry */
/*   'k' is register index */

/*****************************************************************************************/
/* Reg_0                                                                                 */
/* Reg_0                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_GPON_CMN_REG_0_PLL_LOCKED_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_PLL_LOCKED_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_PLL_VCALBAND_DEFAULT_VALUE              ( 0x40 )
#define CE_SERDES_GPON_CMN_REG_0_PLL_VCALBAND_DEFAULT_VALUE_RESET_VALUE  ( 0x40 )
#define CE_SERDES_GPON_CMN_REG_0_RXCAL_DONE_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_RXCAL_DONE_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_RXCAL_RCVCAL_DEFAULT_VALUE              ( 0x4 )
#define CE_SERDES_GPON_CMN_REG_0_RXCAL_RCVCAL_DEFAULT_VALUE_RESET_VALUE  ( 0x4 )
#define CE_SERDES_GPON_CMN_REG_0_TXCAL_DONE_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_TXCAL_DONE_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_TXCAL_CALDN_DEFAULT_VALUE               ( 0x2F )
#define CE_SERDES_GPON_CMN_REG_0_TXCAL_CALDN_DEFAULT_VALUE_RESET_VALUE   ( 0x2F )
#define CE_SERDES_GPON_CMN_REG_0_TXCAL_CALUP_DEFAULT_VALUE               ( 0x2E )
#define CE_SERDES_GPON_CMN_REG_0_TXCAL_CALUP_DEFAULT_VALUE_RESET_VALUE   ( 0x2E )
#define CE_SERDES_GPON_CMN_REG_0_PLL_VCALSTART_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_PLL_VCALSTART_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_RXCAL_START_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_RXCAL_START_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_TXCAL_START_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_TXCAL_START_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_BIAS_EN_DEFAULT_VALUE                   ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_0_BIAS_EN_DEFAULT_VALUE_RESET_VALUE       ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_0_CLKDIS_EN_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_CLKDIS_EN_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_PLL_EN_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_0_PLL_EN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_SERDES_GPON_CMN_REG_0_OFFSET ( 0x00000000 )

#define CE_SERDES_GPON_CMN_REG_0_ADDRESS   	( CE_SERDES_GPON_CMN_ADDRESS + CE_SERDES_GPON_CMN_REG_0_OFFSET )
#define BL_SERDES_GPON_CMN_REG_0_READ( r ) 	BL_READ_32( ( CE_SERDES_GPON_CMN_REG_0_ADDRESS ), (r) )
#define BL_SERDES_GPON_CMN_REG_0_WRITE( v )	BL_WRITE_32( ( CE_SERDES_GPON_CMN_REG_0_ADDRESS ), (v) )

typedef struct
{
	/* pll_locked */
	stt_uint32 pll_locked   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcalband */
	stt_uint32 pll_vcalband 	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxcal_done */
	stt_uint32 rxcal_done   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxcal_rcvcal */
	stt_uint32 rxcal_rcvcal 	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txcal_done */
	stt_uint32 txcal_done   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txcal_caldn */
	stt_uint32 txcal_caldn  	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txcal_calup */
	stt_uint32 txcal_calup  	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcalstart */
	stt_uint32 pll_vcalstart	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxcal_start */
	stt_uint32 rxcal_start  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txcal_start */
	stt_uint32 txcal_start  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_en */
	stt_uint32 bias_en      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* clkdis_en */
	stt_uint32 clkdis_en    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_en */
	stt_uint32 pll_en       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_CMN_REG_0_DTE ;


/*****************************************************************************************/
/* Reg_1                                                                                 */
/* Reg_1                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_GPON_CMN_REG_1_PLL_DSMBYP_DEFAULT_VALUE                ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_1_PLL_DSMBYP_DEFAULT_VALUE_RESET_VALUE    ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_1_PLL_FBDIVINT_DEFAULT_VALUE              ( 0x80 )
#define CE_SERDES_GPON_CMN_REG_1_PLL_FBDIVINT_DEFAULT_VALUE_RESET_VALUE  ( 0x80 )
#define CE_SERDES_GPON_CMN_REG_1_PLL_FBDIVFRAC_DEFAULT_VALUE             ( 0x99D0 )
#define CE_SERDES_GPON_CMN_REG_1_PLL_FBDIVFRAC_DEFAULT_VALUE_RESET_VALUE ( 0x99D0 )
#define CE_SERDES_GPON_CMN_REG_1_SPARE_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_1_SPARE_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )


#define CE_SERDES_GPON_CMN_REG_1_OFFSET ( 0x00000004 )

#define CE_SERDES_GPON_CMN_REG_1_ADDRESS   	( CE_SERDES_GPON_CMN_ADDRESS + CE_SERDES_GPON_CMN_REG_1_OFFSET )
#define BL_SERDES_GPON_CMN_REG_1_READ( r ) 	BL_READ_32( ( CE_SERDES_GPON_CMN_REG_1_ADDRESS ), (r) )
#define BL_SERDES_GPON_CMN_REG_1_WRITE( v )	BL_WRITE_32( ( CE_SERDES_GPON_CMN_REG_1_ADDRESS ), (v) )

typedef struct
{
	/* pll_dsmbyp */
	stt_uint32 pll_dsmbyp   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_fbdivint */
	stt_uint32 pll_fbdivint 	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_fbdivfrac */
	stt_uint32 pll_fbdivfrac	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare        	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_CMN_REG_1_DTE ;


/*****************************************************************************************/
/* Reg_2                                                                                 */
/* Reg_2                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_GPON_CMN_REG_2_PLL_SSCEN_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_2_PLL_SSCEN_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_2_PLL_SSCCNT_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_2_PLL_SSCCNT_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_2_PLL_SSCDELTA_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_2_PLL_SSCDELTA_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_2_PLL_SSCTAU_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_2_PLL_SSCTAU_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_2_SPARE_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_2_SPARE_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_SERDES_GPON_CMN_REG_2_OFFSET ( 0x00000008 )

#define CE_SERDES_GPON_CMN_REG_2_ADDRESS   	( CE_SERDES_GPON_CMN_ADDRESS + CE_SERDES_GPON_CMN_REG_2_OFFSET )
#define BL_SERDES_GPON_CMN_REG_2_READ( r ) 	BL_READ_32( ( CE_SERDES_GPON_CMN_REG_2_ADDRESS ), (r) )
#define BL_SERDES_GPON_CMN_REG_2_WRITE( v )	BL_WRITE_32( ( CE_SERDES_GPON_CMN_REG_2_ADDRESS ), (v) )

typedef struct
{
	/* pll_sscen */
	stt_uint32 pll_sscen   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_ssccnt */
	stt_uint32 pll_ssccnt  	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_sscdelta */
	stt_uint32 pll_sscdelta	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_ssctau */
	stt_uint32 pll_ssctau  	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare       	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_CMN_REG_2_DTE ;


/*****************************************************************************************/
/* Reg_3                                                                                 */
/* Reg_3                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_GPON_CMN_REG_3_PLL_DIV0CLKSEL_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_DIV0CLKSEL_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_DIV0RST_N_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_DIV0RST_N_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_DIV1CLKSEL_DEFAULT_VALUE                 ( 0x20 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_DIV1CLKSEL_DEFAULT_VALUE_RESET_VALUE     ( 0x20 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_DIV1RST_N_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_DIV1RST_N_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_REFCLK0DRVEN_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_REFCLK0DRVEN_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_REFCLK0TERMEN_DEFAULT_VALUE              ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_REFCLK0TERMEN_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_REFCLKSEL_DEFAULT_VALUE                  ( 0x2 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_REFCLKSEL_DEFAULT_VALUE_RESET_VALUE      ( 0x2 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_REFDIVSEL_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_REFDIVSEL_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_HIBW_DEFAULT_VALUE                       ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_HIBW_DEFAULT_VALUE_RESET_VALUE           ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_REFCLK0TRIMADJ_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_3_PLL_REFCLK0TRIMADJ_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_3_SPARE_DEFAULT_VALUE                          ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_3_SPARE_DEFAULT_VALUE_RESET_VALUE              ( 0x0 )


#define CE_SERDES_GPON_CMN_REG_3_OFFSET ( 0x0000000C )

#define CE_SERDES_GPON_CMN_REG_3_ADDRESS   	( CE_SERDES_GPON_CMN_ADDRESS + CE_SERDES_GPON_CMN_REG_3_OFFSET )
#define BL_SERDES_GPON_CMN_REG_3_READ( r ) 	BL_READ_32( ( CE_SERDES_GPON_CMN_REG_3_ADDRESS ), (r) )
#define BL_SERDES_GPON_CMN_REG_3_WRITE( v )	BL_WRITE_32( ( CE_SERDES_GPON_CMN_REG_3_ADDRESS ), (v) )

typedef struct
{
	/* pll_div0clksel */
	stt_uint32 pll_div0clksel    	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_div0rst_n */
	stt_uint32 pll_div0rst_n     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_div1clksel */
	stt_uint32 pll_div1clksel    	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_div1rst_n */
	stt_uint32 pll_div1rst_n     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refclk0drven */
	stt_uint32 pll_refclk0drven  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refclk0termen */
	stt_uint32 pll_refclk0termen 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refclksel */
	stt_uint32 pll_refclksel     	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refdivsel */
	stt_uint32 pll_refdivsel     	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_hibw */
	stt_uint32 pll_hibw          	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refclk0trimadj */
	stt_uint32 pll_refclk0trimadj	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare             	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_CMN_REG_3_DTE ;


/*****************************************************************************************/
/* Reg_4                                                                                 */
/* Reg_4                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_GPON_CMN_REG_4_PLL_CPGAIN_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_4_PLL_CPGAIN_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_4_PLL_OPENLOOP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_4_PLL_OPENLOOP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_4_PLL_RST_N_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_4_PLL_RST_N_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_4_PLL_VCALBYP_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_4_PLL_VCALBYP_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_4_PLL_VCALBANDSET_DEFAULT_VALUE             ( 0x23 )
#define CE_SERDES_GPON_CMN_REG_4_PLL_VCALBANDSET_DEFAULT_VALUE_RESET_VALUE ( 0x23 )
#define CE_SERDES_GPON_CMN_REG_4_PLL_VCOTRIM_DEFAULT_VALUE                 ( 0x4 )
#define CE_SERDES_GPON_CMN_REG_4_PLL_VCOTRIM_DEFAULT_VALUE_RESET_VALUE     ( 0x4 )
#define CE_SERDES_GPON_CMN_REG_4_BIST_USERDEF_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_4_BIST_USERDEF_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )


#define CE_SERDES_GPON_CMN_REG_4_OFFSET ( 0x00000010 )

#define CE_SERDES_GPON_CMN_REG_4_ADDRESS   	( CE_SERDES_GPON_CMN_ADDRESS + CE_SERDES_GPON_CMN_REG_4_OFFSET )
#define BL_SERDES_GPON_CMN_REG_4_READ( r ) 	BL_READ_32( ( CE_SERDES_GPON_CMN_REG_4_ADDRESS ), (r) )
#define BL_SERDES_GPON_CMN_REG_4_WRITE( v )	BL_WRITE_32( ( CE_SERDES_GPON_CMN_REG_4_ADDRESS ), (v) )

typedef struct
{
	/* pll_cpgain */
	stt_uint32 pll_cpgain     	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_openloop */
	stt_uint32 pll_openloop   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_rst_n */
	stt_uint32 pll_rst_n      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcalbyp */
	stt_uint32 pll_vcalbyp    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcalbandset */
	stt_uint32 pll_vcalbandset	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcotrim */
	stt_uint32 pll_vcotrim    	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_userdef */
	stt_uint32 bist_userdef   	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_CMN_REG_4_DTE ;


/*****************************************************************************************/
/* Reg_5                                                                                 */
/* Reg_5                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_GPON_CMN_REG_5_BIAS_IEXTTRIM_DEFAULT_VALUE              ( 0x3 )
#define CE_SERDES_GPON_CMN_REG_5_BIAS_IEXTTRIM_DEFAULT_VALUE_RESET_VALUE  ( 0x3 )
#define CE_SERDES_GPON_CMN_REG_5_BIAS_IPOLYTRIM_DEFAULT_VALUE             ( 0x3 )
#define CE_SERDES_GPON_CMN_REG_5_BIAS_IPOLYTRIM_DEFAULT_VALUE_RESET_VALUE ( 0x3 )
#define CE_SERDES_GPON_CMN_REG_5_BIAS_CTRIM_DEFAULT_VALUE                 ( 0x43 )
#define CE_SERDES_GPON_CMN_REG_5_BIAS_CTRIM_DEFAULT_VALUE_RESET_VALUE     ( 0x43 )
#define CE_SERDES_GPON_CMN_REG_5_BIAS_PTRIM_DEFAULT_VALUE                 ( 0x3D )
#define CE_SERDES_GPON_CMN_REG_5_BIAS_PTRIM_DEFAULT_VALUE_RESET_VALUE     ( 0x3D )
#define CE_SERDES_GPON_CMN_REG_5_ATB_EN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_5_ATB_EN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_5_ATB_BLK_DEFAULT_VALUE                    ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_5_ATB_BLK_DEFAULT_VALUE_RESET_VALUE        ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_5_ATB_SEL_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_5_ATB_SEL_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_5_SPARE_DEFAULT_VALUE                      ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_5_SPARE_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )


#define CE_SERDES_GPON_CMN_REG_5_OFFSET ( 0x00000014 )

#define CE_SERDES_GPON_CMN_REG_5_ADDRESS   	( CE_SERDES_GPON_CMN_ADDRESS + CE_SERDES_GPON_CMN_REG_5_OFFSET )
#define BL_SERDES_GPON_CMN_REG_5_READ( r ) 	BL_READ_32( ( CE_SERDES_GPON_CMN_REG_5_ADDRESS ), (r) )
#define BL_SERDES_GPON_CMN_REG_5_WRITE( v )	BL_WRITE_32( ( CE_SERDES_GPON_CMN_REG_5_ADDRESS ), (v) )

typedef struct
{
	/* bias_iexttrim */
	stt_uint32 bias_iexttrim 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_ipolytrim */
	stt_uint32 bias_ipolytrim	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_ctrim */
	stt_uint32 bias_ctrim    	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_ptrim */
	stt_uint32 bias_ptrim    	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* atb_en */
	stt_uint32 atb_en        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* atb_blk */
	stt_uint32 atb_blk       	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* atb_sel */
	stt_uint32 atb_sel       	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare         	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_CMN_REG_5_DTE ;


/*****************************************************************************************/
/* Reg_6                                                                                 */
/* Reg_6                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_GPON_CMN_REG_6_CDR_GAIN1_DEFAULT_VALUE                 ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_6_CDR_GAIN1_DEFAULT_VALUE_RESET_VALUE     ( 0x1 )
#define CE_SERDES_GPON_CMN_REG_6_CDR_GAIN2_DEFAULT_VALUE                 ( 0x3 )
#define CE_SERDES_GPON_CMN_REG_6_CDR_GAIN2_DEFAULT_VALUE_RESET_VALUE     ( 0x3 )
#define CE_SERDES_GPON_CMN_REG_6_CDR_THRESH1_DEFAULT_VALUE               ( 0x2 )
#define CE_SERDES_GPON_CMN_REG_6_CDR_THRESH1_DEFAULT_VALUE_RESET_VALUE   ( 0x2 )
#define CE_SERDES_GPON_CMN_REG_6_CDR_THRESH2_DEFAULT_VALUE               ( 0x3 )
#define CE_SERDES_GPON_CMN_REG_6_CDR_THRESH2_DEFAULT_VALUE_RESET_VALUE   ( 0x3 )
#define CE_SERDES_GPON_CMN_REG_6_CDR_THRESHINT_DEFAULT_VALUE             ( 0x3 )
#define CE_SERDES_GPON_CMN_REG_6_CDR_THRESHINT_DEFAULT_VALUE_RESET_VALUE ( 0x3 )
#define CE_SERDES_GPON_CMN_REG_6_SPARE_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_GPON_CMN_REG_6_SPARE_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )


#define CE_SERDES_GPON_CMN_REG_6_OFFSET ( 0x00000018 )

#define CE_SERDES_GPON_CMN_REG_6_ADDRESS   	( CE_SERDES_GPON_CMN_ADDRESS + CE_SERDES_GPON_CMN_REG_6_OFFSET )
#define BL_SERDES_GPON_CMN_REG_6_READ( r ) 	BL_READ_32( ( CE_SERDES_GPON_CMN_REG_6_ADDRESS ), (r) )
#define BL_SERDES_GPON_CMN_REG_6_WRITE( v )	BL_WRITE_32( ( CE_SERDES_GPON_CMN_REG_6_ADDRESS ), (v) )

typedef struct
{
	/* cdr_gain1 */
	stt_uint32 cdr_gain1    	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_gain2 */
	stt_uint32 cdr_gain2    	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_thresh1 */
	stt_uint32 cdr_thresh1  	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_thresh2 */
	stt_uint32 cdr_thresh2  	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_threshint */
	stt_uint32 cdr_threshint	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare        	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_CMN_REG_6_DTE ;


/*****************************************************************************************/
/* Reg_7                                                                                 */
/* Reg_7                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_GPON_LANE_REG_7_RX_EN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_RX_EN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_RX_RST_N_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_GPON_LANE_REG_7_RX_RST_N_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_GPON_LANE_REG_7_RX_DATAINV_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_RX_DATAINV_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_RX_MSBFIRST_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_RX_MSBFIRST_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_RX_SUBRATE_DEFAULT_VALUE                ( 0x2 )
#define CE_SERDES_GPON_LANE_REG_7_RX_SUBRATE_DEFAULT_VALUE_RESET_VALUE    ( 0x2 )
#define CE_SERDES_GPON_LANE_REG_7_TX_EN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_TX_EN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_TX_RST_N_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_GPON_LANE_REG_7_TX_RST_N_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_GPON_LANE_REG_7_TX_DATAINV_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_TX_DATAINV_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_TX_MSBFIRST_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_TX_MSBFIRST_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_TX_SUBRATE_DEFAULT_VALUE                ( 0x3 )
#define CE_SERDES_GPON_LANE_REG_7_TX_SUBRATE_DEFAULT_VALUE_RESET_VALUE    ( 0x3 )
#define CE_SERDES_GPON_LANE_REG_7_LOOP_LINE_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_LOOP_LINE_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_LOOP_PARALLEL_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_LOOP_PARALLEL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_LOOP_SER_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_LOOP_SER_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_ERRFRC_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_ERRFRC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_ERRRST_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_ERRRST_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_MODESEL_DEFAULT_VALUE              ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_MODESEL_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_CHKEN_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_CHKEN_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_GENEN_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_GENEN_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_ERRCNT_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_ERRCNT_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_ERRSTAT_DEFAULT_VALUE              ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_ERRSTAT_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_SYNC_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_7_BIST_SYNC_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )


#define CE_SERDES_GPON_LANE_REG_7_OFFSET ( 0x00000000 )

#define CE_SERDES_GPON_LANE_REG_7_ADDRESS   	( CE_SERDES_GPON_LANE_ADDRESS + CE_SERDES_GPON_LANE_REG_7_OFFSET )
#define BL_SERDES_GPON_LANE_REG_7_READ( r ) 	BL_READ_32( ( CE_SERDES_GPON_LANE_REG_7_ADDRESS ), (r) )
#define BL_SERDES_GPON_LANE_REG_7_WRITE( v )	BL_WRITE_32( ( CE_SERDES_GPON_LANE_REG_7_ADDRESS ), (v) )

typedef struct
{
	/* rx_en */
	stt_uint32 rx_en        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_rst_n */
	stt_uint32 rx_rst_n     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_datainv */
	stt_uint32 rx_datainv   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_msbfirst */
	stt_uint32 rx_msbfirst  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_subrate */
	stt_uint32 rx_subrate   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_en */
	stt_uint32 tx_en        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_rst_n */
	stt_uint32 tx_rst_n     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_datainv */
	stt_uint32 tx_datainv   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_msbfirst */
	stt_uint32 tx_msbfirst  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_subrate */
	stt_uint32 tx_subrate   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_line */
	stt_uint32 loop_line    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_parallel */
	stt_uint32 loop_parallel	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_ser */
	stt_uint32 loop_ser     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_errfrc */
	stt_uint32 bist_errfrc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_errrst */
	stt_uint32 bist_errrst  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_modesel */
	stt_uint32 bist_modesel 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_chken */
	stt_uint32 bist_chken   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_genen */
	stt_uint32 bist_genen   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_errcnt */
	stt_uint32 bist_errcnt  	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_errstat */
	stt_uint32 bist_errstat 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_sync */
	stt_uint32 bist_sync    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_LANE_REG_7_DTE ;


/*****************************************************************************************/
/* Reg_8                                                                                 */
/* Reg_8                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_GPON_LANE_REG_8_DRV_T_CALOVREN_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_CALOVREN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_CALOVRDN_DEFAULT_VALUE             ( 0x2A )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_CALOVRDN_DEFAULT_VALUE_RESET_VALUE ( 0x2A )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_CALOVRUP_DEFAULT_VALUE             ( 0x2A )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_CALOVRUP_DEFAULT_VALUE_RESET_VALUE ( 0x2A )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_DEEMP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_DEEMP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_DRVDATEN_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_DRVDATEN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_HIZ_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_HIZ_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_IDLE_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_IDLE_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_SLEWSEL_DEFAULT_VALUE              ( 0x2 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_SLEWSEL_DEFAULT_VALUE_RESET_VALUE  ( 0x2 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_VMARG_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_DRV_T_VMARG_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_SERL_T_DLYSEL_DEFAULT_VALUE              ( 0x3 )
#define CE_SERDES_GPON_LANE_REG_8_SERL_T_DLYSEL_DEFAULT_VALUE_RESET_VALUE  ( 0x3 )
#define CE_SERDES_GPON_LANE_REG_8_SPARE_DEFAULT_VALUE                      ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_8_SPARE_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )


#define CE_SERDES_GPON_LANE_REG_8_OFFSET ( 0x00000004 )

#define CE_SERDES_GPON_LANE_REG_8_ADDRESS   	( CE_SERDES_GPON_LANE_ADDRESS + CE_SERDES_GPON_LANE_REG_8_OFFSET )
#define BL_SERDES_GPON_LANE_REG_8_READ( r ) 	BL_READ_32( ( CE_SERDES_GPON_LANE_REG_8_ADDRESS ), (r) )
#define BL_SERDES_GPON_LANE_REG_8_WRITE( v )	BL_WRITE_32( ( CE_SERDES_GPON_LANE_REG_8_ADDRESS ), (v) )

typedef struct
{
	/* drv_t_calovren */
	stt_uint32 drv_t_calovren	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_calovrdn */
	stt_uint32 drv_t_calovrdn	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_calovrup */
	stt_uint32 drv_t_calovrup	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_deemp */
	stt_uint32 drv_t_deemp   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_drvdaten */
	stt_uint32 drv_t_drvdaten	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_hiz */
	stt_uint32 drv_t_hiz     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_idle */
	stt_uint32 drv_t_idle    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_slewsel */
	stt_uint32 drv_t_slewsel 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_vmarg */
	stt_uint32 drv_t_vmarg   	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* serl_t_dlysel */
	stt_uint32 serl_t_dlysel 	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare         	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_LANE_REG_8_DTE ;


/*****************************************************************************************/
/* Reg_9                                                                                 */
/* Reg_9                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_GPON_LANE_REG_9_RX_SIGDETTHR_DEFAULT_VALUE                    ( 0x6 )
#define CE_SERDES_GPON_LANE_REG_9_RX_SIGDETTHR_DEFAULT_VALUE_RESET_VALUE        ( 0x6 )
#define CE_SERDES_GPON_LANE_REG_9_RCV_R_EQ_DEFAULT_VALUE                        ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_RCV_R_EQ_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_RCV_R_RCVCALOVREN_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_RCV_R_RCVCALOVREN_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_RCV_R_RCVCALOVR_DEFAULT_VALUE                 ( 0x4 )
#define CE_SERDES_GPON_LANE_REG_9_RCV_R_RCVCALOVR_DEFAULT_VALUE_RESET_VALUE     ( 0x4 )
#define CE_SERDES_GPON_LANE_REG_9_SDDAC_R_REFSEL_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_SDDAC_R_REFSEL_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_BIAS_R_TSTEN_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_BIAS_R_TSTEN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_IQGEN_R_TSTEN_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_IQGEN_R_TSTEN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_PII_R_TSTEN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_PII_R_TSTEN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_PIQ_R_TSTEN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_PIQ_R_TSTEN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_RCV_R_TSTEN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_RCV_R_TSTEN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_RCV_R_SAMPLER_TSTEN_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_RCV_R_SAMPLER_TSTEN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_RCV_R_SD_TSTEN_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_RCV_R_SD_TSTEN_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_SDDAC_R_TSTEN_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_SDDAC_R_TSTEN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_SPARE_DEFAULT_VALUE                           ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_9_SPARE_DEFAULT_VALUE_RESET_VALUE               ( 0x0 )


#define CE_SERDES_GPON_LANE_REG_9_OFFSET ( 0x00000008 )

#define CE_SERDES_GPON_LANE_REG_9_ADDRESS   	( CE_SERDES_GPON_LANE_ADDRESS + CE_SERDES_GPON_LANE_REG_9_OFFSET )
#define BL_SERDES_GPON_LANE_REG_9_READ( r ) 	BL_READ_32( ( CE_SERDES_GPON_LANE_REG_9_ADDRESS ), (r) )
#define BL_SERDES_GPON_LANE_REG_9_WRITE( v )	BL_WRITE_32( ( CE_SERDES_GPON_LANE_REG_9_ADDRESS ), (v) )

typedef struct
{
	/* rx_sigdetthr */
	stt_uint32 rx_sigdetthr       	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_eq */
	stt_uint32 rcv_r_eq           	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_rcvcalovren */
	stt_uint32 rcv_r_rcvcalovren  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_rcvcalovr */
	stt_uint32 rcv_r_rcvcalovr    	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sddac_r_refsel */
	stt_uint32 sddac_r_refsel     	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_r_tsten */
	stt_uint32 bias_r_tsten       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* iqgen_r_tsten */
	stt_uint32 iqgen_r_tsten      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pii_r_tsten */
	stt_uint32 pii_r_tsten        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* piq_r_tsten */
	stt_uint32 piq_r_tsten        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_tsten */
	stt_uint32 rcv_r_tsten        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_sampler_tsten */
	stt_uint32 rcv_r_sampler_tsten	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_sd_tsten */
	stt_uint32 rcv_r_sd_tsten     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sddac_r_tsten */
	stt_uint32 sddac_r_tsten      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare              	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_LANE_REG_9_DTE ;


/*****************************************************************************************/
/* Reg_10                                                                                */
/* Reg_10                                                                                */
/*****************************************************************************************/

#define CE_SERDES_GPON_LANE_REG_10_CDR_HOLD_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_CDR_HOLD_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PIM_R_EN_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PIM_R_EN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PI_QOFFSET_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PI_QOFFSET_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PI_RESET_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PI_RESET_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PII_ADDSTEP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PII_ADDSTEP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PII_ADDSTEPDIR_DEFAULT_VALUE             ( 0x1 )
#define CE_SERDES_GPON_LANE_REG_10_PII_ADDSTEPDIR_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_SERDES_GPON_LANE_REG_10_PIQ_ADDSTEP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PIQ_ADDSTEP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PIQ_ADDSTEPDIR_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PIQ_ADDSTEPDIR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PIM_ADDSTEP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PIM_ADDSTEP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PIM_ADDSTEPDIR_DEFAULT_VALUE             ( 0x1 )
#define CE_SERDES_GPON_LANE_REG_10_PIM_ADDSTEPDIR_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_SERDES_GPON_LANE_REG_10_PII_PHASE_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PII_PHASE_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PIQ_PHASE_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PIQ_PHASE_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PIM_PHASE_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_PIM_PHASE_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_SPARE_DEFAULT_VALUE                      ( 0x0 )
#define CE_SERDES_GPON_LANE_REG_10_SPARE_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )


#define CE_SERDES_GPON_LANE_REG_10_OFFSET ( 0x0000000C )

#define CE_SERDES_GPON_LANE_REG_10_ADDRESS   	( CE_SERDES_GPON_LANE_ADDRESS + CE_SERDES_GPON_LANE_REG_10_OFFSET )
#define BL_SERDES_GPON_LANE_REG_10_READ( r ) 	BL_READ_32( ( CE_SERDES_GPON_LANE_REG_10_ADDRESS ), (r) )
#define BL_SERDES_GPON_LANE_REG_10_WRITE( v )	BL_WRITE_32( ( CE_SERDES_GPON_LANE_REG_10_ADDRESS ), (v) )

typedef struct
{
	/* cdr_hold */
	stt_uint32 cdr_hold      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pim_r_en */
	stt_uint32 pim_r_en      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pi_qoffset */
	stt_uint32 pi_qoffset    	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pi_reset */
	stt_uint32 pi_reset      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pii_addstep */
	stt_uint32 pii_addstep   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pii_addstepdir */
	stt_uint32 pii_addstepdir	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* piq_addstep */
	stt_uint32 piq_addstep   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* piq_addstepdir */
	stt_uint32 piq_addstepdir	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pim_addstep */
	stt_uint32 pim_addstep   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pim_addstepdir */
	stt_uint32 pim_addstepdir	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pii_phase */
	stt_uint32 pii_phase     	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* piq_phase */
	stt_uint32 piq_phase     	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pim_phase */
	stt_uint32 pim_phase     	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_LANE_REG_10_DTE ;


/*****************************************************************************************/
/* Reg_11                                                                                */
/* Reg_11                                                                                */
/*****************************************************************************************/

#define CE_SERDES_GPON_JTF_XO_REG_11_BIASJ_EN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_BIASJ_EN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_CDRJTF_BYPASS_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_CDRJTF_BYPASS_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_CDRJTF_GAIN_DEFAULT_VALUE                  ( 0x3 )
#define CE_SERDES_GPON_JTF_XO_REG_11_CDRJTF_GAIN_DEFAULT_VALUE_RESET_VALUE      ( 0x3 )
#define CE_SERDES_GPON_JTF_XO_REG_11_CDRJTF_SDTHRESH_DEFAULT_VALUE              ( 0x3 )
#define CE_SERDES_GPON_JTF_XO_REG_11_CDRJTF_SDTHRESH_DEFAULT_VALUE_RESET_VALUE  ( 0x3 )
#define CE_SERDES_GPON_JTF_XO_REG_11_CDRJTF_INTTHRESH_DEFAULT_VALUE             ( 0x3 )
#define CE_SERDES_GPON_JTF_XO_REG_11_CDRJTF_INTTHRESH_DEFAULT_VALUE_RESET_VALUE ( 0x3 )
#define CE_SERDES_GPON_JTF_XO_REG_11_IQGENJ_EN_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_IQGENJ_EN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_OSC_EN_DEFAULT_VALUE                       ( 0x1 )
#define CE_SERDES_GPON_JTF_XO_REG_11_OSC_EN_DEFAULT_VALUE_RESET_VALUE           ( 0x1 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_EN_DEFAULT_VALUE                       ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_EN_DEFAULT_VALUE_RESET_VALUE           ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_RST_OUT_OF_RESET_VALUE                 ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_RST_RESET_VALUE                        ( 0x1 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_RST_RESET_VALUE_RESET_VALUE            ( 0x1 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_HOLD_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_HOLD_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_ADDSTEPDIR_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_ADDSTEPDIR_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_ADDSTEP_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_ADDSTEP_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_REFMUXD_DRVEN_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_REFMUXD_DRVEN_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_REFMUXD_SEL_DEFAULT_VALUE                  ( 0x2 )
#define CE_SERDES_GPON_JTF_XO_REG_11_REFMUXD_SEL_DEFAULT_VALUE_RESET_VALUE      ( 0x2 )
#define CE_SERDES_GPON_JTF_XO_REG_11_DIVJ_DIVSEL_DEFAULT_VALUE                  ( 0xC8 )
#define CE_SERDES_GPON_JTF_XO_REG_11_DIVJ_DIVSEL_DEFAULT_VALUE_RESET_VALUE      ( 0xC8 )
#define CE_SERDES_GPON_JTF_XO_REG_11_DIVJ_MUXSEL_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_DIVJ_MUXSEL_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_DIVJ_RST_N_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_DIVJ_RST_N_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_RX_TENBIT_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_RX_TENBIT_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_TX_TENBIT_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_TX_TENBIT_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_PHASESEL_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_GPON_JTF_XO_REG_11_PIJ_PHASESEL_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )


#define CE_SERDES_GPON_JTF_XO_REG_11_OFFSET ( 0x00000000 )

#define CE_SERDES_GPON_JTF_XO_REG_11_ADDRESS   	( CE_SERDES_GPON_JTF_XO_ADDRESS + CE_SERDES_GPON_JTF_XO_REG_11_OFFSET )
#define BL_SERDES_GPON_JTF_XO_REG_11_READ( r ) 	BL_READ_32( ( CE_SERDES_GPON_JTF_XO_REG_11_ADDRESS ), (r) )
#define BL_SERDES_GPON_JTF_XO_REG_11_WRITE( v )	BL_WRITE_32( ( CE_SERDES_GPON_JTF_XO_REG_11_ADDRESS ), (v) )

typedef struct
{
	/* biasj_en */
	stt_uint32 biasj_en        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdrjtf_bypass */
	stt_uint32 cdrjtf_bypass   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdrjtf_gain */
	stt_uint32 cdrjtf_gain     	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdrjtf_sdthresh */
	stt_uint32 cdrjtf_sdthresh 	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdrjtf_intthresh */
	stt_uint32 cdrjtf_intthresh	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* iqgenj_en */
	stt_uint32 iqgenj_en       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* osc_en */
	stt_uint32 osc_en          	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pij_en */
	stt_uint32 pij_en          	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pij_rst */
	stt_uint32 pij_rst         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pij_hold */
	stt_uint32 pij_hold        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pij_addstepdir */
	stt_uint32 pij_addstepdir  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pij_addstep */
	stt_uint32 pij_addstep     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* refmuxd_drven */
	stt_uint32 refmuxd_drven   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* refmuxd_sel */
	stt_uint32 refmuxd_sel     	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* divj_divsel */
	stt_uint32 divj_divsel     	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* divj_muxsel */
	stt_uint32 divj_muxsel     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* divj_rst_n */
	stt_uint32 divj_rst_n      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_tenbit */
	stt_uint32 rx_tenbit       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_tenbit */
	stt_uint32 tx_tenbit       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pij_phasesel */
	stt_uint32 pij_phasesel    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_JTF_XO_REG_11_DTE ;


/*****************************************************************************************/
/* Reg_0                                                                                 */
/* Reg_0                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_PCIE_CMN_REG_0_PLL_LOCKED_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_PLL_LOCKED_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_PLL_VCALBAND_DEFAULT_VALUE              ( 0x40 )
#define CE_SERDES_PCIE_CMN_REG_0_PLL_VCALBAND_DEFAULT_VALUE_RESET_VALUE  ( 0x40 )
#define CE_SERDES_PCIE_CMN_REG_0_RXCAL_DONE_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_RXCAL_DONE_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_RXCAL_RCVCAL_DEFAULT_VALUE              ( 0x4 )
#define CE_SERDES_PCIE_CMN_REG_0_RXCAL_RCVCAL_DEFAULT_VALUE_RESET_VALUE  ( 0x4 )
#define CE_SERDES_PCIE_CMN_REG_0_TXCAL_DONE_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_TXCAL_DONE_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_TXCAL_CALDN_DEFAULT_VALUE               ( 0x2F )
#define CE_SERDES_PCIE_CMN_REG_0_TXCAL_CALDN_DEFAULT_VALUE_RESET_VALUE   ( 0x2F )
#define CE_SERDES_PCIE_CMN_REG_0_TXCAL_CALUP_DEFAULT_VALUE               ( 0x2E )
#define CE_SERDES_PCIE_CMN_REG_0_TXCAL_CALUP_DEFAULT_VALUE_RESET_VALUE   ( 0x2E )
#define CE_SERDES_PCIE_CMN_REG_0_PLL_VCALSTART_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_PLL_VCALSTART_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_RXCAL_START_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_RXCAL_START_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_TXCAL_START_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_TXCAL_START_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_BIAS_EN_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_BIAS_EN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_CLKDIS_EN_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_CLKDIS_EN_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_PLL_EN_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_0_PLL_EN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_SERDES_PCIE_CMN_REG_0_OFFSET ( 0x00000000 )

#define CE_SERDES_PCIE_CMN_REG_0_ADDRESS   	( CE_SERDES_PCIE_CMN_ADDRESS + CE_SERDES_PCIE_CMN_REG_0_OFFSET )
#define BL_SERDES_PCIE_CMN_REG_0_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_CMN_REG_0_ADDRESS ), (r) )
#define BL_SERDES_PCIE_CMN_REG_0_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_CMN_REG_0_ADDRESS ), (v) )

typedef struct
{
	/* pll_locked */
	stt_uint32 pll_locked   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcalband */
	stt_uint32 pll_vcalband 	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxcal_done */
	stt_uint32 rxcal_done   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxcal_rcvcal */
	stt_uint32 rxcal_rcvcal 	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txcal_done */
	stt_uint32 txcal_done   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txcal_caldn */
	stt_uint32 txcal_caldn  	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txcal_calup */
	stt_uint32 txcal_calup  	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcalstart */
	stt_uint32 pll_vcalstart	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxcal_start */
	stt_uint32 rxcal_start  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txcal_start */
	stt_uint32 txcal_start  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_en */
	stt_uint32 bias_en      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* clkdis_en */
	stt_uint32 clkdis_en    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_en */
	stt_uint32 pll_en       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_CMN_REG_0_DTE ;


/*****************************************************************************************/
/* Reg_1                                                                                 */
/* Reg_1                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_PCIE_CMN_REG_1_PLL_DSMBYP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_1_PLL_DSMBYP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_1_PLL_FBDIVINT_DEFAULT_VALUE              ( 0x80 )
#define CE_SERDES_PCIE_CMN_REG_1_PLL_FBDIVINT_DEFAULT_VALUE_RESET_VALUE  ( 0x80 )
#define CE_SERDES_PCIE_CMN_REG_1_PLL_FBDIVFRAC_DEFAULT_VALUE             ( 0x99D0 )
#define CE_SERDES_PCIE_CMN_REG_1_PLL_FBDIVFRAC_DEFAULT_VALUE_RESET_VALUE ( 0x99D0 )
#define CE_SERDES_PCIE_CMN_REG_1_SPARE_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_1_SPARE_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )


#define CE_SERDES_PCIE_CMN_REG_1_OFFSET ( 0x00000004 )

#define CE_SERDES_PCIE_CMN_REG_1_ADDRESS   	( CE_SERDES_PCIE_CMN_ADDRESS + CE_SERDES_PCIE_CMN_REG_1_OFFSET )
#define BL_SERDES_PCIE_CMN_REG_1_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_CMN_REG_1_ADDRESS ), (r) )
#define BL_SERDES_PCIE_CMN_REG_1_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_CMN_REG_1_ADDRESS ), (v) )

typedef struct
{
	/* pll_dsmbyp */
	stt_uint32 pll_dsmbyp   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_fbdivint */
	stt_uint32 pll_fbdivint 	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_fbdivfrac */
	stt_uint32 pll_fbdivfrac	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare        	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_CMN_REG_1_DTE ;


/*****************************************************************************************/
/* Reg_2                                                                                 */
/* Reg_2                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_PCIE_CMN_REG_2_PLL_SSCEN_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_2_PLL_SSCEN_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_2_PLL_SSCCNT_DEFAULT_VALUE               ( 0x13 )
#define CE_SERDES_PCIE_CMN_REG_2_PLL_SSCCNT_DEFAULT_VALUE_RESET_VALUE   ( 0x13 )
#define CE_SERDES_PCIE_CMN_REG_2_PLL_SSCDELTA_DEFAULT_VALUE             ( 0x8A7 )
#define CE_SERDES_PCIE_CMN_REG_2_PLL_SSCDELTA_DEFAULT_VALUE_RESET_VALUE ( 0x8A7 )
#define CE_SERDES_PCIE_CMN_REG_2_PLL_SSCTAU_DEFAULT_VALUE               ( 0x10 )
#define CE_SERDES_PCIE_CMN_REG_2_PLL_SSCTAU_DEFAULT_VALUE_RESET_VALUE   ( 0x10 )
#define CE_SERDES_PCIE_CMN_REG_2_SPARE_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_2_SPARE_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_SERDES_PCIE_CMN_REG_2_OFFSET ( 0x00000008 )

#define CE_SERDES_PCIE_CMN_REG_2_ADDRESS   	( CE_SERDES_PCIE_CMN_ADDRESS + CE_SERDES_PCIE_CMN_REG_2_OFFSET )
#define BL_SERDES_PCIE_CMN_REG_2_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_CMN_REG_2_ADDRESS ), (r) )
#define BL_SERDES_PCIE_CMN_REG_2_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_CMN_REG_2_ADDRESS ), (v) )

typedef struct
{
	/* pll_sscen */
	stt_uint32 pll_sscen   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_ssccnt */
	stt_uint32 pll_ssccnt  	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_sscdelta */
	stt_uint32 pll_sscdelta	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_ssctau */
	stt_uint32 pll_ssctau  	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare       	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_CMN_REG_2_DTE ;


/*****************************************************************************************/
/* Reg_3                                                                                 */
/* Reg_3                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_PCIE_CMN_REG_3_PLL_DIV0CLKSEL_DEFAULT_VALUE                 ( 0x19 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_DIV0CLKSEL_DEFAULT_VALUE_RESET_VALUE     ( 0x19 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_DIV0RST_N_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_DIV0RST_N_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_DIV1CLKSEL_DEFAULT_VALUE                 ( 0xA )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_DIV1CLKSEL_DEFAULT_VALUE_RESET_VALUE     ( 0xA )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_DIV1RST_N_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_DIV1RST_N_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_REFCLK0DRVEN_DEFAULT_VALUE               ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_REFCLK0DRVEN_DEFAULT_VALUE_RESET_VALUE   ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_REFCLK0TERMEN_DEFAULT_VALUE              ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_REFCLK0TERMEN_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_REFCLKSEL_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_REFCLKSEL_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_REFDIVSEL_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_REFDIVSEL_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_HIBW_DEFAULT_VALUE                       ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_HIBW_DEFAULT_VALUE_RESET_VALUE           ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_REFCLK0TRIMADJ_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_3_PLL_REFCLK0TRIMADJ_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_3_SPARE_DEFAULT_VALUE                          ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_3_SPARE_DEFAULT_VALUE_RESET_VALUE              ( 0x0 )


#define CE_SERDES_PCIE_CMN_REG_3_OFFSET ( 0x0000000C )

#define CE_SERDES_PCIE_CMN_REG_3_ADDRESS   	( CE_SERDES_PCIE_CMN_ADDRESS + CE_SERDES_PCIE_CMN_REG_3_OFFSET )
#define BL_SERDES_PCIE_CMN_REG_3_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_CMN_REG_3_ADDRESS ), (r) )
#define BL_SERDES_PCIE_CMN_REG_3_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_CMN_REG_3_ADDRESS ), (v) )

typedef struct
{
	/* pll_div0clksel */
	stt_uint32 pll_div0clksel    	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_div0rst_n */
	stt_uint32 pll_div0rst_n     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_div1clksel */
	stt_uint32 pll_div1clksel    	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_div1rst_n */
	stt_uint32 pll_div1rst_n     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refclk0drven */
	stt_uint32 pll_refclk0drven  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refclk0termen */
	stt_uint32 pll_refclk0termen 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refclksel */
	stt_uint32 pll_refclksel     	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refdivsel */
	stt_uint32 pll_refdivsel     	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_hibw */
	stt_uint32 pll_hibw          	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refclk0trimadj */
	stt_uint32 pll_refclk0trimadj	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare             	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_CMN_REG_3_DTE ;


/*****************************************************************************************/
/* Reg_4                                                                                 */
/* Reg_4                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_PCIE_CMN_REG_4_PLL_CPGAIN_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_4_PLL_CPGAIN_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_4_PLL_OPENLOOP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_4_PLL_OPENLOOP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_4_PLL_RST_N_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_4_PLL_RST_N_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_4_PLL_VCALBYP_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_4_PLL_VCALBYP_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_4_PLL_VCALBANDSET_DEFAULT_VALUE             ( 0x23 )
#define CE_SERDES_PCIE_CMN_REG_4_PLL_VCALBANDSET_DEFAULT_VALUE_RESET_VALUE ( 0x23 )
#define CE_SERDES_PCIE_CMN_REG_4_PLL_VCOTRIM_DEFAULT_VALUE                 ( 0x4 )
#define CE_SERDES_PCIE_CMN_REG_4_PLL_VCOTRIM_DEFAULT_VALUE_RESET_VALUE     ( 0x4 )
#define CE_SERDES_PCIE_CMN_REG_4_BIST_USERDEF_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_4_BIST_USERDEF_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )


#define CE_SERDES_PCIE_CMN_REG_4_OFFSET ( 0x00000010 )

#define CE_SERDES_PCIE_CMN_REG_4_ADDRESS   	( CE_SERDES_PCIE_CMN_ADDRESS + CE_SERDES_PCIE_CMN_REG_4_OFFSET )
#define BL_SERDES_PCIE_CMN_REG_4_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_CMN_REG_4_ADDRESS ), (r) )
#define BL_SERDES_PCIE_CMN_REG_4_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_CMN_REG_4_ADDRESS ), (v) )

typedef struct
{
	/* pll_cpgain */
	stt_uint32 pll_cpgain     	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_openloop */
	stt_uint32 pll_openloop   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_rst_n */
	stt_uint32 pll_rst_n      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcalbyp */
	stt_uint32 pll_vcalbyp    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcalbandset */
	stt_uint32 pll_vcalbandset	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcotrim */
	stt_uint32 pll_vcotrim    	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_userdef */
	stt_uint32 bist_userdef   	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_CMN_REG_4_DTE ;


/*****************************************************************************************/
/* Reg_5                                                                                 */
/* Reg_5                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_PCIE_CMN_REG_5_BIAS_IEXTTRIM_DEFAULT_VALUE              ( 0x3 )
#define CE_SERDES_PCIE_CMN_REG_5_BIAS_IEXTTRIM_DEFAULT_VALUE_RESET_VALUE  ( 0x3 )
#define CE_SERDES_PCIE_CMN_REG_5_BIAS_IPOLYTRIM_DEFAULT_VALUE             ( 0x3 )
#define CE_SERDES_PCIE_CMN_REG_5_BIAS_IPOLYTRIM_DEFAULT_VALUE_RESET_VALUE ( 0x3 )
#define CE_SERDES_PCIE_CMN_REG_5_BIAS_CTRIM_DEFAULT_VALUE                 ( 0x43 )
#define CE_SERDES_PCIE_CMN_REG_5_BIAS_CTRIM_DEFAULT_VALUE_RESET_VALUE     ( 0x43 )
#define CE_SERDES_PCIE_CMN_REG_5_BIAS_PTRIM_DEFAULT_VALUE                 ( 0x3D )
#define CE_SERDES_PCIE_CMN_REG_5_BIAS_PTRIM_DEFAULT_VALUE_RESET_VALUE     ( 0x3D )
#define CE_SERDES_PCIE_CMN_REG_5_ATB_EN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_5_ATB_EN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_5_ATB_BLK_DEFAULT_VALUE                    ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_5_ATB_BLK_DEFAULT_VALUE_RESET_VALUE        ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_5_ATB_SEL_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_5_ATB_SEL_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_5_SPARE_DEFAULT_VALUE                      ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_5_SPARE_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )


#define CE_SERDES_PCIE_CMN_REG_5_OFFSET ( 0x00000014 )

#define CE_SERDES_PCIE_CMN_REG_5_ADDRESS   	( CE_SERDES_PCIE_CMN_ADDRESS + CE_SERDES_PCIE_CMN_REG_5_OFFSET )
#define BL_SERDES_PCIE_CMN_REG_5_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_CMN_REG_5_ADDRESS ), (r) )
#define BL_SERDES_PCIE_CMN_REG_5_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_CMN_REG_5_ADDRESS ), (v) )

typedef struct
{
	/* bias_iexttrim */
	stt_uint32 bias_iexttrim 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_ipolytrim */
	stt_uint32 bias_ipolytrim	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_ctrim */
	stt_uint32 bias_ctrim    	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_ptrim */
	stt_uint32 bias_ptrim    	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* atb_en */
	stt_uint32 atb_en        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* atb_blk */
	stt_uint32 atb_blk       	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* atb_sel */
	stt_uint32 atb_sel       	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare         	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_CMN_REG_5_DTE ;


/*****************************************************************************************/
/* Reg_6                                                                                 */
/* Reg_6                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_PCIE_CMN_REG_6_CDR_GAIN1_DEFAULT_VALUE                 ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_6_CDR_GAIN1_DEFAULT_VALUE_RESET_VALUE     ( 0x1 )
#define CE_SERDES_PCIE_CMN_REG_6_CDR_GAIN2_DEFAULT_VALUE                 ( 0x3 )
#define CE_SERDES_PCIE_CMN_REG_6_CDR_GAIN2_DEFAULT_VALUE_RESET_VALUE     ( 0x3 )
#define CE_SERDES_PCIE_CMN_REG_6_CDR_THRESH1_DEFAULT_VALUE               ( 0x2 )
#define CE_SERDES_PCIE_CMN_REG_6_CDR_THRESH1_DEFAULT_VALUE_RESET_VALUE   ( 0x2 )
#define CE_SERDES_PCIE_CMN_REG_6_CDR_THRESH2_DEFAULT_VALUE               ( 0x3 )
#define CE_SERDES_PCIE_CMN_REG_6_CDR_THRESH2_DEFAULT_VALUE_RESET_VALUE   ( 0x3 )
#define CE_SERDES_PCIE_CMN_REG_6_CDR_THRESHINT_DEFAULT_VALUE             ( 0x3 )
#define CE_SERDES_PCIE_CMN_REG_6_CDR_THRESHINT_DEFAULT_VALUE_RESET_VALUE ( 0x3 )
#define CE_SERDES_PCIE_CMN_REG_6_SPARE_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_PCIE_CMN_REG_6_SPARE_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )


#define CE_SERDES_PCIE_CMN_REG_6_OFFSET ( 0x00000018 )

#define CE_SERDES_PCIE_CMN_REG_6_ADDRESS   	( CE_SERDES_PCIE_CMN_ADDRESS + CE_SERDES_PCIE_CMN_REG_6_OFFSET )
#define BL_SERDES_PCIE_CMN_REG_6_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_CMN_REG_6_ADDRESS ), (r) )
#define BL_SERDES_PCIE_CMN_REG_6_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_CMN_REG_6_ADDRESS ), (v) )

typedef struct
{
	/* cdr_gain1 */
	stt_uint32 cdr_gain1    	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_gain2 */
	stt_uint32 cdr_gain2    	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_thresh1 */
	stt_uint32 cdr_thresh1  	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_thresh2 */
	stt_uint32 cdr_thresh2  	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_threshint */
	stt_uint32 cdr_threshint	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare        	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_CMN_REG_6_DTE ;


/*****************************************************************************************/
/* Reg_7                                                                                 */
/* Reg_7                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_PCIE_LANE_REG_7_RX_EN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_RX_EN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_RX_RST_N_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_PCIE_LANE_REG_7_RX_RST_N_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_PCIE_LANE_REG_7_RX_DATAINV_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_RX_DATAINV_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_RX_MSBFIRST_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_RX_MSBFIRST_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_RX_SUBRATE_DEFAULT_VALUE                ( 0x2 )
#define CE_SERDES_PCIE_LANE_REG_7_RX_SUBRATE_DEFAULT_VALUE_RESET_VALUE    ( 0x2 )
#define CE_SERDES_PCIE_LANE_REG_7_TX_EN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_TX_EN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_TX_RST_N_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_PCIE_LANE_REG_7_TX_RST_N_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_PCIE_LANE_REG_7_TX_DATAINV_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_TX_DATAINV_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_TX_MSBFIRST_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_TX_MSBFIRST_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_TX_SUBRATE_DEFAULT_VALUE                ( 0x2 )
#define CE_SERDES_PCIE_LANE_REG_7_TX_SUBRATE_DEFAULT_VALUE_RESET_VALUE    ( 0x2 )
#define CE_SERDES_PCIE_LANE_REG_7_LOOP_LINE_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_LOOP_LINE_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_LOOP_PARALLEL_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_LOOP_PARALLEL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_LOOP_SER_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_LOOP_SER_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_ERRFRC_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_ERRFRC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_ERRRST_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_ERRRST_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_MODESEL_DEFAULT_VALUE              ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_MODESEL_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_CHKEN_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_CHKEN_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_GENEN_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_GENEN_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_ERRCNT_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_ERRCNT_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_ERRSTAT_DEFAULT_VALUE              ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_ERRSTAT_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_SYNC_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_7_BIST_SYNC_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )


#define CE_SERDES_PCIE_LANE_REG_7_OFFSET ( 0x00000000 )

#define CE_SERDES_PCIE_LANE_0_REG_7_ADDRESS   	( CE_SERDES_PCIE_LANE_0_ADDRESS + CE_SERDES_PCIE_LANE_REG_7_OFFSET )
#define BL_SERDES_PCIE_LANE_0_REG_7_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_LANE_0_REG_7_ADDRESS ), (r) )
#define BL_SERDES_PCIE_LANE_0_REG_7_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_LANE_0_REG_7_ADDRESS ), (v) )

#define CE_SERDES_PCIE_LANE_1_REG_7_ADDRESS   	( CE_SERDES_PCIE_LANE_1_ADDRESS + CE_SERDES_PCIE_LANE_REG_7_OFFSET )
#define BL_SERDES_PCIE_LANE_1_REG_7_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_LANE_1_REG_7_ADDRESS ), (r) )
#define BL_SERDES_PCIE_LANE_1_REG_7_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_LANE_1_REG_7_ADDRESS ), (v) )


extern stt_uint32 SERDES_PCIE_LANE_REG_7_ARRAY [ ] ;

#define BL_SERDES_PCIE_LANE_REG_7_WRITE( j, v )	BL_WRITE_32( ( SERDES_PCIE_LANE_REG_7_ARRAY [ j ] ), (v) )
#define BL_SERDES_PCIE_LANE_REG_7_READ( j, v ) 	BL_READ_32( ( SERDES_PCIE_LANE_REG_7_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* rx_en */
	stt_uint32 rx_en        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_rst_n */
	stt_uint32 rx_rst_n     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_datainv */
	stt_uint32 rx_datainv   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_msbfirst */
	stt_uint32 rx_msbfirst  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_subrate */
	stt_uint32 rx_subrate   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_en */
	stt_uint32 tx_en        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_rst_n */
	stt_uint32 tx_rst_n     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_datainv */
	stt_uint32 tx_datainv   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_msbfirst */
	stt_uint32 tx_msbfirst  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_subrate */
	stt_uint32 tx_subrate   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_line */
	stt_uint32 loop_line    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_parallel */
	stt_uint32 loop_parallel	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_ser */
	stt_uint32 loop_ser     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_errfrc */
	stt_uint32 bist_errfrc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_errrst */
	stt_uint32 bist_errrst  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_modesel */
	stt_uint32 bist_modesel 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_chken */
	stt_uint32 bist_chken   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_genen */
	stt_uint32 bist_genen   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_errcnt */
	stt_uint32 bist_errcnt  	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_errstat */
	stt_uint32 bist_errstat 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_sync */
	stt_uint32 bist_sync    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_LANE_REG_7_DTE ;


/*****************************************************************************************/
/* Reg_8                                                                                 */
/* Reg_8                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_CALOVREN_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_CALOVREN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_CALOVRDN_DEFAULT_VALUE             ( 0x2A )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_CALOVRDN_DEFAULT_VALUE_RESET_VALUE ( 0x2A )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_CALOVRUP_DEFAULT_VALUE             ( 0x2A )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_CALOVRUP_DEFAULT_VALUE_RESET_VALUE ( 0x2A )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_DEEMP_DEFAULT_VALUE                ( 0x1 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_DEEMP_DEFAULT_VALUE_RESET_VALUE    ( 0x1 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_DRVDATEN_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_DRVDATEN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_HIZ_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_HIZ_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_IDLE_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_IDLE_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_SLEWSEL_DEFAULT_VALUE              ( 0x2 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_SLEWSEL_DEFAULT_VALUE_RESET_VALUE  ( 0x2 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_VMARG_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_8_DRV_T_VMARG_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_8_SERL_T_DLYSEL_DEFAULT_VALUE              ( 0x2 )
#define CE_SERDES_PCIE_LANE_REG_8_SERL_T_DLYSEL_DEFAULT_VALUE_RESET_VALUE  ( 0x2 )
#define CE_SERDES_PCIE_LANE_REG_8_SPARE_DEFAULT_VALUE                      ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_8_SPARE_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )


#define CE_SERDES_PCIE_LANE_REG_8_OFFSET ( 0x00000004 )

#define CE_SERDES_PCIE_LANE_0_REG_8_ADDRESS   	( CE_SERDES_PCIE_LANE_0_ADDRESS + CE_SERDES_PCIE_LANE_REG_8_OFFSET )
#define BL_SERDES_PCIE_LANE_0_REG_8_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_LANE_0_REG_8_ADDRESS ), (r) )
#define BL_SERDES_PCIE_LANE_0_REG_8_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_LANE_0_REG_8_ADDRESS ), (v) )

#define CE_SERDES_PCIE_LANE_1_REG_8_ADDRESS   	( CE_SERDES_PCIE_LANE_1_ADDRESS + CE_SERDES_PCIE_LANE_REG_8_OFFSET )
#define BL_SERDES_PCIE_LANE_1_REG_8_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_LANE_1_REG_8_ADDRESS ), (r) )
#define BL_SERDES_PCIE_LANE_1_REG_8_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_LANE_1_REG_8_ADDRESS ), (v) )


extern stt_uint32 SERDES_PCIE_LANE_REG_8_ARRAY [ ] ;

#define BL_SERDES_PCIE_LANE_REG_8_WRITE( j, v )	BL_WRITE_32( ( SERDES_PCIE_LANE_REG_8_ARRAY [ j ] ), (v) )
#define BL_SERDES_PCIE_LANE_REG_8_READ( j, v ) 	BL_READ_32( ( SERDES_PCIE_LANE_REG_8_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* drv_t_calovren */
	stt_uint32 drv_t_calovren	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_calovrdn */
	stt_uint32 drv_t_calovrdn	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_calovrup */
	stt_uint32 drv_t_calovrup	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_deemp */
	stt_uint32 drv_t_deemp   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_drvdaten */
	stt_uint32 drv_t_drvdaten	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_hiz */
	stt_uint32 drv_t_hiz     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_idle */
	stt_uint32 drv_t_idle    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_slewsel */
	stt_uint32 drv_t_slewsel 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_vmarg */
	stt_uint32 drv_t_vmarg   	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* serl_t_dlysel */
	stt_uint32 serl_t_dlysel 	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare         	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_LANE_REG_8_DTE ;


/*****************************************************************************************/
/* Reg_9                                                                                 */
/* Reg_9                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_PCIE_LANE_REG_9_RX_SIGDETTHR_DEFAULT_VALUE                    ( 0x6 )
#define CE_SERDES_PCIE_LANE_REG_9_RX_SIGDETTHR_DEFAULT_VALUE_RESET_VALUE        ( 0x6 )
#define CE_SERDES_PCIE_LANE_REG_9_RCV_R_EQ_DEFAULT_VALUE                        ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_RCV_R_EQ_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_RCV_R_RCVCALOVREN_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_RCV_R_RCVCALOVREN_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_RCV_R_RCVCALOVR_DEFAULT_VALUE                 ( 0x4 )
#define CE_SERDES_PCIE_LANE_REG_9_RCV_R_RCVCALOVR_DEFAULT_VALUE_RESET_VALUE     ( 0x4 )
#define CE_SERDES_PCIE_LANE_REG_9_SDDAC_R_REFSEL_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_SDDAC_R_REFSEL_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_BIAS_R_TSTEN_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_BIAS_R_TSTEN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_IQGEN_R_TSTEN_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_IQGEN_R_TSTEN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_PII_R_TSTEN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_PII_R_TSTEN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_PIQ_R_TSTEN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_PIQ_R_TSTEN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_RCV_R_TSTEN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_RCV_R_TSTEN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_RCV_R_SAMPLER_TSTEN_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_RCV_R_SAMPLER_TSTEN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_RCV_R_SD_TSTEN_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_RCV_R_SD_TSTEN_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_SDDAC_R_TSTEN_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_SDDAC_R_TSTEN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_SPARE_DEFAULT_VALUE                           ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_9_SPARE_DEFAULT_VALUE_RESET_VALUE               ( 0x0 )


#define CE_SERDES_PCIE_LANE_REG_9_OFFSET ( 0x00000008 )

#define CE_SERDES_PCIE_LANE_0_REG_9_ADDRESS   	( CE_SERDES_PCIE_LANE_0_ADDRESS + CE_SERDES_PCIE_LANE_REG_9_OFFSET )
#define BL_SERDES_PCIE_LANE_0_REG_9_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_LANE_0_REG_9_ADDRESS ), (r) )
#define BL_SERDES_PCIE_LANE_0_REG_9_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_LANE_0_REG_9_ADDRESS ), (v) )

#define CE_SERDES_PCIE_LANE_1_REG_9_ADDRESS   	( CE_SERDES_PCIE_LANE_1_ADDRESS + CE_SERDES_PCIE_LANE_REG_9_OFFSET )
#define BL_SERDES_PCIE_LANE_1_REG_9_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_LANE_1_REG_9_ADDRESS ), (r) )
#define BL_SERDES_PCIE_LANE_1_REG_9_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_LANE_1_REG_9_ADDRESS ), (v) )


extern stt_uint32 SERDES_PCIE_LANE_REG_9_ARRAY [ ] ;

#define BL_SERDES_PCIE_LANE_REG_9_WRITE( j, v )	BL_WRITE_32( ( SERDES_PCIE_LANE_REG_9_ARRAY [ j ] ), (v) )
#define BL_SERDES_PCIE_LANE_REG_9_READ( j, v ) 	BL_READ_32( ( SERDES_PCIE_LANE_REG_9_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* rx_sigdetthr */
	stt_uint32 rx_sigdetthr       	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_eq */
	stt_uint32 rcv_r_eq           	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_rcvcalovren */
	stt_uint32 rcv_r_rcvcalovren  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_rcvcalovr */
	stt_uint32 rcv_r_rcvcalovr    	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sddac_r_refsel */
	stt_uint32 sddac_r_refsel     	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_r_tsten */
	stt_uint32 bias_r_tsten       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* iqgen_r_tsten */
	stt_uint32 iqgen_r_tsten      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pii_r_tsten */
	stt_uint32 pii_r_tsten        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* piq_r_tsten */
	stt_uint32 piq_r_tsten        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_tsten */
	stt_uint32 rcv_r_tsten        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_sampler_tsten */
	stt_uint32 rcv_r_sampler_tsten	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_sd_tsten */
	stt_uint32 rcv_r_sd_tsten     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sddac_r_tsten */
	stt_uint32 sddac_r_tsten      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare              	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_LANE_REG_9_DTE ;


/*****************************************************************************************/
/* Reg_10                                                                                */
/* Reg_10                                                                                */
/*****************************************************************************************/

#define CE_SERDES_PCIE_LANE_REG_10_CDR_HOLD_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_CDR_HOLD_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PIM_R_EN_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PIM_R_EN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PI_QOFFSET_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PI_QOFFSET_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PI_RESET_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PI_RESET_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PII_ADDSTEP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PII_ADDSTEP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PII_ADDSTEPDIR_DEFAULT_VALUE             ( 0x1 )
#define CE_SERDES_PCIE_LANE_REG_10_PII_ADDSTEPDIR_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_SERDES_PCIE_LANE_REG_10_PIQ_ADDSTEP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PIQ_ADDSTEP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PIQ_ADDSTEPDIR_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PIQ_ADDSTEPDIR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PIM_ADDSTEP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PIM_ADDSTEP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PIM_ADDSTEPDIR_DEFAULT_VALUE             ( 0x1 )
#define CE_SERDES_PCIE_LANE_REG_10_PIM_ADDSTEPDIR_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_SERDES_PCIE_LANE_REG_10_PII_PHASE_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PII_PHASE_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PIQ_PHASE_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PIQ_PHASE_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PIM_PHASE_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_PIM_PHASE_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_SPARE_DEFAULT_VALUE                      ( 0x0 )
#define CE_SERDES_PCIE_LANE_REG_10_SPARE_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )


#define CE_SERDES_PCIE_LANE_REG_10_OFFSET ( 0x0000000C )

#define CE_SERDES_PCIE_LANE_0_REG_10_ADDRESS   	( CE_SERDES_PCIE_LANE_0_ADDRESS + CE_SERDES_PCIE_LANE_REG_10_OFFSET )
#define BL_SERDES_PCIE_LANE_0_REG_10_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_LANE_0_REG_10_ADDRESS ), (r) )
#define BL_SERDES_PCIE_LANE_0_REG_10_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_LANE_0_REG_10_ADDRESS ), (v) )

#define CE_SERDES_PCIE_LANE_1_REG_10_ADDRESS   	( CE_SERDES_PCIE_LANE_1_ADDRESS + CE_SERDES_PCIE_LANE_REG_10_OFFSET )
#define BL_SERDES_PCIE_LANE_1_REG_10_READ( r ) 	BL_READ_32( ( CE_SERDES_PCIE_LANE_1_REG_10_ADDRESS ), (r) )
#define BL_SERDES_PCIE_LANE_1_REG_10_WRITE( v )	BL_WRITE_32( ( CE_SERDES_PCIE_LANE_1_REG_10_ADDRESS ), (v) )


extern stt_uint32 SERDES_PCIE_LANE_REG_10_ARRAY [ ] ;

#define BL_SERDES_PCIE_LANE_REG_10_WRITE( j, v )	BL_WRITE_32( ( SERDES_PCIE_LANE_REG_10_ARRAY [ j ] ), (v) )
#define BL_SERDES_PCIE_LANE_REG_10_READ( j, v ) 	BL_READ_32( ( SERDES_PCIE_LANE_REG_10_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* cdr_hold */
	stt_uint32 cdr_hold      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pim_r_en */
	stt_uint32 pim_r_en      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pi_qoffset */
	stt_uint32 pi_qoffset    	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pi_reset */
	stt_uint32 pi_reset      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pii_addstep */
	stt_uint32 pii_addstep   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pii_addstepdir */
	stt_uint32 pii_addstepdir	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* piq_addstep */
	stt_uint32 piq_addstep   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* piq_addstepdir */
	stt_uint32 piq_addstepdir	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pim_addstep */
	stt_uint32 pim_addstep   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pim_addstepdir */
	stt_uint32 pim_addstepdir	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pii_phase */
	stt_uint32 pii_phase     	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* piq_phase */
	stt_uint32 piq_phase     	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pim_phase */
	stt_uint32 pim_phase     	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_LANE_REG_10_DTE ;


/*****************************************************************************************/
/* Reg_0                                                                                 */
/* Reg_0                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_NETIF_CMN_REG_0_PLL_LOCKED_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_PLL_LOCKED_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_PLL_VCALBAND_DEFAULT_VALUE              ( 0x40 )
#define CE_SERDES_NETIF_CMN_REG_0_PLL_VCALBAND_DEFAULT_VALUE_RESET_VALUE  ( 0x40 )
#define CE_SERDES_NETIF_CMN_REG_0_RXCAL_DONE_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_RXCAL_DONE_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_RXCAL_RCVCAL_DEFAULT_VALUE              ( 0x4 )
#define CE_SERDES_NETIF_CMN_REG_0_RXCAL_RCVCAL_DEFAULT_VALUE_RESET_VALUE  ( 0x4 )
#define CE_SERDES_NETIF_CMN_REG_0_TXCAL_DONE_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_TXCAL_DONE_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_TXCAL_CALDN_DEFAULT_VALUE               ( 0x2F )
#define CE_SERDES_NETIF_CMN_REG_0_TXCAL_CALDN_DEFAULT_VALUE_RESET_VALUE   ( 0x2F )
#define CE_SERDES_NETIF_CMN_REG_0_TXCAL_CALUP_DEFAULT_VALUE               ( 0x2E )
#define CE_SERDES_NETIF_CMN_REG_0_TXCAL_CALUP_DEFAULT_VALUE_RESET_VALUE   ( 0x2E )
#define CE_SERDES_NETIF_CMN_REG_0_PLL_VCALSTART_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_PLL_VCALSTART_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_RXCAL_START_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_RXCAL_START_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_TXCAL_START_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_TXCAL_START_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_BIAS_EN_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_BIAS_EN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_CLKDIS_EN_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_CLKDIS_EN_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_PLL_EN_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_0_PLL_EN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_SERDES_NETIF_CMN_REG_0_OFFSET ( 0x00000000 )

#define CE_SERDES_NETIF_CMN_REG_0_ADDRESS   	( CE_SERDES_NETIF_CMN_ADDRESS + CE_SERDES_NETIF_CMN_REG_0_OFFSET )
#define BL_SERDES_NETIF_CMN_REG_0_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_CMN_REG_0_ADDRESS ), (r) )
#define BL_SERDES_NETIF_CMN_REG_0_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_CMN_REG_0_ADDRESS ), (v) )

typedef struct
{
	/* pll_locked */
	stt_uint32 pll_locked   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcalband */
	stt_uint32 pll_vcalband 	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxcal_done */
	stt_uint32 rxcal_done   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxcal_rcvcal */
	stt_uint32 rxcal_rcvcal 	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txcal_done */
	stt_uint32 txcal_done   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txcal_caldn */
	stt_uint32 txcal_caldn  	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txcal_calup */
	stt_uint32 txcal_calup  	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcalstart */
	stt_uint32 pll_vcalstart	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rxcal_start */
	stt_uint32 rxcal_start  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* txcal_start */
	stt_uint32 txcal_start  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_en */
	stt_uint32 bias_en      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* clkdis_en */
	stt_uint32 clkdis_en    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_en */
	stt_uint32 pll_en       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_CMN_REG_0_DTE ;


/*****************************************************************************************/
/* Reg_1                                                                                 */
/* Reg_1                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_NETIF_CMN_REG_1_PLL_DSMBYP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_1_PLL_DSMBYP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_1_PLL_FBDIVINT_DEFAULT_VALUE              ( 0x80 )
#define CE_SERDES_NETIF_CMN_REG_1_PLL_FBDIVINT_DEFAULT_VALUE_RESET_VALUE  ( 0x80 )
#define CE_SERDES_NETIF_CMN_REG_1_PLL_FBDIVFRAC_DEFAULT_VALUE             ( 0x99D0 )
#define CE_SERDES_NETIF_CMN_REG_1_PLL_FBDIVFRAC_DEFAULT_VALUE_RESET_VALUE ( 0x99D0 )
#define CE_SERDES_NETIF_CMN_REG_1_SPARE_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_1_SPARE_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )


#define CE_SERDES_NETIF_CMN_REG_1_OFFSET ( 0x00000004 )

#define CE_SERDES_NETIF_CMN_REG_1_ADDRESS   	( CE_SERDES_NETIF_CMN_ADDRESS + CE_SERDES_NETIF_CMN_REG_1_OFFSET )
#define BL_SERDES_NETIF_CMN_REG_1_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_CMN_REG_1_ADDRESS ), (r) )
#define BL_SERDES_NETIF_CMN_REG_1_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_CMN_REG_1_ADDRESS ), (v) )

typedef struct
{
	/* pll_dsmbyp */
	stt_uint32 pll_dsmbyp   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_fbdivint */
	stt_uint32 pll_fbdivint 	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_fbdivfrac */
	stt_uint32 pll_fbdivfrac	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare        	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_CMN_REG_1_DTE ;


/*****************************************************************************************/
/* Reg_2                                                                                 */
/* Reg_2                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_NETIF_CMN_REG_2_PLL_SSCEN_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_2_PLL_SSCEN_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_2_PLL_SSCCNT_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_2_PLL_SSCCNT_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_2_PLL_SSCDELTA_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_2_PLL_SSCDELTA_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_2_PLL_SSCTAU_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_2_PLL_SSCTAU_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_2_SPARE_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_2_SPARE_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )


#define CE_SERDES_NETIF_CMN_REG_2_OFFSET ( 0x00000008 )

#define CE_SERDES_NETIF_CMN_REG_2_ADDRESS   	( CE_SERDES_NETIF_CMN_ADDRESS + CE_SERDES_NETIF_CMN_REG_2_OFFSET )
#define BL_SERDES_NETIF_CMN_REG_2_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_CMN_REG_2_ADDRESS ), (r) )
#define BL_SERDES_NETIF_CMN_REG_2_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_CMN_REG_2_ADDRESS ), (v) )

typedef struct
{
	/* pll_sscen */
	stt_uint32 pll_sscen   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_ssccnt */
	stt_uint32 pll_ssccnt  	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_sscdelta */
	stt_uint32 pll_sscdelta	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_ssctau */
	stt_uint32 pll_ssctau  	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare       	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_CMN_REG_2_DTE ;


/*****************************************************************************************/
/* Reg_3                                                                                 */
/* Reg_3                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_NETIF_CMN_REG_3_PLL_DIV0CLKSEL_DEFAULT_VALUE                 ( 0x14 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_DIV0CLKSEL_DEFAULT_VALUE_RESET_VALUE     ( 0x14 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_DIV0RST_N_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_DIV0RST_N_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_DIV1CLKSEL_DEFAULT_VALUE                 ( 0x19 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_DIV1CLKSEL_DEFAULT_VALUE_RESET_VALUE     ( 0x19 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_DIV1RST_N_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_DIV1RST_N_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_REFCLK0DRVEN_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_REFCLK0DRVEN_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_REFCLK0TERMEN_DEFAULT_VALUE              ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_REFCLK0TERMEN_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_REFCLKSEL_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_REFCLKSEL_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_REFDIVSEL_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_REFDIVSEL_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_HIBW_DEFAULT_VALUE                       ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_HIBW_DEFAULT_VALUE_RESET_VALUE           ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_REFCLK0TRIMADJ_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_3_PLL_REFCLK0TRIMADJ_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_3_SPARE_DEFAULT_VALUE                          ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_3_SPARE_DEFAULT_VALUE_RESET_VALUE              ( 0x0 )


#define CE_SERDES_NETIF_CMN_REG_3_OFFSET ( 0x0000000C )

#define CE_SERDES_NETIF_CMN_REG_3_ADDRESS   	( CE_SERDES_NETIF_CMN_ADDRESS + CE_SERDES_NETIF_CMN_REG_3_OFFSET )
#define BL_SERDES_NETIF_CMN_REG_3_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_CMN_REG_3_ADDRESS ), (r) )
#define BL_SERDES_NETIF_CMN_REG_3_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_CMN_REG_3_ADDRESS ), (v) )

typedef struct
{
	/* pll_div0clksel */
	stt_uint32 pll_div0clksel    	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_div0rst_n */
	stt_uint32 pll_div0rst_n     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_div1clksel */
	stt_uint32 pll_div1clksel    	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_div1rst_n */
	stt_uint32 pll_div1rst_n     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refclk0drven */
	stt_uint32 pll_refclk0drven  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refclk0termen */
	stt_uint32 pll_refclk0termen 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refclksel */
	stt_uint32 pll_refclksel     	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refdivsel */
	stt_uint32 pll_refdivsel     	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_hibw */
	stt_uint32 pll_hibw          	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_refclk0trimadj */
	stt_uint32 pll_refclk0trimadj	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare             	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_CMN_REG_3_DTE ;


/*****************************************************************************************/
/* Reg_4                                                                                 */
/* Reg_4                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_NETIF_CMN_REG_4_PLL_CPGAIN_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_4_PLL_CPGAIN_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_4_PLL_OPENLOOP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_4_PLL_OPENLOOP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_4_PLL_RST_N_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_4_PLL_RST_N_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_4_PLL_VCALBYP_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_4_PLL_VCALBYP_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_4_PLL_VCALBANDSET_DEFAULT_VALUE             ( 0x23 )
#define CE_SERDES_NETIF_CMN_REG_4_PLL_VCALBANDSET_DEFAULT_VALUE_RESET_VALUE ( 0x23 )
#define CE_SERDES_NETIF_CMN_REG_4_PLL_VCOTRIM_DEFAULT_VALUE                 ( 0x4 )
#define CE_SERDES_NETIF_CMN_REG_4_PLL_VCOTRIM_DEFAULT_VALUE_RESET_VALUE     ( 0x4 )
#define CE_SERDES_NETIF_CMN_REG_4_BIST_USERDEF_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_4_BIST_USERDEF_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )


#define CE_SERDES_NETIF_CMN_REG_4_OFFSET ( 0x00000010 )

#define CE_SERDES_NETIF_CMN_REG_4_ADDRESS   	( CE_SERDES_NETIF_CMN_ADDRESS + CE_SERDES_NETIF_CMN_REG_4_OFFSET )
#define BL_SERDES_NETIF_CMN_REG_4_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_CMN_REG_4_ADDRESS ), (r) )
#define BL_SERDES_NETIF_CMN_REG_4_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_CMN_REG_4_ADDRESS ), (v) )

typedef struct
{
	/* pll_cpgain */
	stt_uint32 pll_cpgain     	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_openloop */
	stt_uint32 pll_openloop   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_rst_n */
	stt_uint32 pll_rst_n      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcalbyp */
	stt_uint32 pll_vcalbyp    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcalbandset */
	stt_uint32 pll_vcalbandset	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pll_vcotrim */
	stt_uint32 pll_vcotrim    	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_userdef */
	stt_uint32 bist_userdef   	: 16 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_CMN_REG_4_DTE ;


/*****************************************************************************************/
/* Reg_5                                                                                 */
/* Reg_5                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_NETIF_CMN_REG_5_BIAS_IEXTTRIM_DEFAULT_VALUE              ( 0x3 )
#define CE_SERDES_NETIF_CMN_REG_5_BIAS_IEXTTRIM_DEFAULT_VALUE_RESET_VALUE  ( 0x3 )
#define CE_SERDES_NETIF_CMN_REG_5_BIAS_IPOLYTRIM_DEFAULT_VALUE             ( 0x3 )
#define CE_SERDES_NETIF_CMN_REG_5_BIAS_IPOLYTRIM_DEFAULT_VALUE_RESET_VALUE ( 0x3 )
#define CE_SERDES_NETIF_CMN_REG_5_BIAS_CTRIM_DEFAULT_VALUE                 ( 0x43 )
#define CE_SERDES_NETIF_CMN_REG_5_BIAS_CTRIM_DEFAULT_VALUE_RESET_VALUE     ( 0x43 )
#define CE_SERDES_NETIF_CMN_REG_5_BIAS_PTRIM_DEFAULT_VALUE                 ( 0x3D )
#define CE_SERDES_NETIF_CMN_REG_5_BIAS_PTRIM_DEFAULT_VALUE_RESET_VALUE     ( 0x3D )
#define CE_SERDES_NETIF_CMN_REG_5_ATB_EN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_5_ATB_EN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_5_ATB_BLK_DEFAULT_VALUE                    ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_5_ATB_BLK_DEFAULT_VALUE_RESET_VALUE        ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_5_ATB_SEL_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_5_ATB_SEL_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_5_SPARE_DEFAULT_VALUE                      ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_5_SPARE_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )


#define CE_SERDES_NETIF_CMN_REG_5_OFFSET ( 0x00000014 )

#define CE_SERDES_NETIF_CMN_REG_5_ADDRESS   	( CE_SERDES_NETIF_CMN_ADDRESS + CE_SERDES_NETIF_CMN_REG_5_OFFSET )
#define BL_SERDES_NETIF_CMN_REG_5_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_CMN_REG_5_ADDRESS ), (r) )
#define BL_SERDES_NETIF_CMN_REG_5_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_CMN_REG_5_ADDRESS ), (v) )

typedef struct
{
	/* bias_iexttrim */
	stt_uint32 bias_iexttrim 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_ipolytrim */
	stt_uint32 bias_ipolytrim	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_ctrim */
	stt_uint32 bias_ctrim    	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_ptrim */
	stt_uint32 bias_ptrim    	: 7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* atb_en */
	stt_uint32 atb_en        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* atb_blk */
	stt_uint32 atb_blk       	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* atb_sel */
	stt_uint32 atb_sel       	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare         	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_CMN_REG_5_DTE ;


/*****************************************************************************************/
/* Reg_6                                                                                 */
/* Reg_6                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_NETIF_CMN_REG_6_CDR_GAIN1_DEFAULT_VALUE                 ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_6_CDR_GAIN1_DEFAULT_VALUE_RESET_VALUE     ( 0x1 )
#define CE_SERDES_NETIF_CMN_REG_6_CDR_GAIN2_DEFAULT_VALUE                 ( 0x3 )
#define CE_SERDES_NETIF_CMN_REG_6_CDR_GAIN2_DEFAULT_VALUE_RESET_VALUE     ( 0x3 )
#define CE_SERDES_NETIF_CMN_REG_6_CDR_THRESH1_DEFAULT_VALUE               ( 0x2 )
#define CE_SERDES_NETIF_CMN_REG_6_CDR_THRESH1_DEFAULT_VALUE_RESET_VALUE   ( 0x2 )
#define CE_SERDES_NETIF_CMN_REG_6_CDR_THRESH2_DEFAULT_VALUE               ( 0x3 )
#define CE_SERDES_NETIF_CMN_REG_6_CDR_THRESH2_DEFAULT_VALUE_RESET_VALUE   ( 0x3 )
#define CE_SERDES_NETIF_CMN_REG_6_CDR_THRESHINT_DEFAULT_VALUE             ( 0x3 )
#define CE_SERDES_NETIF_CMN_REG_6_CDR_THRESHINT_DEFAULT_VALUE_RESET_VALUE ( 0x3 )
#define CE_SERDES_NETIF_CMN_REG_6_SPARE_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_NETIF_CMN_REG_6_SPARE_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )


#define CE_SERDES_NETIF_CMN_REG_6_OFFSET ( 0x00000018 )

#define CE_SERDES_NETIF_CMN_REG_6_ADDRESS   	( CE_SERDES_NETIF_CMN_ADDRESS + CE_SERDES_NETIF_CMN_REG_6_OFFSET )
#define BL_SERDES_NETIF_CMN_REG_6_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_CMN_REG_6_ADDRESS ), (r) )
#define BL_SERDES_NETIF_CMN_REG_6_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_CMN_REG_6_ADDRESS ), (v) )

typedef struct
{
	/* cdr_gain1 */
	stt_uint32 cdr_gain1    	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_gain2 */
	stt_uint32 cdr_gain2    	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_thresh1 */
	stt_uint32 cdr_thresh1  	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_thresh2 */
	stt_uint32 cdr_thresh2  	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* cdr_threshint */
	stt_uint32 cdr_threshint	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare        	: 20 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_CMN_REG_6_DTE ;


/*****************************************************************************************/
/* Reg_7                                                                                 */
/* Reg_7                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_NETIF_LANE_REG_7_RX_EN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_RX_EN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_RX_RST_N_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_NETIF_LANE_REG_7_RX_RST_N_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_NETIF_LANE_REG_7_RX_DATAINV_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_RX_DATAINV_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_RX_MSBFIRST_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_RX_MSBFIRST_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_RX_SUBRATE_DEFAULT_VALUE                ( 0x3 )
#define CE_SERDES_NETIF_LANE_REG_7_RX_SUBRATE_DEFAULT_VALUE_RESET_VALUE    ( 0x3 )
#define CE_SERDES_NETIF_LANE_REG_7_TX_EN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_TX_EN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_TX_RST_N_DEFAULT_VALUE                  ( 0x1 )
#define CE_SERDES_NETIF_LANE_REG_7_TX_RST_N_DEFAULT_VALUE_RESET_VALUE      ( 0x1 )
#define CE_SERDES_NETIF_LANE_REG_7_TX_DATAINV_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_TX_DATAINV_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_TX_MSBFIRST_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_TX_MSBFIRST_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_TX_SUBRATE_DEFAULT_VALUE                ( 0x3 )
#define CE_SERDES_NETIF_LANE_REG_7_TX_SUBRATE_DEFAULT_VALUE_RESET_VALUE    ( 0x3 )
#define CE_SERDES_NETIF_LANE_REG_7_LOOP_LINE_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_LOOP_LINE_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_LOOP_PARALLEL_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_LOOP_PARALLEL_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_LOOP_SER_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_LOOP_SER_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_ERRFRC_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_ERRFRC_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_ERRRST_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_ERRRST_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_MODESEL_DEFAULT_VALUE              ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_MODESEL_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_CHKEN_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_CHKEN_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_GENEN_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_GENEN_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_ERRCNT_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_ERRCNT_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_ERRSTAT_DEFAULT_VALUE              ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_ERRSTAT_DEFAULT_VALUE_RESET_VALUE  ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_SYNC_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_7_BIST_SYNC_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )


#define CE_SERDES_NETIF_LANE_REG_7_OFFSET ( 0x00000000 )

#define CE_SERDES_NETIF_LANE_0_REG_7_ADDRESS   	( CE_SERDES_NETIF_LANE_0_ADDRESS + CE_SERDES_NETIF_LANE_REG_7_OFFSET )
#define BL_SERDES_NETIF_LANE_0_REG_7_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_0_REG_7_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_0_REG_7_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_0_REG_7_ADDRESS ), (v) )

#define CE_SERDES_NETIF_LANE_1_REG_7_ADDRESS   	( CE_SERDES_NETIF_LANE_1_ADDRESS + CE_SERDES_NETIF_LANE_REG_7_OFFSET )
#define BL_SERDES_NETIF_LANE_1_REG_7_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_1_REG_7_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_1_REG_7_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_1_REG_7_ADDRESS ), (v) )

#define CE_SERDES_NETIF_LANE_2_REG_7_ADDRESS   	( CE_SERDES_NETIF_LANE_2_ADDRESS + CE_SERDES_NETIF_LANE_REG_7_OFFSET )
#define BL_SERDES_NETIF_LANE_2_REG_7_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_2_REG_7_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_2_REG_7_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_2_REG_7_ADDRESS ), (v) )

#define CE_SERDES_NETIF_LANE_3_REG_7_ADDRESS   	( CE_SERDES_NETIF_LANE_3_ADDRESS + CE_SERDES_NETIF_LANE_REG_7_OFFSET )
#define BL_SERDES_NETIF_LANE_3_REG_7_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_3_REG_7_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_3_REG_7_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_3_REG_7_ADDRESS ), (v) )


extern stt_uint32 SERDES_NETIF_LANE_REG_7_ARRAY [ ] ;

#define BL_SERDES_NETIF_LANE_REG_7_WRITE( j, v )	BL_WRITE_32( ( SERDES_NETIF_LANE_REG_7_ARRAY [ j ] ), (v) )
#define BL_SERDES_NETIF_LANE_REG_7_READ( j, v ) 	BL_READ_32( ( SERDES_NETIF_LANE_REG_7_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* rx_en */
	stt_uint32 rx_en        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_rst_n */
	stt_uint32 rx_rst_n     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_datainv */
	stt_uint32 rx_datainv   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_msbfirst */
	stt_uint32 rx_msbfirst  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rx_subrate */
	stt_uint32 rx_subrate   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_en */
	stt_uint32 tx_en        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_rst_n */
	stt_uint32 tx_rst_n     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_datainv */
	stt_uint32 tx_datainv   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_msbfirst */
	stt_uint32 tx_msbfirst  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* tx_subrate */
	stt_uint32 tx_subrate   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_line */
	stt_uint32 loop_line    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_parallel */
	stt_uint32 loop_parallel	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* loop_ser */
	stt_uint32 loop_ser     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_errfrc */
	stt_uint32 bist_errfrc  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_errrst */
	stt_uint32 bist_errrst  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_modesel */
	stt_uint32 bist_modesel 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_chken */
	stt_uint32 bist_chken   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_genen */
	stt_uint32 bist_genen   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_errcnt */
	stt_uint32 bist_errcnt  	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_errstat */
	stt_uint32 bist_errstat 	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bist_sync */
	stt_uint32 bist_sync    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_LANE_REG_7_DTE ;


/*****************************************************************************************/
/* Reg_8                                                                                 */
/* Reg_8                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_CALOVREN_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_CALOVREN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_CALOVRDN_DEFAULT_VALUE             ( 0x2A )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_CALOVRDN_DEFAULT_VALUE_RESET_VALUE ( 0x2A )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_CALOVRUP_DEFAULT_VALUE             ( 0x2A )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_CALOVRUP_DEFAULT_VALUE_RESET_VALUE ( 0x2A )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_DEEMP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_DEEMP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_DRVDATEN_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_DRVDATEN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_HIZ_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_HIZ_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_IDLE_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_IDLE_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_SLEWSEL_DEFAULT_VALUE              ( 0x1 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_SLEWSEL_DEFAULT_VALUE_RESET_VALUE  ( 0x1 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_VMARG_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_DRV_T_VMARG_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_SERL_T_DLYSEL_DEFAULT_VALUE              ( 0x3 )
#define CE_SERDES_NETIF_LANE_REG_8_SERL_T_DLYSEL_DEFAULT_VALUE_RESET_VALUE  ( 0x3 )
#define CE_SERDES_NETIF_LANE_REG_8_SPARE_DEFAULT_VALUE                      ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_8_SPARE_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )


#define CE_SERDES_NETIF_LANE_REG_8_OFFSET ( 0x00000004 )

#define CE_SERDES_NETIF_LANE_0_REG_8_ADDRESS   	( CE_SERDES_NETIF_LANE_0_ADDRESS + CE_SERDES_NETIF_LANE_REG_8_OFFSET )
#define BL_SERDES_NETIF_LANE_0_REG_8_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_0_REG_8_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_0_REG_8_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_0_REG_8_ADDRESS ), (v) )

#define CE_SERDES_NETIF_LANE_1_REG_8_ADDRESS   	( CE_SERDES_NETIF_LANE_1_ADDRESS + CE_SERDES_NETIF_LANE_REG_8_OFFSET )
#define BL_SERDES_NETIF_LANE_1_REG_8_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_1_REG_8_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_1_REG_8_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_1_REG_8_ADDRESS ), (v) )

#define CE_SERDES_NETIF_LANE_2_REG_8_ADDRESS   	( CE_SERDES_NETIF_LANE_2_ADDRESS + CE_SERDES_NETIF_LANE_REG_8_OFFSET )
#define BL_SERDES_NETIF_LANE_2_REG_8_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_2_REG_8_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_2_REG_8_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_2_REG_8_ADDRESS ), (v) )

#define CE_SERDES_NETIF_LANE_3_REG_8_ADDRESS   	( CE_SERDES_NETIF_LANE_3_ADDRESS + CE_SERDES_NETIF_LANE_REG_8_OFFSET )
#define BL_SERDES_NETIF_LANE_3_REG_8_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_3_REG_8_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_3_REG_8_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_3_REG_8_ADDRESS ), (v) )


extern stt_uint32 SERDES_NETIF_LANE_REG_8_ARRAY [ ] ;

#define BL_SERDES_NETIF_LANE_REG_8_WRITE( j, v )	BL_WRITE_32( ( SERDES_NETIF_LANE_REG_8_ARRAY [ j ] ), (v) )
#define BL_SERDES_NETIF_LANE_REG_8_READ( j, v ) 	BL_READ_32( ( SERDES_NETIF_LANE_REG_8_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* drv_t_calovren */
	stt_uint32 drv_t_calovren	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_calovrdn */
	stt_uint32 drv_t_calovrdn	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_calovrup */
	stt_uint32 drv_t_calovrup	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_deemp */
	stt_uint32 drv_t_deemp   	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_drvdaten */
	stt_uint32 drv_t_drvdaten	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_hiz */
	stt_uint32 drv_t_hiz     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_idle */
	stt_uint32 drv_t_idle    	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_slewsel */
	stt_uint32 drv_t_slewsel 	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* drv_t_vmarg */
	stt_uint32 drv_t_vmarg   	: 5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* serl_t_dlysel */
	stt_uint32 serl_t_dlysel 	: 2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare         	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_LANE_REG_8_DTE ;


/*****************************************************************************************/
/* Reg_9                                                                                 */
/* Reg_9                                                                                 */
/*****************************************************************************************/

#define CE_SERDES_NETIF_LANE_REG_9_RX_SIGDETTHR_DEFAULT_VALUE                    ( 0x6 )
#define CE_SERDES_NETIF_LANE_REG_9_RX_SIGDETTHR_DEFAULT_VALUE_RESET_VALUE        ( 0x6 )
#define CE_SERDES_NETIF_LANE_REG_9_RCV_R_EQ_DEFAULT_VALUE                        ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_RCV_R_EQ_DEFAULT_VALUE_RESET_VALUE            ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_RCV_R_RCVCALOVREN_DEFAULT_VALUE               ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_RCV_R_RCVCALOVREN_DEFAULT_VALUE_RESET_VALUE   ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_RCV_R_RCVCALOVR_DEFAULT_VALUE                 ( 0x4 )
#define CE_SERDES_NETIF_LANE_REG_9_RCV_R_RCVCALOVR_DEFAULT_VALUE_RESET_VALUE     ( 0x4 )
#define CE_SERDES_NETIF_LANE_REG_9_SDDAC_R_REFSEL_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_SDDAC_R_REFSEL_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_BIAS_R_TSTEN_DEFAULT_VALUE                    ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_BIAS_R_TSTEN_DEFAULT_VALUE_RESET_VALUE        ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_IQGEN_R_TSTEN_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_IQGEN_R_TSTEN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_PII_R_TSTEN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_PII_R_TSTEN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_PIQ_R_TSTEN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_PIQ_R_TSTEN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_RCV_R_TSTEN_DEFAULT_VALUE                     ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_RCV_R_TSTEN_DEFAULT_VALUE_RESET_VALUE         ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_RCV_R_SAMPLER_TSTEN_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_RCV_R_SAMPLER_TSTEN_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_RCV_R_SD_TSTEN_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_RCV_R_SD_TSTEN_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_SDDAC_R_TSTEN_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_SDDAC_R_TSTEN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_SPARE_DEFAULT_VALUE                           ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_9_SPARE_DEFAULT_VALUE_RESET_VALUE               ( 0x0 )


#define CE_SERDES_NETIF_LANE_REG_9_OFFSET ( 0x00000008 )

#define CE_SERDES_NETIF_LANE_0_REG_9_ADDRESS   	( CE_SERDES_NETIF_LANE_0_ADDRESS + CE_SERDES_NETIF_LANE_REG_9_OFFSET )
#define BL_SERDES_NETIF_LANE_0_REG_9_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_0_REG_9_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_0_REG_9_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_0_REG_9_ADDRESS ), (v) )

#define CE_SERDES_NETIF_LANE_1_REG_9_ADDRESS   	( CE_SERDES_NETIF_LANE_1_ADDRESS + CE_SERDES_NETIF_LANE_REG_9_OFFSET )
#define BL_SERDES_NETIF_LANE_1_REG_9_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_1_REG_9_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_1_REG_9_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_1_REG_9_ADDRESS ), (v) )

#define CE_SERDES_NETIF_LANE_2_REG_9_ADDRESS   	( CE_SERDES_NETIF_LANE_2_ADDRESS + CE_SERDES_NETIF_LANE_REG_9_OFFSET )
#define BL_SERDES_NETIF_LANE_2_REG_9_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_2_REG_9_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_2_REG_9_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_2_REG_9_ADDRESS ), (v) )

#define CE_SERDES_NETIF_LANE_3_REG_9_ADDRESS   	( CE_SERDES_NETIF_LANE_3_ADDRESS + CE_SERDES_NETIF_LANE_REG_9_OFFSET )
#define BL_SERDES_NETIF_LANE_3_REG_9_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_3_REG_9_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_3_REG_9_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_3_REG_9_ADDRESS ), (v) )


extern stt_uint32 SERDES_NETIF_LANE_REG_9_ARRAY [ ] ;

#define BL_SERDES_NETIF_LANE_REG_9_WRITE( j, v )	BL_WRITE_32( ( SERDES_NETIF_LANE_REG_9_ARRAY [ j ] ), (v) )
#define BL_SERDES_NETIF_LANE_REG_9_READ( j, v ) 	BL_READ_32( ( SERDES_NETIF_LANE_REG_9_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* rx_sigdetthr */
	stt_uint32 rx_sigdetthr       	: 3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_eq */
	stt_uint32 rcv_r_eq           	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_rcvcalovren */
	stt_uint32 rcv_r_rcvcalovren  	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_rcvcalovr */
	stt_uint32 rcv_r_rcvcalovr    	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sddac_r_refsel */
	stt_uint32 sddac_r_refsel     	: 8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* bias_r_tsten */
	stt_uint32 bias_r_tsten       	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* iqgen_r_tsten */
	stt_uint32 iqgen_r_tsten      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pii_r_tsten */
	stt_uint32 pii_r_tsten        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* piq_r_tsten */
	stt_uint32 piq_r_tsten        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_tsten */
	stt_uint32 rcv_r_tsten        	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_sampler_tsten */
	stt_uint32 rcv_r_sampler_tsten	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* rcv_r_sd_tsten */
	stt_uint32 rcv_r_sd_tsten     	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* sddac_r_tsten */
	stt_uint32 sddac_r_tsten      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare              	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_LANE_REG_9_DTE ;


/*****************************************************************************************/
/* Reg_10                                                                                */
/* Reg_10                                                                                */
/*****************************************************************************************/

#define CE_SERDES_NETIF_LANE_REG_10_CDR_HOLD_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_CDR_HOLD_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PIM_R_EN_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PIM_R_EN_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PI_QOFFSET_DEFAULT_VALUE                 ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PI_QOFFSET_DEFAULT_VALUE_RESET_VALUE     ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PI_RESET_DEFAULT_VALUE                   ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PI_RESET_DEFAULT_VALUE_RESET_VALUE       ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PII_ADDSTEP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PII_ADDSTEP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PII_ADDSTEPDIR_DEFAULT_VALUE             ( 0x1 )
#define CE_SERDES_NETIF_LANE_REG_10_PII_ADDSTEPDIR_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_SERDES_NETIF_LANE_REG_10_PIQ_ADDSTEP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PIQ_ADDSTEP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PIQ_ADDSTEPDIR_DEFAULT_VALUE             ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PIQ_ADDSTEPDIR_DEFAULT_VALUE_RESET_VALUE ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PIM_ADDSTEP_DEFAULT_VALUE                ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PIM_ADDSTEP_DEFAULT_VALUE_RESET_VALUE    ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PIM_ADDSTEPDIR_DEFAULT_VALUE             ( 0x1 )
#define CE_SERDES_NETIF_LANE_REG_10_PIM_ADDSTEPDIR_DEFAULT_VALUE_RESET_VALUE ( 0x1 )
#define CE_SERDES_NETIF_LANE_REG_10_PII_PHASE_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PII_PHASE_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PIQ_PHASE_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PIQ_PHASE_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PIM_PHASE_DEFAULT_VALUE                  ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_PIM_PHASE_DEFAULT_VALUE_RESET_VALUE      ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_SPARE_DEFAULT_VALUE                      ( 0x0 )
#define CE_SERDES_NETIF_LANE_REG_10_SPARE_DEFAULT_VALUE_RESET_VALUE          ( 0x0 )


#define CE_SERDES_NETIF_LANE_REG_10_OFFSET ( 0x0000000C )

#define CE_SERDES_NETIF_LANE_0_REG_10_ADDRESS   	( CE_SERDES_NETIF_LANE_0_ADDRESS + CE_SERDES_NETIF_LANE_REG_10_OFFSET )
#define BL_SERDES_NETIF_LANE_0_REG_10_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_0_REG_10_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_0_REG_10_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_0_REG_10_ADDRESS ), (v) )

#define CE_SERDES_NETIF_LANE_1_REG_10_ADDRESS   	( CE_SERDES_NETIF_LANE_1_ADDRESS + CE_SERDES_NETIF_LANE_REG_10_OFFSET )
#define BL_SERDES_NETIF_LANE_1_REG_10_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_1_REG_10_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_1_REG_10_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_1_REG_10_ADDRESS ), (v) )

#define CE_SERDES_NETIF_LANE_2_REG_10_ADDRESS   	( CE_SERDES_NETIF_LANE_2_ADDRESS + CE_SERDES_NETIF_LANE_REG_10_OFFSET )
#define BL_SERDES_NETIF_LANE_2_REG_10_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_2_REG_10_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_2_REG_10_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_2_REG_10_ADDRESS ), (v) )

#define CE_SERDES_NETIF_LANE_3_REG_10_ADDRESS   	( CE_SERDES_NETIF_LANE_3_ADDRESS + CE_SERDES_NETIF_LANE_REG_10_OFFSET )
#define BL_SERDES_NETIF_LANE_3_REG_10_READ( r ) 	BL_READ_32( ( CE_SERDES_NETIF_LANE_3_REG_10_ADDRESS ), (r) )
#define BL_SERDES_NETIF_LANE_3_REG_10_WRITE( v )	BL_WRITE_32( ( CE_SERDES_NETIF_LANE_3_REG_10_ADDRESS ), (v) )


extern stt_uint32 SERDES_NETIF_LANE_REG_10_ARRAY [ ] ;

#define BL_SERDES_NETIF_LANE_REG_10_WRITE( j, v )	BL_WRITE_32( ( SERDES_NETIF_LANE_REG_10_ARRAY [ j ] ), (v) )
#define BL_SERDES_NETIF_LANE_REG_10_READ( j, v ) 	BL_READ_32( ( SERDES_NETIF_LANE_REG_10_ARRAY [ j ] ), (v) )  

typedef struct
{
	/* cdr_hold */
	stt_uint32 cdr_hold      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pim_r_en */
	stt_uint32 pim_r_en      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pi_qoffset */
	stt_uint32 pi_qoffset    	: 4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pi_reset */
	stt_uint32 pi_reset      	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pii_addstep */
	stt_uint32 pii_addstep   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pii_addstepdir */
	stt_uint32 pii_addstepdir	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* piq_addstep */
	stt_uint32 piq_addstep   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* piq_addstepdir */
	stt_uint32 piq_addstepdir	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pim_addstep */
	stt_uint32 pim_addstep   	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pim_addstepdir */
	stt_uint32 pim_addstepdir	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pii_phase */
	stt_uint32 pii_phase     	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* piq_phase */
	stt_uint32 piq_phase     	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* pim_phase */
	stt_uint32 pim_phase     	: 6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* spare */
	stt_uint32 spare         	: 1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_LANE_REG_10_DTE ;


typedef struct
{
	/* Reg_0 */
	SERDES_GPON_CMN_REG_0_DTE reg_0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_1 */
	SERDES_GPON_CMN_REG_1_DTE reg_1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_2 */
	SERDES_GPON_CMN_REG_2_DTE reg_2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_3 */
	SERDES_GPON_CMN_REG_3_DTE reg_3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_4 */
	SERDES_GPON_CMN_REG_4_DTE reg_4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_5 */
	SERDES_GPON_CMN_REG_5_DTE reg_5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_6 */
	SERDES_GPON_CMN_REG_6_DTE reg_6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_CMN_DTE ;

typedef struct
{
	/* Reg_7 */
	SERDES_GPON_LANE_REG_7_DTE reg_7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_8 */
	SERDES_GPON_LANE_REG_8_DTE reg_8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_9 */
	SERDES_GPON_LANE_REG_9_DTE reg_9 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_10 */
	SERDES_GPON_LANE_REG_10_DTE reg_10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_LANE_DTE ;

typedef struct
{
	/* Reg_11 */
	SERDES_GPON_JTF_XO_REG_11_DTE reg_11 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_JTF_XO_DTE ;

typedef struct
{
	/* Reg_0 */
	SERDES_PCIE_CMN_REG_0_DTE reg_0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_1 */
	SERDES_PCIE_CMN_REG_1_DTE reg_1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_2 */
	SERDES_PCIE_CMN_REG_2_DTE reg_2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_3 */
	SERDES_PCIE_CMN_REG_3_DTE reg_3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_4 */
	SERDES_PCIE_CMN_REG_4_DTE reg_4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_5 */
	SERDES_PCIE_CMN_REG_5_DTE reg_5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_6 */
	SERDES_PCIE_CMN_REG_6_DTE reg_6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_CMN_DTE ;

typedef struct
{
	/* Reg_7 */
	SERDES_PCIE_LANE_REG_7_DTE reg_7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_8 */
	SERDES_PCIE_LANE_REG_8_DTE reg_8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_9 */
	SERDES_PCIE_LANE_REG_9_DTE reg_9 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_10 */
	SERDES_PCIE_LANE_REG_10_DTE reg_10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_LANE_DTE ;

typedef struct
{
	/* Reg_0 */
	SERDES_NETIF_CMN_REG_0_DTE reg_0 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_1 */
	SERDES_NETIF_CMN_REG_1_DTE reg_1 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_2 */
	SERDES_NETIF_CMN_REG_2_DTE reg_2 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_3 */
	SERDES_NETIF_CMN_REG_3_DTE reg_3 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_4 */
	SERDES_NETIF_CMN_REG_4_DTE reg_4 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_5 */
	SERDES_NETIF_CMN_REG_5_DTE reg_5 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_6 */
	SERDES_NETIF_CMN_REG_6_DTE reg_6 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_CMN_DTE ;

typedef struct
{
	/* Reg_7 */
	SERDES_NETIF_LANE_REG_7_DTE reg_7 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_8 */
	SERDES_NETIF_LANE_REG_8_DTE reg_8 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_9 */
	SERDES_NETIF_LANE_REG_9_DTE reg_9 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reg_10 */
	SERDES_NETIF_LANE_REG_10_DTE reg_10 __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_LANE_DTE ;

#define CE_SERDES_PCIE_LANE_NUMBER ( 2 )
#define CE_SERDES_NETIF_LANE_NUMBER ( 4 )
typedef struct
{
	/* cmn function */
	SERDES_GPON_CMN_DTE cmn __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* lane function */
	SERDES_GPON_LANE_DTE lane __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* jtf_xo function */
	SERDES_GPON_JTF_XO_DTE jtf_xo __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
SERDES_GPON_DTE ;

typedef struct
{
	/* cmn function */
	SERDES_PCIE_CMN_DTE cmn __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* lane function */
	SERDES_PCIE_LANE_DTE lane [ CE_SERDES_PCIE_LANE_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
SERDES_PCIE_DTE ;

typedef struct
{
	/* cmn function */
	SERDES_NETIF_CMN_DTE cmn __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* lane function */
	SERDES_NETIF_LANE_DTE lane [ CE_SERDES_NETIF_LANE_NUMBER ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
 __PACKING_ATTRIBUTE_STRUCT_END__
SERDES_NETIF_DTE ;

typedef struct
{
	/* GPON */
	SERDES_GPON_DTE gpon __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved1 [ 1024 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* PCIE */
	SERDES_PCIE_DTE pcie __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* Reserved */
	stt_uint8 reserved2 [ 1024 ] __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;

	/* NETIF */
	SERDES_NETIF_DTE netif __PACKING_ATTRIBUTE_FIELD_LEVEL__ ;
}
__PACKING_ATTRIBUTE_STRUCT_END__ 
SERDES_DTE ;
#endif /* SERDES_H_INCLUDED */

