git clone --depth 1 --no-tags https://github.com/rao-dotcom/EC311_Standoff_Project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320132522
git clone --depth 1 --no-tags https://github.com/oscarodrigues/System-Level-Design-of-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319727347
git clone --depth 1 --no-tags https://github.com/merino22/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319860599
git clone --depth 1 --no-tags https://github.com/koyanyan/b3exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317422854
git clone --depth 1 --no-tags https://github.com/thusjr/L7CNNACC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317835694
git clone --depth 1 --no-tags https://github.com/JorgeMunozTaylor/microelectronica_proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317411220
git clone --depth 1 --no-tags https://github.com/umisra16/Parking_Problem_EEL3705L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319110245
git clone --depth 1 --no-tags https://github.com/Sakthiarun666/Read_Write_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318700946
git clone --depth 1 --no-tags https://github.com/facu-tolay/tp3-bip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319103862
git clone --depth 1 --no-tags https://github.com/GloomySundayNA/ece385final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319386347
git clone --depth 1 --no-tags https://github.com/ddm5353/CMPEN331-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321458746
git clone --depth 1 --no-tags https://github.com/Jeetman/cse141l-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320067304
git clone --depth 1 --no-tags https://github.com/defaultnickname/ESL-Lab-Classes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317698866
git clone --depth 1 --no-tags https://github.com/jack-greenberg/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317612612
git clone --depth 1 --no-tags https://github.com/architsangal/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319014033
git clone --depth 1 --no-tags https://github.com/yuex1994/DATE2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319066777
git clone --depth 1 --no-tags https://github.com/Shine0417/CA2020-Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318175089
git clone --depth 1 --no-tags https://github.com/raidiun/lighthouse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318165572
git clone --depth 1 --no-tags https://github.com/muchocho/verilog-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318753452
git clone --depth 1 --no-tags https://github.com/ISA-IST/ISA-LAB3_group07.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318748065
git clone --depth 1 --no-tags https://github.com/harshest2019/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318818997
git clone --depth 1 --no-tags https://github.com/KevinYoung23/KirinCPU2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319638132
git clone --depth 1 --no-tags https://github.com/clin134/cse220project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319855598
git clone --depth 1 --no-tags https://github.com/makharadzemisho/homework_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321613769
git clone --depth 1 --no-tags https://github.com/dldldlfma/yosys_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321592447
git clone --depth 1 --no-tags https://github.com/zephyrchien/clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321304567
git clone --depth 1 --no-tags https://github.com/CodingNguyen/ECEN350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317382036
git clone --depth 1 --no-tags https://github.com/gisaiah416/CECS-341.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319437705
git clone --depth 1 --no-tags https://github.com/earth429/integrated-circuit-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320294348
git clone --depth 1 --no-tags https://github.com/Tubbz-alt/proto-dune.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320951024
git clone --depth 1 --no-tags https://github.com/racerxdl/riskow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322460500
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327681879
git clone --depth 1 --no-tags https://github.com/simbricks/simbricks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327624432
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-RMII-SMII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329188560
git clone --depth 1 --no-tags https://github.com/Daniel-GGB/My-Digital-IC-Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329862975
git clone --depth 1 --no-tags https://github.com/cjhonlyone/ADC-lvds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328400076
git clone --depth 1 --no-tags https://github.com/DinoMax00/TJ-FPGA_MP3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330848117
git clone --depth 1 --no-tags https://github.com/rave1sking/single_cycle_RISCV_CPU_Design-32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323878345
git clone --depth 1 --no-tags https://github.com/mbattyani/sub-25-ns-nasdaq-itch-fpga-parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330244730
git clone --depth 1 --no-tags https://github.com/sudhamshu091/Single-Cycle-Risc-Processor-32-bit-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327671545
git clone --depth 1 --no-tags https://github.com/barryZZJ/Hardware_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324967363
git clone --depth 1 --no-tags https://github.com/milochen0418/hello-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329653866
git clone --depth 1 --no-tags https://github.com/santoshsmalagi/Benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322749088
git clone --depth 1 --no-tags https://github.com/zli87/Integrated_Circuit_Design_Laboratory_IC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331049928
git clone --depth 1 --no-tags https://github.com/asinghani/crypto-accelerator-chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321844971
git clone --depth 1 --no-tags https://github.com/GhostFrankWu/SUSTech_CS207_Final-Project_2020f.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324298659
git clone --depth 1 --no-tags https://github.com/WiFiBoy/OK-iCE40Pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326950263
git clone --depth 1 --no-tags https://github.com/Saanlima/RISC5Verilog_psram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328272558
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Introduction-to-System-on-Chip-Design-Online-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323971327
git clone --depth 1 --no-tags https://github.com/UDXS/floof.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326822155
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/AES_masked_BRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324106377
git clone --depth 1 --no-tags https://github.com/GameboxSystems/DMTV-v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322765467
git clone --depth 1 --no-tags https://github.com/ajackevic/ELEC5882.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329668444
git clone --depth 1 --no-tags https://github.com/owczhlol/HITCCLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328091068
git clone --depth 1 --no-tags https://github.com/sudhamshu091/Single-Cycle-Risc-Pipelined-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327718538
git clone --depth 1 --no-tags https://github.com/sudhamshu091/RISC-Pipelined-Processor-32-bit-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327718219
git clone --depth 1 --no-tags https://github.com/Corle-hyz/UCAS-COD-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327823022
git clone --depth 1 --no-tags https://github.com/dldldlfma/super_small_toy_tpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329169638
git clone --depth 1 --no-tags https://github.com/CTSRD-CHERI/garnet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326235560
git clone --depth 1 --no-tags https://github.com/qmj0923/2020-Fall-NJU-Experiments-in-Digital-Logical-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330922002
git clone --depth 1 --no-tags https://github.com/folisa-ic/FlsV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326408035
git clone --depth 1 --no-tags https://github.com/OpenXiangShan/env-scripts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329483839
git clone --depth 1 --no-tags https://github.com/asinghani/crypto-accelerator-builds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321862538
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_rgb_mixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330656605
git clone --depth 1 --no-tags https://github.com/kimianoorbakhsh/Verilog-Matrix-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330123417
git clone --depth 1 --no-tags https://github.com/cyyself/cpu232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326612689
git clone --depth 1 --no-tags https://github.com/forth32/mc1201-02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328333689
git clone --depth 1 --no-tags https://github.com/MaxMorning/Handwritting-number-distinguishing-with-DNN-by-Nexys-4-DDR-in-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323502259
git clone --depth 1 --no-tags https://github.com/Armingodiz/LogicDesignFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326687851
git clone --depth 1 --no-tags https://github.com/mikeroyal/FPGA-Guide.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328019296
git clone --depth 1 --no-tags https://github.com/jes/jescpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327161927
git clone --depth 1 --no-tags https://github.com/wuhanstudio/picorv32_MXO2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330750862
git clone --depth 1 --no-tags https://github.com/paulsonkantony/risk-five.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323148217
git clone --depth 1 --no-tags https://github.com/TaKeTube/FPGA-based-3D-renderer-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331038970
git clone --depth 1 --no-tags https://github.com/RBahrami/Adaptive-Median-Filter-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328394373
git clone --depth 1 --no-tags https://github.com/GMUCERG/Ascon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328028811
git clone --depth 1 --no-tags https://github.com/tomverbeure/spdif_pmod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329215426
git clone --depth 1 --no-tags https://github.com/PetrM1/PMD85.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322950620
git clone --depth 1 --no-tags https://github.com/Pavendhan-PAV/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328401530
git clone --depth 1 --no-tags https://github.com/abdelazeem201/ASIC-Implementation-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323160670
git clone --depth 1 --no-tags https://github.com/affanabbasi/G_Skywater130nm_1stTO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322734046
git clone --depth 1 --no-tags https://github.com/ricynlee/femto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325902266
git clone --depth 1 --no-tags https://github.com/goran-mahovlic/ECPIX5_blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322661479
git clone --depth 1 --no-tags https://github.com/UT-LCA/tpu_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326702278
git clone --depth 1 --no-tags https://github.com/XduDavid/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323566895
git clone --depth 1 --no-tags https://github.com/PaletiKrishnasai/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328244614
git clone --depth 1 --no-tags https://github.com/duyubo/DigitalDesign-And-ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322441776
git clone --depth 1 --no-tags https://github.com/kas573/AGC-and-FM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323138082
git clone --depth 1 --no-tags https://github.com/acsoto/BUAA-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330423063
git clone --depth 1 --no-tags https://github.com/sudhamshu091/RISC-Processor-32-bit-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326042177
git clone --depth 1 --no-tags https://github.com/CHN-ChenYi/Tetris-on-SWORD-LCDF2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326619877
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_sms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324344611
git clone --depth 1 --no-tags https://github.com/Utodev/smartROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327409667
git clone --depth 1 --no-tags https://github.com/amirhnajafiz-university/S3LC01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326354369
git clone --depth 1 --no-tags https://github.com/ljl0222/DynamicPipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324548490
