{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571776015812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571776015814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 16:26:55 2019 " "Processing started: Tue Oct 22 16:26:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571776015814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571776015814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSCE611_lab_regfile -c CSCE611_lab_regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off CSCE611_lab_regfile -c CSCE611_lab_regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571776015815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571776016205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571776016205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt6.sv 1 1 " "Found 1 design units, including 1 entities, in source file cnt6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt6 " "Found entity 1: cnt6" {  } { { "cnt6.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/cnt6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571776026912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571776026912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571776026921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571776026921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571776026930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571776026930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571776026940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571776026940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 CSCE611_lab_regfile.sv(24) " "Verilog HDL Declaration information at CSCE611_lab_regfile.sv(24): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571776026947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 CSCE611_lab_regfile.sv(25) " "Verilog HDL Declaration information at CSCE611_lab_regfile.sv(25): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571776026947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 CSCE611_lab_regfile.sv(26) " "Verilog HDL Declaration information at CSCE611_lab_regfile.sv(26): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571776026947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 CSCE611_lab_regfile.sv(27) " "Verilog HDL Declaration information at CSCE611_lab_regfile.sv(27): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571776026947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 CSCE611_lab_regfile.sv(28) " "Verilog HDL Declaration information at CSCE611_lab_regfile.sv(28): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571776026947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 CSCE611_lab_regfile.sv(29) " "Verilog HDL Declaration information at CSCE611_lab_regfile.sv(29): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571776026947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 CSCE611_lab_regfile.sv(30) " "Verilog HDL Declaration information at CSCE611_lab_regfile.sv(30): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571776026947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 CSCE611_lab_regfile.sv(32) " "Verilog HDL Declaration information at CSCE611_lab_regfile.sv(32): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571776026947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CSCE611_lab_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file CSCE611_lab_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CSCE611_lab_regfile " "Found entity 1: CSCE611_lab_regfile" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571776026947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571776026947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571776026955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571776026955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpncalc.sv 1 1 " "Found 1 design units, including 1 entities, in source file rpncalc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rpncalc " "Found entity 1: rpncalc" {  } { { "rpncalc.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/rpncalc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571776026965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571776026965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CSCE611_lab_regfile " "Elaborating entity \"CSCE611_lab_regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571776027143 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR CSCE611_lab_regfile.sv(15) " "Output port \"LEDR\" at CSCE611_lab_regfile.sv(15) has no driver" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571776027152 "|CSCE611_lab_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpncalc rpncalc:rpn " "Elaborating entity \"rpncalc\" for hierarchy \"rpncalc:rpn\"" {  } { { "CSCE611_lab_regfile.sv" "rpn" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571776027154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack rpncalc:rpn\|stack:dStack " "Elaborating entity \"stack\" for hierarchy \"rpncalc:rpn\|stack:dStack\"" {  } { { "rpncalc.sv" "dStack" { Text "/acct/mandapam/csce611/lab_regfile/rpncalc.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571776027157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile rpncalc:rpn\|stack:dStack\|regfile:stackregs " "Elaborating entity \"regfile\" for hierarchy \"rpncalc:rpn\|stack:dStack\|regfile:stackregs\"" {  } { { "stack.sv" "stackregs" { Text "/acct/mandapam/csce611/lab_regfile/stack.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571776027173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu rpncalc:rpn\|alu:ordenador " "Elaborating entity \"alu\" for hierarchy \"rpncalc:rpn\|alu:ordenador\"" {  } { { "rpncalc.sv" "ordenador" { Text "/acct/mandapam/csce611/lab_regfile/rpncalc.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571776027204 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "alu.sv(40) " "Verilog HDL Casex/Casez warning at alu.sv(40): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "alu.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/alu.sv" 40 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1571776027220 "|CSCE611_lab_regfile|rpncalc:rpn|alu:ordenador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver hexdriver:hex0 " "Elaborating entity \"hexdriver\" for hierarchy \"hexdriver:hex0\"" {  } { { "CSCE611_lab_regfile.sv" "hex0" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571776027223 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571776028116 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "stack.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/stack.sv" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571776028136 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571776028137 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571776028396 "|CSCE611_lab_regfile|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571776028396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571776028503 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571776030075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.map.smsg " "Generated suppressed messages file /acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571776030127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571776030300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571776030300 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571776030612 "|CSCE611_lab_regfile|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "CSCE611_lab_regfile.sv" "" { Text "/acct/mandapam/csce611/lab_regfile/CSCE611_lab_regfile.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571776030612 "|CSCE611_lab_regfile|CLOCK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571776030612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1432 " "Implemented 1432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571776030613 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571776030613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1324 " "Implemented 1324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571776030613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571776030613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1024 " "Peak virtual memory: 1024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571776030632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 16:27:10 2019 " "Processing ended: Tue Oct 22 16:27:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571776030632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571776030632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571776030632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571776030632 ""}
