
MultipleADXL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e88  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d4b8  08006020  08006020  00007020  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080234d8  080234d8  0002505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080234d8  080234d8  000244d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080234e0  080234e0  0002505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080234e0  080234e0  000244e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080234e4  080234e4  000244e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080234e8  00025000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e3b4  2000005c  08023544  0002505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000e410  08023544  00025410  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a0cf  00000000  00000000  0002508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032b8  00000000  00000000  0003f15b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d60  00000000  00000000  00042418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000925  00000000  00000000  00043178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001697b  00000000  00000000  00043a9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010488  00000000  00000000  0005a418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000902e1  00000000  00000000  0006a8a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  000fab81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c90  00000000  00000000  000fac40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000fe8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003b93  00000000  00000000  000fe928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000001d8  00000000  00000000  001024bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000005c 	.word	0x2000005c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08006008 	.word	0x08006008

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000060 	.word	0x20000060
 80001d4:	08006008 	.word	0x08006008

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_uldivmod>:
 8000b50:	b953      	cbnz	r3, 8000b68 <__aeabi_uldivmod+0x18>
 8000b52:	b94a      	cbnz	r2, 8000b68 <__aeabi_uldivmod+0x18>
 8000b54:	2900      	cmp	r1, #0
 8000b56:	bf08      	it	eq
 8000b58:	2800      	cmpeq	r0, #0
 8000b5a:	bf1c      	itt	ne
 8000b5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b60:	f04f 30ff 	movne.w	r0, #4294967295
 8000b64:	f000 b988 	b.w	8000e78 <__aeabi_idiv0>
 8000b68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b70:	f000 f806 	bl	8000b80 <__udivmoddi4>
 8000b74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b7c:	b004      	add	sp, #16
 8000b7e:	4770      	bx	lr

08000b80 <__udivmoddi4>:
 8000b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b84:	9d08      	ldr	r5, [sp, #32]
 8000b86:	468e      	mov	lr, r1
 8000b88:	4604      	mov	r4, r0
 8000b8a:	4688      	mov	r8, r1
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d14a      	bne.n	8000c26 <__udivmoddi4+0xa6>
 8000b90:	428a      	cmp	r2, r1
 8000b92:	4617      	mov	r7, r2
 8000b94:	d962      	bls.n	8000c5c <__udivmoddi4+0xdc>
 8000b96:	fab2 f682 	clz	r6, r2
 8000b9a:	b14e      	cbz	r6, 8000bb0 <__udivmoddi4+0x30>
 8000b9c:	f1c6 0320 	rsb	r3, r6, #32
 8000ba0:	fa01 f806 	lsl.w	r8, r1, r6
 8000ba4:	fa20 f303 	lsr.w	r3, r0, r3
 8000ba8:	40b7      	lsls	r7, r6
 8000baa:	ea43 0808 	orr.w	r8, r3, r8
 8000bae:	40b4      	lsls	r4, r6
 8000bb0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bb4:	fa1f fc87 	uxth.w	ip, r7
 8000bb8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bbc:	0c23      	lsrs	r3, r4, #16
 8000bbe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bc6:	fb01 f20c 	mul.w	r2, r1, ip
 8000bca:	429a      	cmp	r2, r3
 8000bcc:	d909      	bls.n	8000be2 <__udivmoddi4+0x62>
 8000bce:	18fb      	adds	r3, r7, r3
 8000bd0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bd4:	f080 80ea 	bcs.w	8000dac <__udivmoddi4+0x22c>
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	f240 80e7 	bls.w	8000dac <__udivmoddi4+0x22c>
 8000bde:	3902      	subs	r1, #2
 8000be0:	443b      	add	r3, r7
 8000be2:	1a9a      	subs	r2, r3, r2
 8000be4:	b2a3      	uxth	r3, r4
 8000be6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bea:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bf2:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bf6:	459c      	cmp	ip, r3
 8000bf8:	d909      	bls.n	8000c0e <__udivmoddi4+0x8e>
 8000bfa:	18fb      	adds	r3, r7, r3
 8000bfc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c00:	f080 80d6 	bcs.w	8000db0 <__udivmoddi4+0x230>
 8000c04:	459c      	cmp	ip, r3
 8000c06:	f240 80d3 	bls.w	8000db0 <__udivmoddi4+0x230>
 8000c0a:	443b      	add	r3, r7
 8000c0c:	3802      	subs	r0, #2
 8000c0e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c12:	eba3 030c 	sub.w	r3, r3, ip
 8000c16:	2100      	movs	r1, #0
 8000c18:	b11d      	cbz	r5, 8000c22 <__udivmoddi4+0xa2>
 8000c1a:	40f3      	lsrs	r3, r6
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c26:	428b      	cmp	r3, r1
 8000c28:	d905      	bls.n	8000c36 <__udivmoddi4+0xb6>
 8000c2a:	b10d      	cbz	r5, 8000c30 <__udivmoddi4+0xb0>
 8000c2c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c30:	2100      	movs	r1, #0
 8000c32:	4608      	mov	r0, r1
 8000c34:	e7f5      	b.n	8000c22 <__udivmoddi4+0xa2>
 8000c36:	fab3 f183 	clz	r1, r3
 8000c3a:	2900      	cmp	r1, #0
 8000c3c:	d146      	bne.n	8000ccc <__udivmoddi4+0x14c>
 8000c3e:	4573      	cmp	r3, lr
 8000c40:	d302      	bcc.n	8000c48 <__udivmoddi4+0xc8>
 8000c42:	4282      	cmp	r2, r0
 8000c44:	f200 8105 	bhi.w	8000e52 <__udivmoddi4+0x2d2>
 8000c48:	1a84      	subs	r4, r0, r2
 8000c4a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c4e:	2001      	movs	r0, #1
 8000c50:	4690      	mov	r8, r2
 8000c52:	2d00      	cmp	r5, #0
 8000c54:	d0e5      	beq.n	8000c22 <__udivmoddi4+0xa2>
 8000c56:	e9c5 4800 	strd	r4, r8, [r5]
 8000c5a:	e7e2      	b.n	8000c22 <__udivmoddi4+0xa2>
 8000c5c:	2a00      	cmp	r2, #0
 8000c5e:	f000 8090 	beq.w	8000d82 <__udivmoddi4+0x202>
 8000c62:	fab2 f682 	clz	r6, r2
 8000c66:	2e00      	cmp	r6, #0
 8000c68:	f040 80a4 	bne.w	8000db4 <__udivmoddi4+0x234>
 8000c6c:	1a8a      	subs	r2, r1, r2
 8000c6e:	0c03      	lsrs	r3, r0, #16
 8000c70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c74:	b280      	uxth	r0, r0
 8000c76:	b2bc      	uxth	r4, r7
 8000c78:	2101      	movs	r1, #1
 8000c7a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c7e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c86:	fb04 f20c 	mul.w	r2, r4, ip
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	d907      	bls.n	8000c9e <__udivmoddi4+0x11e>
 8000c8e:	18fb      	adds	r3, r7, r3
 8000c90:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c94:	d202      	bcs.n	8000c9c <__udivmoddi4+0x11c>
 8000c96:	429a      	cmp	r2, r3
 8000c98:	f200 80e0 	bhi.w	8000e5c <__udivmoddi4+0x2dc>
 8000c9c:	46c4      	mov	ip, r8
 8000c9e:	1a9b      	subs	r3, r3, r2
 8000ca0:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ca4:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ca8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cac:	fb02 f404 	mul.w	r4, r2, r4
 8000cb0:	429c      	cmp	r4, r3
 8000cb2:	d907      	bls.n	8000cc4 <__udivmoddi4+0x144>
 8000cb4:	18fb      	adds	r3, r7, r3
 8000cb6:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cba:	d202      	bcs.n	8000cc2 <__udivmoddi4+0x142>
 8000cbc:	429c      	cmp	r4, r3
 8000cbe:	f200 80ca 	bhi.w	8000e56 <__udivmoddi4+0x2d6>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	1b1b      	subs	r3, r3, r4
 8000cc6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cca:	e7a5      	b.n	8000c18 <__udivmoddi4+0x98>
 8000ccc:	f1c1 0620 	rsb	r6, r1, #32
 8000cd0:	408b      	lsls	r3, r1
 8000cd2:	fa22 f706 	lsr.w	r7, r2, r6
 8000cd6:	431f      	orrs	r7, r3
 8000cd8:	fa0e f401 	lsl.w	r4, lr, r1
 8000cdc:	fa20 f306 	lsr.w	r3, r0, r6
 8000ce0:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ce4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ce8:	4323      	orrs	r3, r4
 8000cea:	fa00 f801 	lsl.w	r8, r0, r1
 8000cee:	fa1f fc87 	uxth.w	ip, r7
 8000cf2:	fbbe f0f9 	udiv	r0, lr, r9
 8000cf6:	0c1c      	lsrs	r4, r3, #16
 8000cf8:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cfc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d00:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d04:	45a6      	cmp	lr, r4
 8000d06:	fa02 f201 	lsl.w	r2, r2, r1
 8000d0a:	d909      	bls.n	8000d20 <__udivmoddi4+0x1a0>
 8000d0c:	193c      	adds	r4, r7, r4
 8000d0e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d12:	f080 809c 	bcs.w	8000e4e <__udivmoddi4+0x2ce>
 8000d16:	45a6      	cmp	lr, r4
 8000d18:	f240 8099 	bls.w	8000e4e <__udivmoddi4+0x2ce>
 8000d1c:	3802      	subs	r0, #2
 8000d1e:	443c      	add	r4, r7
 8000d20:	eba4 040e 	sub.w	r4, r4, lr
 8000d24:	fa1f fe83 	uxth.w	lr, r3
 8000d28:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d2c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d30:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d34:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d38:	45a4      	cmp	ip, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x1ce>
 8000d3c:	193c      	adds	r4, r7, r4
 8000d3e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d42:	f080 8082 	bcs.w	8000e4a <__udivmoddi4+0x2ca>
 8000d46:	45a4      	cmp	ip, r4
 8000d48:	d97f      	bls.n	8000e4a <__udivmoddi4+0x2ca>
 8000d4a:	3b02      	subs	r3, #2
 8000d4c:	443c      	add	r4, r7
 8000d4e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d52:	eba4 040c 	sub.w	r4, r4, ip
 8000d56:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d5a:	4564      	cmp	r4, ip
 8000d5c:	4673      	mov	r3, lr
 8000d5e:	46e1      	mov	r9, ip
 8000d60:	d362      	bcc.n	8000e28 <__udivmoddi4+0x2a8>
 8000d62:	d05f      	beq.n	8000e24 <__udivmoddi4+0x2a4>
 8000d64:	b15d      	cbz	r5, 8000d7e <__udivmoddi4+0x1fe>
 8000d66:	ebb8 0203 	subs.w	r2, r8, r3
 8000d6a:	eb64 0409 	sbc.w	r4, r4, r9
 8000d6e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d72:	fa22 f301 	lsr.w	r3, r2, r1
 8000d76:	431e      	orrs	r6, r3
 8000d78:	40cc      	lsrs	r4, r1
 8000d7a:	e9c5 6400 	strd	r6, r4, [r5]
 8000d7e:	2100      	movs	r1, #0
 8000d80:	e74f      	b.n	8000c22 <__udivmoddi4+0xa2>
 8000d82:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d86:	0c01      	lsrs	r1, r0, #16
 8000d88:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d8c:	b280      	uxth	r0, r0
 8000d8e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d92:	463b      	mov	r3, r7
 8000d94:	4638      	mov	r0, r7
 8000d96:	463c      	mov	r4, r7
 8000d98:	46b8      	mov	r8, r7
 8000d9a:	46be      	mov	lr, r7
 8000d9c:	2620      	movs	r6, #32
 8000d9e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000da2:	eba2 0208 	sub.w	r2, r2, r8
 8000da6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000daa:	e766      	b.n	8000c7a <__udivmoddi4+0xfa>
 8000dac:	4601      	mov	r1, r0
 8000dae:	e718      	b.n	8000be2 <__udivmoddi4+0x62>
 8000db0:	4610      	mov	r0, r2
 8000db2:	e72c      	b.n	8000c0e <__udivmoddi4+0x8e>
 8000db4:	f1c6 0220 	rsb	r2, r6, #32
 8000db8:	fa2e f302 	lsr.w	r3, lr, r2
 8000dbc:	40b7      	lsls	r7, r6
 8000dbe:	40b1      	lsls	r1, r6
 8000dc0:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dce:	b2bc      	uxth	r4, r7
 8000dd0:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dd4:	0c11      	lsrs	r1, r2, #16
 8000dd6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dda:	fb08 f904 	mul.w	r9, r8, r4
 8000dde:	40b0      	lsls	r0, r6
 8000de0:	4589      	cmp	r9, r1
 8000de2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000de6:	b280      	uxth	r0, r0
 8000de8:	d93e      	bls.n	8000e68 <__udivmoddi4+0x2e8>
 8000dea:	1879      	adds	r1, r7, r1
 8000dec:	f108 3cff 	add.w	ip, r8, #4294967295
 8000df0:	d201      	bcs.n	8000df6 <__udivmoddi4+0x276>
 8000df2:	4589      	cmp	r9, r1
 8000df4:	d81f      	bhi.n	8000e36 <__udivmoddi4+0x2b6>
 8000df6:	eba1 0109 	sub.w	r1, r1, r9
 8000dfa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dfe:	fb09 f804 	mul.w	r8, r9, r4
 8000e02:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e06:	b292      	uxth	r2, r2
 8000e08:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e0c:	4542      	cmp	r2, r8
 8000e0e:	d229      	bcs.n	8000e64 <__udivmoddi4+0x2e4>
 8000e10:	18ba      	adds	r2, r7, r2
 8000e12:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e16:	d2c4      	bcs.n	8000da2 <__udivmoddi4+0x222>
 8000e18:	4542      	cmp	r2, r8
 8000e1a:	d2c2      	bcs.n	8000da2 <__udivmoddi4+0x222>
 8000e1c:	f1a9 0102 	sub.w	r1, r9, #2
 8000e20:	443a      	add	r2, r7
 8000e22:	e7be      	b.n	8000da2 <__udivmoddi4+0x222>
 8000e24:	45f0      	cmp	r8, lr
 8000e26:	d29d      	bcs.n	8000d64 <__udivmoddi4+0x1e4>
 8000e28:	ebbe 0302 	subs.w	r3, lr, r2
 8000e2c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e30:	3801      	subs	r0, #1
 8000e32:	46e1      	mov	r9, ip
 8000e34:	e796      	b.n	8000d64 <__udivmoddi4+0x1e4>
 8000e36:	eba7 0909 	sub.w	r9, r7, r9
 8000e3a:	4449      	add	r1, r9
 8000e3c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e40:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e44:	fb09 f804 	mul.w	r8, r9, r4
 8000e48:	e7db      	b.n	8000e02 <__udivmoddi4+0x282>
 8000e4a:	4673      	mov	r3, lr
 8000e4c:	e77f      	b.n	8000d4e <__udivmoddi4+0x1ce>
 8000e4e:	4650      	mov	r0, sl
 8000e50:	e766      	b.n	8000d20 <__udivmoddi4+0x1a0>
 8000e52:	4608      	mov	r0, r1
 8000e54:	e6fd      	b.n	8000c52 <__udivmoddi4+0xd2>
 8000e56:	443b      	add	r3, r7
 8000e58:	3a02      	subs	r2, #2
 8000e5a:	e733      	b.n	8000cc4 <__udivmoddi4+0x144>
 8000e5c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e60:	443b      	add	r3, r7
 8000e62:	e71c      	b.n	8000c9e <__udivmoddi4+0x11e>
 8000e64:	4649      	mov	r1, r9
 8000e66:	e79c      	b.n	8000da2 <__udivmoddi4+0x222>
 8000e68:	eba1 0109 	sub.w	r1, r1, r9
 8000e6c:	46c4      	mov	ip, r8
 8000e6e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e72:	fb09 f804 	mul.w	r8, r9, r4
 8000e76:	e7c4      	b.n	8000e02 <__udivmoddi4+0x282>

08000e78 <__aeabi_idiv0>:
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	0000      	movs	r0, r0
	...

08000e80 <ADXL345_Init_Calib>:
float      main_2buf_freq;


// Инициализация SPI и CS
void ADXL345_Init_Calib(adxl345_ic_t *adxl345_ic)
{
 8000e80:	b5b0      	push	{r4, r5, r7, lr}
 8000e82:	b088      	sub	sp, #32
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
	uint8_t raw[6];

    if (ADXL345_ReadID( adxl345_ic)) {
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f000 fa38 	bl	80012fe <ADXL345_ReadID>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d057      	beq.n	8000f44 <ADXL345_Init_Calib+0xc4>
        ADXL345_SPI_WriteByte(adxl345_ic,ADXL345_DATA_FORMAT, ADXL345_FULL_RES | ADXL345_RANGE_16G);
 8000e94:	220b      	movs	r2, #11
 8000e96:	2131      	movs	r1, #49	@ 0x31
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f000 f967 	bl	800116c <ADXL345_SPI_WriteByte>
        ADXL345_SPI_WriteByte(adxl345_ic,ADXL345_BW_RATE, ADXL345_RATE_3200HZ);
 8000e9e:	220f      	movs	r2, #15
 8000ea0:	212c      	movs	r1, #44	@ 0x2c
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f000 f962 	bl	800116c <ADXL345_SPI_WriteByte>
        ADXL345_SPI_WriteByte(adxl345_ic,ADXL345_FIFO_CTL, ADXL345_FIFO_MODE_BYPASS);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2138      	movs	r1, #56	@ 0x38
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f000 f95d 	bl	800116c <ADXL345_SPI_WriteByte>
        ADXL345_SPI_WriteByte(adxl345_ic,ADXL345_POWER_CTL, ADXL345_MEASURE_MODE);
 8000eb2:	2208      	movs	r2, #8
 8000eb4:	212d      	movs	r1, #45	@ 0x2d
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f000 f958 	bl	800116c <ADXL345_SPI_WriteByte>
    } else {
        while (1); // зависнуть или обработать ошибку
    }

	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // разрешаем использовать счётчик
 8000ebc:	4b88      	ldr	r3, [pc, #544]	@ (80010e0 <ADXL345_Init_Calib+0x260>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	4a87      	ldr	r2, [pc, #540]	@ (80010e0 <ADXL345_Init_Calib+0x260>)
 8000ec2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ec6:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   // запускаем счётчик
 8000ec8:	4b86      	ldr	r3, [pc, #536]	@ (80010e4 <ADXL345_Init_Calib+0x264>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a85      	ldr	r2, [pc, #532]	@ (80010e4 <ADXL345_Init_Calib+0x264>)
 8000ece:	f043 0301 	orr.w	r3, r3, #1
 8000ed2:	6013      	str	r3, [r2, #0]


    adxl345_ic->ms1000 = DWT->CYCCNT;
 8000ed4:	4b83      	ldr	r3, [pc, #524]	@ (80010e4 <ADXL345_Init_Calib+0x264>)
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8000ede:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    HAL_Delay(1000);
 8000ee2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ee6:	f001 f881 	bl	8001fec <HAL_Delay>
    adxl345_ic->ms1000 = DWT->CYCCNT - adxl345_ic->ms1000;  // если разделить число на ms1000 то получим время в секундах
 8000eea:	4b7e      	ldr	r3, [pc, #504]	@ (80010e4 <ADXL345_Init_Calib+0x264>)
 8000eec:	685a      	ldr	r2, [r3, #4]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000ef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8000f00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    adxl345_ic->ticks_per_us = (float)adxl345_ic->ms1000/1000000.0;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f0e:	ee07 3a90 	vmov	s15, r3
 8000f12:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f16:	eddf 6a74 	vldr	s13, [pc, #464]	@ 80010e8 <ADXL345_Init_Calib+0x268>
 8000f1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000f24:	edc3 7a21 	vstr	s15, [r3, #132]	@ 0x84

    adxl345_ic->dataindex =0;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000f2e:	2200      	movs	r2, #0
 8000f30:	819a      	strh	r2, [r3, #12]

    int32_t sum_x = 0, sum_y = 0, sum_z = 0;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
 8000f36:	2300      	movs	r3, #0
 8000f38:	61bb      	str	r3, [r7, #24]
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]

    for (uint16_t i = 0; i < 100; i++) {
 8000f3e:	2300      	movs	r3, #0
 8000f40:	827b      	strh	r3, [r7, #18]
 8000f42:	e02e      	b.n	8000fa2 <ADXL345_Init_Calib+0x122>
        while (1); // зависнуть или обработать ошибку
 8000f44:	e7fe      	b.n	8000f44 <ADXL345_Init_Calib+0xc4>
      ADXL345_SPI_ReadMulti(adxl345_ic, ADXL345_DATAX0, raw, 6);
 8000f46:	f107 020c 	add.w	r2, r7, #12
 8000f4a:	2306      	movs	r3, #6
 8000f4c:	2132      	movs	r1, #50	@ 0x32
 8000f4e:	6878      	ldr	r0, [r7, #4]
 8000f50:	f000 f948 	bl	80011e4 <ADXL345_SPI_ReadMulti>
      sum_x += (int16_t)(raw[0] | (raw[1] << 8));
 8000f54:	7b3b      	ldrb	r3, [r7, #12]
 8000f56:	b21a      	sxth	r2, r3
 8000f58:	7b7b      	ldrb	r3, [r7, #13]
 8000f5a:	b21b      	sxth	r3, r3
 8000f5c:	021b      	lsls	r3, r3, #8
 8000f5e:	b21b      	sxth	r3, r3
 8000f60:	4313      	orrs	r3, r2
 8000f62:	b21b      	sxth	r3, r3
 8000f64:	461a      	mov	r2, r3
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	4413      	add	r3, r2
 8000f6a:	61fb      	str	r3, [r7, #28]
      sum_y += (int16_t)(raw[2] | (raw[3] << 8));
 8000f6c:	7bbb      	ldrb	r3, [r7, #14]
 8000f6e:	b21a      	sxth	r2, r3
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
 8000f72:	b21b      	sxth	r3, r3
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	b21b      	sxth	r3, r3
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	b21b      	sxth	r3, r3
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	69bb      	ldr	r3, [r7, #24]
 8000f80:	4413      	add	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
      sum_z += (int16_t)(raw[4] | (raw[5] << 8));
 8000f84:	7c3b      	ldrb	r3, [r7, #16]
 8000f86:	b21a      	sxth	r2, r3
 8000f88:	7c7b      	ldrb	r3, [r7, #17]
 8000f8a:	b21b      	sxth	r3, r3
 8000f8c:	021b      	lsls	r3, r3, #8
 8000f8e:	b21b      	sxth	r3, r3
 8000f90:	4313      	orrs	r3, r2
 8000f92:	b21b      	sxth	r3, r3
 8000f94:	461a      	mov	r2, r3
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	4413      	add	r3, r2
 8000f9a:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < 100; i++) {
 8000f9c:	8a7b      	ldrh	r3, [r7, #18]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	827b      	strh	r3, [r7, #18]
 8000fa2:	8a7b      	ldrh	r3, [r7, #18]
 8000fa4:	2b63      	cmp	r3, #99	@ 0x63
 8000fa6:	d9ce      	bls.n	8000f46 <ADXL345_Init_Calib+0xc6>
    };

    adxl345_ic->offsetx = (float)sum_x / 100;
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	ee07 3a90 	vmov	s15, r3
 8000fae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fb2:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80010ec <ADXL345_Init_Calib+0x26c>
 8000fb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000fc0:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
    adxl345_ic->offsety = (float)sum_y / 100;
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	ee07 3a90 	vmov	s15, r3
 8000fca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fce:	eddf 6a47 	vldr	s13, [pc, #284]	@ 80010ec <ADXL345_Init_Calib+0x26c>
 8000fd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000fdc:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
    adxl345_ic->offsetz = (float)sum_z / 100;
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	ee07 3a90 	vmov	s15, r3
 8000fe6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fea:	eddf 6a40 	vldr	s13, [pc, #256]	@ 80010ec <ADXL345_Init_Calib+0x26c>
 8000fee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000ff8:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70

    adxl345_ic->scale =9.81 * (1/sqrt(pow(adxl345_ic->offsetx,2)+pow(adxl345_ic->offsetz,2)+pow(adxl345_ic->offsetz,2)));
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001002:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fa4b 	bl	80004a0 <__aeabi_f2d>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	ed9f 1b30 	vldr	d1, [pc, #192]	@ 80010d0 <ADXL345_Init_Calib+0x250>
 8001012:	ec43 2b10 	vmov	d0, r2, r3
 8001016:	f004 f849 	bl	80050ac <pow>
 800101a:	ec55 4b10 	vmov	r4, r5, d0
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff fa3a 	bl	80004a0 <__aeabi_f2d>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	ed9f 1b27 	vldr	d1, [pc, #156]	@ 80010d0 <ADXL345_Init_Calib+0x250>
 8001034:	ec43 2b10 	vmov	d0, r2, r3
 8001038:	f004 f838 	bl	80050ac <pow>
 800103c:	ec53 2b10 	vmov	r2, r3, d0
 8001040:	4620      	mov	r0, r4
 8001042:	4629      	mov	r1, r5
 8001044:	f7ff f8ce 	bl	80001e4 <__adddf3>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4614      	mov	r4, r2
 800104e:	461d      	mov	r5, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001056:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff fa21 	bl	80004a0 <__aeabi_f2d>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	ed9f 1b1b 	vldr	d1, [pc, #108]	@ 80010d0 <ADXL345_Init_Calib+0x250>
 8001066:	ec43 2b10 	vmov	d0, r2, r3
 800106a:	f004 f81f 	bl	80050ac <pow>
 800106e:	ec53 2b10 	vmov	r2, r3, d0
 8001072:	4620      	mov	r0, r4
 8001074:	4629      	mov	r1, r5
 8001076:	f7ff f8b5 	bl	80001e4 <__adddf3>
 800107a:	4602      	mov	r2, r0
 800107c:	460b      	mov	r3, r1
 800107e:	ec43 2b17 	vmov	d7, r2, r3
 8001082:	eeb0 0a47 	vmov.f32	s0, s14
 8001086:	eef0 0a67 	vmov.f32	s1, s15
 800108a:	f004 f87f 	bl	800518c <sqrt>
 800108e:	ec53 2b10 	vmov	r2, r3, d0
 8001092:	f04f 0000 	mov.w	r0, #0
 8001096:	4916      	ldr	r1, [pc, #88]	@ (80010f0 <ADXL345_Init_Calib+0x270>)
 8001098:	f7ff fb84 	bl	80007a4 <__aeabi_ddiv>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	4610      	mov	r0, r2
 80010a2:	4619      	mov	r1, r3
 80010a4:	a30c      	add	r3, pc, #48	@ (adr r3, 80010d8 <ADXL345_Init_Calib+0x258>)
 80010a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010aa:	f7ff fa51 	bl	8000550 <__aeabi_dmul>
 80010ae:	4602      	mov	r2, r0
 80010b0:	460b      	mov	r3, r1
 80010b2:	4610      	mov	r0, r2
 80010b4:	4619      	mov	r1, r3
 80010b6:	f7ff fcfb 	bl	8000ab0 <__aeabi_d2f>
 80010ba:	4602      	mov	r2, r0
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80010c2:	675a      	str	r2, [r3, #116]	@ 0x74

}
 80010c4:	bf00      	nop
 80010c6:	3720      	adds	r7, #32
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bdb0      	pop	{r4, r5, r7, pc}
 80010cc:	f3af 8000 	nop.w
 80010d0:	00000000 	.word	0x00000000
 80010d4:	40000000 	.word	0x40000000
 80010d8:	51eb851f 	.word	0x51eb851f
 80010dc:	40239eb8 	.word	0x40239eb8
 80010e0:	e000edf0 	.word	0xe000edf0
 80010e4:	e0001000 	.word	0xe0001000
 80010e8:	49742400 	.word	0x49742400
 80010ec:	42c80000 	.word	0x42c80000
 80010f0:	3ff00000 	.word	0x3ff00000

080010f4 <ADXL345_SPI_ReadByte>:
}


// Чтение одного байта
uint8_t ADXL345_SPI_ReadByte(adxl345_ic_t *adxl345_ic, uint8_t reg_addr)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af02      	add	r7, sp, #8
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	70fb      	strb	r3, [r7, #3]
    uint8_t tx_buf[2] = { (reg_addr | 0x80), 0x00 };
 8001100:	78fb      	ldrb	r3, [r7, #3]
 8001102:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001106:	b2db      	uxtb	r3, r3
 8001108:	733b      	strb	r3, [r7, #12]
 800110a:	2300      	movs	r3, #0
 800110c:	737b      	strb	r3, [r7, #13]
    uint8_t rx_buf[2] = { 0 };
 800110e:	2300      	movs	r3, #0
 8001110:	813b      	strh	r3, [r7, #8]

    HAL_GPIO_WritePin( adxl345_ic->cs_port,  adxl345_ic->cs_pin, GPIO_PIN_RESET);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001118:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001120:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8001124:	2200      	movs	r2, #0
 8001126:	4619      	mov	r1, r3
 8001128:	f001 fa1a 	bl	8002560 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&adxl345_ic->hspi, tx_buf, rx_buf, 2, HAL_MAX_DELAY);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f503 5080 	add.w	r0, r3, #4096	@ 0x1000
 8001132:	3010      	adds	r0, #16
 8001134:	f107 0208 	add.w	r2, r7, #8
 8001138:	f107 010c 	add.w	r1, r7, #12
 800113c:	f04f 33ff 	mov.w	r3, #4294967295
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2302      	movs	r3, #2
 8001144:	f001 fed3 	bl	8002eee <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin( adxl345_ic->cs_port,  adxl345_ic->cs_pin, GPIO_PIN_SET);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800114e:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001156:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800115a:	2201      	movs	r2, #1
 800115c:	4619      	mov	r1, r3
 800115e:	f001 f9ff 	bl	8002560 <HAL_GPIO_WritePin>

    return rx_buf[1];
 8001162:	7a7b      	ldrb	r3, [r7, #9]
}
 8001164:	4618      	mov	r0, r3
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <ADXL345_SPI_WriteByte>:

// Запись одного байта
void ADXL345_SPI_WriteByte(adxl345_ic_t *adxl345_ic, uint8_t reg_addr, uint8_t data)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af02      	add	r7, sp, #8
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	460b      	mov	r3, r1
 8001176:	70fb      	strb	r3, [r7, #3]
 8001178:	4613      	mov	r3, r2
 800117a:	70bb      	strb	r3, [r7, #2]
    uint8_t tx_buf[2] = { (reg_addr & 0x7F), data };
 800117c:	78fb      	ldrb	r3, [r7, #3]
 800117e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001182:	b2db      	uxtb	r3, r3
 8001184:	733b      	strb	r3, [r7, #12]
 8001186:	78bb      	ldrb	r3, [r7, #2]
 8001188:	737b      	strb	r3, [r7, #13]
    uint8_t rx_dummy[2];

    HAL_GPIO_WritePin( adxl345_ic->cs_port,  adxl345_ic->cs_pin, GPIO_PIN_RESET);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001190:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001198:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800119c:	2200      	movs	r2, #0
 800119e:	4619      	mov	r1, r3
 80011a0:	f001 f9de 	bl	8002560 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&adxl345_ic->hspi, tx_buf, rx_dummy, 2, HAL_MAX_DELAY);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f503 5080 	add.w	r0, r3, #4096	@ 0x1000
 80011aa:	3010      	adds	r0, #16
 80011ac:	f107 0208 	add.w	r2, r7, #8
 80011b0:	f107 010c 	add.w	r1, r7, #12
 80011b4:	f04f 33ff 	mov.w	r3, #4294967295
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	2302      	movs	r3, #2
 80011bc:	f001 fe97 	bl	8002eee <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin( adxl345_ic->cs_port,  adxl345_ic->cs_pin, GPIO_PIN_SET);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80011c6:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80011ce:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 80011d2:	2201      	movs	r2, #1
 80011d4:	4619      	mov	r1, r3
 80011d6:	f001 f9c3 	bl	8002560 <HAL_GPIO_WritePin>
}
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <ADXL345_SPI_ReadMulti>:

// Чтение нескольких байт — ТОЛЬКО статический буфер
void ADXL345_SPI_ReadMulti(adxl345_ic_t *adxl345_ic, uint8_t reg_addr, uint8_t *data, uint8_t count)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af02      	add	r7, sp, #8
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	607a      	str	r2, [r7, #4]
 80011ee:	461a      	mov	r2, r3
 80011f0:	460b      	mov	r3, r1
 80011f2:	72fb      	strb	r3, [r7, #11]
 80011f4:	4613      	mov	r3, r2
 80011f6:	72bb      	strb	r3, [r7, #10]
    if (count == 0 || count > 32) return; // защита от переполнения
 80011f8:	7abb      	ldrb	r3, [r7, #10]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d044      	beq.n	8001288 <ADXL345_SPI_ReadMulti+0xa4>
 80011fe:	7abb      	ldrb	r3, [r7, #10]
 8001200:	2b20      	cmp	r3, #32
 8001202:	d841      	bhi.n	8001288 <ADXL345_SPI_ReadMulti+0xa4>

    static uint8_t tx_buf[33];
    static uint8_t rx_buf[33];

    tx_buf[0] = reg_addr | ADXL345_READ | ADXL345_MULTIBYTE; // мультичтение
 8001204:	7afb      	ldrb	r3, [r7, #11]
 8001206:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 800120a:	b2da      	uxtb	r2, r3
 800120c:	4b20      	ldr	r3, [pc, #128]	@ (8001290 <ADXL345_SPI_ReadMulti+0xac>)
 800120e:	701a      	strb	r2, [r3, #0]


    HAL_GPIO_WritePin( adxl345_ic->cs_port,  adxl345_ic->cs_pin, GPIO_PIN_RESET);
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001216:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800121e:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8001222:	2200      	movs	r2, #0
 8001224:	4619      	mov	r1, r3
 8001226:	f001 f99b 	bl	8002560 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&adxl345_ic->hspi, tx_buf, rx_buf, count + 1, HAL_MAX_DELAY);
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	f503 5080 	add.w	r0, r3, #4096	@ 0x1000
 8001230:	3010      	adds	r0, #16
 8001232:	7abb      	ldrb	r3, [r7, #10]
 8001234:	b29b      	uxth	r3, r3
 8001236:	3301      	adds	r3, #1
 8001238:	b29b      	uxth	r3, r3
 800123a:	f04f 32ff 	mov.w	r2, #4294967295
 800123e:	9200      	str	r2, [sp, #0]
 8001240:	4a14      	ldr	r2, [pc, #80]	@ (8001294 <ADXL345_SPI_ReadMulti+0xb0>)
 8001242:	4913      	ldr	r1, [pc, #76]	@ (8001290 <ADXL345_SPI_ReadMulti+0xac>)
 8001244:	f001 fe53 	bl	8002eee <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin( adxl345_ic->cs_port,  adxl345_ic->cs_pin, GPIO_PIN_SET);
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800124e:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001256:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800125a:	2201      	movs	r2, #1
 800125c:	4619      	mov	r1, r3
 800125e:	f001 f97f 	bl	8002560 <HAL_GPIO_WritePin>

    // Копируем принятые данные (начиная с rx_buf[1])
    for (uint8_t i = 0; i < count; i++) {
 8001262:	2300      	movs	r3, #0
 8001264:	75fb      	strb	r3, [r7, #23]
 8001266:	e00a      	b.n	800127e <ADXL345_SPI_ReadMulti+0x9a>
        data[i] = rx_buf[i + 1];
 8001268:	7dfb      	ldrb	r3, [r7, #23]
 800126a:	1c5a      	adds	r2, r3, #1
 800126c:	7dfb      	ldrb	r3, [r7, #23]
 800126e:	6879      	ldr	r1, [r7, #4]
 8001270:	440b      	add	r3, r1
 8001272:	4908      	ldr	r1, [pc, #32]	@ (8001294 <ADXL345_SPI_ReadMulti+0xb0>)
 8001274:	5c8a      	ldrb	r2, [r1, r2]
 8001276:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < count; i++) {
 8001278:	7dfb      	ldrb	r3, [r7, #23]
 800127a:	3301      	adds	r3, #1
 800127c:	75fb      	strb	r3, [r7, #23]
 800127e:	7dfa      	ldrb	r2, [r7, #23]
 8001280:	7abb      	ldrb	r3, [r7, #10]
 8001282:	429a      	cmp	r2, r3
 8001284:	d3f0      	bcc.n	8001268 <ADXL345_SPI_ReadMulti+0x84>
 8001286:	e000      	b.n	800128a <ADXL345_SPI_ReadMulti+0xa6>
    if (count == 0 || count > 32) return; // защита от переполнения
 8001288:	bf00      	nop
    }
}
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20000078 	.word	0x20000078
 8001294:	2000009c 	.word	0x2000009c

08001298 <ADXL345_ReadXYZ>:

// Чтение данных X, Y, Z
void ADXL345_ReadXYZ(adxl345_ic_t *adxl345_ic )
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
    uint8_t raw[6];
    ADXL345_SPI_ReadMulti(adxl345_ic, ADXL345_DATAZ0, raw, 2);
 80012a0:	f107 0208 	add.w	r2, r7, #8
 80012a4:	2302      	movs	r3, #2
 80012a6:	2136      	movs	r1, #54	@ 0x36
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff ff9b 	bl	80011e4 <ADXL345_SPI_ReadMulti>

    adxl345_ic->zdata[adxl345_ic->dataindex]= (int16_t)(raw[0] | (raw[1] << 8));
 80012ae:	7a3b      	ldrb	r3, [r7, #8]
 80012b0:	b21a      	sxth	r2, r3
 80012b2:	7a7b      	ldrb	r3, [r7, #9]
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	b21b      	sxth	r3, r3
 80012ba:	6879      	ldr	r1, [r7, #4]
 80012bc:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80012c0:	8989      	ldrh	r1, [r1, #12]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	b21a      	sxth	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]

    adxl345_ic->dataindex++;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80012d2:	899b      	ldrh	r3, [r3, #12]
 80012d4:	3301      	adds	r3, #1
 80012d6:	b29a      	uxth	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80012de:	819a      	strh	r2, [r3, #12]
    adxl345_ic->dataindex = adxl345_ic->dataindex % ADXL345DATA_DATALENGTH;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80012e6:	899b      	ldrh	r3, [r3, #12]
 80012e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80012ec:	b29a      	uxth	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80012f4:	819a      	strh	r2, [r3, #12]
}
 80012f6:	bf00      	nop
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <ADXL345_ReadID>:

uint8_t ADXL345_ReadID(adxl345_ic_t *adxl345_ic)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b082      	sub	sp, #8
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
    return (ADXL345_SPI_ReadByte(adxl345_ic, 0x00)==ADXL345_DEVID_VAL);
 8001306:	2100      	movs	r1, #0
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff fef3 	bl	80010f4 <ADXL345_SPI_ReadByte>
 800130e:	4603      	mov	r3, r0
 8001310:	2be5      	cmp	r3, #229	@ 0xe5
 8001312:	bf0c      	ite	eq
 8001314:	2301      	moveq	r3, #1
 8001316:	2300      	movne	r3, #0
 8001318:	b2db      	uxtb	r3, r3
}
 800131a:	4618      	mov	r0, r3
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <ADXL345_FFT>:





void ADXL345_FFT(adxl345_ic_t *adxl345_ic)  {
 8001324:	b580      	push	{r7, lr}
 8001326:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 800132a:	b086      	sub	sp, #24
 800132c:	af00      	add	r7, sp, #0
 800132e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001332:	f843 0c34 	str.w	r0, [r3, #-52]
//void OPM_compute_fft_magnitude(uint16_t* input_buffer, uint32_t length, float32_t* magnitude_buffer) {
    // Проверка: длина должна быть степенью двойки

	uint32_t length = ADXL345DATA_DATALENGTH;
 8001336:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800133a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800133e:	f102 0208 	add.w	r2, r2, #8
 8001342:	6013      	str	r3, [r2, #0]

    if ((length & (length - 1)) != 0) {
 8001344:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001348:	f103 0308 	add.w	r3, r3, #8
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	1e5a      	subs	r2, r3, #1
 8001350:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001354:	f103 0308 	add.w	r3, r3, #8
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4013      	ands	r3, r2
 800135c:	2b00      	cmp	r3, #0
 800135e:	f040 8139 	bne.w	80015d4 <ADXL345_FFT+0x2b0>
        return;
    }

    // Максимальный размер FFT в CMSIS-DSP зависит от библиотеки
    // Поддерживаемые размеры: 16, 32, 64, ..., 2048, 4096
    uint32_t fft_size = length;
 8001362:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001366:	f103 0308 	add.w	r3, r3, #8
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001370:	f102 0204 	add.w	r2, r2, #4
 8001374:	6013      	str	r3, [r2, #0]
    // Инициализация FFT
    arm_rfft_fast_instance_f32 fft_instance;
    arm_status status;

    // Преобразуем uint16_t -> float32_t, вычитаем offsetz
    for (int i = 0; i < length; i++) {
 8001376:	2300      	movs	r3, #0
 8001378:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800137c:	f102 0214 	add.w	r2, r2, #20
 8001380:	6013      	str	r3, [r2, #0]
 8001382:	e037      	b.n	80013f4 <ADXL345_FFT+0xd0>
        fft_input_buffer[i] = ((float32_t)( adxl345_ic->zdata[i] - adxl345_ic->offsetz ))*adxl345_ic->scale;
 8001384:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001388:	f853 3c34 	ldr.w	r3, [r3, #-52]
 800138c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001390:	f102 0214 	add.w	r2, r2, #20
 8001394:	6812      	ldr	r2, [r2, #0]
 8001396:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800139a:	ee07 3a90 	vmov	s15, r3
 800139e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013a2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013a6:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80013aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013ae:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80013b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013b6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013ba:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80013be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013c2:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 80013c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ca:	4a86      	ldr	r2, [pc, #536]	@ (80015e4 <ADXL345_FFT+0x2c0>)
 80013cc:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80013d0:	f103 0314 	add.w	r3, r3, #20
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	4413      	add	r3, r2
 80013da:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < length; i++) {
 80013de:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80013e2:	f103 0314 	add.w	r3, r3, #20
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	3301      	adds	r3, #1
 80013ea:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80013ee:	f102 0214 	add.w	r2, r2, #20
 80013f2:	6013      	str	r3, [r2, #0]
 80013f4:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80013f8:	f103 0314 	add.w	r3, r3, #20
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001402:	f102 0208 	add.w	r2, r2, #8
 8001406:	6812      	ldr	r2, [r2, #0]
 8001408:	429a      	cmp	r2, r3
 800140a:	d8bb      	bhi.n	8001384 <ADXL345_FFT+0x60>
    }

    // Инициализация RFFT (для вещественного входа)
    status = arm_rfft_fast_init_f32(&fft_instance, fft_size);
 800140c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001410:	f103 0304 	add.w	r3, r3, #4
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	b29a      	uxth	r2, r3
 8001418:	f107 0318 	add.w	r3, r7, #24
 800141c:	3b10      	subs	r3, #16
 800141e:	4611      	mov	r1, r2
 8001420:	4618      	mov	r0, r3
 8001422:	f002 fcb5 	bl	8003d90 <arm_rfft_fast_init_f32>
 8001426:	4603      	mov	r3, r0
 8001428:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800142c:	f102 0203 	add.w	r2, r2, #3
 8001430:	7013      	strb	r3, [r2, #0]
    if (status != ARM_MATH_SUCCESS) {
 8001432:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001436:	f103 0303 	add.w	r3, r3, #3
 800143a:	f993 3000 	ldrsb.w	r3, [r3]
 800143e:	2b00      	cmp	r3, #0
 8001440:	f040 80ca 	bne.w	80015d8 <ADXL345_FFT+0x2b4>
        return; // Ошибка инициализации
    }

    // Выполнение прямого FFT
    arm_rfft_fast_f32(&fft_instance, fft_input_buffer, fft_output_buffer, 0); // 0 = прямое преобразование
 8001444:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8001448:	3a18      	subs	r2, #24
 800144a:	f107 0018 	add.w	r0, r7, #24
 800144e:	3810      	subs	r0, #16
 8001450:	2300      	movs	r3, #0
 8001452:	4964      	ldr	r1, [pc, #400]	@ (80015e4 <ADXL345_FFT+0x2c0>)
 8001454:	f002 fd86 	bl	8003f64 <arm_rfft_fast_f32>

    // Вычисление магнитуд
    // Для RFFT результат — комплексный вектор длины fft_size, но симметричный
    // Нам нужны только первые (length/2 + 1) точек (от 0 до Nyquist)
    arm_cmplx_mag_f32(fft_output_buffer,adxl345_ic->fft_result, fft_size / 2 + 1);
 8001458:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800145c:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8001460:	f503 6100 	add.w	r1, r3, #2048	@ 0x800
 8001464:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001468:	f103 0304 	add.w	r3, r3, #4
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	085b      	lsrs	r3, r3, #1
 8001470:	1c5a      	adds	r2, r3, #1
 8001472:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001476:	3b18      	subs	r3, #24
 8001478:	4618      	mov	r0, r3
 800147a:	f003 f94f 	bl	800471c <arm_cmplx_mag_f32>

    // Опционально: нормализация (деление на длину)
    arm_scale_f32(adxl345_ic->fft_result, 1.0f / fft_size, adxl345_ic->fft_result, fft_size / 2 + 1);
 800147e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001482:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8001486:	f503 6000 	add.w	r0, r3, #2048	@ 0x800
 800148a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800148e:	f103 0304 	add.w	r3, r3, #4
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	ee07 3a90 	vmov	s15, r3
 8001498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800149c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80014a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80014a4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014a8:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80014ac:	f503 6100 	add.w	r1, r3, #2048	@ 0x800
 80014b0:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80014b4:	f103 0304 	add.w	r3, r3, #4
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	085b      	lsrs	r3, r3, #1
 80014bc:	3301      	adds	r3, #1
 80014be:	461a      	mov	r2, r3
 80014c0:	eeb0 0a47 	vmov.f32	s0, s14
 80014c4:	f003 fa4e 	bl	8004964 <arm_scale_f32>
 //   };




    float max_val = adxl345_ic->fft_result[1];
 80014c8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014cc:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80014d0:	f603 0304 	addw	r3, r3, #2052	@ 0x804
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80014da:	f102 0210 	add.w	r2, r2, #16
 80014de:	6013      	str	r3, [r2, #0]
    for (int i = 1; i <  fft_size / 2 + 1  ; i++) {
 80014e0:	2301      	movs	r3, #1
 80014e2:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80014e6:	f102 020c 	add.w	r2, r2, #12
 80014ea:	6013      	str	r3, [r2, #0]
 80014ec:	e063      	b.n	80015b6 <ADXL345_FFT+0x292>
      if (adxl345_ic->fft_result[i]  > max_val) {
 80014ee:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014f2:	f853 2c34 	ldr.w	r2, [r3, #-52]
 80014f6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80014fa:	f103 030c 	add.w	r3, r3, #12
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	4413      	add	r3, r2
 8001508:	edd3 7a00 	vldr	s15, [r3]
 800150c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001510:	f103 0310 	add.w	r3, r3, #16
 8001514:	ed93 7a00 	vldr	s14, [r3]
 8001518:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800151c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001520:	d53e      	bpl.n	80015a0 <ADXL345_FFT+0x27c>
    	  max_val = adxl345_ic->fft_result[i];
 8001522:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001526:	f853 2c34 	ldr.w	r2, [r3, #-52]
 800152a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800152e:	f103 030c 	add.w	r3, r3, #12
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	4413      	add	r3, r2
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001542:	f102 0210 	add.w	r2, r2, #16
 8001546:	6013      	str	r3, [r2, #0]
    	  adxl345_ic->main_freq =  ((adxl345_ic->fft_samples/2) * i/(fft_size / 2 + 1)) ;
 8001548:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800154c:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8001550:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001554:	edd3 7a01 	vldr	s15, [r3, #4]
 8001558:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800155c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001560:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001564:	f103 030c 	add.w	r3, r3, #12
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	ee07 3a90 	vmov	s15, r3
 800156e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001572:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001576:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800157a:	f103 0304 	add.w	r3, r3, #4
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	085b      	lsrs	r3, r3, #1
 8001582:	3301      	adds	r3, #1
 8001584:	ee07 3a90 	vmov	s15, r3
 8001588:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800158c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001590:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001594:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8001598:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800159c:	edc3 7a02 	vstr	s15, [r3, #8]
    for (int i = 1; i <  fft_size / 2 + 1  ; i++) {
 80015a0:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80015a4:	f103 030c 	add.w	r3, r3, #12
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	3301      	adds	r3, #1
 80015ac:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80015b0:	f102 020c 	add.w	r2, r2, #12
 80015b4:	6013      	str	r3, [r2, #0]
 80015b6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80015ba:	f103 0304 	add.w	r3, r3, #4
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	085b      	lsrs	r3, r3, #1
 80015c2:	1c5a      	adds	r2, r3, #1
 80015c4:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80015c8:	f103 030c 	add.w	r3, r3, #12
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d88d      	bhi.n	80014ee <ADXL345_FFT+0x1ca>
 80015d2:	e002      	b.n	80015da <ADXL345_FFT+0x2b6>
        return;
 80015d4:	bf00      	nop
 80015d6:	e000      	b.n	80015da <ADXL345_FFT+0x2b6>
        return; // Ошибка инициализации
 80015d8:	bf00      	nop
      }

    }


}
 80015da:	f507 5781 	add.w	r7, r7, #4128	@ 0x1020
 80015de:	3718      	adds	r7, #24
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	200000c0 	.word	0x200000c0

080015e8 <ADXL345_FFT_qwen>:
}




float32_t ADXL345_FFT_qwen(int16_t* input_buffer, uint32_t length, float32_t sample_rate_hz) {
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b090      	sub	sp, #64	@ 0x40
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	ed87 0a01 	vstr	s0, [r7, #4]
    // Проверка: длина — степень двойки и в допустимом диапазоне
    if (length < 16 || length > 4096 || (length & (length - 1)) != 0) {
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	2b0f      	cmp	r3, #15
 80015fa:	d909      	bls.n	8001610 <ADXL345_FFT_qwen+0x28>
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001602:	d805      	bhi.n	8001610 <ADXL345_FFT_qwen+0x28>
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	1e5a      	subs	r2, r3, #1
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	4013      	ands	r3, r2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d002      	beq.n	8001616 <ADXL345_FFT_qwen+0x2e>
        return 0.0f; // ошибка
 8001610:	f04f 0300 	mov.w	r3, #0
 8001614:	e07e      	b.n	8001714 <ADXL345_FFT_qwen+0x12c>
    static float32_t fft_input[4096];
    static float32_t fft_output[4096];
    static float32_t magnitude[2049]; // длина = 4096/2 + 1

    // Преобразуем вход: вычитаем смещение, применяем масштаб
    for (uint32_t i = 0; i < length; i++) {
 8001616:	2300      	movs	r3, #0
 8001618:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800161a:	e012      	b.n	8001642 <ADXL345_FFT_qwen+0x5a>
        fft_input[i] = (float32_t)(input_buffer[i] );
 800161c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	68fa      	ldr	r2, [r7, #12]
 8001622:	4413      	add	r3, r2
 8001624:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001628:	ee07 3a90 	vmov	s15, r3
 800162c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001630:	4a3c      	ldr	r2, [pc, #240]	@ (8001724 <ADXL345_FFT_qwen+0x13c>)
 8001632:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4413      	add	r3, r2
 8001638:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < length; i++) {
 800163c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800163e:	3301      	adds	r3, #1
 8001640:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001642:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	429a      	cmp	r2, r3
 8001648:	d3e8      	bcc.n	800161c <ADXL345_FFT_qwen+0x34>
    }

    // Инициализация FFT
    arm_rfft_fast_instance_f32 fft_inst;
    if (arm_rfft_fast_init_f32(&fft_inst, length) != ARM_MATH_SUCCESS) {
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	b29a      	uxth	r2, r3
 800164e:	f107 0310 	add.w	r3, r7, #16
 8001652:	4611      	mov	r1, r2
 8001654:	4618      	mov	r0, r3
 8001656:	f002 fb9b 	bl	8003d90 <arm_rfft_fast_init_f32>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d002      	beq.n	8001666 <ADXL345_FFT_qwen+0x7e>
        return 0.0f;
 8001660:	f04f 0300 	mov.w	r3, #0
 8001664:	e056      	b.n	8001714 <ADXL345_FFT_qwen+0x12c>
    }

    // Прямое FFT
    arm_rfft_fast_f32(&fft_inst, fft_input, fft_output, 0);
 8001666:	f107 0010 	add.w	r0, r7, #16
 800166a:	2300      	movs	r3, #0
 800166c:	4a2e      	ldr	r2, [pc, #184]	@ (8001728 <ADXL345_FFT_qwen+0x140>)
 800166e:	492d      	ldr	r1, [pc, #180]	@ (8001724 <ADXL345_FFT_qwen+0x13c>)
 8001670:	f002 fc78 	bl	8003f64 <arm_rfft_fast_f32>

    // Магнитуда (только первые length/2 + 1 точек)
    uint32_t mag_len = length / 2 + 1;
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	085b      	lsrs	r3, r3, #1
 8001678:	3301      	adds	r3, #1
 800167a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    arm_cmplx_mag_f32(fft_output, magnitude, mag_len);
 800167c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800167e:	492b      	ldr	r1, [pc, #172]	@ (800172c <ADXL345_FFT_qwen+0x144>)
 8001680:	4829      	ldr	r0, [pc, #164]	@ (8001728 <ADXL345_FFT_qwen+0x140>)
 8001682:	f003 f84b 	bl	800471c <arm_cmplx_mag_f32>

    // Нормализация (опционально, но помогает при сравнении)
    arm_scale_f32(magnitude, 1.0f / (float32_t)length, magnitude, mag_len);
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	ee07 3a90 	vmov	s15, r3
 800168c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001690:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001694:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001698:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800169a:	4924      	ldr	r1, [pc, #144]	@ (800172c <ADXL345_FFT_qwen+0x144>)
 800169c:	eeb0 0a47 	vmov.f32	s0, s14
 80016a0:	4822      	ldr	r0, [pc, #136]	@ (800172c <ADXL345_FFT_qwen+0x144>)
 80016a2:	f003 f95f 	bl	8004964 <arm_scale_f32>

    // Поиск максимума (игнорируем DC-компонент на индексе 0)
    uint32_t max_idx = 1;
 80016a6:	2301      	movs	r3, #1
 80016a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    float32_t max_val = magnitude[1];
 80016aa:	4b20      	ldr	r3, [pc, #128]	@ (800172c <ADXL345_FFT_qwen+0x144>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	637b      	str	r3, [r7, #52]	@ 0x34

    for (uint32_t i = 2; i < mag_len; i++) {
 80016b0:	2302      	movs	r3, #2
 80016b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80016b4:	e017      	b.n	80016e6 <ADXL345_FFT_qwen+0xfe>
        if (magnitude[i] > max_val) {
 80016b6:	4a1d      	ldr	r2, [pc, #116]	@ (800172c <ADXL345_FFT_qwen+0x144>)
 80016b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	4413      	add	r3, r2
 80016be:	edd3 7a00 	vldr	s15, [r3]
 80016c2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80016c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ce:	d507      	bpl.n	80016e0 <ADXL345_FFT_qwen+0xf8>
            max_val = magnitude[i];
 80016d0:	4a16      	ldr	r2, [pc, #88]	@ (800172c <ADXL345_FFT_qwen+0x144>)
 80016d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	4413      	add	r3, r2
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	637b      	str	r3, [r7, #52]	@ 0x34
            max_idx = i;
 80016dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016de:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (uint32_t i = 2; i < mag_len; i++) {
 80016e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016e2:	3301      	adds	r3, #1
 80016e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80016e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80016e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d3e3      	bcc.n	80016b6 <ADXL345_FFT_qwen+0xce>
        }
    }

    // Расчёт доминирующей частоты
    float32_t dominant_freq = (float32_t)max_idx * sample_rate_hz / (float32_t)length;
 80016ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016f0:	ee07 3a90 	vmov	s15, r3
 80016f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80016fc:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	ee07 3a90 	vmov	s15, r3
 8001706:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800170a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800170e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    return dominant_freq;
 8001712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8001714:	ee07 3a90 	vmov	s15, r3
 8001718:	eeb0 0a67 	vmov.f32	s0, s15
 800171c:	3740      	adds	r7, #64	@ 0x40
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	200010c0 	.word	0x200010c0
 8001728:	200050c0 	.word	0x200050c0
 800172c:	200090c0 	.word	0x200090c0

08001730 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a0e      	ldr	r2, [pc, #56]	@ (8001778 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d116      	bne.n	8001770 <HAL_TIM_PeriodElapsedCallback+0x40>
    {
       if (adxl345_selector%2==0) {ADXL345_ReadXYZ(&adxl345spi1);};
 8001742:	4b0e      	ldr	r3, [pc, #56]	@ (800177c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	2b00      	cmp	r3, #0
 800174c:	d102      	bne.n	8001754 <HAL_TIM_PeriodElapsedCallback+0x24>
 800174e:	480c      	ldr	r0, [pc, #48]	@ (8001780 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001750:	f7ff fda2 	bl	8001298 <ADXL345_ReadXYZ>
       if (adxl345_selector%2==1) {ADXL345_ReadXYZ(&adxl345spi2);};
 8001754:	4b09      	ldr	r3, [pc, #36]	@ (800177c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f003 0301 	and.w	r3, r3, #1
 800175c:	2b00      	cmp	r3, #0
 800175e:	d002      	beq.n	8001766 <HAL_TIM_PeriodElapsedCallback+0x36>
 8001760:	4808      	ldr	r0, [pc, #32]	@ (8001784 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001762:	f7ff fd99 	bl	8001298 <ADXL345_ReadXYZ>

       adxl345_selector++;
 8001766:	4b05      	ldr	r3, [pc, #20]	@ (800177c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	3301      	adds	r3, #1
 800176c:	4a03      	ldr	r2, [pc, #12]	@ (800177c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800176e:	6013      	str	r3, [r2, #0]
    }
}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40000400 	.word	0x40000400
 800177c:	2000d2cc 	.word	0x2000d2cc
 8001780:	2000b1bc 	.word	0x2000b1bc
 8001784:	2000c244 	.word	0x2000c244

08001788 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800178e:	f000 fbbb 	bl	8001f08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001792:	f000 f8cf 	bl	8001934 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001796:	f000 f9ef 	bl	8001b78 <MX_GPIO_Init>
  MX_SPI1_Init();
 800179a:	f000 f935 	bl	8001a08 <MX_SPI1_Init>
  MX_SPI2_Init();
 800179e:	f000 f969 	bl	8001a74 <MX_SPI2_Init>
  MX_TIM3_Init();
 80017a2:	f000 f99d 	bl	8001ae0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */


  adxl345spi1.dataindex = 0;
 80017a6:	4b58      	ldr	r3, [pc, #352]	@ (8001908 <main+0x180>)
 80017a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017ac:	2200      	movs	r2, #0
 80017ae:	819a      	strh	r2, [r3, #12]
  adxl345spi1.hspi = hspi1;
 80017b0:	4b55      	ldr	r3, [pc, #340]	@ (8001908 <main+0x180>)
 80017b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017b6:	4a55      	ldr	r2, [pc, #340]	@ (800190c <main+0x184>)
 80017b8:	3310      	adds	r3, #16
 80017ba:	4611      	mov	r1, r2
 80017bc:	2258      	movs	r2, #88	@ 0x58
 80017be:	4618      	mov	r0, r3
 80017c0:	f003 fc66 	bl	8005090 <memcpy>
  adxl345spi1.cs_port = GPIOA;
 80017c4:	4b50      	ldr	r3, [pc, #320]	@ (8001908 <main+0x180>)
 80017c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017ca:	461a      	mov	r2, r3
 80017cc:	4b50      	ldr	r3, [pc, #320]	@ (8001910 <main+0x188>)
 80017ce:	6793      	str	r3, [r2, #120]	@ 0x78
  adxl345spi1.cs_pin = GPIO_PIN_10;
 80017d0:	4b4d      	ldr	r3, [pc, #308]	@ (8001908 <main+0x180>)
 80017d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017da:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
  adxl345spi1.fft_samples = 3200;
 80017de:	4b4a      	ldr	r3, [pc, #296]	@ (8001908 <main+0x180>)
 80017e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017e4:	461a      	mov	r2, r3
 80017e6:	4b4b      	ldr	r3, [pc, #300]	@ (8001914 <main+0x18c>)
 80017e8:	6053      	str	r3, [r2, #4]

  adxl345spi2.dataindex = 0;
 80017ea:	4b4b      	ldr	r3, [pc, #300]	@ (8001918 <main+0x190>)
 80017ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017f0:	2200      	movs	r2, #0
 80017f2:	819a      	strh	r2, [r3, #12]
  adxl345spi2.hspi = hspi2;
 80017f4:	4b48      	ldr	r3, [pc, #288]	@ (8001918 <main+0x190>)
 80017f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017fa:	4a48      	ldr	r2, [pc, #288]	@ (800191c <main+0x194>)
 80017fc:	3310      	adds	r3, #16
 80017fe:	4611      	mov	r1, r2
 8001800:	2258      	movs	r2, #88	@ 0x58
 8001802:	4618      	mov	r0, r3
 8001804:	f003 fc44 	bl	8005090 <memcpy>
  adxl345spi2.cs_port = GPIOB;
 8001808:	4b43      	ldr	r3, [pc, #268]	@ (8001918 <main+0x190>)
 800180a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800180e:	461a      	mov	r2, r3
 8001810:	4b43      	ldr	r3, [pc, #268]	@ (8001920 <main+0x198>)
 8001812:	6793      	str	r3, [r2, #120]	@ 0x78
  adxl345spi2.cs_pin = GPIO_PIN_7;
 8001814:	4b40      	ldr	r3, [pc, #256]	@ (8001918 <main+0x190>)
 8001816:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800181a:	2280      	movs	r2, #128	@ 0x80
 800181c:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
  adxl345spi2.fft_samples = 3200;
 8001820:	4b3d      	ldr	r3, [pc, #244]	@ (8001918 <main+0x190>)
 8001822:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001826:	461a      	mov	r2, r3
 8001828:	4b3a      	ldr	r3, [pc, #232]	@ (8001914 <main+0x18c>)
 800182a:	6053      	str	r3, [r2, #4]


  ADXL345_Init_Calib(&adxl345spi1);
 800182c:	4836      	ldr	r0, [pc, #216]	@ (8001908 <main+0x180>)
 800182e:	f7ff fb27 	bl	8000e80 <ADXL345_Init_Calib>
  ADXL345_Init_Calib(&adxl345spi2);
 8001832:	4839      	ldr	r0, [pc, #228]	@ (8001918 <main+0x190>)
 8001834:	f7ff fb24 	bl	8000e80 <ADXL345_Init_Calib>

  HAL_TIM_Base_Start_IT(&htim3);
 8001838:	483a      	ldr	r0, [pc, #232]	@ (8001924 <main+0x19c>)
 800183a:	f001 fe2d 	bl	8003498 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(1000);
 800183e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001842:	f000 fbd3 	bl	8001fec <HAL_Delay>

	  ADXL345_FFT(&adxl345spi1);
 8001846:	4830      	ldr	r0, [pc, #192]	@ (8001908 <main+0x180>)
 8001848:	f7ff fd6c 	bl	8001324 <ADXL345_FFT>
	  ADXL345_FFT(&adxl345spi2);
 800184c:	4832      	ldr	r0, [pc, #200]	@ (8001918 <main+0x190>)
 800184e:	f7ff fd69 	bl	8001324 <ADXL345_FFT>

	  //ADXL345_2buf_FFT(&adxl345spi1,&adxl345spi2);
	//  ADXL345_FFT2buf() ;

	    for (int i = 0; i < ADXL345DATA_DATALENGTH; i++) {
 8001852:	2300      	movs	r3, #0
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	e043      	b.n	80018e0 <main+0x158>
	    	b2zdata[2*i]     =  ((float32_t)( adxl345spi1.zdata[i] - adxl345spi1.offsetz ))*adxl345spi1.scale;
 8001858:	4a2b      	ldr	r2, [pc, #172]	@ (8001908 <main+0x180>)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001860:	ee07 3a90 	vmov	s15, r3
 8001864:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001868:	4b27      	ldr	r3, [pc, #156]	@ (8001908 <main+0x180>)
 800186a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800186e:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001872:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001876:	4b24      	ldr	r3, [pc, #144]	@ (8001908 <main+0x180>)
 8001878:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800187c:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8001880:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800188c:	ee17 2a90 	vmov	r2, s15
 8001890:	b211      	sxth	r1, r2
 8001892:	4a25      	ldr	r2, [pc, #148]	@ (8001928 <main+0x1a0>)
 8001894:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    	b2zdata[2*i+1] =  ((float32_t)( adxl345spi2.zdata[i] - adxl345spi2.offsetz ))*adxl345spi2.scale;
 8001898:	4a1f      	ldr	r2, [pc, #124]	@ (8001918 <main+0x190>)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80018a0:	ee07 3a90 	vmov	s15, r3
 80018a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001918 <main+0x190>)
 80018aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018ae:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80018b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018b6:	4b18      	ldr	r3, [pc, #96]	@ (8001918 <main+0x190>)
 80018b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018bc:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 80018c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	3301      	adds	r3, #1
 80018ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018ce:	ee17 2a90 	vmov	r2, s15
 80018d2:	b211      	sxth	r1, r2
 80018d4:	4a14      	ldr	r2, [pc, #80]	@ (8001928 <main+0x1a0>)
 80018d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    for (int i = 0; i < ADXL345DATA_DATALENGTH; i++) {
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	3301      	adds	r3, #1
 80018de:	607b      	str	r3, [r7, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018e6:	dbb7      	blt.n	8001858 <main+0xd0>
	    }

	   domfreq = ADXL345_FFT_qwen(b2zdata,2048, 6400);
 80018e8:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 800192c <main+0x1a4>
 80018ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018f0:	480d      	ldr	r0, [pc, #52]	@ (8001928 <main+0x1a0>)
 80018f2:	f7ff fe79 	bl	80015e8 <ADXL345_FFT_qwen>
 80018f6:	eef0 7a40 	vmov.f32	s15, s0
 80018fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001930 <main+0x1a8>)
 80018fc:	edc3 7a00 	vstr	s15, [r3]

	  HAL_Delay(1);
 8001900:	2001      	movs	r0, #1
 8001902:	f000 fb73 	bl	8001fec <HAL_Delay>
	  HAL_Delay(1000);
 8001906:	e79a      	b.n	800183e <main+0xb6>
 8001908:	2000b1bc 	.word	0x2000b1bc
 800190c:	2000b0c4 	.word	0x2000b0c4
 8001910:	40020000 	.word	0x40020000
 8001914:	45480000 	.word	0x45480000
 8001918:	2000c244 	.word	0x2000c244
 800191c:	2000b11c 	.word	0x2000b11c
 8001920:	40020400 	.word	0x40020400
 8001924:	2000b174 	.word	0x2000b174
 8001928:	2000d2d4 	.word	0x2000d2d4
 800192c:	45c80000 	.word	0x45c80000
 8001930:	2000d2d0 	.word	0x2000d2d0

08001934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b094      	sub	sp, #80	@ 0x50
 8001938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800193a:	f107 0320 	add.w	r3, r7, #32
 800193e:	2230      	movs	r2, #48	@ 0x30
 8001940:	2100      	movs	r1, #0
 8001942:	4618      	mov	r0, r3
 8001944:	f003 fb72 	bl	800502c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001948:	f107 030c 	add.w	r3, r7, #12
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001958:	2300      	movs	r3, #0
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	4b28      	ldr	r3, [pc, #160]	@ (8001a00 <SystemClock_Config+0xcc>)
 800195e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001960:	4a27      	ldr	r2, [pc, #156]	@ (8001a00 <SystemClock_Config+0xcc>)
 8001962:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001966:	6413      	str	r3, [r2, #64]	@ 0x40
 8001968:	4b25      	ldr	r3, [pc, #148]	@ (8001a00 <SystemClock_Config+0xcc>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001970:	60bb      	str	r3, [r7, #8]
 8001972:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001974:	2300      	movs	r3, #0
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	4b22      	ldr	r3, [pc, #136]	@ (8001a04 <SystemClock_Config+0xd0>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001980:	4a20      	ldr	r2, [pc, #128]	@ (8001a04 <SystemClock_Config+0xd0>)
 8001982:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001986:	6013      	str	r3, [r2, #0]
 8001988:	4b1e      	ldr	r3, [pc, #120]	@ (8001a04 <SystemClock_Config+0xd0>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001990:	607b      	str	r3, [r7, #4]
 8001992:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001994:	2302      	movs	r3, #2
 8001996:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001998:	2301      	movs	r3, #1
 800199a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800199c:	2310      	movs	r3, #16
 800199e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019a0:	2302      	movs	r3, #2
 80019a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019a4:	2300      	movs	r3, #0
 80019a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80019a8:	2310      	movs	r3, #16
 80019aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80019ac:	23a8      	movs	r3, #168	@ 0xa8
 80019ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019b0:	2302      	movs	r3, #2
 80019b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019b4:	2304      	movs	r3, #4
 80019b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019b8:	f107 0320 	add.w	r3, r7, #32
 80019bc:	4618      	mov	r0, r3
 80019be:	f000 fde9 	bl	8002594 <HAL_RCC_OscConfig>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80019c8:	f000 f954 	bl	8001c74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019cc:	230f      	movs	r3, #15
 80019ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019d0:	2302      	movs	r3, #2
 80019d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019d4:	2300      	movs	r3, #0
 80019d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019de:	2300      	movs	r3, #0
 80019e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019e2:	f107 030c 	add.w	r3, r7, #12
 80019e6:	2102      	movs	r1, #2
 80019e8:	4618      	mov	r0, r3
 80019ea:	f001 f84b 	bl	8002a84 <HAL_RCC_ClockConfig>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80019f4:	f000 f93e 	bl	8001c74 <Error_Handler>
  }
}
 80019f8:	bf00      	nop
 80019fa:	3750      	adds	r7, #80	@ 0x50
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40007000 	.word	0x40007000

08001a08 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a0c:	4b17      	ldr	r3, [pc, #92]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a0e:	4a18      	ldr	r2, [pc, #96]	@ (8001a70 <MX_SPI1_Init+0x68>)
 8001a10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a12:	4b16      	ldr	r3, [pc, #88]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a1a:	4b14      	ldr	r3, [pc, #80]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a20:	4b12      	ldr	r3, [pc, #72]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001a26:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a28:	2202      	movs	r2, #2
 8001a2a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a2e:	2201      	movs	r2, #1
 8001a30:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a32:	4b0e      	ldr	r3, [pc, #56]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a38:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a3c:	2218      	movs	r2, #24
 8001a3e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a40:	4b0a      	ldr	r3, [pc, #40]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a46:	4b09      	ldr	r3, [pc, #36]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a4c:	4b07      	ldr	r3, [pc, #28]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a52:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a54:	220a      	movs	r2, #10
 8001a56:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a58:	4804      	ldr	r0, [pc, #16]	@ (8001a6c <MX_SPI1_Init+0x64>)
 8001a5a:	f001 f9bf 	bl	8002ddc <HAL_SPI_Init>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a64:	f000 f906 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	2000b0c4 	.word	0x2000b0c4
 8001a70:	40013000 	.word	0x40013000

08001a74 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001a78:	4b17      	ldr	r3, [pc, #92]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001a7a:	4a18      	ldr	r2, [pc, #96]	@ (8001adc <MX_SPI2_Init+0x68>)
 8001a7c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a7e:	4b16      	ldr	r3, [pc, #88]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001a80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a84:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a86:	4b14      	ldr	r3, [pc, #80]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001a92:	4b11      	ldr	r3, [pc, #68]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001a94:	2202      	movs	r2, #2
 8001a96:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001a98:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001aa0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001aa4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001aa8:	2218      	movs	r2, #24
 8001aaa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001aac:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ab2:	4b09      	ldr	r3, [pc, #36]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ab8:	4b07      	ldr	r3, [pc, #28]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001abe:	4b06      	ldr	r3, [pc, #24]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001ac0:	220a      	movs	r2, #10
 8001ac2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ac4:	4804      	ldr	r0, [pc, #16]	@ (8001ad8 <MX_SPI2_Init+0x64>)
 8001ac6:	f001 f989 	bl	8002ddc <HAL_SPI_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001ad0:	f000 f8d0 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	2000b11c 	.word	0x2000b11c
 8001adc:	40003800 	.word	0x40003800

08001ae0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ae6:	f107 0308 	add.w	r3, r7, #8
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	605a      	str	r2, [r3, #4]
 8001af0:	609a      	str	r2, [r3, #8]
 8001af2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001af4:	463b      	mov	r3, r7
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001afc:	4b1c      	ldr	r3, [pc, #112]	@ (8001b70 <MX_TIM3_Init+0x90>)
 8001afe:	4a1d      	ldr	r2, [pc, #116]	@ (8001b74 <MX_TIM3_Init+0x94>)
 8001b00:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8001b02:	4b1b      	ldr	r3, [pc, #108]	@ (8001b70 <MX_TIM3_Init+0x90>)
 8001b04:	2253      	movs	r2, #83	@ 0x53
 8001b06:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b08:	4b19      	ldr	r3, [pc, #100]	@ (8001b70 <MX_TIM3_Init+0x90>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 155;
 8001b0e:	4b18      	ldr	r3, [pc, #96]	@ (8001b70 <MX_TIM3_Init+0x90>)
 8001b10:	229b      	movs	r2, #155	@ 0x9b
 8001b12:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b14:	4b16      	ldr	r3, [pc, #88]	@ (8001b70 <MX_TIM3_Init+0x90>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b1a:	4b15      	ldr	r3, [pc, #84]	@ (8001b70 <MX_TIM3_Init+0x90>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b20:	4813      	ldr	r0, [pc, #76]	@ (8001b70 <MX_TIM3_Init+0x90>)
 8001b22:	f001 fc69 	bl	80033f8 <HAL_TIM_Base_Init>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001b2c:	f000 f8a2 	bl	8001c74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b36:	f107 0308 	add.w	r3, r7, #8
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	480c      	ldr	r0, [pc, #48]	@ (8001b70 <MX_TIM3_Init+0x90>)
 8001b3e:	f001 fdfd 	bl	800373c <HAL_TIM_ConfigClockSource>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001b48:	f000 f894 	bl	8001c74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b50:	2300      	movs	r3, #0
 8001b52:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b54:	463b      	mov	r3, r7
 8001b56:	4619      	mov	r1, r3
 8001b58:	4805      	ldr	r0, [pc, #20]	@ (8001b70 <MX_TIM3_Init+0x90>)
 8001b5a:	f001 ffff 	bl	8003b5c <HAL_TIMEx_MasterConfigSynchronization>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001b64:	f000 f886 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b68:	bf00      	nop
 8001b6a:	3718      	adds	r7, #24
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	2000b174 	.word	0x2000b174
 8001b74:	40000400 	.word	0x40000400

08001b78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b088      	sub	sp, #32
 8001b7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7e:	f107 030c 	add.w	r3, r7, #12
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]
 8001b88:	609a      	str	r2, [r3, #8]
 8001b8a:	60da      	str	r2, [r3, #12]
 8001b8c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60bb      	str	r3, [r7, #8]
 8001b92:	4b34      	ldr	r3, [pc, #208]	@ (8001c64 <MX_GPIO_Init+0xec>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b96:	4a33      	ldr	r2, [pc, #204]	@ (8001c64 <MX_GPIO_Init+0xec>)
 8001b98:	f043 0304 	orr.w	r3, r3, #4
 8001b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b9e:	4b31      	ldr	r3, [pc, #196]	@ (8001c64 <MX_GPIO_Init+0xec>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba2:	f003 0304 	and.w	r3, r3, #4
 8001ba6:	60bb      	str	r3, [r7, #8]
 8001ba8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	607b      	str	r3, [r7, #4]
 8001bae:	4b2d      	ldr	r3, [pc, #180]	@ (8001c64 <MX_GPIO_Init+0xec>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb2:	4a2c      	ldr	r2, [pc, #176]	@ (8001c64 <MX_GPIO_Init+0xec>)
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bba:	4b2a      	ldr	r3, [pc, #168]	@ (8001c64 <MX_GPIO_Init+0xec>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	603b      	str	r3, [r7, #0]
 8001bca:	4b26      	ldr	r3, [pc, #152]	@ (8001c64 <MX_GPIO_Init+0xec>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	4a25      	ldr	r2, [pc, #148]	@ (8001c64 <MX_GPIO_Init+0xec>)
 8001bd0:	f043 0302 	orr.w	r3, r3, #2
 8001bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd6:	4b23      	ldr	r3, [pc, #140]	@ (8001c64 <MX_GPIO_Init+0xec>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	603b      	str	r3, [r7, #0]
 8001be0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001be2:	2200      	movs	r2, #0
 8001be4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001be8:	481f      	ldr	r0, [pc, #124]	@ (8001c68 <MX_GPIO_Init+0xf0>)
 8001bea:	f000 fcb9 	bl	8002560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bf4:	481d      	ldr	r0, [pc, #116]	@ (8001c6c <MX_GPIO_Init+0xf4>)
 8001bf6:	f000 fcb3 	bl	8002560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2180      	movs	r1, #128	@ 0x80
 8001bfe:	481c      	ldr	r0, [pc, #112]	@ (8001c70 <MX_GPIO_Init+0xf8>)
 8001c00:	f000 fcae 	bl	8002560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001c04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c16:	f107 030c 	add.w	r3, r7, #12
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4812      	ldr	r0, [pc, #72]	@ (8001c68 <MX_GPIO_Init+0xf0>)
 8001c1e:	f000 fb1b 	bl	8002258 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c30:	2303      	movs	r3, #3
 8001c32:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c34:	f107 030c 	add.w	r3, r7, #12
 8001c38:	4619      	mov	r1, r3
 8001c3a:	480c      	ldr	r0, [pc, #48]	@ (8001c6c <MX_GPIO_Init+0xf4>)
 8001c3c:	f000 fb0c 	bl	8002258 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c40:	2380      	movs	r3, #128	@ 0x80
 8001c42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c44:	2301      	movs	r3, #1
 8001c46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c50:	f107 030c 	add.w	r3, r7, #12
 8001c54:	4619      	mov	r1, r3
 8001c56:	4806      	ldr	r0, [pc, #24]	@ (8001c70 <MX_GPIO_Init+0xf8>)
 8001c58:	f000 fafe 	bl	8002258 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c5c:	bf00      	nop
 8001c5e:	3720      	adds	r7, #32
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40020800 	.word	0x40020800
 8001c6c:	40020000 	.word	0x40020000
 8001c70:	40020400 	.word	0x40020400

08001c74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c78:	b672      	cpsid	i
}
 8001c7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c7c:	bf00      	nop
 8001c7e:	e7fd      	b.n	8001c7c <Error_Handler+0x8>

08001c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	607b      	str	r3, [r7, #4]
 8001c8a:	4b10      	ldr	r3, [pc, #64]	@ (8001ccc <HAL_MspInit+0x4c>)
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8e:	4a0f      	ldr	r2, [pc, #60]	@ (8001ccc <HAL_MspInit+0x4c>)
 8001c90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c96:	4b0d      	ldr	r3, [pc, #52]	@ (8001ccc <HAL_MspInit+0x4c>)
 8001c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c9e:	607b      	str	r3, [r7, #4]
 8001ca0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	603b      	str	r3, [r7, #0]
 8001ca6:	4b09      	ldr	r3, [pc, #36]	@ (8001ccc <HAL_MspInit+0x4c>)
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001caa:	4a08      	ldr	r2, [pc, #32]	@ (8001ccc <HAL_MspInit+0x4c>)
 8001cac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cb2:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <HAL_MspInit+0x4c>)
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cba:	603b      	str	r3, [r7, #0]
 8001cbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	40023800 	.word	0x40023800

08001cd0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08c      	sub	sp, #48	@ 0x30
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd8:	f107 031c 	add.w	r3, r7, #28
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	609a      	str	r2, [r3, #8]
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a32      	ldr	r2, [pc, #200]	@ (8001db8 <HAL_SPI_MspInit+0xe8>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d12c      	bne.n	8001d4c <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61bb      	str	r3, [r7, #24]
 8001cf6:	4b31      	ldr	r3, [pc, #196]	@ (8001dbc <HAL_SPI_MspInit+0xec>)
 8001cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfa:	4a30      	ldr	r2, [pc, #192]	@ (8001dbc <HAL_SPI_MspInit+0xec>)
 8001cfc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d00:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d02:	4b2e      	ldr	r3, [pc, #184]	@ (8001dbc <HAL_SPI_MspInit+0xec>)
 8001d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d0a:	61bb      	str	r3, [r7, #24]
 8001d0c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	617b      	str	r3, [r7, #20]
 8001d12:	4b2a      	ldr	r3, [pc, #168]	@ (8001dbc <HAL_SPI_MspInit+0xec>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	4a29      	ldr	r2, [pc, #164]	@ (8001dbc <HAL_SPI_MspInit+0xec>)
 8001d18:	f043 0301 	orr.w	r3, r3, #1
 8001d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d1e:	4b27      	ldr	r3, [pc, #156]	@ (8001dbc <HAL_SPI_MspInit+0xec>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	617b      	str	r3, [r7, #20]
 8001d28:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d2a:	23e0      	movs	r3, #224	@ 0xe0
 8001d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2e:	2302      	movs	r3, #2
 8001d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d32:	2300      	movs	r3, #0
 8001d34:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d36:	2303      	movs	r3, #3
 8001d38:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d3a:	2305      	movs	r3, #5
 8001d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3e:	f107 031c 	add.w	r3, r7, #28
 8001d42:	4619      	mov	r1, r3
 8001d44:	481e      	ldr	r0, [pc, #120]	@ (8001dc0 <HAL_SPI_MspInit+0xf0>)
 8001d46:	f000 fa87 	bl	8002258 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001d4a:	e031      	b.n	8001db0 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a1c      	ldr	r2, [pc, #112]	@ (8001dc4 <HAL_SPI_MspInit+0xf4>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d12c      	bne.n	8001db0 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001d56:	2300      	movs	r3, #0
 8001d58:	613b      	str	r3, [r7, #16]
 8001d5a:	4b18      	ldr	r3, [pc, #96]	@ (8001dbc <HAL_SPI_MspInit+0xec>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5e:	4a17      	ldr	r2, [pc, #92]	@ (8001dbc <HAL_SPI_MspInit+0xec>)
 8001d60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d64:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d66:	4b15      	ldr	r3, [pc, #84]	@ (8001dbc <HAL_SPI_MspInit+0xec>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d6e:	613b      	str	r3, [r7, #16]
 8001d70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	60fb      	str	r3, [r7, #12]
 8001d76:	4b11      	ldr	r3, [pc, #68]	@ (8001dbc <HAL_SPI_MspInit+0xec>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7a:	4a10      	ldr	r2, [pc, #64]	@ (8001dbc <HAL_SPI_MspInit+0xec>)
 8001d7c:	f043 0302 	orr.w	r3, r3, #2
 8001d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d82:	4b0e      	ldr	r3, [pc, #56]	@ (8001dbc <HAL_SPI_MspInit+0xec>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8001d8e:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8001d92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d94:	2302      	movs	r3, #2
 8001d96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001da0:	2305      	movs	r3, #5
 8001da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da4:	f107 031c 	add.w	r3, r7, #28
 8001da8:	4619      	mov	r1, r3
 8001daa:	4807      	ldr	r0, [pc, #28]	@ (8001dc8 <HAL_SPI_MspInit+0xf8>)
 8001dac:	f000 fa54 	bl	8002258 <HAL_GPIO_Init>
}
 8001db0:	bf00      	nop
 8001db2:	3730      	adds	r7, #48	@ 0x30
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40013000 	.word	0x40013000
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	40020000 	.word	0x40020000
 8001dc4:	40003800 	.word	0x40003800
 8001dc8:	40020400 	.word	0x40020400

08001dcc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a0e      	ldr	r2, [pc, #56]	@ (8001e14 <HAL_TIM_Base_MspInit+0x48>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d115      	bne.n	8001e0a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	4b0d      	ldr	r3, [pc, #52]	@ (8001e18 <HAL_TIM_Base_MspInit+0x4c>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de6:	4a0c      	ldr	r2, [pc, #48]	@ (8001e18 <HAL_TIM_Base_MspInit+0x4c>)
 8001de8:	f043 0302 	orr.w	r3, r3, #2
 8001dec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dee:	4b0a      	ldr	r3, [pc, #40]	@ (8001e18 <HAL_TIM_Base_MspInit+0x4c>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	201d      	movs	r0, #29
 8001e00:	f000 f9f3 	bl	80021ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e04:	201d      	movs	r0, #29
 8001e06:	f000 fa0c 	bl	8002222 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001e0a:	bf00      	nop
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40000400 	.word	0x40000400
 8001e18:	40023800 	.word	0x40023800

08001e1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e20:	bf00      	nop
 8001e22:	e7fd      	b.n	8001e20 <NMI_Handler+0x4>

08001e24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e28:	bf00      	nop
 8001e2a:	e7fd      	b.n	8001e28 <HardFault_Handler+0x4>

08001e2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e30:	bf00      	nop
 8001e32:	e7fd      	b.n	8001e30 <MemManage_Handler+0x4>

08001e34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e38:	bf00      	nop
 8001e3a:	e7fd      	b.n	8001e38 <BusFault_Handler+0x4>

08001e3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e40:	bf00      	nop
 8001e42:	e7fd      	b.n	8001e40 <UsageFault_Handler+0x4>

08001e44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e48:	bf00      	nop
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e52:	b480      	push	{r7}
 8001e54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr

08001e6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e72:	f000 f89b 	bl	8001fac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
	...

08001e7c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e80:	4802      	ldr	r0, [pc, #8]	@ (8001e8c <TIM3_IRQHandler+0x10>)
 8001e82:	f001 fb6b 	bl	800355c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	2000b174 	.word	0x2000b174

08001e90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e94:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <SystemInit+0x20>)
 8001e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e9a:	4a05      	ldr	r2, [pc, #20]	@ (8001eb0 <SystemInit+0x20>)
 8001e9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ea0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	e000ed00 	.word	0xe000ed00

08001eb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001eb4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001eec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001eb8:	f7ff ffea 	bl	8001e90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ebc:	480c      	ldr	r0, [pc, #48]	@ (8001ef0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ebe:	490d      	ldr	r1, [pc, #52]	@ (8001ef4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ec0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ef8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ec2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ec4:	e002      	b.n	8001ecc <LoopCopyDataInit>

08001ec6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ec6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ec8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eca:	3304      	adds	r3, #4

08001ecc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ecc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ece:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ed0:	d3f9      	bcc.n	8001ec6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8001efc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ed4:	4c0a      	ldr	r4, [pc, #40]	@ (8001f00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ed6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ed8:	e001      	b.n	8001ede <LoopFillZerobss>

08001eda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001edc:	3204      	adds	r2, #4

08001ede <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ede:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ee0:	d3fb      	bcc.n	8001eda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ee2:	f003 f8b1 	bl	8005048 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ee6:	f7ff fc4f 	bl	8001788 <main>
  bx  lr    
 8001eea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001eec:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001ef0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ef4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001ef8:	080234e8 	.word	0x080234e8
  ldr r2, =_sbss
 8001efc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001f00:	2000e410 	.word	0x2000e410

08001f04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f04:	e7fe      	b.n	8001f04 <ADC_IRQHandler>
	...

08001f08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f48 <HAL_Init+0x40>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a0d      	ldr	r2, [pc, #52]	@ (8001f48 <HAL_Init+0x40>)
 8001f12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f18:	4b0b      	ldr	r3, [pc, #44]	@ (8001f48 <HAL_Init+0x40>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f48 <HAL_Init+0x40>)
 8001f1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f24:	4b08      	ldr	r3, [pc, #32]	@ (8001f48 <HAL_Init+0x40>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a07      	ldr	r2, [pc, #28]	@ (8001f48 <HAL_Init+0x40>)
 8001f2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f30:	2003      	movs	r0, #3
 8001f32:	f000 f94f 	bl	80021d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f36:	200f      	movs	r0, #15
 8001f38:	f000 f808 	bl	8001f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f3c:	f7ff fea0 	bl	8001c80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40023c00 	.word	0x40023c00

08001f4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f54:	4b12      	ldr	r3, [pc, #72]	@ (8001fa0 <HAL_InitTick+0x54>)
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	4b12      	ldr	r3, [pc, #72]	@ (8001fa4 <HAL_InitTick+0x58>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 f967 	bl	800223e <HAL_SYSTICK_Config>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e00e      	b.n	8001f98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2b0f      	cmp	r3, #15
 8001f7e:	d80a      	bhi.n	8001f96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f80:	2200      	movs	r2, #0
 8001f82:	6879      	ldr	r1, [r7, #4]
 8001f84:	f04f 30ff 	mov.w	r0, #4294967295
 8001f88:	f000 f92f 	bl	80021ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f8c:	4a06      	ldr	r2, [pc, #24]	@ (8001fa8 <HAL_InitTick+0x5c>)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f92:	2300      	movs	r3, #0
 8001f94:	e000      	b.n	8001f98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	20000000 	.word	0x20000000
 8001fa4:	20000008 	.word	0x20000008
 8001fa8:	20000004 	.word	0x20000004

08001fac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fb0:	4b06      	ldr	r3, [pc, #24]	@ (8001fcc <HAL_IncTick+0x20>)
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <HAL_IncTick+0x24>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a04      	ldr	r2, [pc, #16]	@ (8001fd0 <HAL_IncTick+0x24>)
 8001fbe:	6013      	str	r3, [r2, #0]
}
 8001fc0:	bf00      	nop
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	20000008 	.word	0x20000008
 8001fd0:	2000e2d4 	.word	0x2000e2d4

08001fd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001fd8:	4b03      	ldr	r3, [pc, #12]	@ (8001fe8 <HAL_GetTick+0x14>)
 8001fda:	681b      	ldr	r3, [r3, #0]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	2000e2d4 	.word	0x2000e2d4

08001fec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ff4:	f7ff ffee 	bl	8001fd4 <HAL_GetTick>
 8001ff8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002004:	d005      	beq.n	8002012 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002006:	4b0a      	ldr	r3, [pc, #40]	@ (8002030 <HAL_Delay+0x44>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	461a      	mov	r2, r3
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	4413      	add	r3, r2
 8002010:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002012:	bf00      	nop
 8002014:	f7ff ffde 	bl	8001fd4 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	429a      	cmp	r2, r3
 8002022:	d8f7      	bhi.n	8002014 <HAL_Delay+0x28>
  {
  }
}
 8002024:	bf00      	nop
 8002026:	bf00      	nop
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	20000008 	.word	0x20000008

08002034 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f003 0307 	and.w	r3, r3, #7
 8002042:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002044:	4b0c      	ldr	r3, [pc, #48]	@ (8002078 <__NVIC_SetPriorityGrouping+0x44>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800204a:	68ba      	ldr	r2, [r7, #8]
 800204c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002050:	4013      	ands	r3, r2
 8002052:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800205c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002060:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002064:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002066:	4a04      	ldr	r2, [pc, #16]	@ (8002078 <__NVIC_SetPriorityGrouping+0x44>)
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	60d3      	str	r3, [r2, #12]
}
 800206c:	bf00      	nop
 800206e:	3714      	adds	r7, #20
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	e000ed00 	.word	0xe000ed00

0800207c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002080:	4b04      	ldr	r3, [pc, #16]	@ (8002094 <__NVIC_GetPriorityGrouping+0x18>)
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	0a1b      	lsrs	r3, r3, #8
 8002086:	f003 0307 	and.w	r3, r3, #7
}
 800208a:	4618      	mov	r0, r3
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	e000ed00 	.word	0xe000ed00

08002098 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	db0b      	blt.n	80020c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020aa:	79fb      	ldrb	r3, [r7, #7]
 80020ac:	f003 021f 	and.w	r2, r3, #31
 80020b0:	4907      	ldr	r1, [pc, #28]	@ (80020d0 <__NVIC_EnableIRQ+0x38>)
 80020b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b6:	095b      	lsrs	r3, r3, #5
 80020b8:	2001      	movs	r0, #1
 80020ba:	fa00 f202 	lsl.w	r2, r0, r2
 80020be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	e000e100 	.word	0xe000e100

080020d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	4603      	mov	r3, r0
 80020dc:	6039      	str	r1, [r7, #0]
 80020de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	db0a      	blt.n	80020fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	b2da      	uxtb	r2, r3
 80020ec:	490c      	ldr	r1, [pc, #48]	@ (8002120 <__NVIC_SetPriority+0x4c>)
 80020ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f2:	0112      	lsls	r2, r2, #4
 80020f4:	b2d2      	uxtb	r2, r2
 80020f6:	440b      	add	r3, r1
 80020f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020fc:	e00a      	b.n	8002114 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	b2da      	uxtb	r2, r3
 8002102:	4908      	ldr	r1, [pc, #32]	@ (8002124 <__NVIC_SetPriority+0x50>)
 8002104:	79fb      	ldrb	r3, [r7, #7]
 8002106:	f003 030f 	and.w	r3, r3, #15
 800210a:	3b04      	subs	r3, #4
 800210c:	0112      	lsls	r2, r2, #4
 800210e:	b2d2      	uxtb	r2, r2
 8002110:	440b      	add	r3, r1
 8002112:	761a      	strb	r2, [r3, #24]
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	e000e100 	.word	0xe000e100
 8002124:	e000ed00 	.word	0xe000ed00

08002128 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002128:	b480      	push	{r7}
 800212a:	b089      	sub	sp, #36	@ 0x24
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	f1c3 0307 	rsb	r3, r3, #7
 8002142:	2b04      	cmp	r3, #4
 8002144:	bf28      	it	cs
 8002146:	2304      	movcs	r3, #4
 8002148:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	3304      	adds	r3, #4
 800214e:	2b06      	cmp	r3, #6
 8002150:	d902      	bls.n	8002158 <NVIC_EncodePriority+0x30>
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	3b03      	subs	r3, #3
 8002156:	e000      	b.n	800215a <NVIC_EncodePriority+0x32>
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800215c:	f04f 32ff 	mov.w	r2, #4294967295
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43da      	mvns	r2, r3
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	401a      	ands	r2, r3
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002170:	f04f 31ff 	mov.w	r1, #4294967295
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	fa01 f303 	lsl.w	r3, r1, r3
 800217a:	43d9      	mvns	r1, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002180:	4313      	orrs	r3, r2
         );
}
 8002182:	4618      	mov	r0, r3
 8002184:	3724      	adds	r7, #36	@ 0x24
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
	...

08002190 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	3b01      	subs	r3, #1
 800219c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021a0:	d301      	bcc.n	80021a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021a2:	2301      	movs	r3, #1
 80021a4:	e00f      	b.n	80021c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021a6:	4a0a      	ldr	r2, [pc, #40]	@ (80021d0 <SysTick_Config+0x40>)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ae:	210f      	movs	r1, #15
 80021b0:	f04f 30ff 	mov.w	r0, #4294967295
 80021b4:	f7ff ff8e 	bl	80020d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021b8:	4b05      	ldr	r3, [pc, #20]	@ (80021d0 <SysTick_Config+0x40>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021be:	4b04      	ldr	r3, [pc, #16]	@ (80021d0 <SysTick_Config+0x40>)
 80021c0:	2207      	movs	r2, #7
 80021c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	e000e010 	.word	0xe000e010

080021d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff ff29 	bl	8002034 <__NVIC_SetPriorityGrouping>
}
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b086      	sub	sp, #24
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	4603      	mov	r3, r0
 80021f2:	60b9      	str	r1, [r7, #8]
 80021f4:	607a      	str	r2, [r7, #4]
 80021f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021f8:	2300      	movs	r3, #0
 80021fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021fc:	f7ff ff3e 	bl	800207c <__NVIC_GetPriorityGrouping>
 8002200:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	68b9      	ldr	r1, [r7, #8]
 8002206:	6978      	ldr	r0, [r7, #20]
 8002208:	f7ff ff8e 	bl	8002128 <NVIC_EncodePriority>
 800220c:	4602      	mov	r2, r0
 800220e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002212:	4611      	mov	r1, r2
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff ff5d 	bl	80020d4 <__NVIC_SetPriority>
}
 800221a:	bf00      	nop
 800221c:	3718      	adds	r7, #24
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b082      	sub	sp, #8
 8002226:	af00      	add	r7, sp, #0
 8002228:	4603      	mov	r3, r0
 800222a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800222c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff ff31 	bl	8002098 <__NVIC_EnableIRQ>
}
 8002236:	bf00      	nop
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800223e:	b580      	push	{r7, lr}
 8002240:	b082      	sub	sp, #8
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f7ff ffa2 	bl	8002190 <SysTick_Config>
 800224c:	4603      	mov	r3, r0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002258:	b480      	push	{r7}
 800225a:	b089      	sub	sp, #36	@ 0x24
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002262:	2300      	movs	r3, #0
 8002264:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002266:	2300      	movs	r3, #0
 8002268:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800226a:	2300      	movs	r3, #0
 800226c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800226e:	2300      	movs	r3, #0
 8002270:	61fb      	str	r3, [r7, #28]
 8002272:	e159      	b.n	8002528 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002274:	2201      	movs	r2, #1
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	fa02 f303 	lsl.w	r3, r2, r3
 800227c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	697a      	ldr	r2, [r7, #20]
 8002284:	4013      	ands	r3, r2
 8002286:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002288:	693a      	ldr	r2, [r7, #16]
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	429a      	cmp	r2, r3
 800228e:	f040 8148 	bne.w	8002522 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	2b01      	cmp	r3, #1
 800229c:	d005      	beq.n	80022aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d130      	bne.n	800230c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	2203      	movs	r2, #3
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	43db      	mvns	r3, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4013      	ands	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	68da      	ldr	r2, [r3, #12]
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022e0:	2201      	movs	r2, #1
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	43db      	mvns	r3, r3
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	4013      	ands	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	091b      	lsrs	r3, r3, #4
 80022f6:	f003 0201 	and.w	r2, r3, #1
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4313      	orrs	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f003 0303 	and.w	r3, r3, #3
 8002314:	2b03      	cmp	r3, #3
 8002316:	d017      	beq.n	8002348 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	2203      	movs	r2, #3
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	43db      	mvns	r3, r3
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4013      	ands	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	689a      	ldr	r2, [r3, #8]
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	4313      	orrs	r3, r2
 8002340:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f003 0303 	and.w	r3, r3, #3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d123      	bne.n	800239c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	08da      	lsrs	r2, r3, #3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	3208      	adds	r2, #8
 800235c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002360:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	f003 0307 	and.w	r3, r3, #7
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	220f      	movs	r2, #15
 800236c:	fa02 f303 	lsl.w	r3, r2, r3
 8002370:	43db      	mvns	r3, r3
 8002372:	69ba      	ldr	r2, [r7, #24]
 8002374:	4013      	ands	r3, r2
 8002376:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	691a      	ldr	r2, [r3, #16]
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	4313      	orrs	r3, r2
 800238c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	08da      	lsrs	r2, r3, #3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	3208      	adds	r2, #8
 8002396:	69b9      	ldr	r1, [r7, #24]
 8002398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	2203      	movs	r2, #3
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f003 0203 	and.w	r2, r3, #3
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f000 80a2 	beq.w	8002522 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023de:	2300      	movs	r3, #0
 80023e0:	60fb      	str	r3, [r7, #12]
 80023e2:	4b57      	ldr	r3, [pc, #348]	@ (8002540 <HAL_GPIO_Init+0x2e8>)
 80023e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e6:	4a56      	ldr	r2, [pc, #344]	@ (8002540 <HAL_GPIO_Init+0x2e8>)
 80023e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80023ee:	4b54      	ldr	r3, [pc, #336]	@ (8002540 <HAL_GPIO_Init+0x2e8>)
 80023f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023fa:	4a52      	ldr	r2, [pc, #328]	@ (8002544 <HAL_GPIO_Init+0x2ec>)
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	089b      	lsrs	r3, r3, #2
 8002400:	3302      	adds	r3, #2
 8002402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002406:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	f003 0303 	and.w	r3, r3, #3
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	220f      	movs	r2, #15
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	43db      	mvns	r3, r3
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	4013      	ands	r3, r2
 800241c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a49      	ldr	r2, [pc, #292]	@ (8002548 <HAL_GPIO_Init+0x2f0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d019      	beq.n	800245a <HAL_GPIO_Init+0x202>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a48      	ldr	r2, [pc, #288]	@ (800254c <HAL_GPIO_Init+0x2f4>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d013      	beq.n	8002456 <HAL_GPIO_Init+0x1fe>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a47      	ldr	r2, [pc, #284]	@ (8002550 <HAL_GPIO_Init+0x2f8>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d00d      	beq.n	8002452 <HAL_GPIO_Init+0x1fa>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a46      	ldr	r2, [pc, #280]	@ (8002554 <HAL_GPIO_Init+0x2fc>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d007      	beq.n	800244e <HAL_GPIO_Init+0x1f6>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a45      	ldr	r2, [pc, #276]	@ (8002558 <HAL_GPIO_Init+0x300>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d101      	bne.n	800244a <HAL_GPIO_Init+0x1f2>
 8002446:	2304      	movs	r3, #4
 8002448:	e008      	b.n	800245c <HAL_GPIO_Init+0x204>
 800244a:	2307      	movs	r3, #7
 800244c:	e006      	b.n	800245c <HAL_GPIO_Init+0x204>
 800244e:	2303      	movs	r3, #3
 8002450:	e004      	b.n	800245c <HAL_GPIO_Init+0x204>
 8002452:	2302      	movs	r3, #2
 8002454:	e002      	b.n	800245c <HAL_GPIO_Init+0x204>
 8002456:	2301      	movs	r3, #1
 8002458:	e000      	b.n	800245c <HAL_GPIO_Init+0x204>
 800245a:	2300      	movs	r3, #0
 800245c:	69fa      	ldr	r2, [r7, #28]
 800245e:	f002 0203 	and.w	r2, r2, #3
 8002462:	0092      	lsls	r2, r2, #2
 8002464:	4093      	lsls	r3, r2
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	4313      	orrs	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800246c:	4935      	ldr	r1, [pc, #212]	@ (8002544 <HAL_GPIO_Init+0x2ec>)
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	089b      	lsrs	r3, r3, #2
 8002472:	3302      	adds	r3, #2
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800247a:	4b38      	ldr	r3, [pc, #224]	@ (800255c <HAL_GPIO_Init+0x304>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	43db      	mvns	r3, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4013      	ands	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	4313      	orrs	r3, r2
 800249c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800249e:	4a2f      	ldr	r2, [pc, #188]	@ (800255c <HAL_GPIO_Init+0x304>)
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024a4:	4b2d      	ldr	r3, [pc, #180]	@ (800255c <HAL_GPIO_Init+0x304>)
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	43db      	mvns	r3, r3
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4013      	ands	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d003      	beq.n	80024c8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024c8:	4a24      	ldr	r2, [pc, #144]	@ (800255c <HAL_GPIO_Init+0x304>)
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024ce:	4b23      	ldr	r3, [pc, #140]	@ (800255c <HAL_GPIO_Init+0x304>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	43db      	mvns	r3, r3
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	4013      	ands	r3, r2
 80024dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024f2:	4a1a      	ldr	r2, [pc, #104]	@ (800255c <HAL_GPIO_Init+0x304>)
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024f8:	4b18      	ldr	r3, [pc, #96]	@ (800255c <HAL_GPIO_Init+0x304>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	43db      	mvns	r3, r3
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	4013      	ands	r3, r2
 8002506:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d003      	beq.n	800251c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	4313      	orrs	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800251c:	4a0f      	ldr	r2, [pc, #60]	@ (800255c <HAL_GPIO_Init+0x304>)
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3301      	adds	r3, #1
 8002526:	61fb      	str	r3, [r7, #28]
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	2b0f      	cmp	r3, #15
 800252c:	f67f aea2 	bls.w	8002274 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002530:	bf00      	nop
 8002532:	bf00      	nop
 8002534:	3724      	adds	r7, #36	@ 0x24
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40023800 	.word	0x40023800
 8002544:	40013800 	.word	0x40013800
 8002548:	40020000 	.word	0x40020000
 800254c:	40020400 	.word	0x40020400
 8002550:	40020800 	.word	0x40020800
 8002554:	40020c00 	.word	0x40020c00
 8002558:	40021000 	.word	0x40021000
 800255c:	40013c00 	.word	0x40013c00

08002560 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	460b      	mov	r3, r1
 800256a:	807b      	strh	r3, [r7, #2]
 800256c:	4613      	mov	r3, r2
 800256e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002570:	787b      	ldrb	r3, [r7, #1]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d003      	beq.n	800257e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002576:	887a      	ldrh	r2, [r7, #2]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800257c:	e003      	b.n	8002586 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800257e:	887b      	ldrh	r3, [r7, #2]
 8002580:	041a      	lsls	r2, r3, #16
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	619a      	str	r2, [r3, #24]
}
 8002586:	bf00      	nop
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
	...

08002594 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e267      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d075      	beq.n	800269e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80025b2:	4b88      	ldr	r3, [pc, #544]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f003 030c 	and.w	r3, r3, #12
 80025ba:	2b04      	cmp	r3, #4
 80025bc:	d00c      	beq.n	80025d8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025be:	4b85      	ldr	r3, [pc, #532]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80025c6:	2b08      	cmp	r3, #8
 80025c8:	d112      	bne.n	80025f0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025ca:	4b82      	ldr	r3, [pc, #520]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025d6:	d10b      	bne.n	80025f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d8:	4b7e      	ldr	r3, [pc, #504]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d05b      	beq.n	800269c <HAL_RCC_OscConfig+0x108>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d157      	bne.n	800269c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e242      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025f8:	d106      	bne.n	8002608 <HAL_RCC_OscConfig+0x74>
 80025fa:	4b76      	ldr	r3, [pc, #472]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a75      	ldr	r2, [pc, #468]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 8002600:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002604:	6013      	str	r3, [r2, #0]
 8002606:	e01d      	b.n	8002644 <HAL_RCC_OscConfig+0xb0>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002610:	d10c      	bne.n	800262c <HAL_RCC_OscConfig+0x98>
 8002612:	4b70      	ldr	r3, [pc, #448]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a6f      	ldr	r2, [pc, #444]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 8002618:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800261c:	6013      	str	r3, [r2, #0]
 800261e:	4b6d      	ldr	r3, [pc, #436]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a6c      	ldr	r2, [pc, #432]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 8002624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002628:	6013      	str	r3, [r2, #0]
 800262a:	e00b      	b.n	8002644 <HAL_RCC_OscConfig+0xb0>
 800262c:	4b69      	ldr	r3, [pc, #420]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a68      	ldr	r2, [pc, #416]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 8002632:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002636:	6013      	str	r3, [r2, #0]
 8002638:	4b66      	ldr	r3, [pc, #408]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a65      	ldr	r2, [pc, #404]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 800263e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002642:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d013      	beq.n	8002674 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264c:	f7ff fcc2 	bl	8001fd4 <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002654:	f7ff fcbe 	bl	8001fd4 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b64      	cmp	r3, #100	@ 0x64
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e207      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002666:	4b5b      	ldr	r3, [pc, #364]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0f0      	beq.n	8002654 <HAL_RCC_OscConfig+0xc0>
 8002672:	e014      	b.n	800269e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002674:	f7ff fcae 	bl	8001fd4 <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800267c:	f7ff fcaa 	bl	8001fd4 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b64      	cmp	r3, #100	@ 0x64
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e1f3      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800268e:	4b51      	ldr	r3, [pc, #324]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d1f0      	bne.n	800267c <HAL_RCC_OscConfig+0xe8>
 800269a:	e000      	b.n	800269e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800269c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0302 	and.w	r3, r3, #2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d063      	beq.n	8002772 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026aa:	4b4a      	ldr	r3, [pc, #296]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	f003 030c 	and.w	r3, r3, #12
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00b      	beq.n	80026ce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026b6:	4b47      	ldr	r3, [pc, #284]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026be:	2b08      	cmp	r3, #8
 80026c0:	d11c      	bne.n	80026fc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026c2:	4b44      	ldr	r3, [pc, #272]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d116      	bne.n	80026fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ce:	4b41      	ldr	r3, [pc, #260]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d005      	beq.n	80026e6 <HAL_RCC_OscConfig+0x152>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d001      	beq.n	80026e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e1c7      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e6:	4b3b      	ldr	r3, [pc, #236]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	4937      	ldr	r1, [pc, #220]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 80026f6:	4313      	orrs	r3, r2
 80026f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026fa:	e03a      	b.n	8002772 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d020      	beq.n	8002746 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002704:	4b34      	ldr	r3, [pc, #208]	@ (80027d8 <HAL_RCC_OscConfig+0x244>)
 8002706:	2201      	movs	r2, #1
 8002708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800270a:	f7ff fc63 	bl	8001fd4 <HAL_GetTick>
 800270e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002710:	e008      	b.n	8002724 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002712:	f7ff fc5f 	bl	8001fd4 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	2b02      	cmp	r3, #2
 800271e:	d901      	bls.n	8002724 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e1a8      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002724:	4b2b      	ldr	r3, [pc, #172]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0f0      	beq.n	8002712 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002730:	4b28      	ldr	r3, [pc, #160]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	00db      	lsls	r3, r3, #3
 800273e:	4925      	ldr	r1, [pc, #148]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 8002740:	4313      	orrs	r3, r2
 8002742:	600b      	str	r3, [r1, #0]
 8002744:	e015      	b.n	8002772 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002746:	4b24      	ldr	r3, [pc, #144]	@ (80027d8 <HAL_RCC_OscConfig+0x244>)
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800274c:	f7ff fc42 	bl	8001fd4 <HAL_GetTick>
 8002750:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002754:	f7ff fc3e 	bl	8001fd4 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e187      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002766:	4b1b      	ldr	r3, [pc, #108]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1f0      	bne.n	8002754 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0308 	and.w	r3, r3, #8
 800277a:	2b00      	cmp	r3, #0
 800277c:	d036      	beq.n	80027ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d016      	beq.n	80027b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002786:	4b15      	ldr	r3, [pc, #84]	@ (80027dc <HAL_RCC_OscConfig+0x248>)
 8002788:	2201      	movs	r2, #1
 800278a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800278c:	f7ff fc22 	bl	8001fd4 <HAL_GetTick>
 8002790:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002794:	f7ff fc1e 	bl	8001fd4 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e167      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027a6:	4b0b      	ldr	r3, [pc, #44]	@ (80027d4 <HAL_RCC_OscConfig+0x240>)
 80027a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d0f0      	beq.n	8002794 <HAL_RCC_OscConfig+0x200>
 80027b2:	e01b      	b.n	80027ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027b4:	4b09      	ldr	r3, [pc, #36]	@ (80027dc <HAL_RCC_OscConfig+0x248>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ba:	f7ff fc0b 	bl	8001fd4 <HAL_GetTick>
 80027be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027c0:	e00e      	b.n	80027e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027c2:	f7ff fc07 	bl	8001fd4 <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d907      	bls.n	80027e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e150      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
 80027d4:	40023800 	.word	0x40023800
 80027d8:	42470000 	.word	0x42470000
 80027dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027e0:	4b88      	ldr	r3, [pc, #544]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 80027e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027e4:	f003 0302 	and.w	r3, r3, #2
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d1ea      	bne.n	80027c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0304 	and.w	r3, r3, #4
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	f000 8097 	beq.w	8002928 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027fa:	2300      	movs	r3, #0
 80027fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027fe:	4b81      	ldr	r3, [pc, #516]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 8002800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002802:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d10f      	bne.n	800282a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	60bb      	str	r3, [r7, #8]
 800280e:	4b7d      	ldr	r3, [pc, #500]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 8002810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002812:	4a7c      	ldr	r2, [pc, #496]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 8002814:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002818:	6413      	str	r3, [r2, #64]	@ 0x40
 800281a:	4b7a      	ldr	r3, [pc, #488]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002822:	60bb      	str	r3, [r7, #8]
 8002824:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002826:	2301      	movs	r3, #1
 8002828:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800282a:	4b77      	ldr	r3, [pc, #476]	@ (8002a08 <HAL_RCC_OscConfig+0x474>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002832:	2b00      	cmp	r3, #0
 8002834:	d118      	bne.n	8002868 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002836:	4b74      	ldr	r3, [pc, #464]	@ (8002a08 <HAL_RCC_OscConfig+0x474>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a73      	ldr	r2, [pc, #460]	@ (8002a08 <HAL_RCC_OscConfig+0x474>)
 800283c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002840:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002842:	f7ff fbc7 	bl	8001fd4 <HAL_GetTick>
 8002846:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002848:	e008      	b.n	800285c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800284a:	f7ff fbc3 	bl	8001fd4 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	d901      	bls.n	800285c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e10c      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800285c:	4b6a      	ldr	r3, [pc, #424]	@ (8002a08 <HAL_RCC_OscConfig+0x474>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002864:	2b00      	cmp	r3, #0
 8002866:	d0f0      	beq.n	800284a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d106      	bne.n	800287e <HAL_RCC_OscConfig+0x2ea>
 8002870:	4b64      	ldr	r3, [pc, #400]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 8002872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002874:	4a63      	ldr	r2, [pc, #396]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 8002876:	f043 0301 	orr.w	r3, r3, #1
 800287a:	6713      	str	r3, [r2, #112]	@ 0x70
 800287c:	e01c      	b.n	80028b8 <HAL_RCC_OscConfig+0x324>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	2b05      	cmp	r3, #5
 8002884:	d10c      	bne.n	80028a0 <HAL_RCC_OscConfig+0x30c>
 8002886:	4b5f      	ldr	r3, [pc, #380]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 8002888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800288a:	4a5e      	ldr	r2, [pc, #376]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 800288c:	f043 0304 	orr.w	r3, r3, #4
 8002890:	6713      	str	r3, [r2, #112]	@ 0x70
 8002892:	4b5c      	ldr	r3, [pc, #368]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 8002894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002896:	4a5b      	ldr	r2, [pc, #364]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6713      	str	r3, [r2, #112]	@ 0x70
 800289e:	e00b      	b.n	80028b8 <HAL_RCC_OscConfig+0x324>
 80028a0:	4b58      	ldr	r3, [pc, #352]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 80028a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028a4:	4a57      	ldr	r2, [pc, #348]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 80028a6:	f023 0301 	bic.w	r3, r3, #1
 80028aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80028ac:	4b55      	ldr	r3, [pc, #340]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 80028ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028b0:	4a54      	ldr	r2, [pc, #336]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 80028b2:	f023 0304 	bic.w	r3, r3, #4
 80028b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d015      	beq.n	80028ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c0:	f7ff fb88 	bl	8001fd4 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028c6:	e00a      	b.n	80028de <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028c8:	f7ff fb84 	bl	8001fd4 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e0cb      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028de:	4b49      	ldr	r3, [pc, #292]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 80028e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0ee      	beq.n	80028c8 <HAL_RCC_OscConfig+0x334>
 80028ea:	e014      	b.n	8002916 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028ec:	f7ff fb72 	bl	8001fd4 <HAL_GetTick>
 80028f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028f2:	e00a      	b.n	800290a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028f4:	f7ff fb6e 	bl	8001fd4 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002902:	4293      	cmp	r3, r2
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e0b5      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800290a:	4b3e      	ldr	r3, [pc, #248]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 800290c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1ee      	bne.n	80028f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002916:	7dfb      	ldrb	r3, [r7, #23]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d105      	bne.n	8002928 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800291c:	4b39      	ldr	r3, [pc, #228]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 800291e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002920:	4a38      	ldr	r2, [pc, #224]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 8002922:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002926:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	2b00      	cmp	r3, #0
 800292e:	f000 80a1 	beq.w	8002a74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002932:	4b34      	ldr	r3, [pc, #208]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f003 030c 	and.w	r3, r3, #12
 800293a:	2b08      	cmp	r3, #8
 800293c:	d05c      	beq.n	80029f8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	699b      	ldr	r3, [r3, #24]
 8002942:	2b02      	cmp	r3, #2
 8002944:	d141      	bne.n	80029ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002946:	4b31      	ldr	r3, [pc, #196]	@ (8002a0c <HAL_RCC_OscConfig+0x478>)
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800294c:	f7ff fb42 	bl	8001fd4 <HAL_GetTick>
 8002950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002952:	e008      	b.n	8002966 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002954:	f7ff fb3e 	bl	8001fd4 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b02      	cmp	r3, #2
 8002960:	d901      	bls.n	8002966 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e087      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002966:	4b27      	ldr	r3, [pc, #156]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1f0      	bne.n	8002954 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69da      	ldr	r2, [r3, #28]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a1b      	ldr	r3, [r3, #32]
 800297a:	431a      	orrs	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002980:	019b      	lsls	r3, r3, #6
 8002982:	431a      	orrs	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002988:	085b      	lsrs	r3, r3, #1
 800298a:	3b01      	subs	r3, #1
 800298c:	041b      	lsls	r3, r3, #16
 800298e:	431a      	orrs	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002994:	061b      	lsls	r3, r3, #24
 8002996:	491b      	ldr	r1, [pc, #108]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 8002998:	4313      	orrs	r3, r2
 800299a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800299c:	4b1b      	ldr	r3, [pc, #108]	@ (8002a0c <HAL_RCC_OscConfig+0x478>)
 800299e:	2201      	movs	r2, #1
 80029a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a2:	f7ff fb17 	bl	8001fd4 <HAL_GetTick>
 80029a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029a8:	e008      	b.n	80029bc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029aa:	f7ff fb13 	bl	8001fd4 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e05c      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029bc:	4b11      	ldr	r3, [pc, #68]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0f0      	beq.n	80029aa <HAL_RCC_OscConfig+0x416>
 80029c8:	e054      	b.n	8002a74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ca:	4b10      	ldr	r3, [pc, #64]	@ (8002a0c <HAL_RCC_OscConfig+0x478>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d0:	f7ff fb00 	bl	8001fd4 <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029d6:	e008      	b.n	80029ea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029d8:	f7ff fafc 	bl	8001fd4 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e045      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ea:	4b06      	ldr	r3, [pc, #24]	@ (8002a04 <HAL_RCC_OscConfig+0x470>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1f0      	bne.n	80029d8 <HAL_RCC_OscConfig+0x444>
 80029f6:	e03d      	b.n	8002a74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d107      	bne.n	8002a10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e038      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
 8002a04:	40023800 	.word	0x40023800
 8002a08:	40007000 	.word	0x40007000
 8002a0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a10:	4b1b      	ldr	r3, [pc, #108]	@ (8002a80 <HAL_RCC_OscConfig+0x4ec>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d028      	beq.n	8002a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d121      	bne.n	8002a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d11a      	bne.n	8002a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a40:	4013      	ands	r3, r2
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d111      	bne.n	8002a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a56:	085b      	lsrs	r3, r3, #1
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d107      	bne.n	8002a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d001      	beq.n	8002a74 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e000      	b.n	8002a76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3718      	adds	r7, #24
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40023800 	.word	0x40023800

08002a84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d101      	bne.n	8002a98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e0cc      	b.n	8002c32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a98:	4b68      	ldr	r3, [pc, #416]	@ (8002c3c <HAL_RCC_ClockConfig+0x1b8>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0307 	and.w	r3, r3, #7
 8002aa0:	683a      	ldr	r2, [r7, #0]
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d90c      	bls.n	8002ac0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa6:	4b65      	ldr	r3, [pc, #404]	@ (8002c3c <HAL_RCC_ClockConfig+0x1b8>)
 8002aa8:	683a      	ldr	r2, [r7, #0]
 8002aaa:	b2d2      	uxtb	r2, r2
 8002aac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aae:	4b63      	ldr	r3, [pc, #396]	@ (8002c3c <HAL_RCC_ClockConfig+0x1b8>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0307 	and.w	r3, r3, #7
 8002ab6:	683a      	ldr	r2, [r7, #0]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d001      	beq.n	8002ac0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e0b8      	b.n	8002c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d020      	beq.n	8002b0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0304 	and.w	r3, r3, #4
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d005      	beq.n	8002ae4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ad8:	4b59      	ldr	r3, [pc, #356]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	4a58      	ldr	r2, [pc, #352]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002ade:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ae2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0308 	and.w	r3, r3, #8
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d005      	beq.n	8002afc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002af0:	4b53      	ldr	r3, [pc, #332]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	4a52      	ldr	r2, [pc, #328]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002af6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002afa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002afc:	4b50      	ldr	r3, [pc, #320]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	494d      	ldr	r1, [pc, #308]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d044      	beq.n	8002ba4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d107      	bne.n	8002b32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b22:	4b47      	ldr	r3, [pc, #284]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d119      	bne.n	8002b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e07f      	b.n	8002c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2b02      	cmp	r3, #2
 8002b38:	d003      	beq.n	8002b42 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b3e:	2b03      	cmp	r3, #3
 8002b40:	d107      	bne.n	8002b52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b42:	4b3f      	ldr	r3, [pc, #252]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d109      	bne.n	8002b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e06f      	b.n	8002c32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b52:	4b3b      	ldr	r3, [pc, #236]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d101      	bne.n	8002b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e067      	b.n	8002c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b62:	4b37      	ldr	r3, [pc, #220]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f023 0203 	bic.w	r2, r3, #3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	4934      	ldr	r1, [pc, #208]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002b70:	4313      	orrs	r3, r2
 8002b72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b74:	f7ff fa2e 	bl	8001fd4 <HAL_GetTick>
 8002b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b7a:	e00a      	b.n	8002b92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b7c:	f7ff fa2a 	bl	8001fd4 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e04f      	b.n	8002c32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b92:	4b2b      	ldr	r3, [pc, #172]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 020c 	and.w	r2, r3, #12
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d1eb      	bne.n	8002b7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ba4:	4b25      	ldr	r3, [pc, #148]	@ (8002c3c <HAL_RCC_ClockConfig+0x1b8>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0307 	and.w	r3, r3, #7
 8002bac:	683a      	ldr	r2, [r7, #0]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d20c      	bcs.n	8002bcc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bb2:	4b22      	ldr	r3, [pc, #136]	@ (8002c3c <HAL_RCC_ClockConfig+0x1b8>)
 8002bb4:	683a      	ldr	r2, [r7, #0]
 8002bb6:	b2d2      	uxtb	r2, r2
 8002bb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bba:	4b20      	ldr	r3, [pc, #128]	@ (8002c3c <HAL_RCC_ClockConfig+0x1b8>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0307 	and.w	r3, r3, #7
 8002bc2:	683a      	ldr	r2, [r7, #0]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d001      	beq.n	8002bcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e032      	b.n	8002c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0304 	and.w	r3, r3, #4
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d008      	beq.n	8002bea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bd8:	4b19      	ldr	r3, [pc, #100]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	4916      	ldr	r1, [pc, #88]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0308 	and.w	r3, r3, #8
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d009      	beq.n	8002c0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bf6:	4b12      	ldr	r3, [pc, #72]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	691b      	ldr	r3, [r3, #16]
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	490e      	ldr	r1, [pc, #56]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c0a:	f000 f821 	bl	8002c50 <HAL_RCC_GetSysClockFreq>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	4b0b      	ldr	r3, [pc, #44]	@ (8002c40 <HAL_RCC_ClockConfig+0x1bc>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	091b      	lsrs	r3, r3, #4
 8002c16:	f003 030f 	and.w	r3, r3, #15
 8002c1a:	490a      	ldr	r1, [pc, #40]	@ (8002c44 <HAL_RCC_ClockConfig+0x1c0>)
 8002c1c:	5ccb      	ldrb	r3, [r1, r3]
 8002c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c22:	4a09      	ldr	r2, [pc, #36]	@ (8002c48 <HAL_RCC_ClockConfig+0x1c4>)
 8002c24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c26:	4b09      	ldr	r3, [pc, #36]	@ (8002c4c <HAL_RCC_ClockConfig+0x1c8>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7ff f98e 	bl	8001f4c <HAL_InitTick>

  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	40023c00 	.word	0x40023c00
 8002c40:	40023800 	.word	0x40023800
 8002c44:	08006020 	.word	0x08006020
 8002c48:	20000000 	.word	0x20000000
 8002c4c:	20000004 	.word	0x20000004

08002c50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c54:	b090      	sub	sp, #64	@ 0x40
 8002c56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c68:	4b59      	ldr	r3, [pc, #356]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f003 030c 	and.w	r3, r3, #12
 8002c70:	2b08      	cmp	r3, #8
 8002c72:	d00d      	beq.n	8002c90 <HAL_RCC_GetSysClockFreq+0x40>
 8002c74:	2b08      	cmp	r3, #8
 8002c76:	f200 80a1 	bhi.w	8002dbc <HAL_RCC_GetSysClockFreq+0x16c>
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d002      	beq.n	8002c84 <HAL_RCC_GetSysClockFreq+0x34>
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	d003      	beq.n	8002c8a <HAL_RCC_GetSysClockFreq+0x3a>
 8002c82:	e09b      	b.n	8002dbc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c84:	4b53      	ldr	r3, [pc, #332]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c86:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c88:	e09b      	b.n	8002dc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c8a:	4b53      	ldr	r3, [pc, #332]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c8c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c8e:	e098      	b.n	8002dc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c90:	4b4f      	ldr	r3, [pc, #316]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c98:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c9a:	4b4d      	ldr	r3, [pc, #308]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d028      	beq.n	8002cf8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ca6:	4b4a      	ldr	r3, [pc, #296]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	099b      	lsrs	r3, r3, #6
 8002cac:	2200      	movs	r2, #0
 8002cae:	623b      	str	r3, [r7, #32]
 8002cb0:	627a      	str	r2, [r7, #36]	@ 0x24
 8002cb2:	6a3b      	ldr	r3, [r7, #32]
 8002cb4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002cb8:	2100      	movs	r1, #0
 8002cba:	4b47      	ldr	r3, [pc, #284]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002cbc:	fb03 f201 	mul.w	r2, r3, r1
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	fb00 f303 	mul.w	r3, r0, r3
 8002cc6:	4413      	add	r3, r2
 8002cc8:	4a43      	ldr	r2, [pc, #268]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002cca:	fba0 1202 	umull	r1, r2, r0, r2
 8002cce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002cd0:	460a      	mov	r2, r1
 8002cd2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002cd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cd6:	4413      	add	r3, r2
 8002cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cdc:	2200      	movs	r2, #0
 8002cde:	61bb      	str	r3, [r7, #24]
 8002ce0:	61fa      	str	r2, [r7, #28]
 8002ce2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ce6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002cea:	f7fd ff31 	bl	8000b50 <__aeabi_uldivmod>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	460b      	mov	r3, r1
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002cf6:	e053      	b.n	8002da0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cf8:	4b35      	ldr	r3, [pc, #212]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	099b      	lsrs	r3, r3, #6
 8002cfe:	2200      	movs	r2, #0
 8002d00:	613b      	str	r3, [r7, #16]
 8002d02:	617a      	str	r2, [r7, #20]
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002d0a:	f04f 0b00 	mov.w	fp, #0
 8002d0e:	4652      	mov	r2, sl
 8002d10:	465b      	mov	r3, fp
 8002d12:	f04f 0000 	mov.w	r0, #0
 8002d16:	f04f 0100 	mov.w	r1, #0
 8002d1a:	0159      	lsls	r1, r3, #5
 8002d1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d20:	0150      	lsls	r0, r2, #5
 8002d22:	4602      	mov	r2, r0
 8002d24:	460b      	mov	r3, r1
 8002d26:	ebb2 080a 	subs.w	r8, r2, sl
 8002d2a:	eb63 090b 	sbc.w	r9, r3, fp
 8002d2e:	f04f 0200 	mov.w	r2, #0
 8002d32:	f04f 0300 	mov.w	r3, #0
 8002d36:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002d3a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002d3e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002d42:	ebb2 0408 	subs.w	r4, r2, r8
 8002d46:	eb63 0509 	sbc.w	r5, r3, r9
 8002d4a:	f04f 0200 	mov.w	r2, #0
 8002d4e:	f04f 0300 	mov.w	r3, #0
 8002d52:	00eb      	lsls	r3, r5, #3
 8002d54:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d58:	00e2      	lsls	r2, r4, #3
 8002d5a:	4614      	mov	r4, r2
 8002d5c:	461d      	mov	r5, r3
 8002d5e:	eb14 030a 	adds.w	r3, r4, sl
 8002d62:	603b      	str	r3, [r7, #0]
 8002d64:	eb45 030b 	adc.w	r3, r5, fp
 8002d68:	607b      	str	r3, [r7, #4]
 8002d6a:	f04f 0200 	mov.w	r2, #0
 8002d6e:	f04f 0300 	mov.w	r3, #0
 8002d72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d76:	4629      	mov	r1, r5
 8002d78:	028b      	lsls	r3, r1, #10
 8002d7a:	4621      	mov	r1, r4
 8002d7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d80:	4621      	mov	r1, r4
 8002d82:	028a      	lsls	r2, r1, #10
 8002d84:	4610      	mov	r0, r2
 8002d86:	4619      	mov	r1, r3
 8002d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	60bb      	str	r3, [r7, #8]
 8002d8e:	60fa      	str	r2, [r7, #12]
 8002d90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d94:	f7fd fedc 	bl	8000b50 <__aeabi_uldivmod>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	460b      	mov	r3, r1
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002da0:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	0c1b      	lsrs	r3, r3, #16
 8002da6:	f003 0303 	and.w	r3, r3, #3
 8002daa:	3301      	adds	r3, #1
 8002dac:	005b      	lsls	r3, r3, #1
 8002dae:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002db0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002db8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002dba:	e002      	b.n	8002dc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002dbc:	4b05      	ldr	r3, [pc, #20]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002dc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3740      	adds	r7, #64	@ 0x40
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dce:	bf00      	nop
 8002dd0:	40023800 	.word	0x40023800
 8002dd4:	00f42400 	.word	0x00f42400
 8002dd8:	017d7840 	.word	0x017d7840

08002ddc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e07b      	b.n	8002ee6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d108      	bne.n	8002e08 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002dfe:	d009      	beq.n	8002e14 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	61da      	str	r2, [r3, #28]
 8002e06:	e005      	b.n	8002e14 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d106      	bne.n	8002e34 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7fe ff4e 	bl	8001cd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2202      	movs	r2, #2
 8002e38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e4a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002e5c:	431a      	orrs	r2, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e66:	431a      	orrs	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	f003 0302 	and.w	r3, r3, #2
 8002e70:	431a      	orrs	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e84:	431a      	orrs	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e8e:	431a      	orrs	r2, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e98:	ea42 0103 	orr.w	r1, r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	699b      	ldr	r3, [r3, #24]
 8002eb0:	0c1b      	lsrs	r3, r3, #16
 8002eb2:	f003 0104 	and.w	r1, r3, #4
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eba:	f003 0210 	and.w	r2, r3, #16
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	69da      	ldr	r2, [r3, #28]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ed4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b08a      	sub	sp, #40	@ 0x28
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	60f8      	str	r0, [r7, #12]
 8002ef6:	60b9      	str	r1, [r7, #8]
 8002ef8:	607a      	str	r2, [r7, #4]
 8002efa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002efc:	2301      	movs	r3, #1
 8002efe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f00:	f7ff f868 	bl	8001fd4 <HAL_GetTick>
 8002f04:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002f0c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002f14:	887b      	ldrh	r3, [r7, #2]
 8002f16:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002f18:	7ffb      	ldrb	r3, [r7, #31]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d00c      	beq.n	8002f38 <HAL_SPI_TransmitReceive+0x4a>
 8002f1e:	69bb      	ldr	r3, [r7, #24]
 8002f20:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f24:	d106      	bne.n	8002f34 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d102      	bne.n	8002f34 <HAL_SPI_TransmitReceive+0x46>
 8002f2e:	7ffb      	ldrb	r3, [r7, #31]
 8002f30:	2b04      	cmp	r3, #4
 8002f32:	d001      	beq.n	8002f38 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002f34:	2302      	movs	r3, #2
 8002f36:	e17f      	b.n	8003238 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d005      	beq.n	8002f4a <HAL_SPI_TransmitReceive+0x5c>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d002      	beq.n	8002f4a <HAL_SPI_TransmitReceive+0x5c>
 8002f44:	887b      	ldrh	r3, [r7, #2]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e174      	b.n	8003238 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d101      	bne.n	8002f5c <HAL_SPI_TransmitReceive+0x6e>
 8002f58:	2302      	movs	r3, #2
 8002f5a:	e16d      	b.n	8003238 <HAL_SPI_TransmitReceive+0x34a>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	2b04      	cmp	r3, #4
 8002f6e:	d003      	beq.n	8002f78 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2205      	movs	r2, #5
 8002f74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	887a      	ldrh	r2, [r7, #2]
 8002f88:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	887a      	ldrh	r2, [r7, #2]
 8002f8e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	887a      	ldrh	r2, [r7, #2]
 8002f9a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	887a      	ldrh	r2, [r7, #2]
 8002fa0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fb8:	2b40      	cmp	r3, #64	@ 0x40
 8002fba:	d007      	beq.n	8002fcc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002fd4:	d17e      	bne.n	80030d4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d002      	beq.n	8002fe4 <HAL_SPI_TransmitReceive+0xf6>
 8002fde:	8afb      	ldrh	r3, [r7, #22]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d16c      	bne.n	80030be <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe8:	881a      	ldrh	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff4:	1c9a      	adds	r2, r3, #2
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	3b01      	subs	r3, #1
 8003002:	b29a      	uxth	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003008:	e059      	b.n	80030be <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b02      	cmp	r3, #2
 8003016:	d11b      	bne.n	8003050 <HAL_SPI_TransmitReceive+0x162>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800301c:	b29b      	uxth	r3, r3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d016      	beq.n	8003050 <HAL_SPI_TransmitReceive+0x162>
 8003022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003024:	2b01      	cmp	r3, #1
 8003026:	d113      	bne.n	8003050 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302c:	881a      	ldrh	r2, [r3, #0]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003038:	1c9a      	adds	r2, r3, #2
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003042:	b29b      	uxth	r3, r3
 8003044:	3b01      	subs	r3, #1
 8003046:	b29a      	uxth	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800304c:	2300      	movs	r3, #0
 800304e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b01      	cmp	r3, #1
 800305c:	d119      	bne.n	8003092 <HAL_SPI_TransmitReceive+0x1a4>
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003062:	b29b      	uxth	r3, r3
 8003064:	2b00      	cmp	r3, #0
 8003066:	d014      	beq.n	8003092 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68da      	ldr	r2, [r3, #12]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003072:	b292      	uxth	r2, r2
 8003074:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800307a:	1c9a      	adds	r2, r3, #2
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003084:	b29b      	uxth	r3, r3
 8003086:	3b01      	subs	r3, #1
 8003088:	b29a      	uxth	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800308e:	2301      	movs	r3, #1
 8003090:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003092:	f7fe ff9f 	bl	8001fd4 <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	6a3b      	ldr	r3, [r7, #32]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800309e:	429a      	cmp	r2, r3
 80030a0:	d80d      	bhi.n	80030be <HAL_SPI_TransmitReceive+0x1d0>
 80030a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a8:	d009      	beq.n	80030be <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e0bc      	b.n	8003238 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d1a0      	bne.n	800300a <HAL_SPI_TransmitReceive+0x11c>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d19b      	bne.n	800300a <HAL_SPI_TransmitReceive+0x11c>
 80030d2:	e082      	b.n	80031da <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d002      	beq.n	80030e2 <HAL_SPI_TransmitReceive+0x1f4>
 80030dc:	8afb      	ldrh	r3, [r7, #22]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d171      	bne.n	80031c6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	330c      	adds	r3, #12
 80030ec:	7812      	ldrb	r2, [r2, #0]
 80030ee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f4:	1c5a      	adds	r2, r3, #1
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030fe:	b29b      	uxth	r3, r3
 8003100:	3b01      	subs	r3, #1
 8003102:	b29a      	uxth	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003108:	e05d      	b.n	80031c6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b02      	cmp	r3, #2
 8003116:	d11c      	bne.n	8003152 <HAL_SPI_TransmitReceive+0x264>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800311c:	b29b      	uxth	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d017      	beq.n	8003152 <HAL_SPI_TransmitReceive+0x264>
 8003122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003124:	2b01      	cmp	r3, #1
 8003126:	d114      	bne.n	8003152 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	330c      	adds	r3, #12
 8003132:	7812      	ldrb	r2, [r2, #0]
 8003134:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313a:	1c5a      	adds	r2, r3, #1
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003144:	b29b      	uxth	r3, r3
 8003146:	3b01      	subs	r3, #1
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800314e:	2300      	movs	r3, #0
 8003150:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	2b01      	cmp	r3, #1
 800315e:	d119      	bne.n	8003194 <HAL_SPI_TransmitReceive+0x2a6>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003164:	b29b      	uxth	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d014      	beq.n	8003194 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68da      	ldr	r2, [r3, #12]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003174:	b2d2      	uxtb	r2, r2
 8003176:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800317c:	1c5a      	adds	r2, r3, #1
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003186:	b29b      	uxth	r3, r3
 8003188:	3b01      	subs	r3, #1
 800318a:	b29a      	uxth	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003190:	2301      	movs	r3, #1
 8003192:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003194:	f7fe ff1e 	bl	8001fd4 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	6a3b      	ldr	r3, [r7, #32]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d803      	bhi.n	80031ac <HAL_SPI_TransmitReceive+0x2be>
 80031a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031aa:	d102      	bne.n	80031b2 <HAL_SPI_TransmitReceive+0x2c4>
 80031ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d109      	bne.n	80031c6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e038      	b.n	8003238 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d19c      	bne.n	800310a <HAL_SPI_TransmitReceive+0x21c>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d197      	bne.n	800310a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031da:	6a3a      	ldr	r2, [r7, #32]
 80031dc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80031de:	68f8      	ldr	r0, [r7, #12]
 80031e0:	f000 f8b6 	bl	8003350 <SPI_EndRxTxTransaction>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d008      	beq.n	80031fc <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2220      	movs	r2, #32
 80031ee:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e01d      	b.n	8003238 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10a      	bne.n	800321a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003204:	2300      	movs	r3, #0
 8003206:	613b      	str	r3, [r7, #16]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	613b      	str	r3, [r7, #16]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	613b      	str	r3, [r7, #16]
 8003218:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e000      	b.n	8003238 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003236:	2300      	movs	r3, #0
  }
}
 8003238:	4618      	mov	r0, r3
 800323a:	3728      	adds	r7, #40	@ 0x28
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b088      	sub	sp, #32
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	603b      	str	r3, [r7, #0]
 800324c:	4613      	mov	r3, r2
 800324e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003250:	f7fe fec0 	bl	8001fd4 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003258:	1a9b      	subs	r3, r3, r2
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	4413      	add	r3, r2
 800325e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003260:	f7fe feb8 	bl	8001fd4 <HAL_GetTick>
 8003264:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003266:	4b39      	ldr	r3, [pc, #228]	@ (800334c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	015b      	lsls	r3, r3, #5
 800326c:	0d1b      	lsrs	r3, r3, #20
 800326e:	69fa      	ldr	r2, [r7, #28]
 8003270:	fb02 f303 	mul.w	r3, r2, r3
 8003274:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003276:	e055      	b.n	8003324 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800327e:	d051      	beq.n	8003324 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003280:	f7fe fea8 	bl	8001fd4 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	69fa      	ldr	r2, [r7, #28]
 800328c:	429a      	cmp	r2, r3
 800328e:	d902      	bls.n	8003296 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d13d      	bne.n	8003312 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80032a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032ae:	d111      	bne.n	80032d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032b8:	d004      	beq.n	80032c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032c2:	d107      	bne.n	80032d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80032d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032dc:	d10f      	bne.n	80032fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80032fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e018      	b.n	8003344 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d102      	bne.n	800331e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	61fb      	str	r3, [r7, #28]
 800331c:	e002      	b.n	8003324 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	3b01      	subs	r3, #1
 8003322:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689a      	ldr	r2, [r3, #8]
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	4013      	ands	r3, r2
 800332e:	68ba      	ldr	r2, [r7, #8]
 8003330:	429a      	cmp	r2, r3
 8003332:	bf0c      	ite	eq
 8003334:	2301      	moveq	r3, #1
 8003336:	2300      	movne	r3, #0
 8003338:	b2db      	uxtb	r3, r3
 800333a:	461a      	mov	r2, r3
 800333c:	79fb      	ldrb	r3, [r7, #7]
 800333e:	429a      	cmp	r2, r3
 8003340:	d19a      	bne.n	8003278 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3720      	adds	r7, #32
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	20000000 	.word	0x20000000

08003350 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b088      	sub	sp, #32
 8003354:	af02      	add	r7, sp, #8
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	2201      	movs	r2, #1
 8003364:	2102      	movs	r1, #2
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f7ff ff6a 	bl	8003240 <SPI_WaitFlagStateUntilTimeout>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d007      	beq.n	8003382 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003376:	f043 0220 	orr.w	r2, r3, #32
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e032      	b.n	80033e8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003382:	4b1b      	ldr	r3, [pc, #108]	@ (80033f0 <SPI_EndRxTxTransaction+0xa0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a1b      	ldr	r2, [pc, #108]	@ (80033f4 <SPI_EndRxTxTransaction+0xa4>)
 8003388:	fba2 2303 	umull	r2, r3, r2, r3
 800338c:	0d5b      	lsrs	r3, r3, #21
 800338e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003392:	fb02 f303 	mul.w	r3, r2, r3
 8003396:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033a0:	d112      	bne.n	80033c8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	2200      	movs	r2, #0
 80033aa:	2180      	movs	r1, #128	@ 0x80
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f7ff ff47 	bl	8003240 <SPI_WaitFlagStateUntilTimeout>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d016      	beq.n	80033e6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033bc:	f043 0220 	orr.w	r2, r3, #32
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e00f      	b.n	80033e8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00a      	beq.n	80033e4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	3b01      	subs	r3, #1
 80033d2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033de:	2b80      	cmp	r3, #128	@ 0x80
 80033e0:	d0f2      	beq.n	80033c8 <SPI_EndRxTxTransaction+0x78>
 80033e2:	e000      	b.n	80033e6 <SPI_EndRxTxTransaction+0x96>
        break;
 80033e4:	bf00      	nop
  }

  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3718      	adds	r7, #24
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	20000000 	.word	0x20000000
 80033f4:	165e9f81 	.word	0x165e9f81

080033f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e041      	b.n	800348e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d106      	bne.n	8003424 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7fe fcd4 	bl	8001dcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2202      	movs	r2, #2
 8003428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	3304      	adds	r3, #4
 8003434:	4619      	mov	r1, r3
 8003436:	4610      	mov	r0, r2
 8003438:	f000 fa70 	bl	800391c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2201      	movs	r2, #1
 8003470:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
	...

08003498 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003498:	b480      	push	{r7}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d001      	beq.n	80034b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e044      	b.n	800353a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2202      	movs	r2, #2
 80034b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68da      	ldr	r2, [r3, #12]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0201 	orr.w	r2, r2, #1
 80034c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a1e      	ldr	r2, [pc, #120]	@ (8003548 <HAL_TIM_Base_Start_IT+0xb0>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d018      	beq.n	8003504 <HAL_TIM_Base_Start_IT+0x6c>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034da:	d013      	beq.n	8003504 <HAL_TIM_Base_Start_IT+0x6c>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a1a      	ldr	r2, [pc, #104]	@ (800354c <HAL_TIM_Base_Start_IT+0xb4>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d00e      	beq.n	8003504 <HAL_TIM_Base_Start_IT+0x6c>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a19      	ldr	r2, [pc, #100]	@ (8003550 <HAL_TIM_Base_Start_IT+0xb8>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d009      	beq.n	8003504 <HAL_TIM_Base_Start_IT+0x6c>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a17      	ldr	r2, [pc, #92]	@ (8003554 <HAL_TIM_Base_Start_IT+0xbc>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d004      	beq.n	8003504 <HAL_TIM_Base_Start_IT+0x6c>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a16      	ldr	r2, [pc, #88]	@ (8003558 <HAL_TIM_Base_Start_IT+0xc0>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d111      	bne.n	8003528 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	f003 0307 	and.w	r3, r3, #7
 800350e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2b06      	cmp	r3, #6
 8003514:	d010      	beq.n	8003538 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f042 0201 	orr.w	r2, r2, #1
 8003524:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003526:	e007      	b.n	8003538 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f042 0201 	orr.w	r2, r2, #1
 8003536:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3714      	adds	r7, #20
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	40010000 	.word	0x40010000
 800354c:	40000400 	.word	0x40000400
 8003550:	40000800 	.word	0x40000800
 8003554:	40000c00 	.word	0x40000c00
 8003558:	40014000 	.word	0x40014000

0800355c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d020      	beq.n	80035c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f003 0302 	and.w	r3, r3, #2
 8003584:	2b00      	cmp	r3, #0
 8003586:	d01b      	beq.n	80035c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f06f 0202 	mvn.w	r2, #2
 8003590:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2201      	movs	r2, #1
 8003596:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	699b      	ldr	r3, [r3, #24]
 800359e:	f003 0303 	and.w	r3, r3, #3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f999 	bl	80038de <HAL_TIM_IC_CaptureCallback>
 80035ac:	e005      	b.n	80035ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 f98b 	bl	80038ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 f99c 	bl	80038f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d020      	beq.n	800360c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d01b      	beq.n	800360c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f06f 0204 	mvn.w	r2, #4
 80035dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2202      	movs	r2, #2
 80035e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	699b      	ldr	r3, [r3, #24]
 80035ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d003      	beq.n	80035fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f973 	bl	80038de <HAL_TIM_IC_CaptureCallback>
 80035f8:	e005      	b.n	8003606 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f000 f965 	bl	80038ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f000 f976 	bl	80038f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	f003 0308 	and.w	r3, r3, #8
 8003612:	2b00      	cmp	r3, #0
 8003614:	d020      	beq.n	8003658 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f003 0308 	and.w	r3, r3, #8
 800361c:	2b00      	cmp	r3, #0
 800361e:	d01b      	beq.n	8003658 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f06f 0208 	mvn.w	r2, #8
 8003628:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2204      	movs	r2, #4
 800362e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	69db      	ldr	r3, [r3, #28]
 8003636:	f003 0303 	and.w	r3, r3, #3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d003      	beq.n	8003646 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 f94d 	bl	80038de <HAL_TIM_IC_CaptureCallback>
 8003644:	e005      	b.n	8003652 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 f93f 	bl	80038ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 f950 	bl	80038f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	f003 0310 	and.w	r3, r3, #16
 800365e:	2b00      	cmp	r3, #0
 8003660:	d020      	beq.n	80036a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f003 0310 	and.w	r3, r3, #16
 8003668:	2b00      	cmp	r3, #0
 800366a:	d01b      	beq.n	80036a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f06f 0210 	mvn.w	r2, #16
 8003674:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2208      	movs	r2, #8
 800367a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	69db      	ldr	r3, [r3, #28]
 8003682:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003686:	2b00      	cmp	r3, #0
 8003688:	d003      	beq.n	8003692 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f000 f927 	bl	80038de <HAL_TIM_IC_CaptureCallback>
 8003690:	e005      	b.n	800369e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f000 f919 	bl	80038ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 f92a 	bl	80038f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00c      	beq.n	80036c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d007      	beq.n	80036c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f06f 0201 	mvn.w	r2, #1
 80036c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f7fe f834 	bl	8001730 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00c      	beq.n	80036ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d007      	beq.n	80036ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80036e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 fab0 	bl	8003c4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00c      	beq.n	8003710 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d007      	beq.n	8003710 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003708:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f000 f8fb 	bl	8003906 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	f003 0320 	and.w	r3, r3, #32
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00c      	beq.n	8003734 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f003 0320 	and.w	r3, r3, #32
 8003720:	2b00      	cmp	r3, #0
 8003722:	d007      	beq.n	8003734 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f06f 0220 	mvn.w	r2, #32
 800372c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 fa82 	bl	8003c38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003734:	bf00      	nop
 8003736:	3710      	adds	r7, #16
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003746:	2300      	movs	r3, #0
 8003748:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003750:	2b01      	cmp	r3, #1
 8003752:	d101      	bne.n	8003758 <HAL_TIM_ConfigClockSource+0x1c>
 8003754:	2302      	movs	r3, #2
 8003756:	e0b4      	b.n	80038c2 <HAL_TIM_ConfigClockSource+0x186>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2202      	movs	r2, #2
 8003764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003776:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800377e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003790:	d03e      	beq.n	8003810 <HAL_TIM_ConfigClockSource+0xd4>
 8003792:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003796:	f200 8087 	bhi.w	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 800379a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800379e:	f000 8086 	beq.w	80038ae <HAL_TIM_ConfigClockSource+0x172>
 80037a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037a6:	d87f      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037a8:	2b70      	cmp	r3, #112	@ 0x70
 80037aa:	d01a      	beq.n	80037e2 <HAL_TIM_ConfigClockSource+0xa6>
 80037ac:	2b70      	cmp	r3, #112	@ 0x70
 80037ae:	d87b      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037b0:	2b60      	cmp	r3, #96	@ 0x60
 80037b2:	d050      	beq.n	8003856 <HAL_TIM_ConfigClockSource+0x11a>
 80037b4:	2b60      	cmp	r3, #96	@ 0x60
 80037b6:	d877      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037b8:	2b50      	cmp	r3, #80	@ 0x50
 80037ba:	d03c      	beq.n	8003836 <HAL_TIM_ConfigClockSource+0xfa>
 80037bc:	2b50      	cmp	r3, #80	@ 0x50
 80037be:	d873      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037c0:	2b40      	cmp	r3, #64	@ 0x40
 80037c2:	d058      	beq.n	8003876 <HAL_TIM_ConfigClockSource+0x13a>
 80037c4:	2b40      	cmp	r3, #64	@ 0x40
 80037c6:	d86f      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037c8:	2b30      	cmp	r3, #48	@ 0x30
 80037ca:	d064      	beq.n	8003896 <HAL_TIM_ConfigClockSource+0x15a>
 80037cc:	2b30      	cmp	r3, #48	@ 0x30
 80037ce:	d86b      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037d0:	2b20      	cmp	r3, #32
 80037d2:	d060      	beq.n	8003896 <HAL_TIM_ConfigClockSource+0x15a>
 80037d4:	2b20      	cmp	r3, #32
 80037d6:	d867      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d05c      	beq.n	8003896 <HAL_TIM_ConfigClockSource+0x15a>
 80037dc:	2b10      	cmp	r3, #16
 80037de:	d05a      	beq.n	8003896 <HAL_TIM_ConfigClockSource+0x15a>
 80037e0:	e062      	b.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037f2:	f000 f993 	bl	8003b1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003804:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68ba      	ldr	r2, [r7, #8]
 800380c:	609a      	str	r2, [r3, #8]
      break;
 800380e:	e04f      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003820:	f000 f97c 	bl	8003b1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	689a      	ldr	r2, [r3, #8]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003832:	609a      	str	r2, [r3, #8]
      break;
 8003834:	e03c      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003842:	461a      	mov	r2, r3
 8003844:	f000 f8f0 	bl	8003a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2150      	movs	r1, #80	@ 0x50
 800384e:	4618      	mov	r0, r3
 8003850:	f000 f949 	bl	8003ae6 <TIM_ITRx_SetConfig>
      break;
 8003854:	e02c      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003862:	461a      	mov	r2, r3
 8003864:	f000 f90f 	bl	8003a86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2160      	movs	r1, #96	@ 0x60
 800386e:	4618      	mov	r0, r3
 8003870:	f000 f939 	bl	8003ae6 <TIM_ITRx_SetConfig>
      break;
 8003874:	e01c      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003882:	461a      	mov	r2, r3
 8003884:	f000 f8d0 	bl	8003a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2140      	movs	r1, #64	@ 0x40
 800388e:	4618      	mov	r0, r3
 8003890:	f000 f929 	bl	8003ae6 <TIM_ITRx_SetConfig>
      break;
 8003894:	e00c      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4619      	mov	r1, r3
 80038a0:	4610      	mov	r0, r2
 80038a2:	f000 f920 	bl	8003ae6 <TIM_ITRx_SetConfig>
      break;
 80038a6:	e003      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	73fb      	strb	r3, [r7, #15]
      break;
 80038ac:	e000      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80038ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038ca:	b480      	push	{r7}
 80038cc:	b083      	sub	sp, #12
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038d2:	bf00      	nop
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr

080038de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038de:	b480      	push	{r7}
 80038e0:	b083      	sub	sp, #12
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038e6:	bf00      	nop
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr

080038f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038f2:	b480      	push	{r7}
 80038f4:	b083      	sub	sp, #12
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038fa:	bf00      	nop
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr

08003906 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800390e:	bf00      	nop
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
	...

0800391c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a37      	ldr	r2, [pc, #220]	@ (8003a0c <TIM_Base_SetConfig+0xf0>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d00f      	beq.n	8003954 <TIM_Base_SetConfig+0x38>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800393a:	d00b      	beq.n	8003954 <TIM_Base_SetConfig+0x38>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a34      	ldr	r2, [pc, #208]	@ (8003a10 <TIM_Base_SetConfig+0xf4>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d007      	beq.n	8003954 <TIM_Base_SetConfig+0x38>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a33      	ldr	r2, [pc, #204]	@ (8003a14 <TIM_Base_SetConfig+0xf8>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d003      	beq.n	8003954 <TIM_Base_SetConfig+0x38>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a32      	ldr	r2, [pc, #200]	@ (8003a18 <TIM_Base_SetConfig+0xfc>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d108      	bne.n	8003966 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800395a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	4313      	orrs	r3, r2
 8003964:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a28      	ldr	r2, [pc, #160]	@ (8003a0c <TIM_Base_SetConfig+0xf0>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d01b      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003974:	d017      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a25      	ldr	r2, [pc, #148]	@ (8003a10 <TIM_Base_SetConfig+0xf4>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d013      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a24      	ldr	r2, [pc, #144]	@ (8003a14 <TIM_Base_SetConfig+0xf8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d00f      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a23      	ldr	r2, [pc, #140]	@ (8003a18 <TIM_Base_SetConfig+0xfc>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d00b      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a22      	ldr	r2, [pc, #136]	@ (8003a1c <TIM_Base_SetConfig+0x100>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d007      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a21      	ldr	r2, [pc, #132]	@ (8003a20 <TIM_Base_SetConfig+0x104>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d003      	beq.n	80039a6 <TIM_Base_SetConfig+0x8a>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a20      	ldr	r2, [pc, #128]	@ (8003a24 <TIM_Base_SetConfig+0x108>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d108      	bne.n	80039b8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	689a      	ldr	r2, [r3, #8]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a0c      	ldr	r2, [pc, #48]	@ (8003a0c <TIM_Base_SetConfig+0xf0>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d103      	bne.n	80039e6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	691a      	ldr	r2, [r3, #16]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f043 0204 	orr.w	r2, r3, #4
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2201      	movs	r2, #1
 80039f6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	601a      	str	r2, [r3, #0]
}
 80039fe:	bf00      	nop
 8003a00:	3714      	adds	r7, #20
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	40010000 	.word	0x40010000
 8003a10:	40000400 	.word	0x40000400
 8003a14:	40000800 	.word	0x40000800
 8003a18:	40000c00 	.word	0x40000c00
 8003a1c:	40014000 	.word	0x40014000
 8003a20:	40014400 	.word	0x40014400
 8003a24:	40014800 	.word	0x40014800

08003a28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b087      	sub	sp, #28
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	60b9      	str	r1, [r7, #8]
 8003a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6a1b      	ldr	r3, [r3, #32]
 8003a3e:	f023 0201 	bic.w	r2, r3, #1
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	011b      	lsls	r3, r3, #4
 8003a58:	693a      	ldr	r2, [r7, #16]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f023 030a 	bic.w	r3, r3, #10
 8003a64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a66:	697a      	ldr	r2, [r7, #20]
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	621a      	str	r2, [r3, #32]
}
 8003a7a:	bf00      	nop
 8003a7c:	371c      	adds	r7, #28
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr

08003a86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b087      	sub	sp, #28
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	60f8      	str	r0, [r7, #12]
 8003a8e:	60b9      	str	r1, [r7, #8]
 8003a90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6a1b      	ldr	r3, [r3, #32]
 8003a9c:	f023 0210 	bic.w	r2, r3, #16
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ab0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	031b      	lsls	r3, r3, #12
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ac2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	011b      	lsls	r3, r3, #4
 8003ac8:	697a      	ldr	r2, [r7, #20]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	621a      	str	r2, [r3, #32]
}
 8003ada:	bf00      	nop
 8003adc:	371c      	adds	r7, #28
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr

08003ae6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	b085      	sub	sp, #20
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
 8003aee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003afc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003afe:	683a      	ldr	r2, [r7, #0]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	f043 0307 	orr.w	r3, r3, #7
 8003b08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68fa      	ldr	r2, [r7, #12]
 8003b0e:	609a      	str	r2, [r3, #8]
}
 8003b10:	bf00      	nop
 8003b12:	3714      	adds	r7, #20
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b087      	sub	sp, #28
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	607a      	str	r2, [r7, #4]
 8003b28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	021a      	lsls	r2, r3, #8
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	609a      	str	r2, [r3, #8]
}
 8003b50:	bf00      	nop
 8003b52:	371c      	adds	r7, #28
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b085      	sub	sp, #20
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d101      	bne.n	8003b74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b70:	2302      	movs	r3, #2
 8003b72:	e050      	b.n	8003c16 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8003c24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d018      	beq.n	8003bea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bc0:	d013      	beq.n	8003bea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a18      	ldr	r2, [pc, #96]	@ (8003c28 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d00e      	beq.n	8003bea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a16      	ldr	r2, [pc, #88]	@ (8003c2c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d009      	beq.n	8003bea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a15      	ldr	r2, [pc, #84]	@ (8003c30 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d004      	beq.n	8003bea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a13      	ldr	r2, [pc, #76]	@ (8003c34 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d10c      	bne.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bf0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	68ba      	ldr	r2, [r7, #8]
 8003c02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3714      	adds	r7, #20
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	40010000 	.word	0x40010000
 8003c28:	40000400 	.word	0x40000400
 8003c2c:	40000800 	.word	0x40000800
 8003c30:	40000c00 	.word	0x40000c00
 8003c34:	40014000 	.word	0x40014000

08003c38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c40:	bf00      	nop
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <arm_rfft_32_fast_init_f32>:
 8003c60:	b150      	cbz	r0, 8003c78 <arm_rfft_32_fast_init_f32+0x18>
 8003c62:	b510      	push	{r4, lr}
 8003c64:	2110      	movs	r1, #16
 8003c66:	4604      	mov	r4, r0
 8003c68:	f000 fec2 	bl	80049f0 <arm_cfft_init_f32>
 8003c6c:	b918      	cbnz	r0, 8003c76 <arm_rfft_32_fast_init_f32+0x16>
 8003c6e:	4b04      	ldr	r3, [pc, #16]	@ (8003c80 <arm_rfft_32_fast_init_f32+0x20>)
 8003c70:	6163      	str	r3, [r4, #20]
 8003c72:	2220      	movs	r2, #32
 8003c74:	8222      	strh	r2, [r4, #16]
 8003c76:	bd10      	pop	{r4, pc}
 8003c78:	f04f 30ff 	mov.w	r0, #4294967295
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	0801ea88 	.word	0x0801ea88

08003c84 <arm_rfft_64_fast_init_f32>:
 8003c84:	b150      	cbz	r0, 8003c9c <arm_rfft_64_fast_init_f32+0x18>
 8003c86:	b510      	push	{r4, lr}
 8003c88:	2120      	movs	r1, #32
 8003c8a:	4604      	mov	r4, r0
 8003c8c:	f000 feb0 	bl	80049f0 <arm_cfft_init_f32>
 8003c90:	b918      	cbnz	r0, 8003c9a <arm_rfft_64_fast_init_f32+0x16>
 8003c92:	4b04      	ldr	r3, [pc, #16]	@ (8003ca4 <arm_rfft_64_fast_init_f32+0x20>)
 8003c94:	6163      	str	r3, [r4, #20]
 8003c96:	2240      	movs	r2, #64	@ 0x40
 8003c98:	8222      	strh	r2, [r4, #16]
 8003c9a:	bd10      	pop	{r4, pc}
 8003c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	08023308 	.word	0x08023308

08003ca8 <arm_rfft_128_fast_init_f32>:
 8003ca8:	b150      	cbz	r0, 8003cc0 <arm_rfft_128_fast_init_f32+0x18>
 8003caa:	b510      	push	{r4, lr}
 8003cac:	2140      	movs	r1, #64	@ 0x40
 8003cae:	4604      	mov	r4, r0
 8003cb0:	f000 fe9e 	bl	80049f0 <arm_cfft_init_f32>
 8003cb4:	b918      	cbnz	r0, 8003cbe <arm_rfft_128_fast_init_f32+0x16>
 8003cb6:	4b04      	ldr	r3, [pc, #16]	@ (8003cc8 <arm_rfft_128_fast_init_f32+0x20>)
 8003cb8:	6163      	str	r3, [r4, #20]
 8003cba:	2280      	movs	r2, #128	@ 0x80
 8003cbc:	8222      	strh	r2, [r4, #16]
 8003cbe:	bd10      	pop	{r4, pc}
 8003cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	0801c488 	.word	0x0801c488

08003ccc <arm_rfft_256_fast_init_f32>:
 8003ccc:	b158      	cbz	r0, 8003ce6 <arm_rfft_256_fast_init_f32+0x1a>
 8003cce:	b510      	push	{r4, lr}
 8003cd0:	2180      	movs	r1, #128	@ 0x80
 8003cd2:	4604      	mov	r4, r0
 8003cd4:	f000 fe8c 	bl	80049f0 <arm_cfft_init_f32>
 8003cd8:	b920      	cbnz	r0, 8003ce4 <arm_rfft_256_fast_init_f32+0x18>
 8003cda:	4b04      	ldr	r3, [pc, #16]	@ (8003cec <arm_rfft_256_fast_init_f32+0x20>)
 8003cdc:	6163      	str	r3, [r4, #20]
 8003cde:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ce2:	8222      	strh	r2, [r4, #16]
 8003ce4:	bd10      	pop	{r4, pc}
 8003ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8003cea:	4770      	bx	lr
 8003cec:	0801e688 	.word	0x0801e688

08003cf0 <arm_rfft_512_fast_init_f32>:
 8003cf0:	b160      	cbz	r0, 8003d0c <arm_rfft_512_fast_init_f32+0x1c>
 8003cf2:	b510      	push	{r4, lr}
 8003cf4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003cf8:	4604      	mov	r4, r0
 8003cfa:	f000 fe79 	bl	80049f0 <arm_cfft_init_f32>
 8003cfe:	b920      	cbnz	r0, 8003d0a <arm_rfft_512_fast_init_f32+0x1a>
 8003d00:	4b04      	ldr	r3, [pc, #16]	@ (8003d14 <arm_rfft_512_fast_init_f32+0x24>)
 8003d02:	6163      	str	r3, [r4, #20]
 8003d04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d08:	8222      	strh	r2, [r4, #16]
 8003d0a:	bd10      	pop	{r4, pc}
 8003d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop
 8003d14:	08022b08 	.word	0x08022b08

08003d18 <arm_rfft_1024_fast_init_f32>:
 8003d18:	b160      	cbz	r0, 8003d34 <arm_rfft_1024_fast_init_f32+0x1c>
 8003d1a:	b510      	push	{r4, lr}
 8003d1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003d20:	4604      	mov	r4, r0
 8003d22:	f000 fe65 	bl	80049f0 <arm_cfft_init_f32>
 8003d26:	b920      	cbnz	r0, 8003d32 <arm_rfft_1024_fast_init_f32+0x1a>
 8003d28:	4b04      	ldr	r3, [pc, #16]	@ (8003d3c <arm_rfft_1024_fast_init_f32+0x24>)
 8003d2a:	6163      	str	r3, [r4, #20]
 8003d2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d30:	8222      	strh	r2, [r4, #16]
 8003d32:	bd10      	pop	{r4, pc}
 8003d34:	f04f 30ff 	mov.w	r0, #4294967295
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	0801b488 	.word	0x0801b488

08003d40 <arm_rfft_2048_fast_init_f32>:
 8003d40:	b160      	cbz	r0, 8003d5c <arm_rfft_2048_fast_init_f32+0x1c>
 8003d42:	b510      	push	{r4, lr}
 8003d44:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003d48:	4604      	mov	r4, r0
 8003d4a:	f000 fe51 	bl	80049f0 <arm_cfft_init_f32>
 8003d4e:	b920      	cbnz	r0, 8003d5a <arm_rfft_2048_fast_init_f32+0x1a>
 8003d50:	4b04      	ldr	r3, [pc, #16]	@ (8003d64 <arm_rfft_2048_fast_init_f32+0x24>)
 8003d52:	6163      	str	r3, [r4, #20]
 8003d54:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003d58:	8222      	strh	r2, [r4, #16]
 8003d5a:	bd10      	pop	{r4, pc}
 8003d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	0801c688 	.word	0x0801c688

08003d68 <arm_rfft_4096_fast_init_f32>:
 8003d68:	b160      	cbz	r0, 8003d84 <arm_rfft_4096_fast_init_f32+0x1c>
 8003d6a:	b510      	push	{r4, lr}
 8003d6c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003d70:	4604      	mov	r4, r0
 8003d72:	f000 fe3d 	bl	80049f0 <arm_cfft_init_f32>
 8003d76:	b920      	cbnz	r0, 8003d82 <arm_rfft_4096_fast_init_f32+0x1a>
 8003d78:	4b04      	ldr	r3, [pc, #16]	@ (8003d8c <arm_rfft_4096_fast_init_f32+0x24>)
 8003d7a:	6163      	str	r3, [r4, #20]
 8003d7c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d80:	8222      	strh	r2, [r4, #16]
 8003d82:	bd10      	pop	{r4, pc}
 8003d84:	f04f 30ff 	mov.w	r0, #4294967295
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	0801eb08 	.word	0x0801eb08

08003d90 <arm_rfft_fast_init_f32>:
 8003d90:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8003d94:	d024      	beq.n	8003de0 <arm_rfft_fast_init_f32+0x50>
 8003d96:	d807      	bhi.n	8003da8 <arm_rfft_fast_init_f32+0x18>
 8003d98:	2980      	cmp	r1, #128	@ 0x80
 8003d9a:	d01c      	beq.n	8003dd6 <arm_rfft_fast_init_f32+0x46>
 8003d9c:	d90c      	bls.n	8003db8 <arm_rfft_fast_init_f32+0x28>
 8003d9e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8003da2:	d11a      	bne.n	8003dda <arm_rfft_fast_init_f32+0x4a>
 8003da4:	4b0f      	ldr	r3, [pc, #60]	@ (8003de4 <arm_rfft_fast_init_f32+0x54>)
 8003da6:	4718      	bx	r3
 8003da8:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8003dac:	d011      	beq.n	8003dd2 <arm_rfft_fast_init_f32+0x42>
 8003dae:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8003db2:	d107      	bne.n	8003dc4 <arm_rfft_fast_init_f32+0x34>
 8003db4:	4b0c      	ldr	r3, [pc, #48]	@ (8003de8 <arm_rfft_fast_init_f32+0x58>)
 8003db6:	4718      	bx	r3
 8003db8:	2920      	cmp	r1, #32
 8003dba:	d008      	beq.n	8003dce <arm_rfft_fast_init_f32+0x3e>
 8003dbc:	2940      	cmp	r1, #64	@ 0x40
 8003dbe:	d10c      	bne.n	8003dda <arm_rfft_fast_init_f32+0x4a>
 8003dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8003dec <arm_rfft_fast_init_f32+0x5c>)
 8003dc2:	e7f0      	b.n	8003da6 <arm_rfft_fast_init_f32+0x16>
 8003dc4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8003dc8:	d107      	bne.n	8003dda <arm_rfft_fast_init_f32+0x4a>
 8003dca:	4b09      	ldr	r3, [pc, #36]	@ (8003df0 <arm_rfft_fast_init_f32+0x60>)
 8003dcc:	e7eb      	b.n	8003da6 <arm_rfft_fast_init_f32+0x16>
 8003dce:	4b09      	ldr	r3, [pc, #36]	@ (8003df4 <arm_rfft_fast_init_f32+0x64>)
 8003dd0:	e7e9      	b.n	8003da6 <arm_rfft_fast_init_f32+0x16>
 8003dd2:	4b09      	ldr	r3, [pc, #36]	@ (8003df8 <arm_rfft_fast_init_f32+0x68>)
 8003dd4:	e7e7      	b.n	8003da6 <arm_rfft_fast_init_f32+0x16>
 8003dd6:	4b09      	ldr	r3, [pc, #36]	@ (8003dfc <arm_rfft_fast_init_f32+0x6c>)
 8003dd8:	e7e5      	b.n	8003da6 <arm_rfft_fast_init_f32+0x16>
 8003dda:	f04f 30ff 	mov.w	r0, #4294967295
 8003dde:	4770      	bx	lr
 8003de0:	4b07      	ldr	r3, [pc, #28]	@ (8003e00 <arm_rfft_fast_init_f32+0x70>)
 8003de2:	e7e0      	b.n	8003da6 <arm_rfft_fast_init_f32+0x16>
 8003de4:	08003ccd 	.word	0x08003ccd
 8003de8:	08003d69 	.word	0x08003d69
 8003dec:	08003c85 	.word	0x08003c85
 8003df0:	08003d19 	.word	0x08003d19
 8003df4:	08003c61 	.word	0x08003c61
 8003df8:	08003d41 	.word	0x08003d41
 8003dfc:	08003ca9 	.word	0x08003ca9
 8003e00:	08003cf1 	.word	0x08003cf1

08003e04 <stage_rfft_f32>:
 8003e04:	b410      	push	{r4}
 8003e06:	edd1 7a00 	vldr	s15, [r1]
 8003e0a:	ed91 7a01 	vldr	s14, [r1, #4]
 8003e0e:	8804      	ldrh	r4, [r0, #0]
 8003e10:	6940      	ldr	r0, [r0, #20]
 8003e12:	ee37 7a07 	vadd.f32	s14, s14, s14
 8003e16:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003e1a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8003e1e:	ee77 6a87 	vadd.f32	s13, s15, s14
 8003e22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003e26:	3c01      	subs	r4, #1
 8003e28:	ee26 7a84 	vmul.f32	s14, s13, s8
 8003e2c:	ee67 7a84 	vmul.f32	s15, s15, s8
 8003e30:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8003e34:	ed82 7a00 	vstr	s14, [r2]
 8003e38:	edc2 7a01 	vstr	s15, [r2, #4]
 8003e3c:	3010      	adds	r0, #16
 8003e3e:	3210      	adds	r2, #16
 8003e40:	3b08      	subs	r3, #8
 8003e42:	3110      	adds	r1, #16
 8003e44:	ed11 5a02 	vldr	s10, [r1, #-8]
 8003e48:	ed93 7a02 	vldr	s14, [r3, #8]
 8003e4c:	ed50 6a02 	vldr	s13, [r0, #-8]
 8003e50:	edd3 4a03 	vldr	s9, [r3, #12]
 8003e54:	ed51 7a01 	vldr	s15, [r1, #-4]
 8003e58:	ed10 6a01 	vldr	s12, [r0, #-4]
 8003e5c:	ee77 5a45 	vsub.f32	s11, s14, s10
 8003e60:	ee37 7a05 	vadd.f32	s14, s14, s10
 8003e64:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8003e68:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8003e6c:	ee66 5a25 	vmul.f32	s11, s12, s11
 8003e70:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8003e74:	ee37 7a23 	vadd.f32	s14, s14, s7
 8003e78:	ee66 6a85 	vmul.f32	s13, s13, s10
 8003e7c:	ee26 6a05 	vmul.f32	s12, s12, s10
 8003e80:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8003e84:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003e88:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003e8c:	ee27 7a04 	vmul.f32	s14, s14, s8
 8003e90:	ee67 7a84 	vmul.f32	s15, s15, s8
 8003e94:	3c01      	subs	r4, #1
 8003e96:	ed02 7a02 	vstr	s14, [r2, #-8]
 8003e9a:	ed42 7a01 	vstr	s15, [r2, #-4]
 8003e9e:	f1a3 0308 	sub.w	r3, r3, #8
 8003ea2:	f101 0108 	add.w	r1, r1, #8
 8003ea6:	f100 0008 	add.w	r0, r0, #8
 8003eaa:	f102 0208 	add.w	r2, r2, #8
 8003eae:	d1c9      	bne.n	8003e44 <stage_rfft_f32+0x40>
 8003eb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop

08003eb8 <merge_rfft_f32>:
 8003eb8:	b410      	push	{r4}
 8003eba:	edd1 7a00 	vldr	s15, [r1]
 8003ebe:	edd1 6a01 	vldr	s13, [r1, #4]
 8003ec2:	8804      	ldrh	r4, [r0, #0]
 8003ec4:	6940      	ldr	r0, [r0, #20]
 8003ec6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8003eca:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003ece:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8003ed2:	ee27 7a04 	vmul.f32	s14, s14, s8
 8003ed6:	ee67 7a84 	vmul.f32	s15, s15, s8
 8003eda:	3c01      	subs	r4, #1
 8003edc:	ed82 7a00 	vstr	s14, [r2]
 8003ee0:	edc2 7a01 	vstr	s15, [r2, #4]
 8003ee4:	b3dc      	cbz	r4, 8003f5e <merge_rfft_f32+0xa6>
 8003ee6:	00e3      	lsls	r3, r4, #3
 8003ee8:	3b08      	subs	r3, #8
 8003eea:	440b      	add	r3, r1
 8003eec:	3010      	adds	r0, #16
 8003eee:	3210      	adds	r2, #16
 8003ef0:	3110      	adds	r1, #16
 8003ef2:	ed11 5a02 	vldr	s10, [r1, #-8]
 8003ef6:	ed93 7a02 	vldr	s14, [r3, #8]
 8003efa:	ed50 6a02 	vldr	s13, [r0, #-8]
 8003efe:	edd3 4a03 	vldr	s9, [r3, #12]
 8003f02:	ed51 7a01 	vldr	s15, [r1, #-4]
 8003f06:	ed10 6a01 	vldr	s12, [r0, #-4]
 8003f0a:	ee75 5a47 	vsub.f32	s11, s10, s14
 8003f0e:	ee37 7a05 	vadd.f32	s14, s14, s10
 8003f12:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8003f16:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8003f1a:	ee66 5a25 	vmul.f32	s11, s12, s11
 8003f1e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8003f22:	ee37 7a63 	vsub.f32	s14, s14, s7
 8003f26:	ee66 6a85 	vmul.f32	s13, s13, s10
 8003f2a:	ee26 6a05 	vmul.f32	s12, s12, s10
 8003f2e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8003f32:	ee37 7a46 	vsub.f32	s14, s14, s12
 8003f36:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003f3a:	ee27 7a04 	vmul.f32	s14, s14, s8
 8003f3e:	ee67 7a84 	vmul.f32	s15, s15, s8
 8003f42:	3c01      	subs	r4, #1
 8003f44:	ed02 7a02 	vstr	s14, [r2, #-8]
 8003f48:	ed42 7a01 	vstr	s15, [r2, #-4]
 8003f4c:	f1a3 0308 	sub.w	r3, r3, #8
 8003f50:	f101 0108 	add.w	r1, r1, #8
 8003f54:	f100 0008 	add.w	r0, r0, #8
 8003f58:	f102 0208 	add.w	r2, r2, #8
 8003f5c:	d1c9      	bne.n	8003ef2 <merge_rfft_f32+0x3a>
 8003f5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <arm_rfft_fast_f32>:
 8003f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f68:	461c      	mov	r4, r3
 8003f6a:	4605      	mov	r5, r0
 8003f6c:	4616      	mov	r6, r2
 8003f6e:	b14b      	cbz	r3, 8003f84 <arm_rfft_fast_f32+0x20>
 8003f70:	f7ff ffa2 	bl	8003eb8 <merge_rfft_f32>
 8003f74:	4622      	mov	r2, r4
 8003f76:	4631      	mov	r1, r6
 8003f78:	4628      	mov	r0, r5
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f80:	f000 bb34 	b.w	80045ec <arm_cfft_f32>
 8003f84:	460f      	mov	r7, r1
 8003f86:	461a      	mov	r2, r3
 8003f88:	2301      	movs	r3, #1
 8003f8a:	f000 fb2f 	bl	80045ec <arm_cfft_f32>
 8003f8e:	4632      	mov	r2, r6
 8003f90:	4639      	mov	r1, r7
 8003f92:	4628      	mov	r0, r5
 8003f94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f98:	f7ff bf34 	b.w	8003e04 <stage_rfft_f32>

08003f9c <arm_cfft_radix8by2_f32>:
 8003f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fa0:	ed2d 8b08 	vpush	{d8-d11}
 8003fa4:	f8b0 c000 	ldrh.w	ip, [r0]
 8003fa8:	6842      	ldr	r2, [r0, #4]
 8003faa:	4607      	mov	r7, r0
 8003fac:	4608      	mov	r0, r1
 8003fae:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8003fb2:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8003fb6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003fba:	b082      	sub	sp, #8
 8003fbc:	f000 80b0 	beq.w	8004120 <arm_cfft_radix8by2_f32+0x184>
 8003fc0:	008c      	lsls	r4, r1, #2
 8003fc2:	3410      	adds	r4, #16
 8003fc4:	f100 0310 	add.w	r3, r0, #16
 8003fc8:	1906      	adds	r6, r0, r4
 8003fca:	3210      	adds	r2, #16
 8003fcc:	4444      	add	r4, r8
 8003fce:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8003fd2:	f108 0510 	add.w	r5, r8, #16
 8003fd6:	ed15 2a04 	vldr	s4, [r5, #-16]
 8003fda:	ed55 2a03 	vldr	s5, [r5, #-12]
 8003fde:	ed54 4a04 	vldr	s9, [r4, #-16]
 8003fe2:	ed14 4a03 	vldr	s8, [r4, #-12]
 8003fe6:	ed14 6a02 	vldr	s12, [r4, #-8]
 8003fea:	ed54 5a01 	vldr	s11, [r4, #-4]
 8003fee:	ed53 3a04 	vldr	s7, [r3, #-16]
 8003ff2:	ed15 0a02 	vldr	s0, [r5, #-8]
 8003ff6:	ed55 0a01 	vldr	s1, [r5, #-4]
 8003ffa:	ed56 6a04 	vldr	s13, [r6, #-16]
 8003ffe:	ed16 3a03 	vldr	s6, [r6, #-12]
 8004002:	ed13 7a03 	vldr	s14, [r3, #-12]
 8004006:	ed13 5a02 	vldr	s10, [r3, #-8]
 800400a:	ed53 7a01 	vldr	s15, [r3, #-4]
 800400e:	ed16 1a02 	vldr	s2, [r6, #-8]
 8004012:	ed56 1a01 	vldr	s3, [r6, #-4]
 8004016:	ee73 ba82 	vadd.f32	s23, s7, s4
 800401a:	ee37 ba22 	vadd.f32	s22, s14, s5
 800401e:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8004022:	ee33 9a04 	vadd.f32	s18, s6, s8
 8004026:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800402a:	ee75 aa00 	vadd.f32	s21, s10, s0
 800402e:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8004032:	ee71 8a06 	vadd.f32	s17, s2, s12
 8004036:	ed43 ba04 	vstr	s23, [r3, #-16]
 800403a:	ed03 ba03 	vstr	s22, [r3, #-12]
 800403e:	ed43 aa02 	vstr	s21, [r3, #-8]
 8004042:	ed03 aa01 	vstr	s20, [r3, #-4]
 8004046:	ed06 8a01 	vstr	s16, [r6, #-4]
 800404a:	ed46 9a04 	vstr	s19, [r6, #-16]
 800404e:	ed06 9a03 	vstr	s18, [r6, #-12]
 8004052:	ed46 8a02 	vstr	s17, [r6, #-8]
 8004056:	ee37 7a62 	vsub.f32	s14, s14, s5
 800405a:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800405e:	ee34 4a43 	vsub.f32	s8, s8, s6
 8004062:	ed52 6a03 	vldr	s13, [r2, #-12]
 8004066:	ed12 3a04 	vldr	s6, [r2, #-16]
 800406a:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800406e:	ee27 8a26 	vmul.f32	s16, s14, s13
 8004072:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8004076:	ee23 2a83 	vmul.f32	s4, s7, s6
 800407a:	ee64 4a83 	vmul.f32	s9, s9, s6
 800407e:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8004082:	ee27 7a03 	vmul.f32	s14, s14, s6
 8004086:	ee64 6a26 	vmul.f32	s13, s8, s13
 800408a:	ee24 4a03 	vmul.f32	s8, s8, s6
 800408e:	ee37 7a63 	vsub.f32	s14, s14, s7
 8004092:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8004096:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800409a:	ee32 3a08 	vadd.f32	s6, s4, s16
 800409e:	ed05 7a03 	vstr	s14, [r5, #-12]
 80040a2:	ed05 3a04 	vstr	s6, [r5, #-16]
 80040a6:	ed04 4a04 	vstr	s8, [r4, #-16]
 80040aa:	ed44 6a03 	vstr	s13, [r4, #-12]
 80040ae:	ed12 7a01 	vldr	s14, [r2, #-4]
 80040b2:	ee76 6a41 	vsub.f32	s13, s12, s2
 80040b6:	ee35 5a40 	vsub.f32	s10, s10, s0
 80040ba:	ee35 6ae1 	vsub.f32	s12, s11, s3
 80040be:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80040c2:	ed52 5a02 	vldr	s11, [r2, #-8]
 80040c6:	ee67 3a87 	vmul.f32	s7, s15, s14
 80040ca:	ee66 4a87 	vmul.f32	s9, s13, s14
 80040ce:	ee25 4a25 	vmul.f32	s8, s10, s11
 80040d2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80040d6:	ee25 5a07 	vmul.f32	s10, s10, s14
 80040da:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80040de:	ee26 7a07 	vmul.f32	s14, s12, s14
 80040e2:	ee26 6a25 	vmul.f32	s12, s12, s11
 80040e6:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80040ea:	ee74 5a23 	vadd.f32	s11, s8, s7
 80040ee:	ee34 6ac6 	vsub.f32	s12, s9, s12
 80040f2:	ee37 7a26 	vadd.f32	s14, s14, s13
 80040f6:	3310      	adds	r3, #16
 80040f8:	4563      	cmp	r3, ip
 80040fa:	ed45 5a02 	vstr	s11, [r5, #-8]
 80040fe:	f106 0610 	add.w	r6, r6, #16
 8004102:	ed45 7a01 	vstr	s15, [r5, #-4]
 8004106:	f102 0210 	add.w	r2, r2, #16
 800410a:	ed04 6a02 	vstr	s12, [r4, #-8]
 800410e:	ed04 7a01 	vstr	s14, [r4, #-4]
 8004112:	f105 0510 	add.w	r5, r5, #16
 8004116:	f104 0410 	add.w	r4, r4, #16
 800411a:	f47f af5c 	bne.w	8003fd6 <arm_cfft_radix8by2_f32+0x3a>
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	b289      	uxth	r1, r1
 8004122:	2302      	movs	r3, #2
 8004124:	9101      	str	r1, [sp, #4]
 8004126:	f000 fcb5 	bl	8004a94 <arm_radix8_butterfly_f32>
 800412a:	9901      	ldr	r1, [sp, #4]
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	4640      	mov	r0, r8
 8004130:	2302      	movs	r3, #2
 8004132:	b002      	add	sp, #8
 8004134:	ecbd 8b08 	vpop	{d8-d11}
 8004138:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800413c:	f000 bcaa 	b.w	8004a94 <arm_radix8_butterfly_f32>

08004140 <arm_cfft_radix8by4_f32>:
 8004140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004144:	ed2d 8b0a 	vpush	{d8-d12}
 8004148:	8803      	ldrh	r3, [r0, #0]
 800414a:	6842      	ldr	r2, [r0, #4]
 800414c:	b08d      	sub	sp, #52	@ 0x34
 800414e:	085b      	lsrs	r3, r3, #1
 8004150:	900a      	str	r0, [sp, #40]	@ 0x28
 8004152:	4608      	mov	r0, r1
 8004154:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004158:	edd1 5a00 	vldr	s11, [r1]
 800415c:	edd0 7a00 	vldr	s15, [r0]
 8004160:	edd1 3a01 	vldr	s7, [r1, #4]
 8004164:	ed90 5a01 	vldr	s10, [r0, #4]
 8004168:	9108      	str	r1, [sp, #32]
 800416a:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 800416e:	ed96 7a00 	vldr	s14, [r6]
 8004172:	ed96 4a01 	vldr	s8, [r6, #4]
 8004176:	9607      	str	r6, [sp, #28]
 8004178:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800417c:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 8004180:	edd8 4a00 	vldr	s9, [r8]
 8004184:	ed98 3a01 	vldr	s6, [r8, #4]
 8004188:	ee77 6a06 	vadd.f32	s13, s14, s12
 800418c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8004190:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8004194:	4604      	mov	r4, r0
 8004196:	edc0 6a00 	vstr	s13, [r0]
 800419a:	edd6 5a01 	vldr	s11, [r6, #4]
 800419e:	edd8 2a01 	vldr	s5, [r8, #4]
 80041a2:	ee75 6a23 	vadd.f32	s13, s10, s7
 80041a6:	ee35 5a63 	vsub.f32	s10, s10, s7
 80041aa:	ee36 6a47 	vsub.f32	s12, s12, s14
 80041ae:	ee74 3a27 	vadd.f32	s7, s8, s15
 80041b2:	ee76 5aa5 	vadd.f32	s11, s13, s11
 80041b6:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80041ba:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80041be:	3408      	adds	r4, #8
 80041c0:	ee35 4a47 	vsub.f32	s8, s10, s14
 80041c4:	460d      	mov	r5, r1
 80041c6:	ee37 7a05 	vadd.f32	s14, s14, s10
 80041ca:	4637      	mov	r7, r6
 80041cc:	9402      	str	r4, [sp, #8]
 80041ce:	3708      	adds	r7, #8
 80041d0:	460c      	mov	r4, r1
 80041d2:	3508      	adds	r5, #8
 80041d4:	0859      	lsrs	r1, r3, #1
 80041d6:	9109      	str	r1, [sp, #36]	@ 0x24
 80041d8:	9706      	str	r7, [sp, #24]
 80041da:	9505      	str	r5, [sp, #20]
 80041dc:	f102 0708 	add.w	r7, r2, #8
 80041e0:	ee36 6a64 	vsub.f32	s12, s12, s9
 80041e4:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80041e8:	ee75 5aa2 	vadd.f32	s11, s11, s5
 80041ec:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80041f0:	ee77 7a83 	vadd.f32	s15, s15, s6
 80041f4:	ee34 5a24 	vadd.f32	s10, s8, s9
 80041f8:	ee37 7a64 	vsub.f32	s14, s14, s9
 80041fc:	3902      	subs	r1, #2
 80041fe:	4645      	mov	r5, r8
 8004200:	9701      	str	r7, [sp, #4]
 8004202:	f102 0c18 	add.w	ip, r2, #24
 8004206:	f102 0710 	add.w	r7, r2, #16
 800420a:	3508      	adds	r5, #8
 800420c:	0849      	lsrs	r1, r1, #1
 800420e:	edc0 5a01 	vstr	s11, [r0, #4]
 8004212:	9703      	str	r7, [sp, #12]
 8004214:	edc6 3a00 	vstr	s7, [r6]
 8004218:	ed86 5a01 	vstr	s10, [r6, #4]
 800421c:	f8cd c000 	str.w	ip, [sp]
 8004220:	ed84 6a00 	vstr	s12, [r4]
 8004224:	edc4 6a01 	vstr	s13, [r4, #4]
 8004228:	9504      	str	r5, [sp, #16]
 800422a:	edc8 7a00 	vstr	s15, [r8]
 800422e:	ed88 7a01 	vstr	s14, [r8, #4]
 8004232:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004234:	f000 8138 	beq.w	80044a8 <arm_cfft_radix8by4_f32+0x368>
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	3b0c      	subs	r3, #12
 800423c:	f1a6 0c0c 	sub.w	ip, r6, #12
 8004240:	f106 0510 	add.w	r5, r6, #16
 8004244:	4626      	mov	r6, r4
 8004246:	46bb      	mov	fp, r7
 8004248:	f102 0a20 	add.w	sl, r2, #32
 800424c:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 8004250:	f106 0710 	add.w	r7, r6, #16
 8004254:	4443      	add	r3, r8
 8004256:	f100 0e10 	add.w	lr, r0, #16
 800425a:	3c0c      	subs	r4, #12
 800425c:	f1a8 060c 	sub.w	r6, r8, #12
 8004260:	f108 0210 	add.w	r2, r8, #16
 8004264:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8004268:	ed57 5a02 	vldr	s11, [r7, #-8]
 800426c:	ed55 7a02 	vldr	s15, [r5, #-8]
 8004270:	ed52 1a02 	vldr	s3, [r2, #-8]
 8004274:	ed57 6a01 	vldr	s13, [r7, #-4]
 8004278:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800427c:	ed12 1a01 	vldr	s2, [r2, #-4]
 8004280:	ed15 8a01 	vldr	s16, [r5, #-4]
 8004284:	ee35 4a25 	vadd.f32	s8, s10, s11
 8004288:	ee30 6a26 	vadd.f32	s12, s0, s13
 800428c:	ee37 7a84 	vadd.f32	s14, s15, s8
 8004290:	ee30 0a66 	vsub.f32	s0, s0, s13
 8004294:	ee37 7a21 	vadd.f32	s14, s14, s3
 8004298:	ee75 5a65 	vsub.f32	s11, s10, s11
 800429c:	ed0e 7a02 	vstr	s14, [lr, #-8]
 80042a0:	ed15 7a01 	vldr	s14, [r5, #-4]
 80042a4:	ed52 6a01 	vldr	s13, [r2, #-4]
 80042a8:	ee36 7a07 	vadd.f32	s14, s12, s14
 80042ac:	ee78 aa25 	vadd.f32	s21, s16, s11
 80042b0:	ee37 7a26 	vadd.f32	s14, s14, s13
 80042b4:	ee70 3a67 	vsub.f32	s7, s0, s15
 80042b8:	ed0e 7a01 	vstr	s14, [lr, #-4]
 80042bc:	ed96 7a02 	vldr	s14, [r6, #8]
 80042c0:	ed9c 2a02 	vldr	s4, [ip, #8]
 80042c4:	ed94 ba02 	vldr	s22, [r4, #8]
 80042c8:	edd3 9a02 	vldr	s19, [r3, #8]
 80042cc:	edd6 2a01 	vldr	s5, [r6, #4]
 80042d0:	ed9c 9a01 	vldr	s18, [ip, #4]
 80042d4:	ed93 5a01 	vldr	s10, [r3, #4]
 80042d8:	edd4 0a01 	vldr	s1, [r4, #4]
 80042dc:	ee72 6a07 	vadd.f32	s13, s4, s14
 80042e0:	ee32 2a47 	vsub.f32	s4, s4, s14
 80042e4:	ee7b 8a26 	vadd.f32	s17, s22, s13
 80042e8:	ee79 4a22 	vadd.f32	s9, s18, s5
 80042ec:	ee38 7aa9 	vadd.f32	s14, s17, s19
 80042f0:	ee79 2a62 	vsub.f32	s5, s18, s5
 80042f4:	ed8c 7a02 	vstr	s14, [ip, #8]
 80042f8:	ed94 7a01 	vldr	s14, [r4, #4]
 80042fc:	edd3 8a01 	vldr	s17, [r3, #4]
 8004300:	ee34 7a87 	vadd.f32	s14, s9, s14
 8004304:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8004308:	ee37 7a28 	vadd.f32	s14, s14, s17
 800430c:	ee32 9a60 	vsub.f32	s18, s4, s1
 8004310:	ed8c 7a01 	vstr	s14, [ip, #4]
 8004314:	ed1b 7a01 	vldr	s14, [fp, #-4]
 8004318:	ed1b aa02 	vldr	s20, [fp, #-8]
 800431c:	ee73 8a22 	vadd.f32	s17, s6, s5
 8004320:	ee39 9a05 	vadd.f32	s18, s18, s10
 8004324:	ee7a aac1 	vsub.f32	s21, s21, s2
 8004328:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800432c:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8004330:	ee69 ba07 	vmul.f32	s23, s18, s14
 8004334:	ee6a aa87 	vmul.f32	s21, s21, s14
 8004338:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800433c:	ee63 ca87 	vmul.f32	s25, s7, s14
 8004340:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8004344:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8004348:	ee68 8a87 	vmul.f32	s17, s17, s14
 800434c:	ee73 3aea 	vsub.f32	s7, s7, s21
 8004350:	ee78 8a89 	vadd.f32	s17, s17, s18
 8004354:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8004358:	ee3b aaca 	vsub.f32	s20, s23, s20
 800435c:	ee34 4a67 	vsub.f32	s8, s8, s15
 8004360:	ee76 6acb 	vsub.f32	s13, s13, s22
 8004364:	ee36 6a48 	vsub.f32	s12, s12, s16
 8004368:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800436c:	ed05 7a02 	vstr	s14, [r5, #-8]
 8004370:	ed45 3a01 	vstr	s7, [r5, #-4]
 8004374:	edc4 8a01 	vstr	s17, [r4, #4]
 8004378:	ed84 aa02 	vstr	s20, [r4, #8]
 800437c:	ed5a 3a04 	vldr	s7, [sl, #-16]
 8004380:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8004384:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8004388:	ed5a 6a03 	vldr	s13, [sl, #-12]
 800438c:	ee34 4a61 	vsub.f32	s8, s8, s3
 8004390:	ee36 6a41 	vsub.f32	s12, s12, s2
 8004394:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8004398:	ee66 9a26 	vmul.f32	s19, s12, s13
 800439c:	ee24 9a23 	vmul.f32	s18, s8, s7
 80043a0:	ee26 6a23 	vmul.f32	s12, s12, s7
 80043a4:	ee24 4a26 	vmul.f32	s8, s8, s13
 80043a8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80043ac:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80043b0:	ee64 4aa3 	vmul.f32	s9, s9, s7
 80043b4:	ee36 6a44 	vsub.f32	s12, s12, s8
 80043b8:	ee37 7a64 	vsub.f32	s14, s14, s9
 80043bc:	ee38 4ae6 	vsub.f32	s8, s17, s13
 80043c0:	ee79 3a29 	vadd.f32	s7, s18, s19
 80043c4:	ee75 6a60 	vsub.f32	s13, s10, s1
 80043c8:	ee75 5ac8 	vsub.f32	s11, s11, s16
 80043cc:	ee77 7a80 	vadd.f32	s15, s15, s0
 80043d0:	ed47 3a02 	vstr	s7, [r7, #-8]
 80043d4:	ed07 6a01 	vstr	s12, [r7, #-4]
 80043d8:	ed86 7a01 	vstr	s14, [r6, #4]
 80043dc:	ed86 4a02 	vstr	s8, [r6, #8]
 80043e0:	ee35 6a81 	vadd.f32	s12, s11, s2
 80043e4:	ee36 7ac2 	vsub.f32	s14, s13, s4
 80043e8:	ed59 5a06 	vldr	s11, [r9, #-24]	@ 0xffffffe8
 80043ec:	ed59 6a05 	vldr	s13, [r9, #-20]	@ 0xffffffec
 80043f0:	ee33 3a62 	vsub.f32	s6, s6, s5
 80043f4:	ee77 7ae1 	vsub.f32	s15, s15, s3
 80043f8:	ee67 2a26 	vmul.f32	s5, s14, s13
 80043fc:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8004400:	ee26 5a25 	vmul.f32	s10, s12, s11
 8004404:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004408:	ee26 6a26 	vmul.f32	s12, s12, s13
 800440c:	ee27 7a25 	vmul.f32	s14, s14, s11
 8004410:	ee63 6a26 	vmul.f32	s13, s6, s13
 8004414:	ee23 3a25 	vmul.f32	s6, s6, s11
 8004418:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800441c:	ee75 5a24 	vadd.f32	s11, s10, s9
 8004420:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8004424:	ee36 7a87 	vadd.f32	s14, s13, s14
 8004428:	3901      	subs	r1, #1
 800442a:	ed42 5a02 	vstr	s11, [r2, #-8]
 800442e:	ed42 7a01 	vstr	s15, [r2, #-4]
 8004432:	f10e 0e08 	add.w	lr, lr, #8
 8004436:	ed83 3a02 	vstr	s6, [r3, #8]
 800443a:	ed83 7a01 	vstr	s14, [r3, #4]
 800443e:	f1ac 0c08 	sub.w	ip, ip, #8
 8004442:	f10b 0b08 	add.w	fp, fp, #8
 8004446:	f105 0508 	add.w	r5, r5, #8
 800444a:	f1a4 0408 	sub.w	r4, r4, #8
 800444e:	f10a 0a10 	add.w	sl, sl, #16
 8004452:	f107 0708 	add.w	r7, r7, #8
 8004456:	f1a6 0608 	sub.w	r6, r6, #8
 800445a:	f109 0918 	add.w	r9, r9, #24
 800445e:	f102 0208 	add.w	r2, r2, #8
 8004462:	f1a3 0308 	sub.w	r3, r3, #8
 8004466:	f47f aefd 	bne.w	8004264 <arm_cfft_radix8by4_f32+0x124>
 800446a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800446c:	9902      	ldr	r1, [sp, #8]
 800446e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8004472:	9102      	str	r1, [sp, #8]
 8004474:	9901      	ldr	r1, [sp, #4]
 8004476:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800447a:	9101      	str	r1, [sp, #4]
 800447c:	9906      	ldr	r1, [sp, #24]
 800447e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8004482:	9106      	str	r1, [sp, #24]
 8004484:	9903      	ldr	r1, [sp, #12]
 8004486:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 800448a:	9103      	str	r1, [sp, #12]
 800448c:	9905      	ldr	r1, [sp, #20]
 800448e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8004492:	9105      	str	r1, [sp, #20]
 8004494:	9904      	ldr	r1, [sp, #16]
 8004496:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800449a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800449e:	9204      	str	r2, [sp, #16]
 80044a0:	9a00      	ldr	r2, [sp, #0]
 80044a2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80044a6:	9300      	str	r3, [sp, #0]
 80044a8:	9902      	ldr	r1, [sp, #8]
 80044aa:	9d05      	ldr	r5, [sp, #20]
 80044ac:	ed91 4a00 	vldr	s8, [r1]
 80044b0:	edd5 6a00 	vldr	s13, [r5]
 80044b4:	9b06      	ldr	r3, [sp, #24]
 80044b6:	9c04      	ldr	r4, [sp, #16]
 80044b8:	edd3 7a00 	vldr	s15, [r3]
 80044bc:	ed94 3a00 	vldr	s6, [r4]
 80044c0:	edd5 4a01 	vldr	s9, [r5, #4]
 80044c4:	edd1 3a01 	vldr	s7, [r1, #4]
 80044c8:	ed94 2a01 	vldr	s4, [r4, #4]
 80044cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80044d0:	9a01      	ldr	r2, [sp, #4]
 80044d2:	ee34 6a26 	vadd.f32	s12, s8, s13
 80044d6:	ee73 5aa4 	vadd.f32	s11, s7, s9
 80044da:	ee37 5a86 	vadd.f32	s10, s15, s12
 80044de:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80044e2:	ee35 5a03 	vadd.f32	s10, s10, s6
 80044e6:	ee74 6a66 	vsub.f32	s13, s8, s13
 80044ea:	ed81 5a00 	vstr	s10, [r1]
 80044ee:	ed93 5a01 	vldr	s10, [r3, #4]
 80044f2:	edd4 4a01 	vldr	s9, [r4, #4]
 80044f6:	ee35 5a85 	vadd.f32	s10, s11, s10
 80044fa:	ee37 4a26 	vadd.f32	s8, s14, s13
 80044fe:	ee35 5a24 	vadd.f32	s10, s10, s9
 8004502:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8004506:	ed81 5a01 	vstr	s10, [r1, #4]
 800450a:	edd2 1a00 	vldr	s3, [r2]
 800450e:	edd2 2a01 	vldr	s5, [r2, #4]
 8004512:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8004516:	ee34 5a83 	vadd.f32	s10, s9, s6
 800451a:	ee34 4a42 	vsub.f32	s8, s8, s4
 800451e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8004522:	ee64 4a21 	vmul.f32	s9, s8, s3
 8004526:	ee24 4a22 	vmul.f32	s8, s8, s5
 800452a:	ee65 2a22 	vmul.f32	s5, s10, s5
 800452e:	ee25 5a21 	vmul.f32	s10, s10, s3
 8004532:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8004536:	ee35 5a44 	vsub.f32	s10, s10, s8
 800453a:	edc3 2a00 	vstr	s5, [r3]
 800453e:	ed83 5a01 	vstr	s10, [r3, #4]
 8004542:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8004546:	9b03      	ldr	r3, [sp, #12]
 8004548:	ee36 6a43 	vsub.f32	s12, s12, s6
 800454c:	ed93 4a01 	vldr	s8, [r3, #4]
 8004550:	ed93 5a00 	vldr	s10, [r3]
 8004554:	9b00      	ldr	r3, [sp, #0]
 8004556:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800455a:	ee66 4a05 	vmul.f32	s9, s12, s10
 800455e:	ee25 5a85 	vmul.f32	s10, s11, s10
 8004562:	ee26 6a04 	vmul.f32	s12, s12, s8
 8004566:	ee65 5a84 	vmul.f32	s11, s11, s8
 800456a:	ee35 6a46 	vsub.f32	s12, s10, s12
 800456e:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8004572:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8004576:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800457a:	ed85 6a01 	vstr	s12, [r5, #4]
 800457e:	edc5 5a00 	vstr	s11, [r5]
 8004582:	edd3 5a01 	vldr	s11, [r3, #4]
 8004586:	edd3 6a00 	vldr	s13, [r3]
 800458a:	ee37 7a02 	vadd.f32	s14, s14, s4
 800458e:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8004592:	ee27 6a26 	vmul.f32	s12, s14, s13
 8004596:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800459a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800459e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80045a2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80045a6:	ee76 7a27 	vadd.f32	s15, s12, s15
 80045aa:	ed84 7a01 	vstr	s14, [r4, #4]
 80045ae:	edc4 7a00 	vstr	s15, [r4]
 80045b2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80045b4:	9100      	str	r1, [sp, #0]
 80045b6:	6862      	ldr	r2, [r4, #4]
 80045b8:	2304      	movs	r3, #4
 80045ba:	f000 fa6b 	bl	8004a94 <arm_radix8_butterfly_f32>
 80045be:	9807      	ldr	r0, [sp, #28]
 80045c0:	9900      	ldr	r1, [sp, #0]
 80045c2:	6862      	ldr	r2, [r4, #4]
 80045c4:	2304      	movs	r3, #4
 80045c6:	f000 fa65 	bl	8004a94 <arm_radix8_butterfly_f32>
 80045ca:	9808      	ldr	r0, [sp, #32]
 80045cc:	9900      	ldr	r1, [sp, #0]
 80045ce:	6862      	ldr	r2, [r4, #4]
 80045d0:	2304      	movs	r3, #4
 80045d2:	f000 fa5f 	bl	8004a94 <arm_radix8_butterfly_f32>
 80045d6:	9900      	ldr	r1, [sp, #0]
 80045d8:	6862      	ldr	r2, [r4, #4]
 80045da:	4640      	mov	r0, r8
 80045dc:	2304      	movs	r3, #4
 80045de:	b00d      	add	sp, #52	@ 0x34
 80045e0:	ecbd 8b0a 	vpop	{d8-d12}
 80045e4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045e8:	f000 ba54 	b.w	8004a94 <arm_radix8_butterfly_f32>

080045ec <arm_cfft_f32>:
 80045ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045f0:	2a01      	cmp	r2, #1
 80045f2:	8805      	ldrh	r5, [r0, #0]
 80045f4:	4607      	mov	r7, r0
 80045f6:	4690      	mov	r8, r2
 80045f8:	460c      	mov	r4, r1
 80045fa:	4699      	mov	r9, r3
 80045fc:	d05c      	beq.n	80046b8 <arm_cfft_f32+0xcc>
 80045fe:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8004602:	d054      	beq.n	80046ae <arm_cfft_f32+0xc2>
 8004604:	d810      	bhi.n	8004628 <arm_cfft_f32+0x3c>
 8004606:	2d40      	cmp	r5, #64	@ 0x40
 8004608:	d015      	beq.n	8004636 <arm_cfft_f32+0x4a>
 800460a:	d94c      	bls.n	80046a6 <arm_cfft_f32+0xba>
 800460c:	2d80      	cmp	r5, #128	@ 0x80
 800460e:	d103      	bne.n	8004618 <arm_cfft_f32+0x2c>
 8004610:	4621      	mov	r1, r4
 8004612:	4638      	mov	r0, r7
 8004614:	f7ff fcc2 	bl	8003f9c <arm_cfft_radix8by2_f32>
 8004618:	f1b9 0f00 	cmp.w	r9, #0
 800461c:	d114      	bne.n	8004648 <arm_cfft_f32+0x5c>
 800461e:	f1b8 0f01 	cmp.w	r8, #1
 8004622:	d019      	beq.n	8004658 <arm_cfft_f32+0x6c>
 8004624:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004628:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800462c:	d03f      	beq.n	80046ae <arm_cfft_f32+0xc2>
 800462e:	d933      	bls.n	8004698 <arm_cfft_f32+0xac>
 8004630:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8004634:	d1f0      	bne.n	8004618 <arm_cfft_f32+0x2c>
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	2301      	movs	r3, #1
 800463a:	4629      	mov	r1, r5
 800463c:	4620      	mov	r0, r4
 800463e:	f000 fa29 	bl	8004a94 <arm_radix8_butterfly_f32>
 8004642:	f1b9 0f00 	cmp.w	r9, #0
 8004646:	d0ea      	beq.n	800461e <arm_cfft_f32+0x32>
 8004648:	68ba      	ldr	r2, [r7, #8]
 800464a:	89b9      	ldrh	r1, [r7, #12]
 800464c:	4620      	mov	r0, r4
 800464e:	f000 f845 	bl	80046dc <arm_bitreversal_32>
 8004652:	f1b8 0f01 	cmp.w	r8, #1
 8004656:	d1e5      	bne.n	8004624 <arm_cfft_f32+0x38>
 8004658:	ee07 5a90 	vmov	s15, r5
 800465c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004660:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004664:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004668:	2d00      	cmp	r5, #0
 800466a:	d0db      	beq.n	8004624 <arm_cfft_f32+0x38>
 800466c:	f104 0108 	add.w	r1, r4, #8
 8004670:	2300      	movs	r3, #0
 8004672:	3301      	adds	r3, #1
 8004674:	429d      	cmp	r5, r3
 8004676:	f101 0108 	add.w	r1, r1, #8
 800467a:	ed11 7a04 	vldr	s14, [r1, #-16]
 800467e:	ed51 7a03 	vldr	s15, [r1, #-12]
 8004682:	ee27 7a26 	vmul.f32	s14, s14, s13
 8004686:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800468a:	ed01 7a04 	vstr	s14, [r1, #-16]
 800468e:	ed41 7a03 	vstr	s15, [r1, #-12]
 8004692:	d1ee      	bne.n	8004672 <arm_cfft_f32+0x86>
 8004694:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004698:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800469c:	d0cb      	beq.n	8004636 <arm_cfft_f32+0x4a>
 800469e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80046a2:	d0b5      	beq.n	8004610 <arm_cfft_f32+0x24>
 80046a4:	e7b8      	b.n	8004618 <arm_cfft_f32+0x2c>
 80046a6:	2d10      	cmp	r5, #16
 80046a8:	d0b2      	beq.n	8004610 <arm_cfft_f32+0x24>
 80046aa:	2d20      	cmp	r5, #32
 80046ac:	d1b4      	bne.n	8004618 <arm_cfft_f32+0x2c>
 80046ae:	4621      	mov	r1, r4
 80046b0:	4638      	mov	r0, r7
 80046b2:	f7ff fd45 	bl	8004140 <arm_cfft_radix8by4_f32>
 80046b6:	e7af      	b.n	8004618 <arm_cfft_f32+0x2c>
 80046b8:	b16d      	cbz	r5, 80046d6 <arm_cfft_f32+0xea>
 80046ba:	310c      	adds	r1, #12
 80046bc:	2600      	movs	r6, #0
 80046be:	ed51 7a02 	vldr	s15, [r1, #-8]
 80046c2:	3601      	adds	r6, #1
 80046c4:	eef1 7a67 	vneg.f32	s15, s15
 80046c8:	42b5      	cmp	r5, r6
 80046ca:	ed41 7a02 	vstr	s15, [r1, #-8]
 80046ce:	f101 0108 	add.w	r1, r1, #8
 80046d2:	d1f4      	bne.n	80046be <arm_cfft_f32+0xd2>
 80046d4:	e793      	b.n	80045fe <arm_cfft_f32+0x12>
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d0a4      	beq.n	8004624 <arm_cfft_f32+0x38>
 80046da:	e7b5      	b.n	8004648 <arm_cfft_f32+0x5c>

080046dc <arm_bitreversal_32>:
 80046dc:	b1e9      	cbz	r1, 800471a <arm_bitreversal_32+0x3e>
 80046de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046e0:	2500      	movs	r5, #0
 80046e2:	f102 0e02 	add.w	lr, r2, #2
 80046e6:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 80046ea:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 80046ee:	08a4      	lsrs	r4, r4, #2
 80046f0:	089b      	lsrs	r3, r3, #2
 80046f2:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 80046f6:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 80046fa:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 80046fe:	00a6      	lsls	r6, r4, #2
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8004706:	3304      	adds	r3, #4
 8004708:	1d34      	adds	r4, r6, #4
 800470a:	3502      	adds	r5, #2
 800470c:	58c6      	ldr	r6, [r0, r3]
 800470e:	5907      	ldr	r7, [r0, r4]
 8004710:	50c7      	str	r7, [r0, r3]
 8004712:	428d      	cmp	r5, r1
 8004714:	5106      	str	r6, [r0, r4]
 8004716:	d3e6      	bcc.n	80046e6 <arm_bitreversal_32+0xa>
 8004718:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800471a:	4770      	bx	lr

0800471c <arm_cmplx_mag_f32>:
 800471c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004720:	ed2d 8b02 	vpush	{d8}
 8004724:	0897      	lsrs	r7, r2, #2
 8004726:	b084      	sub	sp, #16
 8004728:	d077      	beq.n	800481a <arm_cmplx_mag_f32+0xfe>
 800472a:	f04f 0800 	mov.w	r8, #0
 800472e:	f100 0420 	add.w	r4, r0, #32
 8004732:	f101 0510 	add.w	r5, r1, #16
 8004736:	463e      	mov	r6, r7
 8004738:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 800473c:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 8004740:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004744:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004748:	ee30 0a27 	vadd.f32	s0, s0, s15
 800474c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004754:	f2c0 80c5 	blt.w	80048e2 <arm_cmplx_mag_f32+0x1c6>
 8004758:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800475c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004760:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8004764:	f100 80cb 	bmi.w	80048fe <arm_cmplx_mag_f32+0x1e2>
 8004768:	ed05 8a04 	vstr	s16, [r5, #-16]
 800476c:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 8004770:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 8004774:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004778:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800477c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004780:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004788:	f2c0 80a8 	blt.w	80048dc <arm_cmplx_mag_f32+0x1c0>
 800478c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8004790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004794:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8004798:	f100 80a8 	bmi.w	80048ec <arm_cmplx_mag_f32+0x1d0>
 800479c:	ed05 8a03 	vstr	s16, [r5, #-12]
 80047a0:	ed14 0a04 	vldr	s0, [r4, #-16]
 80047a4:	ed54 7a03 	vldr	s15, [r4, #-12]
 80047a8:	ee20 0a00 	vmul.f32	s0, s0, s0
 80047ac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80047b0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80047b4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80047b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047bc:	f2c0 808b 	blt.w	80048d6 <arm_cmplx_mag_f32+0x1ba>
 80047c0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80047c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047c8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80047cc:	f100 80a9 	bmi.w	8004922 <arm_cmplx_mag_f32+0x206>
 80047d0:	ed05 8a02 	vstr	s16, [r5, #-8]
 80047d4:	ed14 0a02 	vldr	s0, [r4, #-8]
 80047d8:	ed54 7a01 	vldr	s15, [r4, #-4]
 80047dc:	ee20 0a00 	vmul.f32	s0, s0, s0
 80047e0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80047e4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80047e8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80047ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f0:	db6e      	blt.n	80048d0 <arm_cmplx_mag_f32+0x1b4>
 80047f2:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80047f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047fa:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80047fe:	f100 8087 	bmi.w	8004910 <arm_cmplx_mag_f32+0x1f4>
 8004802:	ed05 8a01 	vstr	s16, [r5, #-4]
 8004806:	3e01      	subs	r6, #1
 8004808:	f104 0420 	add.w	r4, r4, #32
 800480c:	f105 0510 	add.w	r5, r5, #16
 8004810:	d192      	bne.n	8004738 <arm_cmplx_mag_f32+0x1c>
 8004812:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 8004816:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800481a:	f012 0203 	ands.w	r2, r2, #3
 800481e:	d052      	beq.n	80048c6 <arm_cmplx_mag_f32+0x1aa>
 8004820:	ed90 0a00 	vldr	s0, [r0]
 8004824:	edd0 7a01 	vldr	s15, [r0, #4]
 8004828:	ee20 0a00 	vmul.f32	s0, s0, s0
 800482c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004830:	2300      	movs	r3, #0
 8004832:	ee37 0a80 	vadd.f32	s0, s15, s0
 8004836:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800483a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800483e:	bfb8      	it	lt
 8004840:	600b      	strlt	r3, [r1, #0]
 8004842:	db08      	blt.n	8004856 <arm_cmplx_mag_f32+0x13a>
 8004844:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8004848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800484c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8004850:	d479      	bmi.n	8004946 <arm_cmplx_mag_f32+0x22a>
 8004852:	ed81 8a00 	vstr	s16, [r1]
 8004856:	3a01      	subs	r2, #1
 8004858:	d035      	beq.n	80048c6 <arm_cmplx_mag_f32+0x1aa>
 800485a:	ed90 0a02 	vldr	s0, [r0, #8]
 800485e:	edd0 7a03 	vldr	s15, [r0, #12]
 8004862:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004866:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800486a:	2300      	movs	r3, #0
 800486c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8004870:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004878:	bfb8      	it	lt
 800487a:	604b      	strlt	r3, [r1, #4]
 800487c:	db08      	blt.n	8004890 <arm_cmplx_mag_f32+0x174>
 800487e:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8004882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004886:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800488a:	d453      	bmi.n	8004934 <arm_cmplx_mag_f32+0x218>
 800488c:	ed81 8a01 	vstr	s16, [r1, #4]
 8004890:	2a01      	cmp	r2, #1
 8004892:	d018      	beq.n	80048c6 <arm_cmplx_mag_f32+0x1aa>
 8004894:	ed90 0a04 	vldr	s0, [r0, #16]
 8004898:	edd0 7a05 	vldr	s15, [r0, #20]
 800489c:	ee20 0a00 	vmul.f32	s0, s0, s0
 80048a0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80048a4:	2300      	movs	r3, #0
 80048a6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80048aa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80048ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048b2:	db19      	blt.n	80048e8 <arm_cmplx_mag_f32+0x1cc>
 80048b4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80048b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048bc:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80048c0:	d44a      	bmi.n	8004958 <arm_cmplx_mag_f32+0x23c>
 80048c2:	ed81 8a02 	vstr	s16, [r1, #8]
 80048c6:	b004      	add	sp, #16
 80048c8:	ecbd 8b02 	vpop	{d8}
 80048cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048d0:	f845 8c04 	str.w	r8, [r5, #-4]
 80048d4:	e797      	b.n	8004806 <arm_cmplx_mag_f32+0xea>
 80048d6:	f845 8c08 	str.w	r8, [r5, #-8]
 80048da:	e77b      	b.n	80047d4 <arm_cmplx_mag_f32+0xb8>
 80048dc:	f845 8c0c 	str.w	r8, [r5, #-12]
 80048e0:	e75e      	b.n	80047a0 <arm_cmplx_mag_f32+0x84>
 80048e2:	f845 8c10 	str.w	r8, [r5, #-16]
 80048e6:	e741      	b.n	800476c <arm_cmplx_mag_f32+0x50>
 80048e8:	608b      	str	r3, [r1, #8]
 80048ea:	e7ec      	b.n	80048c6 <arm_cmplx_mag_f32+0x1aa>
 80048ec:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80048f0:	9001      	str	r0, [sp, #4]
 80048f2:	f000 fc77 	bl	80051e4 <sqrtf>
 80048f6:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80048fa:	9801      	ldr	r0, [sp, #4]
 80048fc:	e74e      	b.n	800479c <arm_cmplx_mag_f32+0x80>
 80048fe:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8004902:	9001      	str	r0, [sp, #4]
 8004904:	f000 fc6e 	bl	80051e4 <sqrtf>
 8004908:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800490c:	9801      	ldr	r0, [sp, #4]
 800490e:	e72b      	b.n	8004768 <arm_cmplx_mag_f32+0x4c>
 8004910:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8004914:	9001      	str	r0, [sp, #4]
 8004916:	f000 fc65 	bl	80051e4 <sqrtf>
 800491a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800491e:	9801      	ldr	r0, [sp, #4]
 8004920:	e76f      	b.n	8004802 <arm_cmplx_mag_f32+0xe6>
 8004922:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8004926:	9001      	str	r0, [sp, #4]
 8004928:	f000 fc5c 	bl	80051e4 <sqrtf>
 800492c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8004930:	9801      	ldr	r0, [sp, #4]
 8004932:	e74d      	b.n	80047d0 <arm_cmplx_mag_f32+0xb4>
 8004934:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004938:	9201      	str	r2, [sp, #4]
 800493a:	f000 fc53 	bl	80051e4 <sqrtf>
 800493e:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8004942:	9903      	ldr	r1, [sp, #12]
 8004944:	e7a2      	b.n	800488c <arm_cmplx_mag_f32+0x170>
 8004946:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800494a:	9201      	str	r2, [sp, #4]
 800494c:	f000 fc4a 	bl	80051e4 <sqrtf>
 8004950:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8004954:	9903      	ldr	r1, [sp, #12]
 8004956:	e77c      	b.n	8004852 <arm_cmplx_mag_f32+0x136>
 8004958:	9101      	str	r1, [sp, #4]
 800495a:	f000 fc43 	bl	80051e4 <sqrtf>
 800495e:	9901      	ldr	r1, [sp, #4]
 8004960:	e7af      	b.n	80048c2 <arm_cmplx_mag_f32+0x1a6>
 8004962:	bf00      	nop

08004964 <arm_scale_f32>:
 8004964:	b470      	push	{r4, r5, r6}
 8004966:	0896      	lsrs	r6, r2, #2
 8004968:	d026      	beq.n	80049b8 <arm_scale_f32+0x54>
 800496a:	f100 0410 	add.w	r4, r0, #16
 800496e:	f101 0310 	add.w	r3, r1, #16
 8004972:	4635      	mov	r5, r6
 8004974:	ed14 6a03 	vldr	s12, [r4, #-12]
 8004978:	ed54 6a02 	vldr	s13, [r4, #-8]
 800497c:	ed14 7a01 	vldr	s14, [r4, #-4]
 8004980:	ed54 7a04 	vldr	s15, [r4, #-16]
 8004984:	ee20 6a06 	vmul.f32	s12, s0, s12
 8004988:	ee60 6a26 	vmul.f32	s13, s0, s13
 800498c:	ee20 7a07 	vmul.f32	s14, s0, s14
 8004990:	ee67 7a80 	vmul.f32	s15, s15, s0
 8004994:	3d01      	subs	r5, #1
 8004996:	ed03 6a03 	vstr	s12, [r3, #-12]
 800499a:	ed43 6a02 	vstr	s13, [r3, #-8]
 800499e:	ed03 7a01 	vstr	s14, [r3, #-4]
 80049a2:	ed43 7a04 	vstr	s15, [r3, #-16]
 80049a6:	f104 0410 	add.w	r4, r4, #16
 80049aa:	f103 0310 	add.w	r3, r3, #16
 80049ae:	d1e1      	bne.n	8004974 <arm_scale_f32+0x10>
 80049b0:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 80049b4:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 80049b8:	f012 0203 	ands.w	r2, r2, #3
 80049bc:	d015      	beq.n	80049ea <arm_scale_f32+0x86>
 80049be:	edd0 7a00 	vldr	s15, [r0]
 80049c2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80049c6:	3a01      	subs	r2, #1
 80049c8:	edc1 7a00 	vstr	s15, [r1]
 80049cc:	d00d      	beq.n	80049ea <arm_scale_f32+0x86>
 80049ce:	edd0 7a01 	vldr	s15, [r0, #4]
 80049d2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80049d6:	2a01      	cmp	r2, #1
 80049d8:	edc1 7a01 	vstr	s15, [r1, #4]
 80049dc:	d005      	beq.n	80049ea <arm_scale_f32+0x86>
 80049de:	edd0 7a02 	vldr	s15, [r0, #8]
 80049e2:	ee27 0a80 	vmul.f32	s0, s15, s0
 80049e6:	ed81 0a02 	vstr	s0, [r1, #8]
 80049ea:	bc70      	pop	{r4, r5, r6}
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop

080049f0 <arm_cfft_init_f32>:
 80049f0:	4603      	mov	r3, r0
 80049f2:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80049f6:	f04f 0000 	mov.w	r0, #0
 80049fa:	b410      	push	{r4}
 80049fc:	8019      	strh	r1, [r3, #0]
 80049fe:	6058      	str	r0, [r3, #4]
 8004a00:	d033      	beq.n	8004a6a <arm_cfft_init_f32+0x7a>
 8004a02:	d918      	bls.n	8004a36 <arm_cfft_init_f32+0x46>
 8004a04:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8004a08:	d027      	beq.n	8004a5a <arm_cfft_init_f32+0x6a>
 8004a0a:	d90c      	bls.n	8004a26 <arm_cfft_init_f32+0x36>
 8004a0c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8004a10:	d11e      	bne.n	8004a50 <arm_cfft_init_f32+0x60>
 8004a12:	4a17      	ldr	r2, [pc, #92]	@ (8004a70 <arm_cfft_init_f32+0x80>)
 8004a14:	8994      	ldrh	r4, [r2, #12]
 8004a16:	819c      	strh	r4, [r3, #12]
 8004a18:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8004a1c:	e9c3 2101 	strd	r2, r1, [r3, #4]
 8004a20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8004a2a:	d018      	beq.n	8004a5e <arm_cfft_init_f32+0x6e>
 8004a2c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004a30:	d10e      	bne.n	8004a50 <arm_cfft_init_f32+0x60>
 8004a32:	4a10      	ldr	r2, [pc, #64]	@ (8004a74 <arm_cfft_init_f32+0x84>)
 8004a34:	e7ee      	b.n	8004a14 <arm_cfft_init_f32+0x24>
 8004a36:	2940      	cmp	r1, #64	@ 0x40
 8004a38:	d013      	beq.n	8004a62 <arm_cfft_init_f32+0x72>
 8004a3a:	d903      	bls.n	8004a44 <arm_cfft_init_f32+0x54>
 8004a3c:	2980      	cmp	r1, #128	@ 0x80
 8004a3e:	d107      	bne.n	8004a50 <arm_cfft_init_f32+0x60>
 8004a40:	4a0d      	ldr	r2, [pc, #52]	@ (8004a78 <arm_cfft_init_f32+0x88>)
 8004a42:	e7e7      	b.n	8004a14 <arm_cfft_init_f32+0x24>
 8004a44:	2910      	cmp	r1, #16
 8004a46:	d00e      	beq.n	8004a66 <arm_cfft_init_f32+0x76>
 8004a48:	2920      	cmp	r1, #32
 8004a4a:	d101      	bne.n	8004a50 <arm_cfft_init_f32+0x60>
 8004a4c:	4a0b      	ldr	r2, [pc, #44]	@ (8004a7c <arm_cfft_init_f32+0x8c>)
 8004a4e:	e7e1      	b.n	8004a14 <arm_cfft_init_f32+0x24>
 8004a50:	f04f 30ff 	mov.w	r0, #4294967295
 8004a54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	4a09      	ldr	r2, [pc, #36]	@ (8004a80 <arm_cfft_init_f32+0x90>)
 8004a5c:	e7da      	b.n	8004a14 <arm_cfft_init_f32+0x24>
 8004a5e:	4a09      	ldr	r2, [pc, #36]	@ (8004a84 <arm_cfft_init_f32+0x94>)
 8004a60:	e7d8      	b.n	8004a14 <arm_cfft_init_f32+0x24>
 8004a62:	4a09      	ldr	r2, [pc, #36]	@ (8004a88 <arm_cfft_init_f32+0x98>)
 8004a64:	e7d6      	b.n	8004a14 <arm_cfft_init_f32+0x24>
 8004a66:	4a09      	ldr	r2, [pc, #36]	@ (8004a8c <arm_cfft_init_f32+0x9c>)
 8004a68:	e7d4      	b.n	8004a14 <arm_cfft_init_f32+0x24>
 8004a6a:	4a09      	ldr	r2, [pc, #36]	@ (8004a90 <arm_cfft_init_f32+0xa0>)
 8004a6c:	e7d2      	b.n	8004a14 <arm_cfft_init_f32+0x24>
 8004a6e:	bf00      	nop
 8004a70:	08023468 	.word	0x08023468
 8004a74:	08023408 	.word	0x08023408
 8004a78:	08023418 	.word	0x08023418
 8004a7c:	08023458 	.word	0x08023458
 8004a80:	08023438 	.word	0x08023438
 8004a84:	08023478 	.word	0x08023478
 8004a88:	08023488 	.word	0x08023488
 8004a8c:	08023428 	.word	0x08023428
 8004a90:	08023448 	.word	0x08023448

08004a94 <arm_radix8_butterfly_f32>:
 8004a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a98:	ed2d 8b10 	vpush	{d8-d15}
 8004a9c:	b093      	sub	sp, #76	@ 0x4c
 8004a9e:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	3304      	adds	r3, #4
 8004aa6:	ed9f bac0 	vldr	s22, [pc, #768]	@ 8004da8 <arm_radix8_butterfly_f32+0x314>
 8004aaa:	9010      	str	r0, [sp, #64]	@ 0x40
 8004aac:	468b      	mov	fp, r1
 8004aae:	9311      	str	r3, [sp, #68]	@ 0x44
 8004ab0:	4689      	mov	r9, r1
 8004ab2:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8004ab4:	ea4f 05db 	mov.w	r5, fp, lsr #3
 8004ab8:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 8004abc:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 8004ac0:	eba5 0385 	sub.w	r3, r5, r5, lsl #2
 8004ac4:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 8004ac8:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 8004acc:	eb05 0a85 	add.w	sl, r5, r5, lsl #2
 8004ad0:	9100      	str	r1, [sp, #0]
 8004ad2:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8004ad6:	f108 0004 	add.w	r0, r8, #4
 8004ada:	f10e 0104 	add.w	r1, lr, #4
 8004ade:	462e      	mov	r6, r5
 8004ae0:	4420      	add	r0, r4
 8004ae2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ae6:	4421      	add	r1, r4
 8004ae8:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 8004aec:	960d      	str	r6, [sp, #52]	@ 0x34
 8004aee:	9402      	str	r4, [sp, #8]
 8004af0:	012c      	lsls	r4, r5, #4
 8004af2:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 8004af6:	9403      	str	r4, [sp, #12]
 8004af8:	00ec      	lsls	r4, r5, #3
 8004afa:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8004afc:	9404      	str	r4, [sp, #16]
 8004afe:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 8004b02:	9405      	str	r4, [sp, #20]
 8004b04:	016c      	lsls	r4, r5, #5
 8004b06:	9401      	str	r4, [sp, #4]
 8004b08:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8004b0a:	9c00      	ldr	r4, [sp, #0]
 8004b0c:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 8004b10:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8004b14:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8004b18:	f04f 0c00 	mov.w	ip, #0
 8004b1c:	edd6 6a00 	vldr	s13, [r6]
 8004b20:	edd7 1a00 	vldr	s3, [r7]
 8004b24:	ed15 aa01 	vldr	s20, [r5, #-4]
 8004b28:	edd2 5a00 	vldr	s11, [r2]
 8004b2c:	ed51 9a01 	vldr	s19, [r1, #-4]
 8004b30:	ed94 6a00 	vldr	s12, [r4]
 8004b34:	ed50 7a01 	vldr	s15, [r0, #-4]
 8004b38:	ed93 3a00 	vldr	s6, [r3]
 8004b3c:	ee39 0a86 	vadd.f32	s0, s19, s12
 8004b40:	ee33 2a21 	vadd.f32	s4, s6, s3
 8004b44:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8004b48:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8004b4c:	ee35 7a02 	vadd.f32	s14, s10, s4
 8004b50:	ee34 4a80 	vadd.f32	s8, s9, s0
 8004b54:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004b58:	ee74 6a07 	vadd.f32	s13, s8, s14
 8004b5c:	ee34 4a47 	vsub.f32	s8, s8, s14
 8004b60:	ed45 6a01 	vstr	s13, [r5, #-4]
 8004b64:	ed82 4a00 	vstr	s8, [r2]
 8004b68:	edd0 6a00 	vldr	s13, [r0]
 8004b6c:	ed96 9a01 	vldr	s18, [r6, #4]
 8004b70:	edd3 2a01 	vldr	s5, [r3, #4]
 8004b74:	edd7 8a01 	vldr	s17, [r7, #4]
 8004b78:	edd5 0a00 	vldr	s1, [r5]
 8004b7c:	edd2 3a01 	vldr	s7, [r2, #4]
 8004b80:	ed94 8a01 	vldr	s16, [r4, #4]
 8004b84:	ed91 7a00 	vldr	s14, [r1]
 8004b88:	ee33 3a61 	vsub.f32	s6, s6, s3
 8004b8c:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8004b90:	ee72 aae8 	vsub.f32	s21, s5, s17
 8004b94:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8004b98:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8004b9c:	ee77 7a83 	vadd.f32	s15, s15, s6
 8004ba0:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8004ba4:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8004ba8:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8004bac:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8004bb0:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8004bb4:	ee77 0a08 	vadd.f32	s1, s14, s16
 8004bb8:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8004bbc:	ee37 7a48 	vsub.f32	s14, s14, s16
 8004bc0:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8004bc4:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8004bc8:	ee76 6a89 	vadd.f32	s13, s13, s18
 8004bcc:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8004bd0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8004bd4:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8004bd8:	ee35 5a42 	vsub.f32	s10, s10, s4
 8004bdc:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8004be0:	ee33 2a20 	vadd.f32	s4, s6, s1
 8004be4:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8004be8:	ee33 3a60 	vsub.f32	s6, s6, s1
 8004bec:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8004bf0:	ee77 0a01 	vadd.f32	s1, s14, s2
 8004bf4:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8004bf8:	ee37 7a41 	vsub.f32	s14, s14, s2
 8004bfc:	ee73 1a84 	vadd.f32	s3, s7, s8
 8004c00:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8004c04:	ee76 3a27 	vadd.f32	s7, s12, s15
 8004c08:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004c0c:	ee32 8a00 	vadd.f32	s16, s4, s0
 8004c10:	ee33 1a45 	vsub.f32	s2, s6, s10
 8004c14:	ee32 2a40 	vsub.f32	s4, s4, s0
 8004c18:	ee35 5a03 	vadd.f32	s10, s10, s6
 8004c1c:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8004c20:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8004c24:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8004c28:	ee34 6a67 	vsub.f32	s12, s8, s15
 8004c2c:	ee75 4a87 	vadd.f32	s9, s11, s14
 8004c30:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8004c34:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8004c38:	ee77 7a84 	vadd.f32	s15, s15, s8
 8004c3c:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8004c40:	44dc      	add	ip, fp
 8004c42:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8004c46:	45e1      	cmp	r9, ip
 8004c48:	ed85 8a00 	vstr	s16, [r5]
 8004c4c:	ed82 2a01 	vstr	s4, [r2, #4]
 8004c50:	4455      	add	r5, sl
 8004c52:	ed01 0a01 	vstr	s0, [r1, #-4]
 8004c56:	4452      	add	r2, sl
 8004c58:	edc4 6a00 	vstr	s13, [r4]
 8004c5c:	ed81 1a00 	vstr	s2, [r1]
 8004c60:	ed84 5a01 	vstr	s10, [r4, #4]
 8004c64:	4451      	add	r1, sl
 8004c66:	ed00 3a01 	vstr	s6, [r0, #-4]
 8004c6a:	4454      	add	r4, sl
 8004c6c:	edc7 2a00 	vstr	s5, [r7]
 8004c70:	edc6 4a00 	vstr	s9, [r6]
 8004c74:	ed83 7a00 	vstr	s14, [r3]
 8004c78:	edc0 5a00 	vstr	s11, [r0]
 8004c7c:	edc7 3a01 	vstr	s7, [r7, #4]
 8004c80:	4450      	add	r0, sl
 8004c82:	ed86 6a01 	vstr	s12, [r6, #4]
 8004c86:	4457      	add	r7, sl
 8004c88:	edc3 7a01 	vstr	s15, [r3, #4]
 8004c8c:	4456      	add	r6, sl
 8004c8e:	4453      	add	r3, sl
 8004c90:	f63f af44 	bhi.w	8004b1c <arm_radix8_butterfly_f32+0x88>
 8004c94:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004c96:	2b07      	cmp	r3, #7
 8004c98:	f240 81c3 	bls.w	8005022 <arm_radix8_butterfly_f32+0x58e>
 8004c9c:	9805      	ldr	r0, [sp, #20]
 8004c9e:	9a01      	ldr	r2, [sp, #4]
 8004ca0:	9b03      	ldr	r3, [sp, #12]
 8004ca2:	9d04      	ldr	r5, [sp, #16]
 8004ca4:	9902      	ldr	r1, [sp, #8]
 8004ca6:	f100 0c08 	add.w	ip, r0, #8
 8004caa:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8004cac:	3208      	adds	r2, #8
 8004cae:	1882      	adds	r2, r0, r2
 8004cb0:	3308      	adds	r3, #8
 8004cb2:	920a      	str	r2, [sp, #40]	@ 0x28
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	18d3      	adds	r3, r2, r3
 8004cb8:	3108      	adds	r1, #8
 8004cba:	3508      	adds	r5, #8
 8004cbc:	1851      	adds	r1, r2, r1
 8004cbe:	9307      	str	r3, [sp, #28]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	442a      	add	r2, r5
 8004cc4:	9206      	str	r2, [sp, #24]
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	4462      	add	r2, ip
 8004cca:	f10e 0e0c 	add.w	lr, lr, #12
 8004cce:	9205      	str	r2, [sp, #20]
 8004cd0:	461a      	mov	r2, r3
 8004cd2:	4472      	add	r2, lr
 8004cd4:	f108 0808 	add.w	r8, r8, #8
 8004cd8:	330c      	adds	r3, #12
 8004cda:	4440      	add	r0, r8
 8004cdc:	f04f 0e00 	mov.w	lr, #0
 8004ce0:	9203      	str	r2, [sp, #12]
 8004ce2:	9304      	str	r3, [sp, #16]
 8004ce4:	465a      	mov	r2, fp
 8004ce6:	464b      	mov	r3, r9
 8004ce8:	46f3      	mov	fp, lr
 8004cea:	46d1      	mov	r9, sl
 8004cec:	9009      	str	r0, [sp, #36]	@ 0x24
 8004cee:	9108      	str	r1, [sp, #32]
 8004cf0:	f04f 0801 	mov.w	r8, #1
 8004cf4:	469a      	mov	sl, r3
 8004cf6:	4696      	mov	lr, r2
 8004cf8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004cfa:	449b      	add	fp, r3
 8004cfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004cfe:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004d02:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8004d06:	eb02 00cb 	add.w	r0, r2, fp, lsl #3
 8004d0a:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 8004d0e:	eb04 05cb 	add.w	r5, r4, fp, lsl #3
 8004d12:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 8004d16:	930c      	str	r3, [sp, #48]	@ 0x30
 8004d18:	eb06 07cb 	add.w	r7, r6, fp, lsl #3
 8004d1c:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 8004d20:	920b      	str	r2, [sp, #44]	@ 0x2c
 8004d22:	eb07 1203 	add.w	r2, r7, r3, lsl #4
 8004d26:	eb02 0ccb 	add.w	ip, r2, fp, lsl #3
 8004d2a:	eb0c 03cb 	add.w	r3, ip, fp, lsl #3
 8004d2e:	9202      	str	r2, [sp, #8]
 8004d30:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8004d34:	9301      	str	r3, [sp, #4]
 8004d36:	4613      	mov	r3, r2
 8004d38:	edd3 da01 	vldr	s27, [r3, #4]
 8004d3c:	9b01      	ldr	r3, [sp, #4]
 8004d3e:	edd0 7a00 	vldr	s15, [r0]
 8004d42:	ed93 da01 	vldr	s26, [r3, #4]
 8004d46:	9b02      	ldr	r3, [sp, #8]
 8004d48:	edcd 7a02 	vstr	s15, [sp, #8]
 8004d4c:	ed93 ca01 	vldr	s24, [r3, #4]
 8004d50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d52:	eddc ca01 	vldr	s25, [ip, #4]
 8004d56:	edd3 7a00 	vldr	s15, [r3]
 8004d5a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004d5c:	edcd 7a01 	vstr	s15, [sp, #4]
 8004d60:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8004d64:	eb02 01cb 	add.w	r1, r2, fp, lsl #3
 8004d68:	9200      	str	r2, [sp, #0]
 8004d6a:	eb01 02cb 	add.w	r2, r1, fp, lsl #3
 8004d6e:	edd3 7a00 	vldr	s15, [r3]
 8004d72:	ed92 fa01 	vldr	s30, [r2, #4]
 8004d76:	9a00      	ldr	r2, [sp, #0]
 8004d78:	edd1 ea01 	vldr	s29, [r1, #4]
 8004d7c:	ed92 ea01 	vldr	s28, [r2, #4]
 8004d80:	edd7 ba00 	vldr	s23, [r7]
 8004d84:	edd6 aa00 	vldr	s21, [r6]
 8004d88:	ed95 aa00 	vldr	s20, [r5]
 8004d8c:	edd4 9a00 	vldr	s19, [r4]
 8004d90:	edcd 7a00 	vstr	s15, [sp]
 8004d94:	e9dd 7603 	ldrd	r7, r6, [sp, #12]
 8004d98:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 8004d9c:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8004da0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 8004da4:	46c4      	mov	ip, r8
 8004da6:	e001      	b.n	8004dac <arm_radix8_butterfly_f32+0x318>
 8004da8:	3f3504f3 	.word	0x3f3504f3
 8004dac:	ed91 6a00 	vldr	s12, [r1]
 8004db0:	ed93 5a00 	vldr	s10, [r3]
 8004db4:	edd0 fa00 	vldr	s31, [r0]
 8004db8:	edd4 7a00 	vldr	s15, [r4]
 8004dbc:	ed95 7a00 	vldr	s14, [r5]
 8004dc0:	ed56 3a01 	vldr	s7, [r6, #-4]
 8004dc4:	ed17 3a01 	vldr	s6, [r7, #-4]
 8004dc8:	ed92 2a00 	vldr	s4, [r2]
 8004dcc:	ed96 0a00 	vldr	s0, [r6]
 8004dd0:	ee33 8a85 	vadd.f32	s16, s7, s10
 8004dd4:	ee32 1a06 	vadd.f32	s2, s4, s12
 8004dd8:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8004ddc:	ee77 4a87 	vadd.f32	s9, s15, s14
 8004de0:	ee78 1a04 	vadd.f32	s3, s16, s8
 8004de4:	ee71 6a24 	vadd.f32	s13, s2, s9
 8004de8:	ee32 2a46 	vsub.f32	s4, s4, s12
 8004dec:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8004df0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004df4:	ed06 6a01 	vstr	s12, [r6, #-4]
 8004df8:	edd4 8a01 	vldr	s17, [r4, #4]
 8004dfc:	ed92 9a01 	vldr	s18, [r2, #4]
 8004e00:	edd7 0a00 	vldr	s1, [r7]
 8004e04:	edd1 2a01 	vldr	s5, [r1, #4]
 8004e08:	ed95 7a01 	vldr	s14, [r5, #4]
 8004e0c:	ed93 6a01 	vldr	s12, [r3, #4]
 8004e10:	edd0 5a01 	vldr	s11, [r0, #4]
 8004e14:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8004e18:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8004e1c:	ee39 5a62 	vsub.f32	s10, s18, s5
 8004e20:	ee78 fac7 	vsub.f32	s31, s17, s14
 8004e24:	ee38 4a44 	vsub.f32	s8, s16, s8
 8004e28:	ee38 7a87 	vadd.f32	s14, s17, s14
 8004e2c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8004e30:	ee79 2a22 	vadd.f32	s5, s18, s5
 8004e34:	ee32 9a27 	vadd.f32	s18, s4, s15
 8004e38:	ee72 7a67 	vsub.f32	s15, s4, s15
 8004e3c:	ee30 2a06 	vadd.f32	s4, s0, s12
 8004e40:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8004e44:	ee71 4a64 	vsub.f32	s9, s2, s9
 8004e48:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8004e4c:	ee32 1a08 	vadd.f32	s2, s4, s16
 8004e50:	ee72 fa87 	vadd.f32	s31, s5, s14
 8004e54:	ee32 2a48 	vsub.f32	s4, s4, s16
 8004e58:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8004e5c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8004e60:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8004e64:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8004e68:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8004e6c:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8004e70:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8004e74:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8004e78:	ee30 6a46 	vsub.f32	s12, s0, s12
 8004e7c:	ee74 0a22 	vadd.f32	s1, s8, s5
 8004e80:	ee36 0a28 	vadd.f32	s0, s12, s17
 8004e84:	ee74 2a62 	vsub.f32	s5, s8, s5
 8004e88:	ee36 6a68 	vsub.f32	s12, s12, s17
 8004e8c:	ee32 4a64 	vsub.f32	s8, s4, s9
 8004e90:	ee73 8a09 	vadd.f32	s17, s6, s18
 8004e94:	ee74 4a82 	vadd.f32	s9, s9, s4
 8004e98:	ee33 9a49 	vsub.f32	s18, s6, s18
 8004e9c:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8004ea0:	ee35 3a85 	vadd.f32	s6, s11, s10
 8004ea4:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8004ea8:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8004eac:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8004eb0:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8004eb4:	ee30 7a68 	vsub.f32	s14, s0, s17
 8004eb8:	ee35 8a03 	vadd.f32	s16, s10, s6
 8004ebc:	ee38 0a80 	vadd.f32	s0, s17, s0
 8004ec0:	ee73 3a82 	vadd.f32	s7, s7, s4
 8004ec4:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8004ec8:	ed9d 2a00 	vldr	s4, [sp]
 8004ecc:	eddd 1a01 	vldr	s3, [sp, #4]
 8004ed0:	ee35 5a43 	vsub.f32	s10, s10, s6
 8004ed4:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8004ed8:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8004edc:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8004ee0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8004ee4:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8004ee8:	ee76 5a49 	vsub.f32	s11, s12, s18
 8004eec:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8004ef0:	ee39 6a06 	vadd.f32	s12, s18, s12
 8004ef4:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8004ef8:	ee21 4a84 	vmul.f32	s8, s3, s8
 8004efc:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8004f00:	ee22 7a07 	vmul.f32	s14, s4, s14
 8004f04:	ee22 2a08 	vmul.f32	s4, s4, s16
 8004f08:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8004f0c:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8004f10:	ee31 1a09 	vadd.f32	s2, s2, s18
 8004f14:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8004f18:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8004f1c:	ee74 0a60 	vsub.f32	s1, s8, s1
 8004f20:	ee37 7a48 	vsub.f32	s14, s14, s16
 8004f24:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8004f28:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8004f2c:	ee72 1a21 	vadd.f32	s3, s4, s3
 8004f30:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8004f34:	ee38 2a89 	vadd.f32	s4, s17, s18
 8004f38:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8004f3c:	ee38 8a04 	vadd.f32	s16, s16, s8
 8004f40:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8004f44:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8004f48:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8004f4c:	eddd 5a02 	vldr	s11, [sp, #8]
 8004f50:	edc6 fa00 	vstr	s31, [r6]
 8004f54:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8004f58:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8004f5c:	ee30 0a45 	vsub.f32	s0, s0, s10
 8004f60:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8004f64:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8004f68:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8004f6c:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8004f70:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8004f74:	ee25 6a86 	vmul.f32	s12, s11, s12
 8004f78:	ee74 4a89 	vadd.f32	s9, s9, s18
 8004f7c:	ee34 3a43 	vsub.f32	s6, s8, s6
 8004f80:	ee78 8a85 	vadd.f32	s17, s17, s10
 8004f84:	ee36 6a67 	vsub.f32	s12, s12, s15
 8004f88:	44f4      	add	ip, lr
 8004f8a:	45e2      	cmp	sl, ip
 8004f8c:	edc3 3a00 	vstr	s7, [r3]
 8004f90:	edc3 6a01 	vstr	s13, [r3, #4]
 8004f94:	444e      	add	r6, r9
 8004f96:	ed07 1a01 	vstr	s2, [r7, #-4]
 8004f9a:	edc7 0a00 	vstr	s1, [r7]
 8004f9e:	444b      	add	r3, r9
 8004fa0:	ed80 2a00 	vstr	s4, [r0]
 8004fa4:	edc0 2a01 	vstr	s5, [r0, #4]
 8004fa8:	444f      	add	r7, r9
 8004faa:	edc2 1a00 	vstr	s3, [r2]
 8004fae:	ed82 7a01 	vstr	s14, [r2, #4]
 8004fb2:	4448      	add	r0, r9
 8004fb4:	ed85 8a00 	vstr	s16, [r5]
 8004fb8:	ed85 0a01 	vstr	s0, [r5, #4]
 8004fbc:	444a      	add	r2, r9
 8004fbe:	edc1 4a00 	vstr	s9, [r1]
 8004fc2:	444d      	add	r5, r9
 8004fc4:	ed81 3a01 	vstr	s6, [r1, #4]
 8004fc8:	edc4 8a00 	vstr	s17, [r4]
 8004fcc:	ed84 6a01 	vstr	s12, [r4, #4]
 8004fd0:	4449      	add	r1, r9
 8004fd2:	444c      	add	r4, r9
 8004fd4:	f63f aeea 	bhi.w	8004dac <arm_radix8_butterfly_f32+0x318>
 8004fd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004fda:	3308      	adds	r3, #8
 8004fdc:	930a      	str	r3, [sp, #40]	@ 0x28
 8004fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fe0:	3308      	adds	r3, #8
 8004fe2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fe4:	9b08      	ldr	r3, [sp, #32]
 8004fe6:	3308      	adds	r3, #8
 8004fe8:	9308      	str	r3, [sp, #32]
 8004fea:	9b07      	ldr	r3, [sp, #28]
 8004fec:	3308      	adds	r3, #8
 8004fee:	9307      	str	r3, [sp, #28]
 8004ff0:	9b06      	ldr	r3, [sp, #24]
 8004ff2:	3308      	adds	r3, #8
 8004ff4:	9306      	str	r3, [sp, #24]
 8004ff6:	9b05      	ldr	r3, [sp, #20]
 8004ff8:	3308      	adds	r3, #8
 8004ffa:	9305      	str	r3, [sp, #20]
 8004ffc:	9b04      	ldr	r3, [sp, #16]
 8004ffe:	3308      	adds	r3, #8
 8005000:	9304      	str	r3, [sp, #16]
 8005002:	9b03      	ldr	r3, [sp, #12]
 8005004:	3308      	adds	r3, #8
 8005006:	9303      	str	r3, [sp, #12]
 8005008:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800500a:	f108 0801 	add.w	r8, r8, #1
 800500e:	4543      	cmp	r3, r8
 8005010:	f47f ae72 	bne.w	8004cf8 <arm_radix8_butterfly_f32+0x264>
 8005014:	469b      	mov	fp, r3
 8005016:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005018:	00db      	lsls	r3, r3, #3
 800501a:	b29b      	uxth	r3, r3
 800501c:	46d1      	mov	r9, sl
 800501e:	930e      	str	r3, [sp, #56]	@ 0x38
 8005020:	e547      	b.n	8004ab2 <arm_radix8_butterfly_f32+0x1e>
 8005022:	b013      	add	sp, #76	@ 0x4c
 8005024:	ecbd 8b10 	vpop	{d8-d15}
 8005028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800502c <memset>:
 800502c:	4402      	add	r2, r0
 800502e:	4603      	mov	r3, r0
 8005030:	4293      	cmp	r3, r2
 8005032:	d100      	bne.n	8005036 <memset+0xa>
 8005034:	4770      	bx	lr
 8005036:	f803 1b01 	strb.w	r1, [r3], #1
 800503a:	e7f9      	b.n	8005030 <memset+0x4>

0800503c <__errno>:
 800503c:	4b01      	ldr	r3, [pc, #4]	@ (8005044 <__errno+0x8>)
 800503e:	6818      	ldr	r0, [r3, #0]
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	2000000c 	.word	0x2000000c

08005048 <__libc_init_array>:
 8005048:	b570      	push	{r4, r5, r6, lr}
 800504a:	4d0d      	ldr	r5, [pc, #52]	@ (8005080 <__libc_init_array+0x38>)
 800504c:	4c0d      	ldr	r4, [pc, #52]	@ (8005084 <__libc_init_array+0x3c>)
 800504e:	1b64      	subs	r4, r4, r5
 8005050:	10a4      	asrs	r4, r4, #2
 8005052:	2600      	movs	r6, #0
 8005054:	42a6      	cmp	r6, r4
 8005056:	d109      	bne.n	800506c <__libc_init_array+0x24>
 8005058:	4d0b      	ldr	r5, [pc, #44]	@ (8005088 <__libc_init_array+0x40>)
 800505a:	4c0c      	ldr	r4, [pc, #48]	@ (800508c <__libc_init_array+0x44>)
 800505c:	f000 ffd4 	bl	8006008 <_init>
 8005060:	1b64      	subs	r4, r4, r5
 8005062:	10a4      	asrs	r4, r4, #2
 8005064:	2600      	movs	r6, #0
 8005066:	42a6      	cmp	r6, r4
 8005068:	d105      	bne.n	8005076 <__libc_init_array+0x2e>
 800506a:	bd70      	pop	{r4, r5, r6, pc}
 800506c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005070:	4798      	blx	r3
 8005072:	3601      	adds	r6, #1
 8005074:	e7ee      	b.n	8005054 <__libc_init_array+0xc>
 8005076:	f855 3b04 	ldr.w	r3, [r5], #4
 800507a:	4798      	blx	r3
 800507c:	3601      	adds	r6, #1
 800507e:	e7f2      	b.n	8005066 <__libc_init_array+0x1e>
 8005080:	080234e0 	.word	0x080234e0
 8005084:	080234e0 	.word	0x080234e0
 8005088:	080234e0 	.word	0x080234e0
 800508c:	080234e4 	.word	0x080234e4

08005090 <memcpy>:
 8005090:	440a      	add	r2, r1
 8005092:	4291      	cmp	r1, r2
 8005094:	f100 33ff 	add.w	r3, r0, #4294967295
 8005098:	d100      	bne.n	800509c <memcpy+0xc>
 800509a:	4770      	bx	lr
 800509c:	b510      	push	{r4, lr}
 800509e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050a6:	4291      	cmp	r1, r2
 80050a8:	d1f9      	bne.n	800509e <memcpy+0xe>
 80050aa:	bd10      	pop	{r4, pc}

080050ac <pow>:
 80050ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ae:	ed2d 8b02 	vpush	{d8}
 80050b2:	eeb0 8a40 	vmov.f32	s16, s0
 80050b6:	eef0 8a60 	vmov.f32	s17, s1
 80050ba:	ec55 4b11 	vmov	r4, r5, d1
 80050be:	f000 f997 	bl	80053f0 <__ieee754_pow>
 80050c2:	4622      	mov	r2, r4
 80050c4:	462b      	mov	r3, r5
 80050c6:	4620      	mov	r0, r4
 80050c8:	4629      	mov	r1, r5
 80050ca:	ec57 6b10 	vmov	r6, r7, d0
 80050ce:	f7fb fcd9 	bl	8000a84 <__aeabi_dcmpun>
 80050d2:	2800      	cmp	r0, #0
 80050d4:	d13b      	bne.n	800514e <pow+0xa2>
 80050d6:	ec51 0b18 	vmov	r0, r1, d8
 80050da:	2200      	movs	r2, #0
 80050dc:	2300      	movs	r3, #0
 80050de:	f7fb fc9f 	bl	8000a20 <__aeabi_dcmpeq>
 80050e2:	b1b8      	cbz	r0, 8005114 <pow+0x68>
 80050e4:	2200      	movs	r2, #0
 80050e6:	2300      	movs	r3, #0
 80050e8:	4620      	mov	r0, r4
 80050ea:	4629      	mov	r1, r5
 80050ec:	f7fb fc98 	bl	8000a20 <__aeabi_dcmpeq>
 80050f0:	2800      	cmp	r0, #0
 80050f2:	d146      	bne.n	8005182 <pow+0xd6>
 80050f4:	ec45 4b10 	vmov	d0, r4, r5
 80050f8:	f000 f892 	bl	8005220 <finite>
 80050fc:	b338      	cbz	r0, 800514e <pow+0xa2>
 80050fe:	2200      	movs	r2, #0
 8005100:	2300      	movs	r3, #0
 8005102:	4620      	mov	r0, r4
 8005104:	4629      	mov	r1, r5
 8005106:	f7fb fc95 	bl	8000a34 <__aeabi_dcmplt>
 800510a:	b300      	cbz	r0, 800514e <pow+0xa2>
 800510c:	f7ff ff96 	bl	800503c <__errno>
 8005110:	2322      	movs	r3, #34	@ 0x22
 8005112:	e01b      	b.n	800514c <pow+0xa0>
 8005114:	ec47 6b10 	vmov	d0, r6, r7
 8005118:	f000 f882 	bl	8005220 <finite>
 800511c:	b9e0      	cbnz	r0, 8005158 <pow+0xac>
 800511e:	eeb0 0a48 	vmov.f32	s0, s16
 8005122:	eef0 0a68 	vmov.f32	s1, s17
 8005126:	f000 f87b 	bl	8005220 <finite>
 800512a:	b1a8      	cbz	r0, 8005158 <pow+0xac>
 800512c:	ec45 4b10 	vmov	d0, r4, r5
 8005130:	f000 f876 	bl	8005220 <finite>
 8005134:	b180      	cbz	r0, 8005158 <pow+0xac>
 8005136:	4632      	mov	r2, r6
 8005138:	463b      	mov	r3, r7
 800513a:	4630      	mov	r0, r6
 800513c:	4639      	mov	r1, r7
 800513e:	f7fb fca1 	bl	8000a84 <__aeabi_dcmpun>
 8005142:	2800      	cmp	r0, #0
 8005144:	d0e2      	beq.n	800510c <pow+0x60>
 8005146:	f7ff ff79 	bl	800503c <__errno>
 800514a:	2321      	movs	r3, #33	@ 0x21
 800514c:	6003      	str	r3, [r0, #0]
 800514e:	ecbd 8b02 	vpop	{d8}
 8005152:	ec47 6b10 	vmov	d0, r6, r7
 8005156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005158:	2200      	movs	r2, #0
 800515a:	2300      	movs	r3, #0
 800515c:	4630      	mov	r0, r6
 800515e:	4639      	mov	r1, r7
 8005160:	f7fb fc5e 	bl	8000a20 <__aeabi_dcmpeq>
 8005164:	2800      	cmp	r0, #0
 8005166:	d0f2      	beq.n	800514e <pow+0xa2>
 8005168:	eeb0 0a48 	vmov.f32	s0, s16
 800516c:	eef0 0a68 	vmov.f32	s1, s17
 8005170:	f000 f856 	bl	8005220 <finite>
 8005174:	2800      	cmp	r0, #0
 8005176:	d0ea      	beq.n	800514e <pow+0xa2>
 8005178:	ec45 4b10 	vmov	d0, r4, r5
 800517c:	f000 f850 	bl	8005220 <finite>
 8005180:	e7c3      	b.n	800510a <pow+0x5e>
 8005182:	4f01      	ldr	r7, [pc, #4]	@ (8005188 <pow+0xdc>)
 8005184:	2600      	movs	r6, #0
 8005186:	e7e2      	b.n	800514e <pow+0xa2>
 8005188:	3ff00000 	.word	0x3ff00000

0800518c <sqrt>:
 800518c:	b538      	push	{r3, r4, r5, lr}
 800518e:	ed2d 8b02 	vpush	{d8}
 8005192:	ec55 4b10 	vmov	r4, r5, d0
 8005196:	f000 f84f 	bl	8005238 <__ieee754_sqrt>
 800519a:	4622      	mov	r2, r4
 800519c:	462b      	mov	r3, r5
 800519e:	4620      	mov	r0, r4
 80051a0:	4629      	mov	r1, r5
 80051a2:	eeb0 8a40 	vmov.f32	s16, s0
 80051a6:	eef0 8a60 	vmov.f32	s17, s1
 80051aa:	f7fb fc6b 	bl	8000a84 <__aeabi_dcmpun>
 80051ae:	b990      	cbnz	r0, 80051d6 <sqrt+0x4a>
 80051b0:	2200      	movs	r2, #0
 80051b2:	2300      	movs	r3, #0
 80051b4:	4620      	mov	r0, r4
 80051b6:	4629      	mov	r1, r5
 80051b8:	f7fb fc3c 	bl	8000a34 <__aeabi_dcmplt>
 80051bc:	b158      	cbz	r0, 80051d6 <sqrt+0x4a>
 80051be:	f7ff ff3d 	bl	800503c <__errno>
 80051c2:	2321      	movs	r3, #33	@ 0x21
 80051c4:	6003      	str	r3, [r0, #0]
 80051c6:	2200      	movs	r2, #0
 80051c8:	2300      	movs	r3, #0
 80051ca:	4610      	mov	r0, r2
 80051cc:	4619      	mov	r1, r3
 80051ce:	f7fb fae9 	bl	80007a4 <__aeabi_ddiv>
 80051d2:	ec41 0b18 	vmov	d8, r0, r1
 80051d6:	eeb0 0a48 	vmov.f32	s0, s16
 80051da:	eef0 0a68 	vmov.f32	s1, s17
 80051de:	ecbd 8b02 	vpop	{d8}
 80051e2:	bd38      	pop	{r3, r4, r5, pc}

080051e4 <sqrtf>:
 80051e4:	b508      	push	{r3, lr}
 80051e6:	ed2d 8b02 	vpush	{d8}
 80051ea:	eeb0 8a40 	vmov.f32	s16, s0
 80051ee:	f000 f8f9 	bl	80053e4 <__ieee754_sqrtf>
 80051f2:	eeb4 8a48 	vcmp.f32	s16, s16
 80051f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051fa:	d60c      	bvs.n	8005216 <sqrtf+0x32>
 80051fc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800521c <sqrtf+0x38>
 8005200:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8005204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005208:	d505      	bpl.n	8005216 <sqrtf+0x32>
 800520a:	f7ff ff17 	bl	800503c <__errno>
 800520e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8005212:	2321      	movs	r3, #33	@ 0x21
 8005214:	6003      	str	r3, [r0, #0]
 8005216:	ecbd 8b02 	vpop	{d8}
 800521a:	bd08      	pop	{r3, pc}
 800521c:	00000000 	.word	0x00000000

08005220 <finite>:
 8005220:	b082      	sub	sp, #8
 8005222:	ed8d 0b00 	vstr	d0, [sp]
 8005226:	9801      	ldr	r0, [sp, #4]
 8005228:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800522c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8005230:	0fc0      	lsrs	r0, r0, #31
 8005232:	b002      	add	sp, #8
 8005234:	4770      	bx	lr
	...

08005238 <__ieee754_sqrt>:
 8005238:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800523c:	4a66      	ldr	r2, [pc, #408]	@ (80053d8 <__ieee754_sqrt+0x1a0>)
 800523e:	ec55 4b10 	vmov	r4, r5, d0
 8005242:	43aa      	bics	r2, r5
 8005244:	462b      	mov	r3, r5
 8005246:	4621      	mov	r1, r4
 8005248:	d110      	bne.n	800526c <__ieee754_sqrt+0x34>
 800524a:	4622      	mov	r2, r4
 800524c:	4620      	mov	r0, r4
 800524e:	4629      	mov	r1, r5
 8005250:	f7fb f97e 	bl	8000550 <__aeabi_dmul>
 8005254:	4602      	mov	r2, r0
 8005256:	460b      	mov	r3, r1
 8005258:	4620      	mov	r0, r4
 800525a:	4629      	mov	r1, r5
 800525c:	f7fa ffc2 	bl	80001e4 <__adddf3>
 8005260:	4604      	mov	r4, r0
 8005262:	460d      	mov	r5, r1
 8005264:	ec45 4b10 	vmov	d0, r4, r5
 8005268:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800526c:	2d00      	cmp	r5, #0
 800526e:	dc0e      	bgt.n	800528e <__ieee754_sqrt+0x56>
 8005270:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8005274:	4322      	orrs	r2, r4
 8005276:	d0f5      	beq.n	8005264 <__ieee754_sqrt+0x2c>
 8005278:	b19d      	cbz	r5, 80052a2 <__ieee754_sqrt+0x6a>
 800527a:	4622      	mov	r2, r4
 800527c:	4620      	mov	r0, r4
 800527e:	4629      	mov	r1, r5
 8005280:	f7fa ffae 	bl	80001e0 <__aeabi_dsub>
 8005284:	4602      	mov	r2, r0
 8005286:	460b      	mov	r3, r1
 8005288:	f7fb fa8c 	bl	80007a4 <__aeabi_ddiv>
 800528c:	e7e8      	b.n	8005260 <__ieee754_sqrt+0x28>
 800528e:	152a      	asrs	r2, r5, #20
 8005290:	d115      	bne.n	80052be <__ieee754_sqrt+0x86>
 8005292:	2000      	movs	r0, #0
 8005294:	e009      	b.n	80052aa <__ieee754_sqrt+0x72>
 8005296:	0acb      	lsrs	r3, r1, #11
 8005298:	3a15      	subs	r2, #21
 800529a:	0549      	lsls	r1, r1, #21
 800529c:	2b00      	cmp	r3, #0
 800529e:	d0fa      	beq.n	8005296 <__ieee754_sqrt+0x5e>
 80052a0:	e7f7      	b.n	8005292 <__ieee754_sqrt+0x5a>
 80052a2:	462a      	mov	r2, r5
 80052a4:	e7fa      	b.n	800529c <__ieee754_sqrt+0x64>
 80052a6:	005b      	lsls	r3, r3, #1
 80052a8:	3001      	adds	r0, #1
 80052aa:	02dc      	lsls	r4, r3, #11
 80052ac:	d5fb      	bpl.n	80052a6 <__ieee754_sqrt+0x6e>
 80052ae:	1e44      	subs	r4, r0, #1
 80052b0:	1b12      	subs	r2, r2, r4
 80052b2:	f1c0 0420 	rsb	r4, r0, #32
 80052b6:	fa21 f404 	lsr.w	r4, r1, r4
 80052ba:	4323      	orrs	r3, r4
 80052bc:	4081      	lsls	r1, r0
 80052be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052c2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80052c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052ca:	07d2      	lsls	r2, r2, #31
 80052cc:	bf5c      	itt	pl
 80052ce:	005b      	lslpl	r3, r3, #1
 80052d0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80052d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80052d8:	bf58      	it	pl
 80052da:	0049      	lslpl	r1, r1, #1
 80052dc:	2600      	movs	r6, #0
 80052de:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80052e2:	107f      	asrs	r7, r7, #1
 80052e4:	0049      	lsls	r1, r1, #1
 80052e6:	2016      	movs	r0, #22
 80052e8:	4632      	mov	r2, r6
 80052ea:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80052ee:	1915      	adds	r5, r2, r4
 80052f0:	429d      	cmp	r5, r3
 80052f2:	bfde      	ittt	le
 80052f4:	192a      	addle	r2, r5, r4
 80052f6:	1b5b      	suble	r3, r3, r5
 80052f8:	1936      	addle	r6, r6, r4
 80052fa:	0fcd      	lsrs	r5, r1, #31
 80052fc:	3801      	subs	r0, #1
 80052fe:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8005302:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005306:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800530a:	d1f0      	bne.n	80052ee <__ieee754_sqrt+0xb6>
 800530c:	4605      	mov	r5, r0
 800530e:	2420      	movs	r4, #32
 8005310:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8005314:	4293      	cmp	r3, r2
 8005316:	eb0c 0e00 	add.w	lr, ip, r0
 800531a:	dc02      	bgt.n	8005322 <__ieee754_sqrt+0xea>
 800531c:	d113      	bne.n	8005346 <__ieee754_sqrt+0x10e>
 800531e:	458e      	cmp	lr, r1
 8005320:	d811      	bhi.n	8005346 <__ieee754_sqrt+0x10e>
 8005322:	f1be 0f00 	cmp.w	lr, #0
 8005326:	eb0e 000c 	add.w	r0, lr, ip
 800532a:	da3f      	bge.n	80053ac <__ieee754_sqrt+0x174>
 800532c:	2800      	cmp	r0, #0
 800532e:	db3d      	blt.n	80053ac <__ieee754_sqrt+0x174>
 8005330:	f102 0801 	add.w	r8, r2, #1
 8005334:	1a9b      	subs	r3, r3, r2
 8005336:	458e      	cmp	lr, r1
 8005338:	bf88      	it	hi
 800533a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800533e:	eba1 010e 	sub.w	r1, r1, lr
 8005342:	4465      	add	r5, ip
 8005344:	4642      	mov	r2, r8
 8005346:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800534a:	3c01      	subs	r4, #1
 800534c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8005350:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005354:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8005358:	d1dc      	bne.n	8005314 <__ieee754_sqrt+0xdc>
 800535a:	4319      	orrs	r1, r3
 800535c:	d01b      	beq.n	8005396 <__ieee754_sqrt+0x15e>
 800535e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80053dc <__ieee754_sqrt+0x1a4>
 8005362:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80053e0 <__ieee754_sqrt+0x1a8>
 8005366:	e9da 0100 	ldrd	r0, r1, [sl]
 800536a:	e9db 2300 	ldrd	r2, r3, [fp]
 800536e:	f7fa ff37 	bl	80001e0 <__aeabi_dsub>
 8005372:	e9da 8900 	ldrd	r8, r9, [sl]
 8005376:	4602      	mov	r2, r0
 8005378:	460b      	mov	r3, r1
 800537a:	4640      	mov	r0, r8
 800537c:	4649      	mov	r1, r9
 800537e:	f7fb fb63 	bl	8000a48 <__aeabi_dcmple>
 8005382:	b140      	cbz	r0, 8005396 <__ieee754_sqrt+0x15e>
 8005384:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005388:	e9da 0100 	ldrd	r0, r1, [sl]
 800538c:	e9db 2300 	ldrd	r2, r3, [fp]
 8005390:	d10e      	bne.n	80053b0 <__ieee754_sqrt+0x178>
 8005392:	3601      	adds	r6, #1
 8005394:	4625      	mov	r5, r4
 8005396:	1073      	asrs	r3, r6, #1
 8005398:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800539c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80053a0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80053a4:	086b      	lsrs	r3, r5, #1
 80053a6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80053aa:	e759      	b.n	8005260 <__ieee754_sqrt+0x28>
 80053ac:	4690      	mov	r8, r2
 80053ae:	e7c1      	b.n	8005334 <__ieee754_sqrt+0xfc>
 80053b0:	f7fa ff18 	bl	80001e4 <__adddf3>
 80053b4:	e9da 8900 	ldrd	r8, r9, [sl]
 80053b8:	4602      	mov	r2, r0
 80053ba:	460b      	mov	r3, r1
 80053bc:	4640      	mov	r0, r8
 80053be:	4649      	mov	r1, r9
 80053c0:	f7fb fb38 	bl	8000a34 <__aeabi_dcmplt>
 80053c4:	b120      	cbz	r0, 80053d0 <__ieee754_sqrt+0x198>
 80053c6:	1cab      	adds	r3, r5, #2
 80053c8:	bf08      	it	eq
 80053ca:	3601      	addeq	r6, #1
 80053cc:	3502      	adds	r5, #2
 80053ce:	e7e2      	b.n	8005396 <__ieee754_sqrt+0x15e>
 80053d0:	1c6b      	adds	r3, r5, #1
 80053d2:	f023 0501 	bic.w	r5, r3, #1
 80053d6:	e7de      	b.n	8005396 <__ieee754_sqrt+0x15e>
 80053d8:	7ff00000 	.word	0x7ff00000
 80053dc:	080234a0 	.word	0x080234a0
 80053e0:	08023498 	.word	0x08023498

080053e4 <__ieee754_sqrtf>:
 80053e4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80053e8:	4770      	bx	lr
 80053ea:	0000      	movs	r0, r0
 80053ec:	0000      	movs	r0, r0
	...

080053f0 <__ieee754_pow>:
 80053f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053f4:	b091      	sub	sp, #68	@ 0x44
 80053f6:	ed8d 1b00 	vstr	d1, [sp]
 80053fa:	e9dd 1900 	ldrd	r1, r9, [sp]
 80053fe:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8005402:	ea5a 0001 	orrs.w	r0, sl, r1
 8005406:	ec57 6b10 	vmov	r6, r7, d0
 800540a:	d113      	bne.n	8005434 <__ieee754_pow+0x44>
 800540c:	19b3      	adds	r3, r6, r6
 800540e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8005412:	4152      	adcs	r2, r2
 8005414:	4298      	cmp	r0, r3
 8005416:	4b9a      	ldr	r3, [pc, #616]	@ (8005680 <__ieee754_pow+0x290>)
 8005418:	4193      	sbcs	r3, r2
 800541a:	f080 84ee 	bcs.w	8005dfa <__ieee754_pow+0xa0a>
 800541e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005422:	4630      	mov	r0, r6
 8005424:	4639      	mov	r1, r7
 8005426:	f7fa fedd 	bl	80001e4 <__adddf3>
 800542a:	ec41 0b10 	vmov	d0, r0, r1
 800542e:	b011      	add	sp, #68	@ 0x44
 8005430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005434:	4a93      	ldr	r2, [pc, #588]	@ (8005684 <__ieee754_pow+0x294>)
 8005436:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800543a:	4295      	cmp	r5, r2
 800543c:	46b8      	mov	r8, r7
 800543e:	4633      	mov	r3, r6
 8005440:	d80a      	bhi.n	8005458 <__ieee754_pow+0x68>
 8005442:	d104      	bne.n	800544e <__ieee754_pow+0x5e>
 8005444:	2e00      	cmp	r6, #0
 8005446:	d1ea      	bne.n	800541e <__ieee754_pow+0x2e>
 8005448:	45aa      	cmp	sl, r5
 800544a:	d8e8      	bhi.n	800541e <__ieee754_pow+0x2e>
 800544c:	e001      	b.n	8005452 <__ieee754_pow+0x62>
 800544e:	4592      	cmp	sl, r2
 8005450:	d802      	bhi.n	8005458 <__ieee754_pow+0x68>
 8005452:	4592      	cmp	sl, r2
 8005454:	d10f      	bne.n	8005476 <__ieee754_pow+0x86>
 8005456:	b171      	cbz	r1, 8005476 <__ieee754_pow+0x86>
 8005458:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800545c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8005460:	ea58 0803 	orrs.w	r8, r8, r3
 8005464:	d1db      	bne.n	800541e <__ieee754_pow+0x2e>
 8005466:	e9dd 3200 	ldrd	r3, r2, [sp]
 800546a:	18db      	adds	r3, r3, r3
 800546c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8005470:	4152      	adcs	r2, r2
 8005472:	4598      	cmp	r8, r3
 8005474:	e7cf      	b.n	8005416 <__ieee754_pow+0x26>
 8005476:	f1b8 0f00 	cmp.w	r8, #0
 800547a:	46ab      	mov	fp, r5
 800547c:	da43      	bge.n	8005506 <__ieee754_pow+0x116>
 800547e:	4a82      	ldr	r2, [pc, #520]	@ (8005688 <__ieee754_pow+0x298>)
 8005480:	4592      	cmp	sl, r2
 8005482:	d856      	bhi.n	8005532 <__ieee754_pow+0x142>
 8005484:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8005488:	4592      	cmp	sl, r2
 800548a:	f240 84c5 	bls.w	8005e18 <__ieee754_pow+0xa28>
 800548e:	ea4f 522a 	mov.w	r2, sl, asr #20
 8005492:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8005496:	2a14      	cmp	r2, #20
 8005498:	dd18      	ble.n	80054cc <__ieee754_pow+0xdc>
 800549a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800549e:	fa21 f402 	lsr.w	r4, r1, r2
 80054a2:	fa04 f202 	lsl.w	r2, r4, r2
 80054a6:	428a      	cmp	r2, r1
 80054a8:	f040 84b6 	bne.w	8005e18 <__ieee754_pow+0xa28>
 80054ac:	f004 0401 	and.w	r4, r4, #1
 80054b0:	f1c4 0402 	rsb	r4, r4, #2
 80054b4:	2900      	cmp	r1, #0
 80054b6:	d159      	bne.n	800556c <__ieee754_pow+0x17c>
 80054b8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80054bc:	d148      	bne.n	8005550 <__ieee754_pow+0x160>
 80054be:	4632      	mov	r2, r6
 80054c0:	463b      	mov	r3, r7
 80054c2:	4630      	mov	r0, r6
 80054c4:	4639      	mov	r1, r7
 80054c6:	f7fb f843 	bl	8000550 <__aeabi_dmul>
 80054ca:	e7ae      	b.n	800542a <__ieee754_pow+0x3a>
 80054cc:	2900      	cmp	r1, #0
 80054ce:	d14c      	bne.n	800556a <__ieee754_pow+0x17a>
 80054d0:	f1c2 0214 	rsb	r2, r2, #20
 80054d4:	fa4a f402 	asr.w	r4, sl, r2
 80054d8:	fa04 f202 	lsl.w	r2, r4, r2
 80054dc:	4552      	cmp	r2, sl
 80054de:	f040 8498 	bne.w	8005e12 <__ieee754_pow+0xa22>
 80054e2:	f004 0401 	and.w	r4, r4, #1
 80054e6:	f1c4 0402 	rsb	r4, r4, #2
 80054ea:	4a68      	ldr	r2, [pc, #416]	@ (800568c <__ieee754_pow+0x29c>)
 80054ec:	4592      	cmp	sl, r2
 80054ee:	d1e3      	bne.n	80054b8 <__ieee754_pow+0xc8>
 80054f0:	f1b9 0f00 	cmp.w	r9, #0
 80054f4:	f280 8489 	bge.w	8005e0a <__ieee754_pow+0xa1a>
 80054f8:	4964      	ldr	r1, [pc, #400]	@ (800568c <__ieee754_pow+0x29c>)
 80054fa:	4632      	mov	r2, r6
 80054fc:	463b      	mov	r3, r7
 80054fe:	2000      	movs	r0, #0
 8005500:	f7fb f950 	bl	80007a4 <__aeabi_ddiv>
 8005504:	e791      	b.n	800542a <__ieee754_pow+0x3a>
 8005506:	2400      	movs	r4, #0
 8005508:	bb81      	cbnz	r1, 800556c <__ieee754_pow+0x17c>
 800550a:	4a5e      	ldr	r2, [pc, #376]	@ (8005684 <__ieee754_pow+0x294>)
 800550c:	4592      	cmp	sl, r2
 800550e:	d1ec      	bne.n	80054ea <__ieee754_pow+0xfa>
 8005510:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8005514:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8005518:	431a      	orrs	r2, r3
 800551a:	f000 846e 	beq.w	8005dfa <__ieee754_pow+0xa0a>
 800551e:	4b5c      	ldr	r3, [pc, #368]	@ (8005690 <__ieee754_pow+0x2a0>)
 8005520:	429d      	cmp	r5, r3
 8005522:	d908      	bls.n	8005536 <__ieee754_pow+0x146>
 8005524:	f1b9 0f00 	cmp.w	r9, #0
 8005528:	f280 846b 	bge.w	8005e02 <__ieee754_pow+0xa12>
 800552c:	2000      	movs	r0, #0
 800552e:	2100      	movs	r1, #0
 8005530:	e77b      	b.n	800542a <__ieee754_pow+0x3a>
 8005532:	2402      	movs	r4, #2
 8005534:	e7e8      	b.n	8005508 <__ieee754_pow+0x118>
 8005536:	f1b9 0f00 	cmp.w	r9, #0
 800553a:	f04f 0000 	mov.w	r0, #0
 800553e:	f04f 0100 	mov.w	r1, #0
 8005542:	f6bf af72 	bge.w	800542a <__ieee754_pow+0x3a>
 8005546:	e9dd 0300 	ldrd	r0, r3, [sp]
 800554a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800554e:	e76c      	b.n	800542a <__ieee754_pow+0x3a>
 8005550:	4a50      	ldr	r2, [pc, #320]	@ (8005694 <__ieee754_pow+0x2a4>)
 8005552:	4591      	cmp	r9, r2
 8005554:	d10a      	bne.n	800556c <__ieee754_pow+0x17c>
 8005556:	f1b8 0f00 	cmp.w	r8, #0
 800555a:	db07      	blt.n	800556c <__ieee754_pow+0x17c>
 800555c:	ec47 6b10 	vmov	d0, r6, r7
 8005560:	b011      	add	sp, #68	@ 0x44
 8005562:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005566:	f7ff be67 	b.w	8005238 <__ieee754_sqrt>
 800556a:	2400      	movs	r4, #0
 800556c:	ec47 6b10 	vmov	d0, r6, r7
 8005570:	9302      	str	r3, [sp, #8]
 8005572:	f000 fc87 	bl	8005e84 <fabs>
 8005576:	9b02      	ldr	r3, [sp, #8]
 8005578:	ec51 0b10 	vmov	r0, r1, d0
 800557c:	bb43      	cbnz	r3, 80055d0 <__ieee754_pow+0x1e0>
 800557e:	4b43      	ldr	r3, [pc, #268]	@ (800568c <__ieee754_pow+0x29c>)
 8005580:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8005584:	429a      	cmp	r2, r3
 8005586:	d000      	beq.n	800558a <__ieee754_pow+0x19a>
 8005588:	bb15      	cbnz	r5, 80055d0 <__ieee754_pow+0x1e0>
 800558a:	f1b9 0f00 	cmp.w	r9, #0
 800558e:	da05      	bge.n	800559c <__ieee754_pow+0x1ac>
 8005590:	4602      	mov	r2, r0
 8005592:	460b      	mov	r3, r1
 8005594:	2000      	movs	r0, #0
 8005596:	493d      	ldr	r1, [pc, #244]	@ (800568c <__ieee754_pow+0x29c>)
 8005598:	f7fb f904 	bl	80007a4 <__aeabi_ddiv>
 800559c:	f1b8 0f00 	cmp.w	r8, #0
 80055a0:	f6bf af43 	bge.w	800542a <__ieee754_pow+0x3a>
 80055a4:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80055a8:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80055ac:	4325      	orrs	r5, r4
 80055ae:	d108      	bne.n	80055c2 <__ieee754_pow+0x1d2>
 80055b0:	4602      	mov	r2, r0
 80055b2:	460b      	mov	r3, r1
 80055b4:	4610      	mov	r0, r2
 80055b6:	4619      	mov	r1, r3
 80055b8:	f7fa fe12 	bl	80001e0 <__aeabi_dsub>
 80055bc:	4602      	mov	r2, r0
 80055be:	460b      	mov	r3, r1
 80055c0:	e79e      	b.n	8005500 <__ieee754_pow+0x110>
 80055c2:	2c01      	cmp	r4, #1
 80055c4:	f47f af31 	bne.w	800542a <__ieee754_pow+0x3a>
 80055c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80055cc:	4619      	mov	r1, r3
 80055ce:	e72c      	b.n	800542a <__ieee754_pow+0x3a>
 80055d0:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 80055d4:	3b01      	subs	r3, #1
 80055d6:	ea53 0204 	orrs.w	r2, r3, r4
 80055da:	d102      	bne.n	80055e2 <__ieee754_pow+0x1f2>
 80055dc:	4632      	mov	r2, r6
 80055de:	463b      	mov	r3, r7
 80055e0:	e7e8      	b.n	80055b4 <__ieee754_pow+0x1c4>
 80055e2:	3c01      	subs	r4, #1
 80055e4:	431c      	orrs	r4, r3
 80055e6:	d016      	beq.n	8005616 <__ieee754_pow+0x226>
 80055e8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8005670 <__ieee754_pow+0x280>
 80055ec:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80055f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80055f4:	f240 8110 	bls.w	8005818 <__ieee754_pow+0x428>
 80055f8:	4b27      	ldr	r3, [pc, #156]	@ (8005698 <__ieee754_pow+0x2a8>)
 80055fa:	459a      	cmp	sl, r3
 80055fc:	4b24      	ldr	r3, [pc, #144]	@ (8005690 <__ieee754_pow+0x2a0>)
 80055fe:	d916      	bls.n	800562e <__ieee754_pow+0x23e>
 8005600:	429d      	cmp	r5, r3
 8005602:	d80b      	bhi.n	800561c <__ieee754_pow+0x22c>
 8005604:	f1b9 0f00 	cmp.w	r9, #0
 8005608:	da0b      	bge.n	8005622 <__ieee754_pow+0x232>
 800560a:	2000      	movs	r0, #0
 800560c:	b011      	add	sp, #68	@ 0x44
 800560e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005612:	f000 bcf1 	b.w	8005ff8 <__math_oflow>
 8005616:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8005678 <__ieee754_pow+0x288>
 800561a:	e7e7      	b.n	80055ec <__ieee754_pow+0x1fc>
 800561c:	f1b9 0f00 	cmp.w	r9, #0
 8005620:	dcf3      	bgt.n	800560a <__ieee754_pow+0x21a>
 8005622:	2000      	movs	r0, #0
 8005624:	b011      	add	sp, #68	@ 0x44
 8005626:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800562a:	f000 bcdd 	b.w	8005fe8 <__math_uflow>
 800562e:	429d      	cmp	r5, r3
 8005630:	d20c      	bcs.n	800564c <__ieee754_pow+0x25c>
 8005632:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005636:	2200      	movs	r2, #0
 8005638:	2300      	movs	r3, #0
 800563a:	f7fb f9fb 	bl	8000a34 <__aeabi_dcmplt>
 800563e:	3800      	subs	r0, #0
 8005640:	bf18      	it	ne
 8005642:	2001      	movne	r0, #1
 8005644:	f1b9 0f00 	cmp.w	r9, #0
 8005648:	daec      	bge.n	8005624 <__ieee754_pow+0x234>
 800564a:	e7df      	b.n	800560c <__ieee754_pow+0x21c>
 800564c:	4b0f      	ldr	r3, [pc, #60]	@ (800568c <__ieee754_pow+0x29c>)
 800564e:	429d      	cmp	r5, r3
 8005650:	f04f 0200 	mov.w	r2, #0
 8005654:	d922      	bls.n	800569c <__ieee754_pow+0x2ac>
 8005656:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800565a:	2300      	movs	r3, #0
 800565c:	f7fb f9ea 	bl	8000a34 <__aeabi_dcmplt>
 8005660:	3800      	subs	r0, #0
 8005662:	bf18      	it	ne
 8005664:	2001      	movne	r0, #1
 8005666:	f1b9 0f00 	cmp.w	r9, #0
 800566a:	dccf      	bgt.n	800560c <__ieee754_pow+0x21c>
 800566c:	e7da      	b.n	8005624 <__ieee754_pow+0x234>
 800566e:	bf00      	nop
 8005670:	00000000 	.word	0x00000000
 8005674:	3ff00000 	.word	0x3ff00000
 8005678:	00000000 	.word	0x00000000
 800567c:	bff00000 	.word	0xbff00000
 8005680:	fff00000 	.word	0xfff00000
 8005684:	7ff00000 	.word	0x7ff00000
 8005688:	433fffff 	.word	0x433fffff
 800568c:	3ff00000 	.word	0x3ff00000
 8005690:	3fefffff 	.word	0x3fefffff
 8005694:	3fe00000 	.word	0x3fe00000
 8005698:	43f00000 	.word	0x43f00000
 800569c:	4b5a      	ldr	r3, [pc, #360]	@ (8005808 <__ieee754_pow+0x418>)
 800569e:	f7fa fd9f 	bl	80001e0 <__aeabi_dsub>
 80056a2:	a351      	add	r3, pc, #324	@ (adr r3, 80057e8 <__ieee754_pow+0x3f8>)
 80056a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a8:	4604      	mov	r4, r0
 80056aa:	460d      	mov	r5, r1
 80056ac:	f7fa ff50 	bl	8000550 <__aeabi_dmul>
 80056b0:	a34f      	add	r3, pc, #316	@ (adr r3, 80057f0 <__ieee754_pow+0x400>)
 80056b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b6:	4606      	mov	r6, r0
 80056b8:	460f      	mov	r7, r1
 80056ba:	4620      	mov	r0, r4
 80056bc:	4629      	mov	r1, r5
 80056be:	f7fa ff47 	bl	8000550 <__aeabi_dmul>
 80056c2:	4b52      	ldr	r3, [pc, #328]	@ (800580c <__ieee754_pow+0x41c>)
 80056c4:	4682      	mov	sl, r0
 80056c6:	468b      	mov	fp, r1
 80056c8:	2200      	movs	r2, #0
 80056ca:	4620      	mov	r0, r4
 80056cc:	4629      	mov	r1, r5
 80056ce:	f7fa ff3f 	bl	8000550 <__aeabi_dmul>
 80056d2:	4602      	mov	r2, r0
 80056d4:	460b      	mov	r3, r1
 80056d6:	a148      	add	r1, pc, #288	@ (adr r1, 80057f8 <__ieee754_pow+0x408>)
 80056d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056dc:	f7fa fd80 	bl	80001e0 <__aeabi_dsub>
 80056e0:	4622      	mov	r2, r4
 80056e2:	462b      	mov	r3, r5
 80056e4:	f7fa ff34 	bl	8000550 <__aeabi_dmul>
 80056e8:	4602      	mov	r2, r0
 80056ea:	460b      	mov	r3, r1
 80056ec:	2000      	movs	r0, #0
 80056ee:	4948      	ldr	r1, [pc, #288]	@ (8005810 <__ieee754_pow+0x420>)
 80056f0:	f7fa fd76 	bl	80001e0 <__aeabi_dsub>
 80056f4:	4622      	mov	r2, r4
 80056f6:	4680      	mov	r8, r0
 80056f8:	4689      	mov	r9, r1
 80056fa:	462b      	mov	r3, r5
 80056fc:	4620      	mov	r0, r4
 80056fe:	4629      	mov	r1, r5
 8005700:	f7fa ff26 	bl	8000550 <__aeabi_dmul>
 8005704:	4602      	mov	r2, r0
 8005706:	460b      	mov	r3, r1
 8005708:	4640      	mov	r0, r8
 800570a:	4649      	mov	r1, r9
 800570c:	f7fa ff20 	bl	8000550 <__aeabi_dmul>
 8005710:	a33b      	add	r3, pc, #236	@ (adr r3, 8005800 <__ieee754_pow+0x410>)
 8005712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005716:	f7fa ff1b 	bl	8000550 <__aeabi_dmul>
 800571a:	4602      	mov	r2, r0
 800571c:	460b      	mov	r3, r1
 800571e:	4650      	mov	r0, sl
 8005720:	4659      	mov	r1, fp
 8005722:	f7fa fd5d 	bl	80001e0 <__aeabi_dsub>
 8005726:	4602      	mov	r2, r0
 8005728:	460b      	mov	r3, r1
 800572a:	4680      	mov	r8, r0
 800572c:	4689      	mov	r9, r1
 800572e:	4630      	mov	r0, r6
 8005730:	4639      	mov	r1, r7
 8005732:	f7fa fd57 	bl	80001e4 <__adddf3>
 8005736:	2400      	movs	r4, #0
 8005738:	4632      	mov	r2, r6
 800573a:	463b      	mov	r3, r7
 800573c:	4620      	mov	r0, r4
 800573e:	460d      	mov	r5, r1
 8005740:	f7fa fd4e 	bl	80001e0 <__aeabi_dsub>
 8005744:	4602      	mov	r2, r0
 8005746:	460b      	mov	r3, r1
 8005748:	4640      	mov	r0, r8
 800574a:	4649      	mov	r1, r9
 800574c:	f7fa fd48 	bl	80001e0 <__aeabi_dsub>
 8005750:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005754:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005758:	2300      	movs	r3, #0
 800575a:	9304      	str	r3, [sp, #16]
 800575c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8005760:	4606      	mov	r6, r0
 8005762:	460f      	mov	r7, r1
 8005764:	465b      	mov	r3, fp
 8005766:	4652      	mov	r2, sl
 8005768:	e9dd 0100 	ldrd	r0, r1, [sp]
 800576c:	f7fa fd38 	bl	80001e0 <__aeabi_dsub>
 8005770:	4622      	mov	r2, r4
 8005772:	462b      	mov	r3, r5
 8005774:	f7fa feec 	bl	8000550 <__aeabi_dmul>
 8005778:	e9dd 2300 	ldrd	r2, r3, [sp]
 800577c:	4680      	mov	r8, r0
 800577e:	4689      	mov	r9, r1
 8005780:	4630      	mov	r0, r6
 8005782:	4639      	mov	r1, r7
 8005784:	f7fa fee4 	bl	8000550 <__aeabi_dmul>
 8005788:	4602      	mov	r2, r0
 800578a:	460b      	mov	r3, r1
 800578c:	4640      	mov	r0, r8
 800578e:	4649      	mov	r1, r9
 8005790:	f7fa fd28 	bl	80001e4 <__adddf3>
 8005794:	465b      	mov	r3, fp
 8005796:	4606      	mov	r6, r0
 8005798:	460f      	mov	r7, r1
 800579a:	4652      	mov	r2, sl
 800579c:	4620      	mov	r0, r4
 800579e:	4629      	mov	r1, r5
 80057a0:	f7fa fed6 	bl	8000550 <__aeabi_dmul>
 80057a4:	460b      	mov	r3, r1
 80057a6:	4602      	mov	r2, r0
 80057a8:	4680      	mov	r8, r0
 80057aa:	4689      	mov	r9, r1
 80057ac:	4630      	mov	r0, r6
 80057ae:	4639      	mov	r1, r7
 80057b0:	f7fa fd18 	bl	80001e4 <__adddf3>
 80057b4:	4b17      	ldr	r3, [pc, #92]	@ (8005814 <__ieee754_pow+0x424>)
 80057b6:	4299      	cmp	r1, r3
 80057b8:	4604      	mov	r4, r0
 80057ba:	460d      	mov	r5, r1
 80057bc:	468b      	mov	fp, r1
 80057be:	f340 820b 	ble.w	8005bd8 <__ieee754_pow+0x7e8>
 80057c2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80057c6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80057ca:	4303      	orrs	r3, r0
 80057cc:	f000 81ea 	beq.w	8005ba4 <__ieee754_pow+0x7b4>
 80057d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057d4:	2200      	movs	r2, #0
 80057d6:	2300      	movs	r3, #0
 80057d8:	f7fb f92c 	bl	8000a34 <__aeabi_dcmplt>
 80057dc:	3800      	subs	r0, #0
 80057de:	bf18      	it	ne
 80057e0:	2001      	movne	r0, #1
 80057e2:	e713      	b.n	800560c <__ieee754_pow+0x21c>
 80057e4:	f3af 8000 	nop.w
 80057e8:	60000000 	.word	0x60000000
 80057ec:	3ff71547 	.word	0x3ff71547
 80057f0:	f85ddf44 	.word	0xf85ddf44
 80057f4:	3e54ae0b 	.word	0x3e54ae0b
 80057f8:	55555555 	.word	0x55555555
 80057fc:	3fd55555 	.word	0x3fd55555
 8005800:	652b82fe 	.word	0x652b82fe
 8005804:	3ff71547 	.word	0x3ff71547
 8005808:	3ff00000 	.word	0x3ff00000
 800580c:	3fd00000 	.word	0x3fd00000
 8005810:	3fe00000 	.word	0x3fe00000
 8005814:	408fffff 	.word	0x408fffff
 8005818:	4bd5      	ldr	r3, [pc, #852]	@ (8005b70 <__ieee754_pow+0x780>)
 800581a:	ea08 0303 	and.w	r3, r8, r3
 800581e:	2200      	movs	r2, #0
 8005820:	b92b      	cbnz	r3, 800582e <__ieee754_pow+0x43e>
 8005822:	4bd4      	ldr	r3, [pc, #848]	@ (8005b74 <__ieee754_pow+0x784>)
 8005824:	f7fa fe94 	bl	8000550 <__aeabi_dmul>
 8005828:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800582c:	468b      	mov	fp, r1
 800582e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8005832:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8005836:	4413      	add	r3, r2
 8005838:	930a      	str	r3, [sp, #40]	@ 0x28
 800583a:	4bcf      	ldr	r3, [pc, #828]	@ (8005b78 <__ieee754_pow+0x788>)
 800583c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8005840:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8005844:	459b      	cmp	fp, r3
 8005846:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800584a:	dd08      	ble.n	800585e <__ieee754_pow+0x46e>
 800584c:	4bcb      	ldr	r3, [pc, #812]	@ (8005b7c <__ieee754_pow+0x78c>)
 800584e:	459b      	cmp	fp, r3
 8005850:	f340 81a5 	ble.w	8005b9e <__ieee754_pow+0x7ae>
 8005854:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005856:	3301      	adds	r3, #1
 8005858:	930a      	str	r3, [sp, #40]	@ 0x28
 800585a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800585e:	f04f 0a00 	mov.w	sl, #0
 8005862:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8005866:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005868:	4bc5      	ldr	r3, [pc, #788]	@ (8005b80 <__ieee754_pow+0x790>)
 800586a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800586e:	ed93 7b00 	vldr	d7, [r3]
 8005872:	4629      	mov	r1, r5
 8005874:	ec53 2b17 	vmov	r2, r3, d7
 8005878:	ed8d 7b06 	vstr	d7, [sp, #24]
 800587c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005880:	f7fa fcae 	bl	80001e0 <__aeabi_dsub>
 8005884:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005888:	4606      	mov	r6, r0
 800588a:	460f      	mov	r7, r1
 800588c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005890:	f7fa fca8 	bl	80001e4 <__adddf3>
 8005894:	4602      	mov	r2, r0
 8005896:	460b      	mov	r3, r1
 8005898:	2000      	movs	r0, #0
 800589a:	49ba      	ldr	r1, [pc, #744]	@ (8005b84 <__ieee754_pow+0x794>)
 800589c:	f7fa ff82 	bl	80007a4 <__aeabi_ddiv>
 80058a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80058a4:	4602      	mov	r2, r0
 80058a6:	460b      	mov	r3, r1
 80058a8:	4630      	mov	r0, r6
 80058aa:	4639      	mov	r1, r7
 80058ac:	f7fa fe50 	bl	8000550 <__aeabi_dmul>
 80058b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80058b4:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80058b8:	106d      	asrs	r5, r5, #1
 80058ba:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80058be:	f04f 0b00 	mov.w	fp, #0
 80058c2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80058c6:	4661      	mov	r1, ip
 80058c8:	2200      	movs	r2, #0
 80058ca:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80058ce:	4658      	mov	r0, fp
 80058d0:	46e1      	mov	r9, ip
 80058d2:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80058d6:	4614      	mov	r4, r2
 80058d8:	461d      	mov	r5, r3
 80058da:	f7fa fe39 	bl	8000550 <__aeabi_dmul>
 80058de:	4602      	mov	r2, r0
 80058e0:	460b      	mov	r3, r1
 80058e2:	4630      	mov	r0, r6
 80058e4:	4639      	mov	r1, r7
 80058e6:	f7fa fc7b 	bl	80001e0 <__aeabi_dsub>
 80058ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058ee:	4606      	mov	r6, r0
 80058f0:	460f      	mov	r7, r1
 80058f2:	4620      	mov	r0, r4
 80058f4:	4629      	mov	r1, r5
 80058f6:	f7fa fc73 	bl	80001e0 <__aeabi_dsub>
 80058fa:	4602      	mov	r2, r0
 80058fc:	460b      	mov	r3, r1
 80058fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005902:	f7fa fc6d 	bl	80001e0 <__aeabi_dsub>
 8005906:	465a      	mov	r2, fp
 8005908:	464b      	mov	r3, r9
 800590a:	f7fa fe21 	bl	8000550 <__aeabi_dmul>
 800590e:	4602      	mov	r2, r0
 8005910:	460b      	mov	r3, r1
 8005912:	4630      	mov	r0, r6
 8005914:	4639      	mov	r1, r7
 8005916:	f7fa fc63 	bl	80001e0 <__aeabi_dsub>
 800591a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800591e:	f7fa fe17 	bl	8000550 <__aeabi_dmul>
 8005922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005926:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800592a:	4610      	mov	r0, r2
 800592c:	4619      	mov	r1, r3
 800592e:	f7fa fe0f 	bl	8000550 <__aeabi_dmul>
 8005932:	a37d      	add	r3, pc, #500	@ (adr r3, 8005b28 <__ieee754_pow+0x738>)
 8005934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005938:	4604      	mov	r4, r0
 800593a:	460d      	mov	r5, r1
 800593c:	f7fa fe08 	bl	8000550 <__aeabi_dmul>
 8005940:	a37b      	add	r3, pc, #492	@ (adr r3, 8005b30 <__ieee754_pow+0x740>)
 8005942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005946:	f7fa fc4d 	bl	80001e4 <__adddf3>
 800594a:	4622      	mov	r2, r4
 800594c:	462b      	mov	r3, r5
 800594e:	f7fa fdff 	bl	8000550 <__aeabi_dmul>
 8005952:	a379      	add	r3, pc, #484	@ (adr r3, 8005b38 <__ieee754_pow+0x748>)
 8005954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005958:	f7fa fc44 	bl	80001e4 <__adddf3>
 800595c:	4622      	mov	r2, r4
 800595e:	462b      	mov	r3, r5
 8005960:	f7fa fdf6 	bl	8000550 <__aeabi_dmul>
 8005964:	a376      	add	r3, pc, #472	@ (adr r3, 8005b40 <__ieee754_pow+0x750>)
 8005966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596a:	f7fa fc3b 	bl	80001e4 <__adddf3>
 800596e:	4622      	mov	r2, r4
 8005970:	462b      	mov	r3, r5
 8005972:	f7fa fded 	bl	8000550 <__aeabi_dmul>
 8005976:	a374      	add	r3, pc, #464	@ (adr r3, 8005b48 <__ieee754_pow+0x758>)
 8005978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800597c:	f7fa fc32 	bl	80001e4 <__adddf3>
 8005980:	4622      	mov	r2, r4
 8005982:	462b      	mov	r3, r5
 8005984:	f7fa fde4 	bl	8000550 <__aeabi_dmul>
 8005988:	a371      	add	r3, pc, #452	@ (adr r3, 8005b50 <__ieee754_pow+0x760>)
 800598a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598e:	f7fa fc29 	bl	80001e4 <__adddf3>
 8005992:	4622      	mov	r2, r4
 8005994:	4606      	mov	r6, r0
 8005996:	460f      	mov	r7, r1
 8005998:	462b      	mov	r3, r5
 800599a:	4620      	mov	r0, r4
 800599c:	4629      	mov	r1, r5
 800599e:	f7fa fdd7 	bl	8000550 <__aeabi_dmul>
 80059a2:	4602      	mov	r2, r0
 80059a4:	460b      	mov	r3, r1
 80059a6:	4630      	mov	r0, r6
 80059a8:	4639      	mov	r1, r7
 80059aa:	f7fa fdd1 	bl	8000550 <__aeabi_dmul>
 80059ae:	465a      	mov	r2, fp
 80059b0:	4604      	mov	r4, r0
 80059b2:	460d      	mov	r5, r1
 80059b4:	464b      	mov	r3, r9
 80059b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059ba:	f7fa fc13 	bl	80001e4 <__adddf3>
 80059be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80059c2:	f7fa fdc5 	bl	8000550 <__aeabi_dmul>
 80059c6:	4622      	mov	r2, r4
 80059c8:	462b      	mov	r3, r5
 80059ca:	f7fa fc0b 	bl	80001e4 <__adddf3>
 80059ce:	465a      	mov	r2, fp
 80059d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80059d4:	464b      	mov	r3, r9
 80059d6:	4658      	mov	r0, fp
 80059d8:	4649      	mov	r1, r9
 80059da:	f7fa fdb9 	bl	8000550 <__aeabi_dmul>
 80059de:	4b6a      	ldr	r3, [pc, #424]	@ (8005b88 <__ieee754_pow+0x798>)
 80059e0:	2200      	movs	r2, #0
 80059e2:	4606      	mov	r6, r0
 80059e4:	460f      	mov	r7, r1
 80059e6:	f7fa fbfd 	bl	80001e4 <__adddf3>
 80059ea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80059ee:	f7fa fbf9 	bl	80001e4 <__adddf3>
 80059f2:	46d8      	mov	r8, fp
 80059f4:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80059f8:	460d      	mov	r5, r1
 80059fa:	465a      	mov	r2, fp
 80059fc:	460b      	mov	r3, r1
 80059fe:	4640      	mov	r0, r8
 8005a00:	4649      	mov	r1, r9
 8005a02:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8005a06:	f7fa fda3 	bl	8000550 <__aeabi_dmul>
 8005a0a:	465c      	mov	r4, fp
 8005a0c:	4680      	mov	r8, r0
 8005a0e:	4689      	mov	r9, r1
 8005a10:	4b5d      	ldr	r3, [pc, #372]	@ (8005b88 <__ieee754_pow+0x798>)
 8005a12:	2200      	movs	r2, #0
 8005a14:	4620      	mov	r0, r4
 8005a16:	4629      	mov	r1, r5
 8005a18:	f7fa fbe2 	bl	80001e0 <__aeabi_dsub>
 8005a1c:	4632      	mov	r2, r6
 8005a1e:	463b      	mov	r3, r7
 8005a20:	f7fa fbde 	bl	80001e0 <__aeabi_dsub>
 8005a24:	4602      	mov	r2, r0
 8005a26:	460b      	mov	r3, r1
 8005a28:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005a2c:	f7fa fbd8 	bl	80001e0 <__aeabi_dsub>
 8005a30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a34:	f7fa fd8c 	bl	8000550 <__aeabi_dmul>
 8005a38:	4622      	mov	r2, r4
 8005a3a:	4606      	mov	r6, r0
 8005a3c:	460f      	mov	r7, r1
 8005a3e:	462b      	mov	r3, r5
 8005a40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a44:	f7fa fd84 	bl	8000550 <__aeabi_dmul>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	460b      	mov	r3, r1
 8005a4c:	4630      	mov	r0, r6
 8005a4e:	4639      	mov	r1, r7
 8005a50:	f7fa fbc8 	bl	80001e4 <__adddf3>
 8005a54:	4606      	mov	r6, r0
 8005a56:	460f      	mov	r7, r1
 8005a58:	4602      	mov	r2, r0
 8005a5a:	460b      	mov	r3, r1
 8005a5c:	4640      	mov	r0, r8
 8005a5e:	4649      	mov	r1, r9
 8005a60:	f7fa fbc0 	bl	80001e4 <__adddf3>
 8005a64:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8005a68:	a33b      	add	r3, pc, #236	@ (adr r3, 8005b58 <__ieee754_pow+0x768>)
 8005a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6e:	4658      	mov	r0, fp
 8005a70:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8005a74:	460d      	mov	r5, r1
 8005a76:	f7fa fd6b 	bl	8000550 <__aeabi_dmul>
 8005a7a:	465c      	mov	r4, fp
 8005a7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a80:	4642      	mov	r2, r8
 8005a82:	464b      	mov	r3, r9
 8005a84:	4620      	mov	r0, r4
 8005a86:	4629      	mov	r1, r5
 8005a88:	f7fa fbaa 	bl	80001e0 <__aeabi_dsub>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	460b      	mov	r3, r1
 8005a90:	4630      	mov	r0, r6
 8005a92:	4639      	mov	r1, r7
 8005a94:	f7fa fba4 	bl	80001e0 <__aeabi_dsub>
 8005a98:	a331      	add	r3, pc, #196	@ (adr r3, 8005b60 <__ieee754_pow+0x770>)
 8005a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9e:	f7fa fd57 	bl	8000550 <__aeabi_dmul>
 8005aa2:	a331      	add	r3, pc, #196	@ (adr r3, 8005b68 <__ieee754_pow+0x778>)
 8005aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa8:	4606      	mov	r6, r0
 8005aaa:	460f      	mov	r7, r1
 8005aac:	4620      	mov	r0, r4
 8005aae:	4629      	mov	r1, r5
 8005ab0:	f7fa fd4e 	bl	8000550 <__aeabi_dmul>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	460b      	mov	r3, r1
 8005ab8:	4630      	mov	r0, r6
 8005aba:	4639      	mov	r1, r7
 8005abc:	f7fa fb92 	bl	80001e4 <__adddf3>
 8005ac0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005ac2:	4b32      	ldr	r3, [pc, #200]	@ (8005b8c <__ieee754_pow+0x79c>)
 8005ac4:	4413      	add	r3, r2
 8005ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aca:	f7fa fb8b 	bl	80001e4 <__adddf3>
 8005ace:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ad2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005ad4:	f7fa fcd2 	bl	800047c <__aeabi_i2d>
 8005ad8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005ada:	4b2d      	ldr	r3, [pc, #180]	@ (8005b90 <__ieee754_pow+0x7a0>)
 8005adc:	4413      	add	r3, r2
 8005ade:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ae2:	4606      	mov	r6, r0
 8005ae4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005ae8:	460f      	mov	r7, r1
 8005aea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005aee:	f7fa fb79 	bl	80001e4 <__adddf3>
 8005af2:	4642      	mov	r2, r8
 8005af4:	464b      	mov	r3, r9
 8005af6:	f7fa fb75 	bl	80001e4 <__adddf3>
 8005afa:	4632      	mov	r2, r6
 8005afc:	463b      	mov	r3, r7
 8005afe:	f7fa fb71 	bl	80001e4 <__adddf3>
 8005b02:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8005b06:	4632      	mov	r2, r6
 8005b08:	463b      	mov	r3, r7
 8005b0a:	4658      	mov	r0, fp
 8005b0c:	460d      	mov	r5, r1
 8005b0e:	f7fa fb67 	bl	80001e0 <__aeabi_dsub>
 8005b12:	4642      	mov	r2, r8
 8005b14:	464b      	mov	r3, r9
 8005b16:	f7fa fb63 	bl	80001e0 <__aeabi_dsub>
 8005b1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b1e:	f7fa fb5f 	bl	80001e0 <__aeabi_dsub>
 8005b22:	465c      	mov	r4, fp
 8005b24:	e036      	b.n	8005b94 <__ieee754_pow+0x7a4>
 8005b26:	bf00      	nop
 8005b28:	4a454eef 	.word	0x4a454eef
 8005b2c:	3fca7e28 	.word	0x3fca7e28
 8005b30:	93c9db65 	.word	0x93c9db65
 8005b34:	3fcd864a 	.word	0x3fcd864a
 8005b38:	a91d4101 	.word	0xa91d4101
 8005b3c:	3fd17460 	.word	0x3fd17460
 8005b40:	518f264d 	.word	0x518f264d
 8005b44:	3fd55555 	.word	0x3fd55555
 8005b48:	db6fabff 	.word	0xdb6fabff
 8005b4c:	3fdb6db6 	.word	0x3fdb6db6
 8005b50:	33333303 	.word	0x33333303
 8005b54:	3fe33333 	.word	0x3fe33333
 8005b58:	e0000000 	.word	0xe0000000
 8005b5c:	3feec709 	.word	0x3feec709
 8005b60:	dc3a03fd 	.word	0xdc3a03fd
 8005b64:	3feec709 	.word	0x3feec709
 8005b68:	145b01f5 	.word	0x145b01f5
 8005b6c:	be3e2fe0 	.word	0xbe3e2fe0
 8005b70:	7ff00000 	.word	0x7ff00000
 8005b74:	43400000 	.word	0x43400000
 8005b78:	0003988e 	.word	0x0003988e
 8005b7c:	000bb679 	.word	0x000bb679
 8005b80:	080234c8 	.word	0x080234c8
 8005b84:	3ff00000 	.word	0x3ff00000
 8005b88:	40080000 	.word	0x40080000
 8005b8c:	080234a8 	.word	0x080234a8
 8005b90:	080234b8 	.word	0x080234b8
 8005b94:	4602      	mov	r2, r0
 8005b96:	460b      	mov	r3, r1
 8005b98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b9c:	e5d6      	b.n	800574c <__ieee754_pow+0x35c>
 8005b9e:	f04f 0a01 	mov.w	sl, #1
 8005ba2:	e65e      	b.n	8005862 <__ieee754_pow+0x472>
 8005ba4:	a3b5      	add	r3, pc, #724	@ (adr r3, 8005e7c <__ieee754_pow+0xa8c>)
 8005ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005baa:	4630      	mov	r0, r6
 8005bac:	4639      	mov	r1, r7
 8005bae:	f7fa fb19 	bl	80001e4 <__adddf3>
 8005bb2:	4642      	mov	r2, r8
 8005bb4:	e9cd 0100 	strd	r0, r1, [sp]
 8005bb8:	464b      	mov	r3, r9
 8005bba:	4620      	mov	r0, r4
 8005bbc:	4629      	mov	r1, r5
 8005bbe:	f7fa fb0f 	bl	80001e0 <__aeabi_dsub>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bca:	f7fa ff51 	bl	8000a70 <__aeabi_dcmpgt>
 8005bce:	2800      	cmp	r0, #0
 8005bd0:	f47f adfe 	bne.w	80057d0 <__ieee754_pow+0x3e0>
 8005bd4:	4ba2      	ldr	r3, [pc, #648]	@ (8005e60 <__ieee754_pow+0xa70>)
 8005bd6:	e022      	b.n	8005c1e <__ieee754_pow+0x82e>
 8005bd8:	4ca2      	ldr	r4, [pc, #648]	@ (8005e64 <__ieee754_pow+0xa74>)
 8005bda:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005bde:	42a3      	cmp	r3, r4
 8005be0:	d919      	bls.n	8005c16 <__ieee754_pow+0x826>
 8005be2:	4ba1      	ldr	r3, [pc, #644]	@ (8005e68 <__ieee754_pow+0xa78>)
 8005be4:	440b      	add	r3, r1
 8005be6:	4303      	orrs	r3, r0
 8005be8:	d009      	beq.n	8005bfe <__ieee754_pow+0x80e>
 8005bea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	f7fa ff1f 	bl	8000a34 <__aeabi_dcmplt>
 8005bf6:	3800      	subs	r0, #0
 8005bf8:	bf18      	it	ne
 8005bfa:	2001      	movne	r0, #1
 8005bfc:	e512      	b.n	8005624 <__ieee754_pow+0x234>
 8005bfe:	4642      	mov	r2, r8
 8005c00:	464b      	mov	r3, r9
 8005c02:	f7fa faed 	bl	80001e0 <__aeabi_dsub>
 8005c06:	4632      	mov	r2, r6
 8005c08:	463b      	mov	r3, r7
 8005c0a:	f7fa ff27 	bl	8000a5c <__aeabi_dcmpge>
 8005c0e:	2800      	cmp	r0, #0
 8005c10:	d1eb      	bne.n	8005bea <__ieee754_pow+0x7fa>
 8005c12:	4b96      	ldr	r3, [pc, #600]	@ (8005e6c <__ieee754_pow+0xa7c>)
 8005c14:	e003      	b.n	8005c1e <__ieee754_pow+0x82e>
 8005c16:	4a96      	ldr	r2, [pc, #600]	@ (8005e70 <__ieee754_pow+0xa80>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	f240 80e7 	bls.w	8005dec <__ieee754_pow+0x9fc>
 8005c1e:	151b      	asrs	r3, r3, #20
 8005c20:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8005c24:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8005c28:	fa4a fa03 	asr.w	sl, sl, r3
 8005c2c:	44da      	add	sl, fp
 8005c2e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8005c32:	4890      	ldr	r0, [pc, #576]	@ (8005e74 <__ieee754_pow+0xa84>)
 8005c34:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8005c38:	4108      	asrs	r0, r1
 8005c3a:	ea00 030a 	and.w	r3, r0, sl
 8005c3e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8005c42:	f1c1 0114 	rsb	r1, r1, #20
 8005c46:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8005c4a:	fa4a fa01 	asr.w	sl, sl, r1
 8005c4e:	f1bb 0f00 	cmp.w	fp, #0
 8005c52:	4640      	mov	r0, r8
 8005c54:	4649      	mov	r1, r9
 8005c56:	f04f 0200 	mov.w	r2, #0
 8005c5a:	bfb8      	it	lt
 8005c5c:	f1ca 0a00 	rsblt	sl, sl, #0
 8005c60:	f7fa fabe 	bl	80001e0 <__aeabi_dsub>
 8005c64:	4680      	mov	r8, r0
 8005c66:	4689      	mov	r9, r1
 8005c68:	4632      	mov	r2, r6
 8005c6a:	463b      	mov	r3, r7
 8005c6c:	4640      	mov	r0, r8
 8005c6e:	4649      	mov	r1, r9
 8005c70:	f7fa fab8 	bl	80001e4 <__adddf3>
 8005c74:	2400      	movs	r4, #0
 8005c76:	a36a      	add	r3, pc, #424	@ (adr r3, 8005e20 <__ieee754_pow+0xa30>)
 8005c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c7c:	4620      	mov	r0, r4
 8005c7e:	460d      	mov	r5, r1
 8005c80:	f7fa fc66 	bl	8000550 <__aeabi_dmul>
 8005c84:	4642      	mov	r2, r8
 8005c86:	e9cd 0100 	strd	r0, r1, [sp]
 8005c8a:	464b      	mov	r3, r9
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	4629      	mov	r1, r5
 8005c90:	f7fa faa6 	bl	80001e0 <__aeabi_dsub>
 8005c94:	4602      	mov	r2, r0
 8005c96:	460b      	mov	r3, r1
 8005c98:	4630      	mov	r0, r6
 8005c9a:	4639      	mov	r1, r7
 8005c9c:	f7fa faa0 	bl	80001e0 <__aeabi_dsub>
 8005ca0:	a361      	add	r3, pc, #388	@ (adr r3, 8005e28 <__ieee754_pow+0xa38>)
 8005ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca6:	f7fa fc53 	bl	8000550 <__aeabi_dmul>
 8005caa:	a361      	add	r3, pc, #388	@ (adr r3, 8005e30 <__ieee754_pow+0xa40>)
 8005cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb0:	4680      	mov	r8, r0
 8005cb2:	4689      	mov	r9, r1
 8005cb4:	4620      	mov	r0, r4
 8005cb6:	4629      	mov	r1, r5
 8005cb8:	f7fa fc4a 	bl	8000550 <__aeabi_dmul>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	460b      	mov	r3, r1
 8005cc0:	4640      	mov	r0, r8
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	f7fa fa8e 	bl	80001e4 <__adddf3>
 8005cc8:	4604      	mov	r4, r0
 8005cca:	460d      	mov	r5, r1
 8005ccc:	4602      	mov	r2, r0
 8005cce:	460b      	mov	r3, r1
 8005cd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cd4:	f7fa fa86 	bl	80001e4 <__adddf3>
 8005cd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cdc:	4680      	mov	r8, r0
 8005cde:	4689      	mov	r9, r1
 8005ce0:	f7fa fa7e 	bl	80001e0 <__aeabi_dsub>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	460b      	mov	r3, r1
 8005ce8:	4620      	mov	r0, r4
 8005cea:	4629      	mov	r1, r5
 8005cec:	f7fa fa78 	bl	80001e0 <__aeabi_dsub>
 8005cf0:	4642      	mov	r2, r8
 8005cf2:	4606      	mov	r6, r0
 8005cf4:	460f      	mov	r7, r1
 8005cf6:	464b      	mov	r3, r9
 8005cf8:	4640      	mov	r0, r8
 8005cfa:	4649      	mov	r1, r9
 8005cfc:	f7fa fc28 	bl	8000550 <__aeabi_dmul>
 8005d00:	a34d      	add	r3, pc, #308	@ (adr r3, 8005e38 <__ieee754_pow+0xa48>)
 8005d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d06:	4604      	mov	r4, r0
 8005d08:	460d      	mov	r5, r1
 8005d0a:	f7fa fc21 	bl	8000550 <__aeabi_dmul>
 8005d0e:	a34c      	add	r3, pc, #304	@ (adr r3, 8005e40 <__ieee754_pow+0xa50>)
 8005d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d14:	f7fa fa64 	bl	80001e0 <__aeabi_dsub>
 8005d18:	4622      	mov	r2, r4
 8005d1a:	462b      	mov	r3, r5
 8005d1c:	f7fa fc18 	bl	8000550 <__aeabi_dmul>
 8005d20:	a349      	add	r3, pc, #292	@ (adr r3, 8005e48 <__ieee754_pow+0xa58>)
 8005d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d26:	f7fa fa5d 	bl	80001e4 <__adddf3>
 8005d2a:	4622      	mov	r2, r4
 8005d2c:	462b      	mov	r3, r5
 8005d2e:	f7fa fc0f 	bl	8000550 <__aeabi_dmul>
 8005d32:	a347      	add	r3, pc, #284	@ (adr r3, 8005e50 <__ieee754_pow+0xa60>)
 8005d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d38:	f7fa fa52 	bl	80001e0 <__aeabi_dsub>
 8005d3c:	4622      	mov	r2, r4
 8005d3e:	462b      	mov	r3, r5
 8005d40:	f7fa fc06 	bl	8000550 <__aeabi_dmul>
 8005d44:	a344      	add	r3, pc, #272	@ (adr r3, 8005e58 <__ieee754_pow+0xa68>)
 8005d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4a:	f7fa fa4b 	bl	80001e4 <__adddf3>
 8005d4e:	4622      	mov	r2, r4
 8005d50:	462b      	mov	r3, r5
 8005d52:	f7fa fbfd 	bl	8000550 <__aeabi_dmul>
 8005d56:	4602      	mov	r2, r0
 8005d58:	460b      	mov	r3, r1
 8005d5a:	4640      	mov	r0, r8
 8005d5c:	4649      	mov	r1, r9
 8005d5e:	f7fa fa3f 	bl	80001e0 <__aeabi_dsub>
 8005d62:	4604      	mov	r4, r0
 8005d64:	460d      	mov	r5, r1
 8005d66:	4602      	mov	r2, r0
 8005d68:	460b      	mov	r3, r1
 8005d6a:	4640      	mov	r0, r8
 8005d6c:	4649      	mov	r1, r9
 8005d6e:	f7fa fbef 	bl	8000550 <__aeabi_dmul>
 8005d72:	2200      	movs	r2, #0
 8005d74:	e9cd 0100 	strd	r0, r1, [sp]
 8005d78:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	4629      	mov	r1, r5
 8005d80:	f7fa fa2e 	bl	80001e0 <__aeabi_dsub>
 8005d84:	4602      	mov	r2, r0
 8005d86:	460b      	mov	r3, r1
 8005d88:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d8c:	f7fa fd0a 	bl	80007a4 <__aeabi_ddiv>
 8005d90:	4632      	mov	r2, r6
 8005d92:	4604      	mov	r4, r0
 8005d94:	460d      	mov	r5, r1
 8005d96:	463b      	mov	r3, r7
 8005d98:	4640      	mov	r0, r8
 8005d9a:	4649      	mov	r1, r9
 8005d9c:	f7fa fbd8 	bl	8000550 <__aeabi_dmul>
 8005da0:	4632      	mov	r2, r6
 8005da2:	463b      	mov	r3, r7
 8005da4:	f7fa fa1e 	bl	80001e4 <__adddf3>
 8005da8:	4602      	mov	r2, r0
 8005daa:	460b      	mov	r3, r1
 8005dac:	4620      	mov	r0, r4
 8005dae:	4629      	mov	r1, r5
 8005db0:	f7fa fa16 	bl	80001e0 <__aeabi_dsub>
 8005db4:	4642      	mov	r2, r8
 8005db6:	464b      	mov	r3, r9
 8005db8:	f7fa fa12 	bl	80001e0 <__aeabi_dsub>
 8005dbc:	460b      	mov	r3, r1
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	492d      	ldr	r1, [pc, #180]	@ (8005e78 <__ieee754_pow+0xa88>)
 8005dc2:	2000      	movs	r0, #0
 8005dc4:	f7fa fa0c 	bl	80001e0 <__aeabi_dsub>
 8005dc8:	ec41 0b10 	vmov	d0, r0, r1
 8005dcc:	ee10 3a90 	vmov	r3, s1
 8005dd0:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8005dd4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005dd8:	da0b      	bge.n	8005df2 <__ieee754_pow+0xa02>
 8005dda:	4650      	mov	r0, sl
 8005ddc:	f000 f85c 	bl	8005e98 <scalbn>
 8005de0:	ec51 0b10 	vmov	r0, r1, d0
 8005de4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005de8:	f7ff bb6d 	b.w	80054c6 <__ieee754_pow+0xd6>
 8005dec:	f8dd a010 	ldr.w	sl, [sp, #16]
 8005df0:	e73a      	b.n	8005c68 <__ieee754_pow+0x878>
 8005df2:	ec51 0b10 	vmov	r0, r1, d0
 8005df6:	4619      	mov	r1, r3
 8005df8:	e7f4      	b.n	8005de4 <__ieee754_pow+0x9f4>
 8005dfa:	491f      	ldr	r1, [pc, #124]	@ (8005e78 <__ieee754_pow+0xa88>)
 8005dfc:	2000      	movs	r0, #0
 8005dfe:	f7ff bb14 	b.w	800542a <__ieee754_pow+0x3a>
 8005e02:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e06:	f7ff bb10 	b.w	800542a <__ieee754_pow+0x3a>
 8005e0a:	4630      	mov	r0, r6
 8005e0c:	4639      	mov	r1, r7
 8005e0e:	f7ff bb0c 	b.w	800542a <__ieee754_pow+0x3a>
 8005e12:	460c      	mov	r4, r1
 8005e14:	f7ff bb69 	b.w	80054ea <__ieee754_pow+0xfa>
 8005e18:	2400      	movs	r4, #0
 8005e1a:	f7ff bb4b 	b.w	80054b4 <__ieee754_pow+0xc4>
 8005e1e:	bf00      	nop
 8005e20:	00000000 	.word	0x00000000
 8005e24:	3fe62e43 	.word	0x3fe62e43
 8005e28:	fefa39ef 	.word	0xfefa39ef
 8005e2c:	3fe62e42 	.word	0x3fe62e42
 8005e30:	0ca86c39 	.word	0x0ca86c39
 8005e34:	be205c61 	.word	0xbe205c61
 8005e38:	72bea4d0 	.word	0x72bea4d0
 8005e3c:	3e663769 	.word	0x3e663769
 8005e40:	c5d26bf1 	.word	0xc5d26bf1
 8005e44:	3ebbbd41 	.word	0x3ebbbd41
 8005e48:	af25de2c 	.word	0xaf25de2c
 8005e4c:	3f11566a 	.word	0x3f11566a
 8005e50:	16bebd93 	.word	0x16bebd93
 8005e54:	3f66c16c 	.word	0x3f66c16c
 8005e58:	5555553e 	.word	0x5555553e
 8005e5c:	3fc55555 	.word	0x3fc55555
 8005e60:	40900000 	.word	0x40900000
 8005e64:	4090cbff 	.word	0x4090cbff
 8005e68:	3f6f3400 	.word	0x3f6f3400
 8005e6c:	4090cc00 	.word	0x4090cc00
 8005e70:	3fe00000 	.word	0x3fe00000
 8005e74:	fff00000 	.word	0xfff00000
 8005e78:	3ff00000 	.word	0x3ff00000
 8005e7c:	652b82fe 	.word	0x652b82fe
 8005e80:	3c971547 	.word	0x3c971547

08005e84 <fabs>:
 8005e84:	ec51 0b10 	vmov	r0, r1, d0
 8005e88:	4602      	mov	r2, r0
 8005e8a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005e8e:	ec43 2b10 	vmov	d0, r2, r3
 8005e92:	4770      	bx	lr
 8005e94:	0000      	movs	r0, r0
	...

08005e98 <scalbn>:
 8005e98:	b570      	push	{r4, r5, r6, lr}
 8005e9a:	ec55 4b10 	vmov	r4, r5, d0
 8005e9e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8005ea2:	4606      	mov	r6, r0
 8005ea4:	462b      	mov	r3, r5
 8005ea6:	b991      	cbnz	r1, 8005ece <scalbn+0x36>
 8005ea8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8005eac:	4323      	orrs	r3, r4
 8005eae:	d03b      	beq.n	8005f28 <scalbn+0x90>
 8005eb0:	4b33      	ldr	r3, [pc, #204]	@ (8005f80 <scalbn+0xe8>)
 8005eb2:	4620      	mov	r0, r4
 8005eb4:	4629      	mov	r1, r5
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f7fa fb4a 	bl	8000550 <__aeabi_dmul>
 8005ebc:	4b31      	ldr	r3, [pc, #196]	@ (8005f84 <scalbn+0xec>)
 8005ebe:	429e      	cmp	r6, r3
 8005ec0:	4604      	mov	r4, r0
 8005ec2:	460d      	mov	r5, r1
 8005ec4:	da0f      	bge.n	8005ee6 <scalbn+0x4e>
 8005ec6:	a326      	add	r3, pc, #152	@ (adr r3, 8005f60 <scalbn+0xc8>)
 8005ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ecc:	e01e      	b.n	8005f0c <scalbn+0x74>
 8005ece:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005ed2:	4291      	cmp	r1, r2
 8005ed4:	d10b      	bne.n	8005eee <scalbn+0x56>
 8005ed6:	4622      	mov	r2, r4
 8005ed8:	4620      	mov	r0, r4
 8005eda:	4629      	mov	r1, r5
 8005edc:	f7fa f982 	bl	80001e4 <__adddf3>
 8005ee0:	4604      	mov	r4, r0
 8005ee2:	460d      	mov	r5, r1
 8005ee4:	e020      	b.n	8005f28 <scalbn+0x90>
 8005ee6:	460b      	mov	r3, r1
 8005ee8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005eec:	3936      	subs	r1, #54	@ 0x36
 8005eee:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8005ef2:	4296      	cmp	r6, r2
 8005ef4:	dd0d      	ble.n	8005f12 <scalbn+0x7a>
 8005ef6:	2d00      	cmp	r5, #0
 8005ef8:	a11b      	add	r1, pc, #108	@ (adr r1, 8005f68 <scalbn+0xd0>)
 8005efa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005efe:	da02      	bge.n	8005f06 <scalbn+0x6e>
 8005f00:	a11b      	add	r1, pc, #108	@ (adr r1, 8005f70 <scalbn+0xd8>)
 8005f02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f06:	a318      	add	r3, pc, #96	@ (adr r3, 8005f68 <scalbn+0xd0>)
 8005f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0c:	f7fa fb20 	bl	8000550 <__aeabi_dmul>
 8005f10:	e7e6      	b.n	8005ee0 <scalbn+0x48>
 8005f12:	1872      	adds	r2, r6, r1
 8005f14:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8005f18:	428a      	cmp	r2, r1
 8005f1a:	dcec      	bgt.n	8005ef6 <scalbn+0x5e>
 8005f1c:	2a00      	cmp	r2, #0
 8005f1e:	dd06      	ble.n	8005f2e <scalbn+0x96>
 8005f20:	f36f 531e 	bfc	r3, #20, #11
 8005f24:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005f28:	ec45 4b10 	vmov	d0, r4, r5
 8005f2c:	bd70      	pop	{r4, r5, r6, pc}
 8005f2e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8005f32:	da08      	bge.n	8005f46 <scalbn+0xae>
 8005f34:	2d00      	cmp	r5, #0
 8005f36:	a10a      	add	r1, pc, #40	@ (adr r1, 8005f60 <scalbn+0xc8>)
 8005f38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f3c:	dac3      	bge.n	8005ec6 <scalbn+0x2e>
 8005f3e:	a10e      	add	r1, pc, #56	@ (adr r1, 8005f78 <scalbn+0xe0>)
 8005f40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f44:	e7bf      	b.n	8005ec6 <scalbn+0x2e>
 8005f46:	3236      	adds	r2, #54	@ 0x36
 8005f48:	f36f 531e 	bfc	r3, #20, #11
 8005f4c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005f50:	4620      	mov	r0, r4
 8005f52:	4b0d      	ldr	r3, [pc, #52]	@ (8005f88 <scalbn+0xf0>)
 8005f54:	4629      	mov	r1, r5
 8005f56:	2200      	movs	r2, #0
 8005f58:	e7d8      	b.n	8005f0c <scalbn+0x74>
 8005f5a:	bf00      	nop
 8005f5c:	f3af 8000 	nop.w
 8005f60:	c2f8f359 	.word	0xc2f8f359
 8005f64:	01a56e1f 	.word	0x01a56e1f
 8005f68:	8800759c 	.word	0x8800759c
 8005f6c:	7e37e43c 	.word	0x7e37e43c
 8005f70:	8800759c 	.word	0x8800759c
 8005f74:	fe37e43c 	.word	0xfe37e43c
 8005f78:	c2f8f359 	.word	0xc2f8f359
 8005f7c:	81a56e1f 	.word	0x81a56e1f
 8005f80:	43500000 	.word	0x43500000
 8005f84:	ffff3cb0 	.word	0xffff3cb0
 8005f88:	3c900000 	.word	0x3c900000

08005f8c <with_errno>:
 8005f8c:	b510      	push	{r4, lr}
 8005f8e:	ed2d 8b02 	vpush	{d8}
 8005f92:	eeb0 8a40 	vmov.f32	s16, s0
 8005f96:	eef0 8a60 	vmov.f32	s17, s1
 8005f9a:	4604      	mov	r4, r0
 8005f9c:	f7ff f84e 	bl	800503c <__errno>
 8005fa0:	eeb0 0a48 	vmov.f32	s0, s16
 8005fa4:	eef0 0a68 	vmov.f32	s1, s17
 8005fa8:	ecbd 8b02 	vpop	{d8}
 8005fac:	6004      	str	r4, [r0, #0]
 8005fae:	bd10      	pop	{r4, pc}

08005fb0 <xflow>:
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	b507      	push	{r0, r1, r2, lr}
 8005fb4:	ec51 0b10 	vmov	r0, r1, d0
 8005fb8:	b183      	cbz	r3, 8005fdc <xflow+0x2c>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005fc0:	e9cd 2300 	strd	r2, r3, [sp]
 8005fc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005fc8:	f7fa fac2 	bl	8000550 <__aeabi_dmul>
 8005fcc:	ec41 0b10 	vmov	d0, r0, r1
 8005fd0:	2022      	movs	r0, #34	@ 0x22
 8005fd2:	b003      	add	sp, #12
 8005fd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fd8:	f7ff bfd8 	b.w	8005f8c <with_errno>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	460b      	mov	r3, r1
 8005fe0:	e7ee      	b.n	8005fc0 <xflow+0x10>
 8005fe2:	0000      	movs	r0, r0
 8005fe4:	0000      	movs	r0, r0
	...

08005fe8 <__math_uflow>:
 8005fe8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8005ff0 <__math_uflow+0x8>
 8005fec:	f7ff bfe0 	b.w	8005fb0 <xflow>
 8005ff0:	00000000 	.word	0x00000000
 8005ff4:	10000000 	.word	0x10000000

08005ff8 <__math_oflow>:
 8005ff8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006000 <__math_oflow+0x8>
 8005ffc:	f7ff bfd8 	b.w	8005fb0 <xflow>
 8006000:	00000000 	.word	0x00000000
 8006004:	70000000 	.word	0x70000000

08006008 <_init>:
 8006008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800600a:	bf00      	nop
 800600c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800600e:	bc08      	pop	{r3}
 8006010:	469e      	mov	lr, r3
 8006012:	4770      	bx	lr

08006014 <_fini>:
 8006014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006016:	bf00      	nop
 8006018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800601a:	bc08      	pop	{r3}
 800601c:	469e      	mov	lr, r3
 800601e:	4770      	bx	lr
