<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.03.22.03:11:09"
 outputDirectory="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5SGXEA7N2F45C2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2_H2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MEM_IF_DDR3A_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MEM_IF_DDR3A_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MEM_IF_DDR3A_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MEM_IF_DDR3B_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MEM_IF_DDR3B_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MEM_IF_DDR3B_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ddr3a_status_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ddr3a_status_external_connection_export"
       direction="input"
       role="export"
       width="3" />
  </interface>
  <interface name="ddr3b_status_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ddr3b_status_external_connection_export"
       direction="input"
       role="export"
       width="3" />
  </interface>
  <interface name="hip_ctrl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hip_ctrl_test_in" direction="input" role="test_in" width="32" />
   <port
       name="hip_ctrl_simu_mode_pipe"
       direction="input"
       role="simu_mode_pipe"
       width="1" />
  </interface>
  <interface name="hip_pipe" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="hip_pipe_sim_pipe_pclk_in"
       direction="input"
       role="sim_pipe_pclk_in"
       width="1" />
   <port
       name="hip_pipe_sim_pipe_rate"
       direction="output"
       role="sim_pipe_rate"
       width="2" />
   <port
       name="hip_pipe_sim_ltssmstate"
       direction="output"
       role="sim_ltssmstate"
       width="5" />
   <port
       name="hip_pipe_eidleinfersel0"
       direction="output"
       role="eidleinfersel0"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel1"
       direction="output"
       role="eidleinfersel1"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel2"
       direction="output"
       role="eidleinfersel2"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel3"
       direction="output"
       role="eidleinfersel3"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel4"
       direction="output"
       role="eidleinfersel4"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel5"
       direction="output"
       role="eidleinfersel5"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel6"
       direction="output"
       role="eidleinfersel6"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel7"
       direction="output"
       role="eidleinfersel7"
       width="3" />
   <port
       name="hip_pipe_powerdown0"
       direction="output"
       role="powerdown0"
       width="2" />
   <port
       name="hip_pipe_powerdown1"
       direction="output"
       role="powerdown1"
       width="2" />
   <port
       name="hip_pipe_powerdown2"
       direction="output"
       role="powerdown2"
       width="2" />
   <port
       name="hip_pipe_powerdown3"
       direction="output"
       role="powerdown3"
       width="2" />
   <port
       name="hip_pipe_powerdown4"
       direction="output"
       role="powerdown4"
       width="2" />
   <port
       name="hip_pipe_powerdown5"
       direction="output"
       role="powerdown5"
       width="2" />
   <port
       name="hip_pipe_powerdown6"
       direction="output"
       role="powerdown6"
       width="2" />
   <port
       name="hip_pipe_powerdown7"
       direction="output"
       role="powerdown7"
       width="2" />
   <port
       name="hip_pipe_rxpolarity0"
       direction="output"
       role="rxpolarity0"
       width="1" />
   <port
       name="hip_pipe_rxpolarity1"
       direction="output"
       role="rxpolarity1"
       width="1" />
   <port
       name="hip_pipe_rxpolarity2"
       direction="output"
       role="rxpolarity2"
       width="1" />
   <port
       name="hip_pipe_rxpolarity3"
       direction="output"
       role="rxpolarity3"
       width="1" />
   <port
       name="hip_pipe_rxpolarity4"
       direction="output"
       role="rxpolarity4"
       width="1" />
   <port
       name="hip_pipe_rxpolarity5"
       direction="output"
       role="rxpolarity5"
       width="1" />
   <port
       name="hip_pipe_rxpolarity6"
       direction="output"
       role="rxpolarity6"
       width="1" />
   <port
       name="hip_pipe_rxpolarity7"
       direction="output"
       role="rxpolarity7"
       width="1" />
   <port name="hip_pipe_txcompl0" direction="output" role="txcompl0" width="1" />
   <port name="hip_pipe_txcompl1" direction="output" role="txcompl1" width="1" />
   <port name="hip_pipe_txcompl2" direction="output" role="txcompl2" width="1" />
   <port name="hip_pipe_txcompl3" direction="output" role="txcompl3" width="1" />
   <port name="hip_pipe_txcompl4" direction="output" role="txcompl4" width="1" />
   <port name="hip_pipe_txcompl5" direction="output" role="txcompl5" width="1" />
   <port name="hip_pipe_txcompl6" direction="output" role="txcompl6" width="1" />
   <port name="hip_pipe_txcompl7" direction="output" role="txcompl7" width="1" />
   <port name="hip_pipe_txdata0" direction="output" role="txdata0" width="8" />
   <port name="hip_pipe_txdata1" direction="output" role="txdata1" width="8" />
   <port name="hip_pipe_txdata2" direction="output" role="txdata2" width="8" />
   <port name="hip_pipe_txdata3" direction="output" role="txdata3" width="8" />
   <port name="hip_pipe_txdata4" direction="output" role="txdata4" width="8" />
   <port name="hip_pipe_txdata5" direction="output" role="txdata5" width="8" />
   <port name="hip_pipe_txdata6" direction="output" role="txdata6" width="8" />
   <port name="hip_pipe_txdata7" direction="output" role="txdata7" width="8" />
   <port name="hip_pipe_txdatak0" direction="output" role="txdatak0" width="1" />
   <port name="hip_pipe_txdatak1" direction="output" role="txdatak1" width="1" />
   <port name="hip_pipe_txdatak2" direction="output" role="txdatak2" width="1" />
   <port name="hip_pipe_txdatak3" direction="output" role="txdatak3" width="1" />
   <port name="hip_pipe_txdatak4" direction="output" role="txdatak4" width="1" />
   <port name="hip_pipe_txdatak5" direction="output" role="txdatak5" width="1" />
   <port name="hip_pipe_txdatak6" direction="output" role="txdatak6" width="1" />
   <port name="hip_pipe_txdatak7" direction="output" role="txdatak7" width="1" />
   <port
       name="hip_pipe_txdetectrx0"
       direction="output"
       role="txdetectrx0"
       width="1" />
   <port
       name="hip_pipe_txdetectrx1"
       direction="output"
       role="txdetectrx1"
       width="1" />
   <port
       name="hip_pipe_txdetectrx2"
       direction="output"
       role="txdetectrx2"
       width="1" />
   <port
       name="hip_pipe_txdetectrx3"
       direction="output"
       role="txdetectrx3"
       width="1" />
   <port
       name="hip_pipe_txdetectrx4"
       direction="output"
       role="txdetectrx4"
       width="1" />
   <port
       name="hip_pipe_txdetectrx5"
       direction="output"
       role="txdetectrx5"
       width="1" />
   <port
       name="hip_pipe_txdetectrx6"
       direction="output"
       role="txdetectrx6"
       width="1" />
   <port
       name="hip_pipe_txdetectrx7"
       direction="output"
       role="txdetectrx7"
       width="1" />
   <port
       name="hip_pipe_txelecidle0"
       direction="output"
       role="txelecidle0"
       width="1" />
   <port
       name="hip_pipe_txelecidle1"
       direction="output"
       role="txelecidle1"
       width="1" />
   <port
       name="hip_pipe_txelecidle2"
       direction="output"
       role="txelecidle2"
       width="1" />
   <port
       name="hip_pipe_txelecidle3"
       direction="output"
       role="txelecidle3"
       width="1" />
   <port
       name="hip_pipe_txelecidle4"
       direction="output"
       role="txelecidle4"
       width="1" />
   <port
       name="hip_pipe_txelecidle5"
       direction="output"
       role="txelecidle5"
       width="1" />
   <port
       name="hip_pipe_txelecidle6"
       direction="output"
       role="txelecidle6"
       width="1" />
   <port
       name="hip_pipe_txelecidle7"
       direction="output"
       role="txelecidle7"
       width="1" />
   <port
       name="hip_pipe_txdeemph0"
       direction="output"
       role="txdeemph0"
       width="1" />
   <port
       name="hip_pipe_txdeemph1"
       direction="output"
       role="txdeemph1"
       width="1" />
   <port
       name="hip_pipe_txdeemph2"
       direction="output"
       role="txdeemph2"
       width="1" />
   <port
       name="hip_pipe_txdeemph3"
       direction="output"
       role="txdeemph3"
       width="1" />
   <port
       name="hip_pipe_txdeemph4"
       direction="output"
       role="txdeemph4"
       width="1" />
   <port
       name="hip_pipe_txdeemph5"
       direction="output"
       role="txdeemph5"
       width="1" />
   <port
       name="hip_pipe_txdeemph6"
       direction="output"
       role="txdeemph6"
       width="1" />
   <port
       name="hip_pipe_txdeemph7"
       direction="output"
       role="txdeemph7"
       width="1" />
   <port
       name="hip_pipe_txmargin0"
       direction="output"
       role="txmargin0"
       width="3" />
   <port
       name="hip_pipe_txmargin1"
       direction="output"
       role="txmargin1"
       width="3" />
   <port
       name="hip_pipe_txmargin2"
       direction="output"
       role="txmargin2"
       width="3" />
   <port
       name="hip_pipe_txmargin3"
       direction="output"
       role="txmargin3"
       width="3" />
   <port
       name="hip_pipe_txmargin4"
       direction="output"
       role="txmargin4"
       width="3" />
   <port
       name="hip_pipe_txmargin5"
       direction="output"
       role="txmargin5"
       width="3" />
   <port
       name="hip_pipe_txmargin6"
       direction="output"
       role="txmargin6"
       width="3" />
   <port
       name="hip_pipe_txmargin7"
       direction="output"
       role="txmargin7"
       width="3" />
   <port name="hip_pipe_txswing0" direction="output" role="txswing0" width="1" />
   <port name="hip_pipe_txswing1" direction="output" role="txswing1" width="1" />
   <port name="hip_pipe_txswing2" direction="output" role="txswing2" width="1" />
   <port name="hip_pipe_txswing3" direction="output" role="txswing3" width="1" />
   <port name="hip_pipe_txswing4" direction="output" role="txswing4" width="1" />
   <port name="hip_pipe_txswing5" direction="output" role="txswing5" width="1" />
   <port name="hip_pipe_txswing6" direction="output" role="txswing6" width="1" />
   <port name="hip_pipe_txswing7" direction="output" role="txswing7" width="1" />
   <port
       name="hip_pipe_phystatus0"
       direction="input"
       role="phystatus0"
       width="1" />
   <port
       name="hip_pipe_phystatus1"
       direction="input"
       role="phystatus1"
       width="1" />
   <port
       name="hip_pipe_phystatus2"
       direction="input"
       role="phystatus2"
       width="1" />
   <port
       name="hip_pipe_phystatus3"
       direction="input"
       role="phystatus3"
       width="1" />
   <port
       name="hip_pipe_phystatus4"
       direction="input"
       role="phystatus4"
       width="1" />
   <port
       name="hip_pipe_phystatus5"
       direction="input"
       role="phystatus5"
       width="1" />
   <port
       name="hip_pipe_phystatus6"
       direction="input"
       role="phystatus6"
       width="1" />
   <port
       name="hip_pipe_phystatus7"
       direction="input"
       role="phystatus7"
       width="1" />
   <port name="hip_pipe_rxdata0" direction="input" role="rxdata0" width="8" />
   <port name="hip_pipe_rxdata1" direction="input" role="rxdata1" width="8" />
   <port name="hip_pipe_rxdata2" direction="input" role="rxdata2" width="8" />
   <port name="hip_pipe_rxdata3" direction="input" role="rxdata3" width="8" />
   <port name="hip_pipe_rxdata4" direction="input" role="rxdata4" width="8" />
   <port name="hip_pipe_rxdata5" direction="input" role="rxdata5" width="8" />
   <port name="hip_pipe_rxdata6" direction="input" role="rxdata6" width="8" />
   <port name="hip_pipe_rxdata7" direction="input" role="rxdata7" width="8" />
   <port name="hip_pipe_rxdatak0" direction="input" role="rxdatak0" width="1" />
   <port name="hip_pipe_rxdatak1" direction="input" role="rxdatak1" width="1" />
   <port name="hip_pipe_rxdatak2" direction="input" role="rxdatak2" width="1" />
   <port name="hip_pipe_rxdatak3" direction="input" role="rxdatak3" width="1" />
   <port name="hip_pipe_rxdatak4" direction="input" role="rxdatak4" width="1" />
   <port name="hip_pipe_rxdatak5" direction="input" role="rxdatak5" width="1" />
   <port name="hip_pipe_rxdatak6" direction="input" role="rxdatak6" width="1" />
   <port name="hip_pipe_rxdatak7" direction="input" role="rxdatak7" width="1" />
   <port
       name="hip_pipe_rxelecidle0"
       direction="input"
       role="rxelecidle0"
       width="1" />
   <port
       name="hip_pipe_rxelecidle1"
       direction="input"
       role="rxelecidle1"
       width="1" />
   <port
       name="hip_pipe_rxelecidle2"
       direction="input"
       role="rxelecidle2"
       width="1" />
   <port
       name="hip_pipe_rxelecidle3"
       direction="input"
       role="rxelecidle3"
       width="1" />
   <port
       name="hip_pipe_rxelecidle4"
       direction="input"
       role="rxelecidle4"
       width="1" />
   <port
       name="hip_pipe_rxelecidle5"
       direction="input"
       role="rxelecidle5"
       width="1" />
   <port
       name="hip_pipe_rxelecidle6"
       direction="input"
       role="rxelecidle6"
       width="1" />
   <port
       name="hip_pipe_rxelecidle7"
       direction="input"
       role="rxelecidle7"
       width="1" />
   <port
       name="hip_pipe_rxstatus0"
       direction="input"
       role="rxstatus0"
       width="3" />
   <port
       name="hip_pipe_rxstatus1"
       direction="input"
       role="rxstatus1"
       width="3" />
   <port
       name="hip_pipe_rxstatus2"
       direction="input"
       role="rxstatus2"
       width="3" />
   <port
       name="hip_pipe_rxstatus3"
       direction="input"
       role="rxstatus3"
       width="3" />
   <port
       name="hip_pipe_rxstatus4"
       direction="input"
       role="rxstatus4"
       width="3" />
   <port
       name="hip_pipe_rxstatus5"
       direction="input"
       role="rxstatus5"
       width="3" />
   <port
       name="hip_pipe_rxstatus6"
       direction="input"
       role="rxstatus6"
       width="3" />
   <port
       name="hip_pipe_rxstatus7"
       direction="input"
       role="rxstatus7"
       width="3" />
   <port name="hip_pipe_rxvalid0" direction="input" role="rxvalid0" width="1" />
   <port name="hip_pipe_rxvalid1" direction="input" role="rxvalid1" width="1" />
   <port name="hip_pipe_rxvalid2" direction="input" role="rxvalid2" width="1" />
   <port name="hip_pipe_rxvalid3" direction="input" role="rxvalid3" width="1" />
   <port name="hip_pipe_rxvalid4" direction="input" role="rxvalid4" width="1" />
   <port name="hip_pipe_rxvalid5" direction="input" role="rxvalid5" width="1" />
   <port name="hip_pipe_rxvalid6" direction="input" role="rxvalid6" width="1" />
   <port name="hip_pipe_rxvalid7" direction="input" role="rxvalid7" width="1" />
  </interface>
  <interface name="hip_serial" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hip_serial_rx_in0" direction="input" role="rx_in0" width="1" />
   <port name="hip_serial_rx_in1" direction="input" role="rx_in1" width="1" />
   <port name="hip_serial_rx_in2" direction="input" role="rx_in2" width="1" />
   <port name="hip_serial_rx_in3" direction="input" role="rx_in3" width="1" />
   <port name="hip_serial_rx_in4" direction="input" role="rx_in4" width="1" />
   <port name="hip_serial_rx_in5" direction="input" role="rx_in5" width="1" />
   <port name="hip_serial_rx_in6" direction="input" role="rx_in6" width="1" />
   <port name="hip_serial_rx_in7" direction="input" role="rx_in7" width="1" />
   <port name="hip_serial_tx_out0" direction="output" role="tx_out0" width="1" />
   <port name="hip_serial_tx_out1" direction="output" role="tx_out1" width="1" />
   <port name="hip_serial_tx_out2" direction="output" role="tx_out2" width="1" />
   <port name="hip_serial_tx_out3" direction="output" role="tx_out3" width="1" />
   <port name="hip_serial_tx_out4" direction="output" role="tx_out4" width="1" />
   <port name="hip_serial_tx_out5" direction="output" role="tx_out5" width="1" />
   <port name="hip_serial_tx_out6" direction="output" role="tx_out6" width="1" />
   <port name="hip_serial_tx_out7" direction="output" role="tx_out7" width="1" />
  </interface>
  <interface name="mem_if_ddr3a_mem" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mem_if_ddr3a_mem_mem_a"
       direction="output"
       role="mem_a"
       width="15" />
   <port
       name="mem_if_ddr3a_mem_mem_ba"
       direction="output"
       role="mem_ba"
       width="3" />
   <port
       name="mem_if_ddr3a_mem_mem_ck"
       direction="output"
       role="mem_ck"
       width="1" />
   <port
       name="mem_if_ddr3a_mem_mem_ck_n"
       direction="output"
       role="mem_ck_n"
       width="1" />
   <port
       name="mem_if_ddr3a_mem_mem_cke"
       direction="output"
       role="mem_cke"
       width="1" />
   <port
       name="mem_if_ddr3a_mem_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="1" />
   <port
       name="mem_if_ddr3a_mem_mem_dm"
       direction="output"
       role="mem_dm"
       width="8" />
   <port
       name="mem_if_ddr3a_mem_mem_ras_n"
       direction="output"
       role="mem_ras_n"
       width="1" />
   <port
       name="mem_if_ddr3a_mem_mem_cas_n"
       direction="output"
       role="mem_cas_n"
       width="1" />
   <port
       name="mem_if_ddr3a_mem_mem_we_n"
       direction="output"
       role="mem_we_n"
       width="1" />
   <port
       name="mem_if_ddr3a_mem_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port
       name="mem_if_ddr3a_mem_mem_dq"
       direction="bidir"
       role="mem_dq"
       width="64" />
   <port
       name="mem_if_ddr3a_mem_mem_dqs"
       direction="bidir"
       role="mem_dqs"
       width="8" />
   <port
       name="mem_if_ddr3a_mem_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="8" />
   <port
       name="mem_if_ddr3a_mem_mem_odt"
       direction="output"
       role="mem_odt"
       width="1" />
  </interface>
  <interface name="mem_if_ddr3a_oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mem_if_ddr3a_oct_rzqin"
       direction="input"
       role="rzqin"
       width="1" />
  </interface>
  <interface name="mem_if_ddr3a_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="mem_if_ddr3a_pll_ref_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="mem_if_ddr3a_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mem_if_ddr3a_status_local_init_done"
       direction="output"
       role="local_init_done"
       width="1" />
   <port
       name="mem_if_ddr3a_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="mem_if_ddr3a_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface name="mem_if_ddr3b_mem" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mem_if_ddr3b_mem_mem_a"
       direction="output"
       role="mem_a"
       width="15" />
   <port
       name="mem_if_ddr3b_mem_mem_ba"
       direction="output"
       role="mem_ba"
       width="3" />
   <port
       name="mem_if_ddr3b_mem_mem_ck"
       direction="output"
       role="mem_ck"
       width="1" />
   <port
       name="mem_if_ddr3b_mem_mem_ck_n"
       direction="output"
       role="mem_ck_n"
       width="1" />
   <port
       name="mem_if_ddr3b_mem_mem_cke"
       direction="output"
       role="mem_cke"
       width="1" />
   <port
       name="mem_if_ddr3b_mem_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="1" />
   <port
       name="mem_if_ddr3b_mem_mem_dm"
       direction="output"
       role="mem_dm"
       width="8" />
   <port
       name="mem_if_ddr3b_mem_mem_ras_n"
       direction="output"
       role="mem_ras_n"
       width="1" />
   <port
       name="mem_if_ddr3b_mem_mem_cas_n"
       direction="output"
       role="mem_cas_n"
       width="1" />
   <port
       name="mem_if_ddr3b_mem_mem_we_n"
       direction="output"
       role="mem_we_n"
       width="1" />
   <port
       name="mem_if_ddr3b_mem_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port
       name="mem_if_ddr3b_mem_mem_dq"
       direction="bidir"
       role="mem_dq"
       width="64" />
   <port
       name="mem_if_ddr3b_mem_mem_dqs"
       direction="bidir"
       role="mem_dqs"
       width="8" />
   <port
       name="mem_if_ddr3b_mem_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="8" />
   <port
       name="mem_if_ddr3b_mem_mem_odt"
       direction="output"
       role="mem_odt"
       width="1" />
  </interface>
  <interface name="mem_if_ddr3b_oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mem_if_ddr3b_oct_rzqin"
       direction="input"
       role="rzqin"
       width="1" />
  </interface>
  <interface name="mem_if_ddr3b_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="mem_if_ddr3b_pll_ref_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="mem_if_ddr3b_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mem_if_ddr3b_status_local_init_done"
       direction="output"
       role="local_init_done"
       width="1" />
   <port
       name="mem_if_ddr3b_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="mem_if_ddr3b_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface
     name="pcie_256_hip_avmm_0_reconfig_clk_locked"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_256_hip_avmm_0_reconfig_clk_locked_fixedclk_locked"
       direction="output"
       role="fixedclk_locked"
       width="1" />
  </interface>
  <interface name="pcie_rstn" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pcie_rstn_npor" direction="input" role="npor" width="1" />
   <port
       name="pcie_rstn_pin_perst"
       direction="input"
       role="pin_perst"
       width="1" />
  </interface>
  <interface name="pio_button_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_button_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="pio_led_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_led_external_connection_export"
       direction="output"
       role="export"
       width="4" />
  </interface>
  <interface name="refclk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="refclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="top:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_GENERATION_ID=1490123317,AUTO_MEM_IF_DDR3A_PLL_REF_CLK_CLOCK_DOMAIN=-1,AUTO_MEM_IF_DDR3A_PLL_REF_CLK_CLOCK_RATE=-1,AUTO_MEM_IF_DDR3A_PLL_REF_CLK_RESET_DOMAIN=-1,AUTO_MEM_IF_DDR3B_PLL_REF_CLK_CLOCK_DOMAIN=-1,AUTO_MEM_IF_DDR3B_PLL_REF_CLK_CLOCK_RATE=-1,AUTO_MEM_IF_DDR3B_PLL_REF_CLK_RESET_DOMAIN=-1,AUTO_REFCLK_CLOCK_DOMAIN=-1,AUTO_REFCLK_CLOCK_RATE=-1,AUTO_REFCLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(alt_xcvr_reconfig:16.1:ber_en=0,device_family=Stratix V,enable_adce=1,enable_analog=1,enable_ber=0,enable_dcd=0,enable_dcd_power_up=1,enable_dfe=0,enable_eyemon=0,enable_lc=1,enable_mif=0,enable_offset=1,enable_pll=0,gui_cal_status_port=false,gui_enable_pll=0,gui_split_sizes=,number_of_reconfig_interfaces=11)(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=3)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=3)(altera_mem_if_ddr3_emif:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,DWIDTH_RATIO=8,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,SPEED_GRADE_CACHE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.33,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.09,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.007,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr3_pll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.33,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.09,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.007,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_phy_core:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.33,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.09,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.007,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_afi_mux:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_afi_splitter:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_qseq:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.33,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.09,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.007,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_jtag_avalon_master:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_mem_if_nextgen_ddr3_controller:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=8,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr3_controller_core:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:16.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=512,AVL_NUM_SYMBOLS=64,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=8,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:))(altera_mem_if_oct:16.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V)(altera_mem_if_pll_bridge:16.1:CORE_PERIPHERY_DUAL_CLOCK=true,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Quarter,SEQUENCER_TYPE=NIOS,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,USE_DR_CLK=false)(altera_mem_if_dll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=1250 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=800.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_mem_if_ddr3_emif:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,DWIDTH_RATIO=8,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,SPEED_GRADE_CACHE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.35,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.096,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.008,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr3_pll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.35,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.096,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.008,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_phy_core:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.35,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.096,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.008,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_afi_mux:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_afi_splitter:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_qseq:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.35,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.096,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.008,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_jtag_avalon_master:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_mem_if_nextgen_ddr3_controller:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=8,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr3_controller_core:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:16.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=512,AVL_NUM_SYMBOLS=64,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=8,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:))(altera_mem_if_oct:16.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V)(altera_mem_if_pll_bridge:16.1:CORE_PERIPHERY_DUAL_CLOCK=true,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Quarter,SEQUENCER_TYPE=NIOS,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,USE_DR_CLK=false)(altera_mem_if_dll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=1250 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=800.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_avalon_mm_clock_crossing_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=31,BURSTCOUNT_WIDTH=8,COMMAND_FIFO_DEPTH=512,DATA_WIDTH=512,HDL_ADDR_WIDTH=31,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=128,RESPONSE_FIFO_DEPTH=512,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=31,USE_AUTO_ADDRESS_WIDTH=1)(altera_avalon_mm_clock_crossing_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=31,BURSTCOUNT_WIDTH=8,COMMAND_FIFO_DEPTH=512,DATA_WIDTH=512,HDL_ADDR_WIDTH=31,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=128,RESPONSE_FIFO_DEPTH=512,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=31,USE_AUTO_ADDRESS_WIDTH=1)(altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=top_onchip_memory2_0,blockType=AUTO,copyInitFile=false,dataWidth=256,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=top_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=14,derived_set_addr_width2=14,derived_set_data_width=256,derived_set_data_width2=256,derived_singleClockOperation=false,deviceFamily=Stratix V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem,instanceID=NONE,memorySize=524288,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_pcie_256_hip_avmm:16.1:CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CG_COMMON_CLOCK_MODE=1,CG_RXM_IRQ_NUM=16,DMA_BE_WIDTH=32,DMA_BRST_CNT_W=5,DMA_WIDTH=256,INTENDED_DEVICE_FAMILY=Stratix V,NUM_PREFETCH_MASTERS=1,RD_SLAVE_ADDRESS_MAP=34,SLAVE_ADDRESS_MAP_0=0,SLAVE_ADDRESS_MAP_1=0,SLAVE_ADDRESS_MAP_2=0,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_4=27,SLAVE_ADDRESS_MAP_5=0,TX_S_ADDR_WIDTH=64,WR_SLAVE_ADDRESS_MAP=34,add_pll_to_hip_coreclkout=0,advanced_default_hwtcl_atomic_malformed=true,advanced_default_hwtcl_atomic_op_completer_32bit=false,advanced_default_hwtcl_atomic_op_completer_64bit=false,advanced_default_hwtcl_atomic_op_routing=false,advanced_default_hwtcl_bridge_port_ssid_support=false,advanced_default_hwtcl_bridge_port_vga_enable=false,advanced_default_hwtcl_bypass_cdc=false,advanced_default_hwtcl_cas_completer_128bit=false,advanced_default_hwtcl_cdc_dummy_insert_limit=11,advanced_default_hwtcl_d0_pme=false,advanced_default_hwtcl_d1_pme=false,advanced_default_hwtcl_d1_support=false,advanced_default_hwtcl_d2_pme=false,advanced_default_hwtcl_d2_support=false,advanced_default_hwtcl_d3_cold_pme=false,advanced_default_hwtcl_d3_hot_pme=false,advanced_default_hwtcl_data_pack_rx=disable,advanced_default_hwtcl_deskew_comma=com_deskw,advanced_default_hwtcl_device_number=0,advanced_default_hwtcl_disable_link_x2_support=false,advanced_default_hwtcl_disable_snoop_packet=false,advanced_default_hwtcl_ei_delay_powerdown_count=10,advanced_default_hwtcl_eie_before_nfts_count=4,advanced_default_hwtcl_enable_adapter_half_rate_mode=false,advanced_default_hwtcl_enable_l1_aspm=false,advanced_default_hwtcl_enable_rx_buffer_checking=false,advanced_default_hwtcl_extended_format_field=false,advanced_default_hwtcl_extended_tag_reset=false,advanced_default_hwtcl_fc_init_timer=1024,advanced_default_hwtcl_flow_control_timeout_count=200,advanced_default_hwtcl_flow_control_update_count=30,advanced_default_hwtcl_flr_capability=false,advanced_default_hwtcl_gen2_diffclock_nfts_count=255,advanced_default_hwtcl_gen2_sameclock_nfts_count=255,advanced_default_hwtcl_hot_plug_support=0,advanced_default_hwtcl_interrupt_pin=inta,advanced_default_hwtcl_l01_entry_latency=31,advanced_default_hwtcl_l0_exit_latency_diffclock=6,advanced_default_hwtcl_l0_exit_latency_sameclock=6,advanced_default_hwtcl_l1_exit_latency_diffclock=0,advanced_default_hwtcl_l1_exit_latency_sameclock=0,advanced_default_hwtcl_low_priority_vc=single_vc,advanced_default_hwtcl_ltr_mechanism=false,advanced_default_hwtcl_ltssm_1ms_timeout=disable,advanced_default_hwtcl_ltssm_freqlocked_check=disable,advanced_default_hwtcl_maximum_current=0,advanced_default_hwtcl_no_command_completed=true,advanced_default_hwtcl_no_soft_reset=false,advanced_default_hwtcl_pclk_out_sel=pclk,advanced_default_hwtcl_pipex1_debug_sel=disable,advanced_default_hwtcl_register_pipe_signals=false,advanced_default_hwtcl_reserved_debug=0,advanced_default_hwtcl_retry_buffer_last_active_address=2047,advanced_default_hwtcl_rx_l0s_count_idl=0,advanced_default_hwtcl_set_l0s=0,advanced_default_hwtcl_skp_os_gen3_count=0,advanced_default_hwtcl_skp_os_schedule_count=0,advanced_default_hwtcl_ssid=0,advanced_default_hwtcl_ssvid=0,advanced_default_hwtcl_tph_completer=false,advanced_default_hwtcl_tx_cdc_almost_empty=5,advanced_default_hwtcl_vc0_clk_enable=true,advanced_default_hwtcl_wrong_device_id=disable,advanced_default_parameter_override=0,altpcie_avmm_hwtcl=1,app_interface_width_hwtcl=256,aspm_config_management_hwtcl=true,ast_width_hwtcl=Avalon-ST 256-bit,atomic_malformed_hwtcl=true,atomic_op_completer_32bit_hwtcl=false,atomic_op_completer_64bit_hwtcl=false,atomic_op_routing_hwtcl=false,av_rpre_emph_a_val_hwtcl=12,av_rpre_emph_b_val_hwtcl=0,av_rpre_emph_c_val_hwtcl=19,av_rpre_emph_d_val_hwtcl=13,av_rpre_emph_e_val_hwtcl=21,av_rvod_sel_a_val_hwtcl=42,av_rvod_sel_b_val_hwtcl=30,av_rvod_sel_c_val_hwtcl=43,av_rvod_sel_d_val_hwtcl=43,av_rvod_sel_e_val_hwtcl=9,avmm_burst_width_hwtcl=7,avmm_width_hwtcl=256,bar0_64bit_mem_space_hwtcl=Enabled,bar0_io_space_hwtcl=Disabled,bar0_prefetchable_hwtcl=Enabled,bar0_size_mask_hwtcl=9,bar0_type_hwtcl=64,bar1_io_space_hwtcl=Disabled,bar1_prefetchable_hwtcl=Disabled,bar1_size_mask_hwtcl=0,bar1_type_hwtcl=1,bar2_64bit_mem_space_hwtcl=Disabled,bar2_io_space_hwtcl=Disabled,bar2_prefetchable_hwtcl=Disabled,bar2_size_mask_hwtcl=0,bar2_type_hwtcl=1,bar3_io_space_hwtcl=Disabled,bar3_prefetchable_hwtcl=Disabled,bar3_size_mask_hwtcl=0,bar3_type_hwtcl=1,bar4_64bit_mem_space_hwtcl=Enabled,bar4_io_space_hwtcl=Disabled,bar4_prefetchable_hwtcl=Enabled,bar4_size_mask_hwtcl=27,bar4_type_hwtcl=64,bar5_io_space_hwtcl=Disabled,bar5_prefetchable_hwtcl=Disabled,bar5_size_mask_hwtcl=0,bar5_type_hwtcl=1,bridge_port_ssid_support_hwtcl=false,bridge_port_vga_enable_hwtcl=false,bypass_cdc_hwtcl=false,bypass_clk_switch_hwtcl=true,cas_completer_128bit_hwtcl=false,cdc_dummy_insert_limit_advanced_default_hwtcl=11,cdc_dummy_insert_limit_hwtcl=11,class_code_hwtcl=0,completion_timeout_hwtcl=ABCD,core_clk_sel_hwtcl=pld_clk,cpl_spc_data_hwtcl=781,cpl_spc_header_hwtcl=195,credit_buffer_allocation_aux_hwtcl=absolute,cseb_cpl_status_during_cvp_hwtcl=config_retry_status,cv_rpre_emph_a_val_hwtcl=11,cv_rpre_emph_b_val_hwtcl=0,cv_rpre_emph_c_val_hwtcl=22,cv_rpre_emph_d_val_hwtcl=12,cv_rpre_emph_e_val_hwtcl=21,cv_rvod_sel_a_val_hwtcl=50,cv_rvod_sel_b_val_hwtcl=34,cv_rvod_sel_c_val_hwtcl=50,cv_rvod_sel_d_val_hwtcl=50,cv_rvod_sel_e_val_hwtcl=9,cvp_clk_reset_hwtcl=false,cvp_data_compressed_hwtcl=false,cvp_data_encrypted_hwtcl=false,cvp_mode_reset_hwtcl=false,cvp_rate_sel_hwtcl=full_rate,d0_pme_advanced_default_hwtcl=false,d0_pme_hwtcl=false,d1_pme_advanced_default_hwtcl=false,d1_pme_hwtcl=false,d1_support_advanced_default_hwtcl=false,d1_support_hwtcl=false,d2_pme_advanced_default_hwtcl=false,d2_pme_hwtcl=false,d2_support_advanced_default_hwtcl=false,d2_support_hwtcl=false,d3_cold_pme_advanced_default_hwtcl=false,d3_cold_pme_hwtcl=false,d3_hot_pme_advanced_default_hwtcl=false,d3_hot_pme_hwtcl=false,data_pack_rx_hwtcl=disable,deemphasis_enable_advanced_default_hwtcl=false,deemphasis_enable_hwtcl=false,deskew_comma_hwtcl=skp_eieos_deskw,device_id_hwtcl=57347,device_number_advanced_default_hwtcl=0,device_number_hwtcl=0,diffclock_nfts_count_advanced_default_hwtcl=255,diffclock_nfts_count_hwtcl=128,disable_link_x2_support_advanced_default_hwtcl=false,disable_link_x2_support_hwtcl=false,disable_snoop_packet_hwtcl=false,dll_active_report_support_hwtcl=0,dma_use_scfifo_ext_hwtcl=0,ecrc_check_capable_hwtcl=0,ecrc_gen_capable_hwtcl=0,ei_delay_powerdown_count_advanced_default_hwtcl=10,ei_delay_powerdown_count_hwtcl=10,eie_before_nfts_count_advanced_default_hwtcl=4,eie_before_nfts_count_hwtcl=4,enable_adapter_half_rate_mode_hwtcl=false,enable_completion_timeout_disable_hwtcl=1,enable_cra_hwtcl=1,enable_function_msix_support_hwtcl=0,enable_l0s_aspm_hwtcl=false,enable_l1_aspm_advanced_default_hwtcl=false,enable_l1_aspm_hwtcl=false,enable_pcisigtest_hwtcl=0,enable_power_on_rst_pulse_hwtcl=0,enable_rx_buffer_checking_advanced_default_hwtcl=false,enable_rx_buffer_checking_hwtcl=false,enable_rxm_burst_hwtcl=0,enable_slot_register_hwtcl=0,enable_tl_only_sim_hwtcl=0,endpoint_l0_latency_hwtcl=0,endpoint_l1_latency_hwtcl=0,expansion_base_address_register_hwtcl=0,extend_tag_field_hwtcl=32,extended_format_field_hwtcl=false,extended_tag_reset_hwtcl=false,fc_init_timer_advanced_default_hwtcl=1024,fc_init_timer_hwtcl=1024,fixed_address_mode=0,flow_control_timeout_count_advanced_default_hwtcl=200,flow_control_timeout_count_hwtcl=200,flow_control_update_count_advanced_default_hwtcl=30,flow_control_update_count_hwtcl=30,flr_capability_hwtcl=false,force_hrc=0,force_src=0,g3_bypass_equlz_hwtcl=0,g3_dis_rx_use_prst_ep_hwtcl=true,g3_dis_rx_use_prst_hwtcl=true,gen123_lane_rate_mode_hwtcl=Gen3 (8.0 Gbps),gen2_diffclock_nfts_count_advanced_default_hwtcl=255,gen2_diffclock_nfts_count_hwtcl=255,gen2_sameclock_nfts_count_advanced_default_hwtcl=255,gen2_sameclock_nfts_count_hwtcl=255,gen3_rxfreqlock_counter_hwtcl=0,gen3_skip_ph2_ph3_hwtcl=0,generate_sdc_for_qsys_design_example=0,hip_hard_reset_hwtcl=0,hip_reconfig_hwtcl=0,hip_tag_checking_hwtcl=1,hot_plug_support_advanced_default_hwtcl=0,hot_plug_support_hwtcl=0,hwtcl_override_g2_txvod=1,in_cvp_mode_hwtcl=0,indicator_advanced_default_hwtcl=0,indicator_hwtcl=0,internal_controller_hwtcl=1,interrupt_pin_hwtcl=inta,io_window_addr_width_hwtcl=0,l01_entry_latency_advanced_default_hwtcl=31,l01_entry_latency_hwtcl=31,l0_exit_latency_diffclock_advanced_default_hwtcl=6,l0_exit_latency_diffclock_hwtcl=6,l0_exit_latency_sameclock_advanced_default_hwtcl=6,l0_exit_latency_sameclock_hwtcl=6,l1_exit_latency_diffclock_advanced_default_hwtcl=0,l1_exit_latency_diffclock_hwtcl=0,l1_exit_latency_sameclock_advanced_default_hwtcl=0,l1_exit_latency_sameclock_hwtcl=0,l2_async_logic_advanced_default_hwtcl=disable,l2_async_logic_hwtcl=disable,lane_mask_hwtcl=x8,low_priority_vc_advanced_default_hwtcl=single_vc,low_priority_vc_hwtcl=single_vc,ltr_mechanism_hwtcl=false,ltssm_1ms_timeout_hwtcl=disable,ltssm_freqlocked_check_hwtcl=disable,max_payload_size_hwtcl=256,maximum_current_hwtcl=0,millisecond_cycle_count_hwtcl=248500,msi_64bit_addressing_capable_hwtcl=true,msi_masking_capable_hwtcl=false,msi_multi_message_capable_hwtcl=1,msi_support_hwtcl=true,msix_pba_bir_hwtcl=0,msix_pba_offset_hwtcl=0,msix_table_bir_hwtcl=0,msix_table_offset_hwtcl=0,msix_table_size_hwtcl=0,no_command_completed_advanced_default_hwtcl=false,no_command_completed_hwtcl=false,no_soft_reset_advanced_default_hwtcl=false,no_soft_reset_hwtcl=false,override_rxbuffer_cred_preset=0,override_tbpartner_driver_setting_hwtcl=0,pcie_inspector_hwtcl=0,pcie_qsys=1,pcie_spec_version_hwtcl=3.0,pclk_out_sel_advanced_default_hwtcl=pclk,pclk_out_sel_hwtcl=pclk,pipex1_debug_sel_advanced_default_hwtcl=disable,pipex1_debug_sel_hwtcl=disable,pld_clk_MHz=2500,pll_refclk_freq_hwtcl=100 MHz,port_link_number_hwtcl=1,port_type_hwtcl=Native endpoint,port_width_be_hwtcl=32,port_width_data_hwtcl=256,prefetchable_mem_window_addr_width_hwtcl=0,rd_dma_size_mask_hwtcl=34,reconfig_from_xcvr_width=506,reconfig_to_xcvr_width=770,register_pipe_signals_advanced_default_hwtcl=true,register_pipe_signals_hwtcl=false,reserved_debug_advanced_default_hwtcl=0,reserved_debug_hwtcl=0,retry_buffer_last_active_address_advanced_default_hwtcl=255,retry_buffer_last_active_address_hwtcl=2047,revision_id_hwtcl=1,rpre_emph_a_val_hwtcl=9,rpre_emph_b_val_hwtcl=0,rpre_emph_c_val_hwtcl=16,rpre_emph_d_val_hwtcl=13,rpre_emph_e_val_hwtcl=5,rvod_sel_a_val_hwtcl=42,rvod_sel_b_val_hwtcl=38,rvod_sel_c_val_hwtcl=38,rvod_sel_d_val_hwtcl=43,rvod_sel_e_val_hwtcl=15,rx_cdc_almost_full_advanced_default_hwtcl=12,rx_cdc_almost_full_hwtcl=12,rx_ei_l0s_hwtcl=0,rx_l0s_count_idl_advanced_default_hwtcl=0,rx_l0s_count_idl_hwtcl=0,rxbuffer_rxreq_hwtcl=Low,sameclock_nfts_count_advanced_default_hwtcl=255,sameclock_nfts_count_hwtcl=128,serial_sim_hwtcl=1,set_l0s_hwtcl=0,set_pld_clk_x1_625MHz_hwtcl=0,set_pll_coreclkout_cin_hwtcl=NA,set_pll_coreclkout_cout_hwtcl=NA,set_pll_coreclkout_slack=10,single_rx_detect_hwtcl=0,skp_os_gen3_count_hwtcl=0,skp_os_schedule_count_advanced_default_hwtcl=0,skp_os_schedule_count_hwtcl=0,slot_number_hwtcl=0,slot_power_limit_hwtcl=0,slot_power_scale_hwtcl=0,slotclkcfg_hwtcl=1,ssid_hwtcl=0,ssvid_hwtcl=0,subsystem_device_id_hwtcl=13409,subsystem_vendor_id_hwtcl=4369,surprise_down_error_support_hwtcl=0,tlp_insp_trg_dw0_hwtcl=2049,tlp_insp_trg_dw1_hwtcl=0,tlp_insp_trg_dw2_hwtcl=0,tlp_insp_trg_dw3_hwtcl=0,tlp_inspector_hwtcl=0,tlp_inspector_use_signal_probe_hwtcl=0,tph_completer_hwtcl=false,tx_cdc_almost_empty_advanced_default_hwtcl=5,tx_cdc_almost_empty_hwtcl=5,tx_cdc_almost_full_advanced_default_hwtcl=11,tx_cdc_almost_full_hwtcl=11,use_aer_hwtcl=0,use_ast_parity=0,use_atx_pll_hwtcl=0,use_crc_forwarding_hwtcl=0,use_cvp_update_core_pof_hwtcl=0,use_rx_st_be_hwtcl=0,use_tl_cfg_sync_advanced_default_hwtcl=1,use_tl_cfg_sync_hwtcl=1,vc0_clk_enable_advanced_default_hwtcl=true,vc0_clk_enable_hwtcl=true,vc0_rx_flow_ctrl_compl_data_hwtcl=0,vc0_rx_flow_ctrl_compl_header_hwtcl=0,vc0_rx_flow_ctrl_nonposted_data_hwtcl=0,vc0_rx_flow_ctrl_nonposted_header_hwtcl=16,vc0_rx_flow_ctrl_posted_data_hwtcl=16,vc0_rx_flow_ctrl_posted_header_hwtcl=16,vendor_id_hwtcl=4466,vsec_id_hwtcl=40960,vsec_rev_hwtcl=0,wr_dma_size_mask_hwtcl=34,wrong_device_id_hwtcl=disable)(altera_pcie_reconfig_driver:16.1:INTENDED_DEVICE_FAMILY=Stratix V,enable_cal_busy_hwtcl=0,gen123_lane_rate_mode_hwtcl=Gen3 (8.0 Gbps),number_of_reconfig_interfaces=11)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=250000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=250000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x04000010,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x04000020,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x00080000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x00080010,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000000100000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000000200000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x80002000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000000100000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000000200000000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="top"
   kind="top"
   version="1.0"
   name="top">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_MEM_IF_DDR3B_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_MEM_IF_DDR3B_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1490123317" />
  <parameter name="AUTO_MEM_IF_DDR3A_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_MEM_IF_DDR3A_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_MEM_IF_DDR3A_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="AUTO_REFCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_MEM_IF_DDR3B_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_REFCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_REFCLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/top.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_dfe_cal_sweep_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xreconf_cif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xreconf_uif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xreconf_basic_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_analog.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_analog_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xreconf_analog_datactrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xreconf_analog_rmw.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_eyemon_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/ber_reader_dcfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/step_to_mon_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/mon_to_step_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_adce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_adce_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_cal.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_eye_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_align_clk.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_get_sum.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_reconfig_mif_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_reconfig_mif_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_reconfig_pll_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_soc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_direct.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xrbasic_l2p_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xrbasic_l2p_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xrbasic_l2p_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xrbasic_lif_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xrbasic_lif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_arbiter_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_ddr3a_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_core_shadow_registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_addr_cmd_ldc_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_addr_cmd_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_addr_cmd_non_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_read_fifo_hard.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altdq_dqs2_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/afi_mux_ddr3_ddrx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ddr3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_c0.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_oct_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_dll_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_core_shadow_registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_addr_cmd_ldc_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_addr_cmd_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_addr_cmd_non_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_read_fifo_hard.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altdq_dqs2_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ddr3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_256_hip_avmm_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcierd_hip_rs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_256_app.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_hip_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_rxm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_txs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_rd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_sriov_vf_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_wr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_wr_2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_wr_readmem_2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_wr_wdalign_2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_wr_tlpgen_2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav128_dma_wr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav128_dma_wr_readmem.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav128_dma_wr_wdalign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav128_dma_wr_tlpgen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_cra.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_hprxm_rdwr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_hprxm_cpl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_hprxm_txctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_hprxm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/dma_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_dynamic_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_fifo.sv"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_hip_256_pipen1b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_rs_hip.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_scfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_sv_scfifo_ext.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_scfifo_sv.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_sv_gbfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_tlp_inspector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_tlp_inspector_trigger.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_hip_eq_dprio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_tlp_inspector_monitor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_tlp_inspector_cseb.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_avmm_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_reset_ctrl_lego.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_common_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_common.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_pcs8g.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_mgmt2dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_emsip_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_pipe_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_reconfig_driver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_pio_button.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_pio_led.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_xcvr_reconfig/alt_xcvr_reconfig/alt_xcvr_reconfig_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_mux/altera_mem_if_ddr3_afi_mux_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller/alt_mem_if_nextgen_ddr3_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_mux/altera_mem_if_ddr3_afi_mux_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller/alt_mem_if_nextgen_ddr3_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_pcie/altera_pcie_hip_256_avmm/altera_pcie_256_hip_avmm_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_reconfig_driver_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="top">queue size: 0 starting:top "top"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>13</b> modules, <b>51</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>9</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>22</b> modules, <b>68</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_256_dma.Rxm_BAR4 and pcie_256_dma_Rxm_BAR4_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_256_dma.dma_rd_master and pcie_256_dma_dma_rd_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_256_dma.dma_wr_master and pcie_256_dma_dma_wr_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_0_s1_translator.avalon_anti_slave_0 and onchip_memory2_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_led_s1_translator.avalon_anti_slave_0 and pio_led.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_button_s1_translator.avalon_anti_slave_0 and pio_button.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3a_status_s1_translator.avalon_anti_slave_0 and ddr3a_status.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3b_status_s1_translator.avalon_anti_slave_0 and ddr3b_status.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_256_dma_rd_dts_slave_translator.avalon_anti_slave_0 and pcie_256_dma.rd_dts_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_anti_slave_0 and mm_clock_crossing_bridge_ddr3a.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_anti_slave_0 and mm_clock_crossing_bridge_ddr3b.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_256_dma_wr_dts_slave_translator.avalon_anti_slave_0 and pcie_256_dma.wr_dts_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_0_s2_translator.avalon_anti_slave_0 and onchip_memory2_0.s2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>50</b> modules, <b>208</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>63</b> modules, <b>247</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>65</b> modules, <b>255</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>67</b> modules, <b>261</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>92</b> modules, <b>313</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>102</b> modules, <b>343</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>106</b> modules, <b>363</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_pipeline_transform"><![CDATA[After transform: <b>156</b> modules, <b>513</b> connections]]></message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>161</b> modules, <b>677</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>14</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master mm_clock_crossing_bridge_ddr3a.m0 and slave mem_if_ddr3a.avl because the master has burstcount signal 8 bit wide, but the slave is 3 bit wide.</message>
   <message level="Info">Interconnect is inserted between master mm_clock_crossing_bridge_ddr3a.m0 and slave mem_if_ddr3a.avl because the master has address signal 31 bit wide, but the slave is 25 bit wide.</message>
   <message level="Info">Interconnect is inserted between master mm_clock_crossing_bridge_ddr3a.m0 and slave mem_if_ddr3a.avl because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_clock_crossing_bridge_ddr3a.m0 and mm_clock_crossing_bridge_ddr3a_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mem_if_ddr3a_avl_translator.avalon_anti_slave_0 and mem_if_ddr3a.avl</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>9</b> modules, <b>28</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>11</b> modules, <b>34</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>15</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_pipeline_transform"><![CDATA[After transform: <b>19</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>22</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master mm_clock_crossing_bridge_ddr3b.m0 and slave mem_if_ddr3b.avl because the master has burstcount signal 8 bit wide, but the slave is 3 bit wide.</message>
   <message level="Info">Interconnect is inserted between master mm_clock_crossing_bridge_ddr3b.m0 and slave mem_if_ddr3b.avl because the master has address signal 31 bit wide, but the slave is 25 bit wide.</message>
   <message level="Info">Interconnect is inserted between master mm_clock_crossing_bridge_ddr3b.m0 and slave mem_if_ddr3b.avl because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_clock_crossing_bridge_ddr3b.m0 and mm_clock_crossing_bridge_ddr3b_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mem_if_ddr3b_avl_translator.avalon_anti_slave_0 and mem_if_ddr3b.avl</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>9</b> modules, <b>28</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>11</b> modules, <b>34</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>15</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_pipeline_transform"><![CDATA[After transform: <b>19</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>22</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>1</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>4</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_256_dma.rd_dcm_master and pcie_256_dma_rd_dcm_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_256_dma.wr_dcm_master and pcie_256_dma_wr_dcm_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_256_dma_Txs_translator.avalon_anti_slave_0 and pcie_256_dma.Txs</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>9</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>12</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>17</b> modules, <b>54</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_pipeline_transform"><![CDATA[After transform: <b>23</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>25</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>67</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>17</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>24</b> modules, <b>84</b> connections]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>alt_xcvr_reconfig</b> "<b>submodules/alt_xcvr_reconfig</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/top_ddr3a_status</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/top_ddr3a_status</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_mem_if_ddr3_emif</b> "<b>submodules/top_mem_if_ddr3a</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_mem_if_ddr3_emif</b> "<b>submodules/top_mem_if_ddr3b</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>submodules/altera_avalon_mm_clock_crossing_bridge</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>submodules/altera_avalon_mm_clock_crossing_bridge</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/top_onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_pcie_256_hip_avmm</b> "<b>submodules/altpcie_256_hip_avmm_hwtcl</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_pcie_reconfig_driver</b> "<b>submodules/altpcie_reconfig_driver</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/top_pio_button</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/top_pio_led</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/top_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/top_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/top_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/top_mm_interconnect_3</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="top"><![CDATA["<b>top</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 21 starting:alt_xcvr_reconfig "submodules/alt_xcvr_reconfig"</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig.sdc OTHER PATH .//alt_xcvr_reconfig.sdc</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0"><![CDATA["<b>top</b>" instantiated <b>alt_xcvr_reconfig</b> "<b>alt_xcvr_reconfig_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 20 starting:altera_avalon_pio "submodules/top_ddr3a_status"</message>
   <message level="Info" culprit="ddr3a_status">Starting RTL generation for module 'top_ddr3a_status'</message>
   <message level="Info" culprit="ddr3a_status">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_ddr3a_status --dir=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0002_ddr3a_status_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0002_ddr3a_status_gen//top_ddr3a_status_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ddr3a_status">Done RTL generation for module 'top_ddr3a_status'</message>
   <message level="Info" culprit="ddr3a_status"><![CDATA["<b>top</b>" instantiated <b>altera_avalon_pio</b> "<b>ddr3a_status</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 18 starting:altera_mem_if_ddr3_emif "submodules/top_mem_if_ddr3a"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster.master and dmaster_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster_master_translator.avalon_universal_master_0 and s0_seq_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces s0_seq_debug_translator.avalon_anti_slave_0 and s0.seq_debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>44</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>18</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_ddr3_pll</b> "<b>submodules/top_mem_if_ddr3a_pll0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_ddr3_phy_core</b> "<b>submodules/top_mem_if_ddr3a_p0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_ddr3_afi_mux</b> "<b>submodules/afi_mux_ddr3_ddrx</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_ddr3_qseq</b> "<b>submodules/top_mem_if_ddr3a_s0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/top_mem_if_ddr3a_dmaster</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>submodules/top_mem_if_ddr3a_c0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_stratixv</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_stratixv</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/top_mem_if_ddr3a_mm_interconnect_0</b>"]]></message>
   <message level="Info" culprit="mem_if_ddr3a"><![CDATA["<b>top</b>" instantiated <b>altera_mem_if_ddr3_emif</b> "<b>mem_if_ddr3a</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 231 starting:altera_mem_if_ddr3_pll "submodules/top_mem_if_ddr3a_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 230 starting:altera_mem_if_ddr3_phy_core "submodules/top_mem_if_ddr3a_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating top_mem_if_ddr3a_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the top_mem_if_ddr3a_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 229 starting:altera_mem_if_ddr3_afi_mux "submodules/afi_mux_ddr3_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_afi_mux</b> "<b>m0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 228 starting:altera_mem_if_ddr3_qseq "submodules/top_mem_if_ddr3a_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 227 starting:altera_jtag_avalon_master "submodules/top_mem_if_ddr3a_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 15 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 14 starting:timing_adapter "submodules/top_mem_if_ddr3a_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 12 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 11 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 10 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 9 starting:channel_adapter "submodules/top_mem_if_ddr3a_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 8 starting:channel_adapter "submodules/top_mem_if_ddr3a_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 237 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>top</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_nextgen_ddr3_controller "submodules/top_mem_if_ddr3a_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr3_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 6 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 5 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 236 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_stratixv"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_stratixv"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 234 starting:altera_mm_interconnect "submodules/top_mem_if_ddr3a_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 26 starting:altera_mem_if_ddr3_emif "submodules/top_mem_if_ddr3b"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster.master and dmaster_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster_master_translator.avalon_universal_master_0 and s0_seq_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces s0_seq_debug_translator.avalon_anti_slave_0 and s0.seq_debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>44</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>18</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_ddr3_pll</b> "<b>submodules/top_mem_if_ddr3b_pll0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_ddr3_phy_core</b> "<b>submodules/top_mem_if_ddr3b_p0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_ddr3_afi_mux</b> "<b>submodules/afi_mux_ddr3_ddrx</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_ddr3_qseq</b> "<b>submodules/top_mem_if_ddr3b_s0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/top_mem_if_ddr3a_dmaster</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>submodules/top_mem_if_ddr3a_c0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_stratixv</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_stratixv</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/top_mem_if_ddr3a_mm_interconnect_0</b>"]]></message>
   <message level="Info" culprit="mem_if_ddr3b"><![CDATA["<b>top</b>" instantiated <b>altera_mem_if_ddr3_emif</b> "<b>mem_if_ddr3b</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_ddr3_pll "submodules/top_mem_if_ddr3b_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_ddr3b</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 234 starting:altera_mem_if_ddr3_phy_core "submodules/top_mem_if_ddr3b_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating top_mem_if_ddr3b_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the top_mem_if_ddr3b_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_ddr3b</b>" instantiated <b>altera_mem_if_ddr3_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altdq_dqs2_stratixv.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 229 starting:altera_mem_if_ddr3_afi_mux "submodules/afi_mux_ddr3_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_afi_mux</b> "<b>m0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 232 starting:altera_mem_if_ddr3_qseq "submodules/top_mem_if_ddr3b_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_ddr3b</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_mm_bridge.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_rst.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_reg.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_bitcheck.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_core.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_datamux.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_broadcast.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_decoder.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ddr3.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer_wrap.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_dm_decoder.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_generic.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_reg.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_jumplogic.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr12.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr36.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr72.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_pattern_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram_csr.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_read_datapath.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_write_decoder.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_data_mgr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_phy_mgr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_reg_file.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_phase_decode.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_wrapper.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_mgr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_reg_file.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_phase_decode.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_wrapper.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_phase_decode.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_wrapper.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_trk_mgr.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 227 starting:altera_jtag_avalon_master "submodules/top_mem_if_ddr3a_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 15 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 14 starting:timing_adapter "submodules/top_mem_if_ddr3a_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 12 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 11 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 10 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 9 starting:channel_adapter "submodules/top_mem_if_ddr3a_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 8 starting:channel_adapter "submodules/top_mem_if_ddr3a_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 237 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>top</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_nextgen_ddr3_controller "submodules/top_mem_if_ddr3a_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr3_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 6 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 5 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 236 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_stratixv"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_stratixv"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 234 starting:altera_mm_interconnect "submodules/top_mem_if_ddr3a_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 34 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_ddr3a"><![CDATA["<b>top</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_ddr3a</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 32 starting:altera_avalon_onchip_memory2 "submodules/top_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'top_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_onchip_memory2_0 --dir=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0004_onchip_memory2_0_gen//top_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'top_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>top</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 31 starting:altera_pcie_256_hip_avmm "submodules/altpcie_256_hip_avmm_hwtcl"</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv</message>
   <message level="Info" culprit="pcie_256_dma"><![CDATA["<b>top</b>" instantiated <b>altera_pcie_256_hip_avmm</b> "<b>pcie_256_dma</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_xcvr_functions.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_h.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_resync.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_selector.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_wait_generate.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/plain_files.txt</b>]]></message>
   <message level="Debug" culprit="top">queue size: 30 starting:altera_pcie_reconfig_driver "submodules/altpcie_reconfig_driver"</message>
   <message level="Info" culprit="pcie_reconfig_driver_0"><![CDATA["<b>top</b>" instantiated <b>altera_pcie_reconfig_driver</b> "<b>pcie_reconfig_driver_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_h.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 29 starting:altera_avalon_pio "submodules/top_pio_button"</message>
   <message level="Info" culprit="pio_button">Starting RTL generation for module 'top_pio_button'</message>
   <message level="Info" culprit="pio_button">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_button --dir=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0007_pio_button_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0007_pio_button_gen//top_pio_button_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_button">Done RTL generation for module 'top_pio_button'</message>
   <message level="Info" culprit="pio_button"><![CDATA["<b>top</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_button</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 28 starting:altera_avalon_pio "submodules/top_pio_led"</message>
   <message level="Info" culprit="pio_led">Starting RTL generation for module 'top_pio_led'</message>
   <message level="Info" culprit="pio_led">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_led --dir=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0008_pio_led_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0008_pio_led_gen//top_pio_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_led">Done RTL generation for module 'top_pio_led'</message>
   <message level="Info" culprit="pio_led"><![CDATA["<b>top</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_led</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 27 starting:altera_mm_interconnect "submodules/top_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.021s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.021s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.012s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.012s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.011s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.036s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.022s/0.044s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.011s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.011s/0.012s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>162</b> modules, <b>517</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>top</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 213 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_256_dma_Rxm_BAR4_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 210 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 186 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 185 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 184 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 183 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 182 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 178 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 177 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 174 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_012"</message>
   <message level="Info" culprit="router_012"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_012</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 173 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>pcie_256_dma_Rxm_BAR4_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 171 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory2_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 169 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 168 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 167 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 166 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 165 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 161 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 160 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_cmd_mux_006"</message>
   <message level="Info" culprit="cmd_mux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_006</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 156 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 155 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 153 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 151 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 150 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux_006"</message>
   <message level="Info" culprit="rsp_demux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 146 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 145 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 144 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 143 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 133 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.sdc</b>]]></message>
   <message level="Debug" culprit="top">queue size: 129 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 79 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 2 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 79 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 1 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 75 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 0 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 183 starting:altera_mm_interconnect "submodules/top_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>20</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>top</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 213 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_256_dma_Rxm_BAR4_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 210 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 67 starting:altera_merlin_router "submodules/top_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 66 starting:altera_merlin_router "submodules/top_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 171 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory2_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 64 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 63 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 61 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 129 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 75 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 0 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 199 starting:altera_mm_interconnect "submodules/top_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.016s/0.019s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>20</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>top</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 213 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_256_dma_Rxm_BAR4_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 210 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 67 starting:altera_merlin_router "submodules/top_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 66 starting:altera_merlin_router "submodules/top_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 171 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory2_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 64 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 63 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 61 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 129 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 75 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 0 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 215 starting:altera_mm_interconnect "submodules/top_mm_interconnect_3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.020s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>25</b> modules, <b>73</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_3_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_3_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_3_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_3_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_3_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_3_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_3_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_3"><![CDATA["<b>top</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_3</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 213 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_256_dma_Rxm_BAR4_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 210 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 31 starting:altera_merlin_router "submodules/top_mm_interconnect_3_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 29 starting:altera_merlin_router "submodules/top_mm_interconnect_3_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 28 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_3_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 26 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_3_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 25 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_3_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 24 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_3_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 129 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 79 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 1 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 237 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>top</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_xcvr_reconfig:16.1:ber_en=0,device_family=Stratix V,enable_adce=1,enable_analog=1,enable_ber=0,enable_dcd=0,enable_dcd_power_up=1,enable_dfe=0,enable_eyemon=0,enable_lc=1,enable_mif=0,enable_offset=1,enable_pll=0,gui_cal_status_port=false,gui_enable_pll=0,gui_split_sizes=,number_of_reconfig_interfaces=11"
   instancePathKey="top:.:alt_xcvr_reconfig_0"
   kind="alt_xcvr_reconfig"
   version="16.1"
   name="alt_xcvr_reconfig">
  <parameter name="gui_cal_status_port" value="false" />
  <parameter name="ber_en" value="0" />
  <parameter name="enable_offset" value="1" />
  <parameter name="device_family" value="Stratix V" />
  <parameter name="enable_pll" value="0" />
  <parameter name="enable_lc" value="1" />
  <parameter name="enable_adce" value="1" />
  <parameter name="enable_ber" value="0" />
  <parameter name="gui_enable_pll" value="0" />
  <parameter name="enable_dcd_power_up" value="1" />
  <parameter name="enable_mif" value="0" />
  <parameter name="enable_dcd" value="0" />
  <parameter name="enable_eyemon" value="0" />
  <parameter name="gui_split_sizes" value="" />
  <parameter name="number_of_reconfig_interfaces" value="11" />
  <parameter name="enable_dfe" value="0" />
  <parameter name="enable_analog" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_dfe_cal_sweep_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xreconf_cif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xreconf_uif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xreconf_basic_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_analog.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_analog_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xreconf_analog_datactrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xreconf_analog_rmw.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_eyemon_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/ber_reader_dcfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/step_to_mon_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/mon_to_step_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_adce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_adce_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_sv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_cal.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_eye_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_align_clk.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_get_sum.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_reconfig_mif_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_reconfig_mif_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_reconfig_pll_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_soc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_direct.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xrbasic_l2p_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xrbasic_l2p_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xrbasic_l2p_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xrbasic_lif_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xrbasic_lif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_arbiter_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_xcvr_reconfig/alt_xcvr_reconfig/alt_xcvr_reconfig_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top" as="alt_xcvr_reconfig_0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 21 starting:alt_xcvr_reconfig "submodules/alt_xcvr_reconfig"</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig.sdc OTHER PATH .//alt_xcvr_reconfig.sdc</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../WINDOWS/TEMP/alt7246_662908221437274520.dir/0001_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0"><![CDATA["<b>top</b>" instantiated <b>alt_xcvr_reconfig</b> "<b>alt_xcvr_reconfig_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=3"
   instancePathKey="top:.:ddr3a_status"
   kind="altera_avalon_pio"
   version="16.1"
   name="top_ddr3a_status">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="3" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_ddr3a_status.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top" as="ddr3a_status,ddr3b_status" />
  <messages>
   <message level="Debug" culprit="top">queue size: 20 starting:altera_avalon_pio "submodules/top_ddr3a_status"</message>
   <message level="Info" culprit="ddr3a_status">Starting RTL generation for module 'top_ddr3a_status'</message>
   <message level="Info" culprit="ddr3a_status">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_ddr3a_status --dir=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0002_ddr3a_status_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0002_ddr3a_status_gen//top_ddr3a_status_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ddr3a_status">Done RTL generation for module 'top_ddr3a_status'</message>
   <message level="Info" culprit="ddr3a_status"><![CDATA["<b>top</b>" instantiated <b>altera_avalon_pio</b> "<b>ddr3a_status</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_emif:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,DWIDTH_RATIO=8,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,SPEED_GRADE_CACHE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.33,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.09,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.007,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr3_pll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.33,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.09,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.007,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_phy_core:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.33,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.09,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.007,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_afi_mux:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_afi_splitter:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_qseq:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.33,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.09,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.007,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_jtag_avalon_master:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_mem_if_nextgen_ddr3_controller:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=8,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr3_controller_core:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:16.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=512,AVL_NUM_SYMBOLS=64,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=8,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:))(altera_mem_if_oct:16.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V)(altera_mem_if_pll_bridge:16.1:CORE_PERIPHERY_DUAL_CLOCK=true,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Quarter,SEQUENCER_TYPE=NIOS,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,USE_DR_CLK=false)(altera_mem_if_dll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=1250 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=800.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="top:.:mem_if_ddr3a"
   kind="altera_mem_if_ddr3_emif"
   version="16.1"
   name="top_mem_if_ddr3a">
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="8000000" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="PLL_HR_CLK_FREQ" value="400.0" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="DELAY_PER_OPA_TAP" value="156" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="45.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="512" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="781 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_NIOS_CLK_MULT" value="16000000" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="2000000" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="MEM_CLK_NS" value="1.25" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="PLL_AFI_CLK_MULT" value="16000000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="135.0" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="11" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="15" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="11" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="6" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="STRATIXV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="16000000" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="400.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="781" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="468" />
  <parameter name="PHY_CLKBUF" value="true" />
  <parameter name="ENABLE_ABS_RAM_INTERNAL" value="false" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="16000000" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="225" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="5" />
  <parameter name="AVL_NUM_SYMBOLS" value="64" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="156" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="315.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="TB_RATE" value="QUARTER" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_MEM_CLK_MULT" value="16000000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="CALIB_VFIFO_OFFSET" value="29" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="3" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="800.0" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="true" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="225.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.0" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="16000000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="15" />
  <parameter name="DQS_EN_DELAY_MAX" value="127" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="8000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="DUAL_WRITE_CLOCK" value="true" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="IO_OUT2_DELAY_MAX" value="63" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="16000000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="USE_HARD_READ_FIFO" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="468 ps" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="PHY_VERSION_NUMBER" value="161" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.22" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="IO_OUT1_DELAY_MAX" value="63" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="16000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="0" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="156 ps" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="469 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="40" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="1093 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="800.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="DWIDTH_RATIO" value="8" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENABLE_ABSTRACT_RAM" value="false" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="20" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="781" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="4000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="8000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.09" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV" value="2000000" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="5.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="128" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="156 ps" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="21" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.145" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="469 ps" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="16000000" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="1093" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="469" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="RATE_CACHE" value="Quarter" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="16000000" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="0.0" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="2000000" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="2000000" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="TB_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.007" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.33" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="IO_IN_DELAY_MAX" value="63" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="16000000" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.61" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="AVL_BE_WIDTH" value="64" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="16000000" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="67.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="3" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="32000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="400.0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="32000000" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="true" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_MULT" value="16000000" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="60" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="8000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.32" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="MEM_CLK_PS" value="1250.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="DQS_IN_DELAY_MAX" value="63" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_T_RL" value="12" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="468" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="1093" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_CLK_DIV" value="4000000" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_core_shadow_registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_addr_cmd_ldc_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_addr_cmd_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_addr_cmd_non_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_read_fifo_hard.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altdq_dqs2_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/afi_mux_ddr3_ddrx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ddr3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_c0.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_oct_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_dll_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_mux/altera_mem_if_ddr3_afi_mux_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller/alt_mem_if_nextgen_ddr3_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top" as="mem_if_ddr3a" />
  <messages>
   <message level="Debug" culprit="top">queue size: 18 starting:altera_mem_if_ddr3_emif "submodules/top_mem_if_ddr3a"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster.master and dmaster_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster_master_translator.avalon_universal_master_0 and s0_seq_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces s0_seq_debug_translator.avalon_anti_slave_0 and s0.seq_debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>44</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>18</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_ddr3_pll</b> "<b>submodules/top_mem_if_ddr3a_pll0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_ddr3_phy_core</b> "<b>submodules/top_mem_if_ddr3a_p0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_ddr3_afi_mux</b> "<b>submodules/afi_mux_ddr3_ddrx</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_ddr3_qseq</b> "<b>submodules/top_mem_if_ddr3a_s0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/top_mem_if_ddr3a_dmaster</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>submodules/top_mem_if_ddr3a_c0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_stratixv</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_stratixv</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3a"><![CDATA["<b>mem_if_ddr3a</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/top_mem_if_ddr3a_mm_interconnect_0</b>"]]></message>
   <message level="Info" culprit="mem_if_ddr3a"><![CDATA["<b>top</b>" instantiated <b>altera_mem_if_ddr3_emif</b> "<b>mem_if_ddr3a</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 231 starting:altera_mem_if_ddr3_pll "submodules/top_mem_if_ddr3a_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 230 starting:altera_mem_if_ddr3_phy_core "submodules/top_mem_if_ddr3a_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating top_mem_if_ddr3a_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the top_mem_if_ddr3a_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 229 starting:altera_mem_if_ddr3_afi_mux "submodules/afi_mux_ddr3_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_afi_mux</b> "<b>m0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 228 starting:altera_mem_if_ddr3_qseq "submodules/top_mem_if_ddr3a_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 227 starting:altera_jtag_avalon_master "submodules/top_mem_if_ddr3a_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 15 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 14 starting:timing_adapter "submodules/top_mem_if_ddr3a_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 12 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 11 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 10 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 9 starting:channel_adapter "submodules/top_mem_if_ddr3a_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 8 starting:channel_adapter "submodules/top_mem_if_ddr3a_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 237 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>top</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_nextgen_ddr3_controller "submodules/top_mem_if_ddr3a_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr3_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 6 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 5 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 236 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_stratixv"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_stratixv"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 234 starting:altera_mm_interconnect "submodules/top_mem_if_ddr3a_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_emif:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,DWIDTH_RATIO=8,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,SPEED_GRADE_CACHE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.35,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.096,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.008,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr3_pll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.35,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.096,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.008,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_phy_core:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.35,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.096,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.008,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_afi_mux:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_afi_splitter:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_qseq:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.35,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.096,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.008,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_jtag_avalon_master:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_mem_if_nextgen_ddr3_controller:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=8,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr3_controller_core:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:16.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=512,AVL_NUM_SYMBOLS=64,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=8,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:))(altera_mem_if_oct:16.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V)(altera_mem_if_pll_bridge:16.1:CORE_PERIPHERY_DUAL_CLOCK=true,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Quarter,SEQUENCER_TYPE=NIOS,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,USE_DR_CLK=false)(altera_mem_if_dll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=1250 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=800.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(reset:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="top:.:mem_if_ddr3b"
   kind="altera_mem_if_ddr3_emif"
   version="16.1"
   name="top_mem_if_ddr3b">
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="8000000" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="PLL_HR_CLK_FREQ" value="400.0" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="DELAY_PER_OPA_TAP" value="156" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="45.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="512" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="781 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_NIOS_CLK_MULT" value="16000000" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="2000000" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="MEM_CLK_NS" value="1.25" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="PLL_AFI_CLK_MULT" value="16000000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="135.0" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="11" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="15" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="11" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="6" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="STRATIXV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="16000000" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="400.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="781" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="468" />
  <parameter name="PHY_CLKBUF" value="true" />
  <parameter name="ENABLE_ABS_RAM_INTERNAL" value="false" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="16000000" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="225" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="5" />
  <parameter name="AVL_NUM_SYMBOLS" value="64" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="156" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="315.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="TB_RATE" value="QUARTER" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_MEM_CLK_MULT" value="16000000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="CALIB_VFIFO_OFFSET" value="29" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="3" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="800.0" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="true" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="225.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.0" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="16000000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="15" />
  <parameter name="DQS_EN_DELAY_MAX" value="127" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="8000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="DUAL_WRITE_CLOCK" value="true" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="IO_OUT2_DELAY_MAX" value="63" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="16000000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="USE_HARD_READ_FIFO" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="468 ps" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="PHY_VERSION_NUMBER" value="161" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.22" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="IO_OUT1_DELAY_MAX" value="63" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="16000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="0" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="156 ps" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="469 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="40" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="1093 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="800.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="DWIDTH_RATIO" value="8" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENABLE_ABSTRACT_RAM" value="false" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="20" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="781" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="4000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="8000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.096" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV" value="2000000" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="5.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="128" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="156 ps" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="21" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.145" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="469 ps" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="16000000" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="1093" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="469" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="RATE_CACHE" value="Quarter" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="16000000" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="0.0" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="2000000" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="2000000" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="TB_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.008" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.35" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="IO_IN_DELAY_MAX" value="63" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="16000000" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.61" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="AVL_BE_WIDTH" value="64" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="16000000" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="67.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="3" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="32000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="400.0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="32000000" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="true" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_MULT" value="16000000" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="60" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="8000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.32" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="MEM_CLK_PS" value="1250.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="DQS_IN_DELAY_MAX" value="63" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_T_RL" value="12" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="468" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="1093" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_CLK_DIV" value="4000000" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_core_shadow_registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_addr_cmd_ldc_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_addr_cmd_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_addr_cmd_non_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_read_fifo_hard.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altdq_dqs2_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/afi_mux_ddr3_ddrx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ddr3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_c0.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_oct_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_dll_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_mux/altera_mem_if_ddr3_afi_mux_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller/alt_mem_if_nextgen_ddr3_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top" as="mem_if_ddr3b" />
  <messages>
   <message level="Debug" culprit="top">queue size: 26 starting:altera_mem_if_ddr3_emif "submodules/top_mem_if_ddr3b"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster.master and dmaster_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster_master_translator.avalon_universal_master_0 and s0_seq_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces s0_seq_debug_translator.avalon_anti_slave_0 and s0.seq_debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>44</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>18</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_ddr3_pll</b> "<b>submodules/top_mem_if_ddr3b_pll0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_ddr3_phy_core</b> "<b>submodules/top_mem_if_ddr3b_p0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_ddr3_afi_mux</b> "<b>submodules/afi_mux_ddr3_ddrx</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_ddr3_qseq</b> "<b>submodules/top_mem_if_ddr3b_s0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/top_mem_if_ddr3a_dmaster</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>submodules/top_mem_if_ddr3a_c0</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_stratixv</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_stratixv</b>"]]></message>
   <message level="Debug" culprit="mem_if_ddr3b"><![CDATA["<b>mem_if_ddr3b</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/top_mem_if_ddr3a_mm_interconnect_0</b>"]]></message>
   <message level="Info" culprit="mem_if_ddr3b"><![CDATA["<b>top</b>" instantiated <b>altera_mem_if_ddr3_emif</b> "<b>mem_if_ddr3b</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_ddr3_pll "submodules/top_mem_if_ddr3b_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_ddr3b</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 234 starting:altera_mem_if_ddr3_phy_core "submodules/top_mem_if_ddr3b_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating top_mem_if_ddr3b_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the top_mem_if_ddr3b_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_ddr3b</b>" instantiated <b>altera_mem_if_ddr3_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altdq_dqs2_stratixv.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 229 starting:altera_mem_if_ddr3_afi_mux "submodules/afi_mux_ddr3_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_afi_mux</b> "<b>m0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 232 starting:altera_mem_if_ddr3_qseq "submodules/top_mem_if_ddr3b_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_ddr3b</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_mm_bridge.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_rst.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_reg.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_bitcheck.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_core.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_datamux.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_broadcast.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_decoder.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ddr3.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer_wrap.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_dm_decoder.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_generic.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_reg.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_jumplogic.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr12.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr36.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr72.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_pattern_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram_csr.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_read_datapath.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_write_decoder.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_data_mgr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_phy_mgr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_reg_file.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_phase_decode.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_wrapper.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_mgr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_reg_file.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_phase_decode.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_wrapper.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_phase_decode.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_wrapper.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_trk_mgr.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 227 starting:altera_jtag_avalon_master "submodules/top_mem_if_ddr3a_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 15 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 14 starting:timing_adapter "submodules/top_mem_if_ddr3a_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 12 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 11 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 10 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 9 starting:channel_adapter "submodules/top_mem_if_ddr3a_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 8 starting:channel_adapter "submodules/top_mem_if_ddr3a_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 237 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>top</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_nextgen_ddr3_controller "submodules/top_mem_if_ddr3a_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr3_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 6 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 5 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 236 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_stratixv"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_stratixv"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 234 starting:altera_mm_interconnect "submodules/top_mem_if_ddr3a_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_clock_crossing_bridge:16.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=31,BURSTCOUNT_WIDTH=8,COMMAND_FIFO_DEPTH=512,DATA_WIDTH=512,HDL_ADDR_WIDTH=31,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=128,RESPONSE_FIFO_DEPTH=512,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=31,USE_AUTO_ADDRESS_WIDTH=1"
   instancePathKey="top:.:mm_clock_crossing_bridge_ddr3a"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="16.1"
   name="altera_avalon_mm_clock_crossing_bridge">
  <parameter name="MAX_BURST_SIZE" value="128" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top"
     as="mm_clock_crossing_bridge_ddr3a,mm_clock_crossing_bridge_ddr3b" />
  <messages>
   <message level="Debug" culprit="top">queue size: 34 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_ddr3a"><![CDATA["<b>top</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_ddr3a</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=top_onchip_memory2_0,blockType=AUTO,copyInitFile=false,dataWidth=256,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=top_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=14,derived_set_addr_width2=14,derived_set_data_width=256,derived_set_data_width2=256,derived_singleClockOperation=false,deviceFamily=Stratix V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem,instanceID=NONE,memorySize=524288,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="top:.:onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="16.1"
   name="top_onchip_memory2_0">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 1 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 1 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="top_onchip_memory2_0" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="14" />
  <parameter name="dataWidth" value="256" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="14" />
  <parameter name="derived_init_file_name" value="top_onchip_memory2_0.hex" />
  <parameter name="initializationFileName" value="onchip_mem" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="256" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Stratix V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="256" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="524288" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top" as="onchip_memory2_0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 32 starting:altera_avalon_onchip_memory2 "submodules/top_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'top_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_onchip_memory2_0 --dir=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0004_onchip_memory2_0_gen//top_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'top_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>top</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_256_hip_avmm:16.1:CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CG_COMMON_CLOCK_MODE=1,CG_RXM_IRQ_NUM=16,DMA_BE_WIDTH=32,DMA_BRST_CNT_W=5,DMA_WIDTH=256,INTENDED_DEVICE_FAMILY=Stratix V,NUM_PREFETCH_MASTERS=1,RD_SLAVE_ADDRESS_MAP=34,SLAVE_ADDRESS_MAP_0=0,SLAVE_ADDRESS_MAP_1=0,SLAVE_ADDRESS_MAP_2=0,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_4=27,SLAVE_ADDRESS_MAP_5=0,TX_S_ADDR_WIDTH=64,WR_SLAVE_ADDRESS_MAP=34,add_pll_to_hip_coreclkout=0,advanced_default_hwtcl_atomic_malformed=true,advanced_default_hwtcl_atomic_op_completer_32bit=false,advanced_default_hwtcl_atomic_op_completer_64bit=false,advanced_default_hwtcl_atomic_op_routing=false,advanced_default_hwtcl_bridge_port_ssid_support=false,advanced_default_hwtcl_bridge_port_vga_enable=false,advanced_default_hwtcl_bypass_cdc=false,advanced_default_hwtcl_cas_completer_128bit=false,advanced_default_hwtcl_cdc_dummy_insert_limit=11,advanced_default_hwtcl_d0_pme=false,advanced_default_hwtcl_d1_pme=false,advanced_default_hwtcl_d1_support=false,advanced_default_hwtcl_d2_pme=false,advanced_default_hwtcl_d2_support=false,advanced_default_hwtcl_d3_cold_pme=false,advanced_default_hwtcl_d3_hot_pme=false,advanced_default_hwtcl_data_pack_rx=disable,advanced_default_hwtcl_deskew_comma=com_deskw,advanced_default_hwtcl_device_number=0,advanced_default_hwtcl_disable_link_x2_support=false,advanced_default_hwtcl_disable_snoop_packet=false,advanced_default_hwtcl_ei_delay_powerdown_count=10,advanced_default_hwtcl_eie_before_nfts_count=4,advanced_default_hwtcl_enable_adapter_half_rate_mode=false,advanced_default_hwtcl_enable_l1_aspm=false,advanced_default_hwtcl_enable_rx_buffer_checking=false,advanced_default_hwtcl_extended_format_field=false,advanced_default_hwtcl_extended_tag_reset=false,advanced_default_hwtcl_fc_init_timer=1024,advanced_default_hwtcl_flow_control_timeout_count=200,advanced_default_hwtcl_flow_control_update_count=30,advanced_default_hwtcl_flr_capability=false,advanced_default_hwtcl_gen2_diffclock_nfts_count=255,advanced_default_hwtcl_gen2_sameclock_nfts_count=255,advanced_default_hwtcl_hot_plug_support=0,advanced_default_hwtcl_interrupt_pin=inta,advanced_default_hwtcl_l01_entry_latency=31,advanced_default_hwtcl_l0_exit_latency_diffclock=6,advanced_default_hwtcl_l0_exit_latency_sameclock=6,advanced_default_hwtcl_l1_exit_latency_diffclock=0,advanced_default_hwtcl_l1_exit_latency_sameclock=0,advanced_default_hwtcl_low_priority_vc=single_vc,advanced_default_hwtcl_ltr_mechanism=false,advanced_default_hwtcl_ltssm_1ms_timeout=disable,advanced_default_hwtcl_ltssm_freqlocked_check=disable,advanced_default_hwtcl_maximum_current=0,advanced_default_hwtcl_no_command_completed=true,advanced_default_hwtcl_no_soft_reset=false,advanced_default_hwtcl_pclk_out_sel=pclk,advanced_default_hwtcl_pipex1_debug_sel=disable,advanced_default_hwtcl_register_pipe_signals=false,advanced_default_hwtcl_reserved_debug=0,advanced_default_hwtcl_retry_buffer_last_active_address=2047,advanced_default_hwtcl_rx_l0s_count_idl=0,advanced_default_hwtcl_set_l0s=0,advanced_default_hwtcl_skp_os_gen3_count=0,advanced_default_hwtcl_skp_os_schedule_count=0,advanced_default_hwtcl_ssid=0,advanced_default_hwtcl_ssvid=0,advanced_default_hwtcl_tph_completer=false,advanced_default_hwtcl_tx_cdc_almost_empty=5,advanced_default_hwtcl_vc0_clk_enable=true,advanced_default_hwtcl_wrong_device_id=disable,advanced_default_parameter_override=0,altpcie_avmm_hwtcl=1,app_interface_width_hwtcl=256,aspm_config_management_hwtcl=true,ast_width_hwtcl=Avalon-ST 256-bit,atomic_malformed_hwtcl=true,atomic_op_completer_32bit_hwtcl=false,atomic_op_completer_64bit_hwtcl=false,atomic_op_routing_hwtcl=false,av_rpre_emph_a_val_hwtcl=12,av_rpre_emph_b_val_hwtcl=0,av_rpre_emph_c_val_hwtcl=19,av_rpre_emph_d_val_hwtcl=13,av_rpre_emph_e_val_hwtcl=21,av_rvod_sel_a_val_hwtcl=42,av_rvod_sel_b_val_hwtcl=30,av_rvod_sel_c_val_hwtcl=43,av_rvod_sel_d_val_hwtcl=43,av_rvod_sel_e_val_hwtcl=9,avmm_burst_width_hwtcl=7,avmm_width_hwtcl=256,bar0_64bit_mem_space_hwtcl=Enabled,bar0_io_space_hwtcl=Disabled,bar0_prefetchable_hwtcl=Enabled,bar0_size_mask_hwtcl=9,bar0_type_hwtcl=64,bar1_io_space_hwtcl=Disabled,bar1_prefetchable_hwtcl=Disabled,bar1_size_mask_hwtcl=0,bar1_type_hwtcl=1,bar2_64bit_mem_space_hwtcl=Disabled,bar2_io_space_hwtcl=Disabled,bar2_prefetchable_hwtcl=Disabled,bar2_size_mask_hwtcl=0,bar2_type_hwtcl=1,bar3_io_space_hwtcl=Disabled,bar3_prefetchable_hwtcl=Disabled,bar3_size_mask_hwtcl=0,bar3_type_hwtcl=1,bar4_64bit_mem_space_hwtcl=Enabled,bar4_io_space_hwtcl=Disabled,bar4_prefetchable_hwtcl=Enabled,bar4_size_mask_hwtcl=27,bar4_type_hwtcl=64,bar5_io_space_hwtcl=Disabled,bar5_prefetchable_hwtcl=Disabled,bar5_size_mask_hwtcl=0,bar5_type_hwtcl=1,bridge_port_ssid_support_hwtcl=false,bridge_port_vga_enable_hwtcl=false,bypass_cdc_hwtcl=false,bypass_clk_switch_hwtcl=true,cas_completer_128bit_hwtcl=false,cdc_dummy_insert_limit_advanced_default_hwtcl=11,cdc_dummy_insert_limit_hwtcl=11,class_code_hwtcl=0,completion_timeout_hwtcl=ABCD,core_clk_sel_hwtcl=pld_clk,cpl_spc_data_hwtcl=781,cpl_spc_header_hwtcl=195,credit_buffer_allocation_aux_hwtcl=absolute,cseb_cpl_status_during_cvp_hwtcl=config_retry_status,cv_rpre_emph_a_val_hwtcl=11,cv_rpre_emph_b_val_hwtcl=0,cv_rpre_emph_c_val_hwtcl=22,cv_rpre_emph_d_val_hwtcl=12,cv_rpre_emph_e_val_hwtcl=21,cv_rvod_sel_a_val_hwtcl=50,cv_rvod_sel_b_val_hwtcl=34,cv_rvod_sel_c_val_hwtcl=50,cv_rvod_sel_d_val_hwtcl=50,cv_rvod_sel_e_val_hwtcl=9,cvp_clk_reset_hwtcl=false,cvp_data_compressed_hwtcl=false,cvp_data_encrypted_hwtcl=false,cvp_mode_reset_hwtcl=false,cvp_rate_sel_hwtcl=full_rate,d0_pme_advanced_default_hwtcl=false,d0_pme_hwtcl=false,d1_pme_advanced_default_hwtcl=false,d1_pme_hwtcl=false,d1_support_advanced_default_hwtcl=false,d1_support_hwtcl=false,d2_pme_advanced_default_hwtcl=false,d2_pme_hwtcl=false,d2_support_advanced_default_hwtcl=false,d2_support_hwtcl=false,d3_cold_pme_advanced_default_hwtcl=false,d3_cold_pme_hwtcl=false,d3_hot_pme_advanced_default_hwtcl=false,d3_hot_pme_hwtcl=false,data_pack_rx_hwtcl=disable,deemphasis_enable_advanced_default_hwtcl=false,deemphasis_enable_hwtcl=false,deskew_comma_hwtcl=skp_eieos_deskw,device_id_hwtcl=57347,device_number_advanced_default_hwtcl=0,device_number_hwtcl=0,diffclock_nfts_count_advanced_default_hwtcl=255,diffclock_nfts_count_hwtcl=128,disable_link_x2_support_advanced_default_hwtcl=false,disable_link_x2_support_hwtcl=false,disable_snoop_packet_hwtcl=false,dll_active_report_support_hwtcl=0,dma_use_scfifo_ext_hwtcl=0,ecrc_check_capable_hwtcl=0,ecrc_gen_capable_hwtcl=0,ei_delay_powerdown_count_advanced_default_hwtcl=10,ei_delay_powerdown_count_hwtcl=10,eie_before_nfts_count_advanced_default_hwtcl=4,eie_before_nfts_count_hwtcl=4,enable_adapter_half_rate_mode_hwtcl=false,enable_completion_timeout_disable_hwtcl=1,enable_cra_hwtcl=1,enable_function_msix_support_hwtcl=0,enable_l0s_aspm_hwtcl=false,enable_l1_aspm_advanced_default_hwtcl=false,enable_l1_aspm_hwtcl=false,enable_pcisigtest_hwtcl=0,enable_power_on_rst_pulse_hwtcl=0,enable_rx_buffer_checking_advanced_default_hwtcl=false,enable_rx_buffer_checking_hwtcl=false,enable_rxm_burst_hwtcl=0,enable_slot_register_hwtcl=0,enable_tl_only_sim_hwtcl=0,endpoint_l0_latency_hwtcl=0,endpoint_l1_latency_hwtcl=0,expansion_base_address_register_hwtcl=0,extend_tag_field_hwtcl=32,extended_format_field_hwtcl=false,extended_tag_reset_hwtcl=false,fc_init_timer_advanced_default_hwtcl=1024,fc_init_timer_hwtcl=1024,fixed_address_mode=0,flow_control_timeout_count_advanced_default_hwtcl=200,flow_control_timeout_count_hwtcl=200,flow_control_update_count_advanced_default_hwtcl=30,flow_control_update_count_hwtcl=30,flr_capability_hwtcl=false,force_hrc=0,force_src=0,g3_bypass_equlz_hwtcl=0,g3_dis_rx_use_prst_ep_hwtcl=true,g3_dis_rx_use_prst_hwtcl=true,gen123_lane_rate_mode_hwtcl=Gen3 (8.0 Gbps),gen2_diffclock_nfts_count_advanced_default_hwtcl=255,gen2_diffclock_nfts_count_hwtcl=255,gen2_sameclock_nfts_count_advanced_default_hwtcl=255,gen2_sameclock_nfts_count_hwtcl=255,gen3_rxfreqlock_counter_hwtcl=0,gen3_skip_ph2_ph3_hwtcl=0,generate_sdc_for_qsys_design_example=0,hip_hard_reset_hwtcl=0,hip_reconfig_hwtcl=0,hip_tag_checking_hwtcl=1,hot_plug_support_advanced_default_hwtcl=0,hot_plug_support_hwtcl=0,hwtcl_override_g2_txvod=1,in_cvp_mode_hwtcl=0,indicator_advanced_default_hwtcl=0,indicator_hwtcl=0,internal_controller_hwtcl=1,interrupt_pin_hwtcl=inta,io_window_addr_width_hwtcl=0,l01_entry_latency_advanced_default_hwtcl=31,l01_entry_latency_hwtcl=31,l0_exit_latency_diffclock_advanced_default_hwtcl=6,l0_exit_latency_diffclock_hwtcl=6,l0_exit_latency_sameclock_advanced_default_hwtcl=6,l0_exit_latency_sameclock_hwtcl=6,l1_exit_latency_diffclock_advanced_default_hwtcl=0,l1_exit_latency_diffclock_hwtcl=0,l1_exit_latency_sameclock_advanced_default_hwtcl=0,l1_exit_latency_sameclock_hwtcl=0,l2_async_logic_advanced_default_hwtcl=disable,l2_async_logic_hwtcl=disable,lane_mask_hwtcl=x8,low_priority_vc_advanced_default_hwtcl=single_vc,low_priority_vc_hwtcl=single_vc,ltr_mechanism_hwtcl=false,ltssm_1ms_timeout_hwtcl=disable,ltssm_freqlocked_check_hwtcl=disable,max_payload_size_hwtcl=256,maximum_current_hwtcl=0,millisecond_cycle_count_hwtcl=248500,msi_64bit_addressing_capable_hwtcl=true,msi_masking_capable_hwtcl=false,msi_multi_message_capable_hwtcl=1,msi_support_hwtcl=true,msix_pba_bir_hwtcl=0,msix_pba_offset_hwtcl=0,msix_table_bir_hwtcl=0,msix_table_offset_hwtcl=0,msix_table_size_hwtcl=0,no_command_completed_advanced_default_hwtcl=false,no_command_completed_hwtcl=false,no_soft_reset_advanced_default_hwtcl=false,no_soft_reset_hwtcl=false,override_rxbuffer_cred_preset=0,override_tbpartner_driver_setting_hwtcl=0,pcie_inspector_hwtcl=0,pcie_qsys=1,pcie_spec_version_hwtcl=3.0,pclk_out_sel_advanced_default_hwtcl=pclk,pclk_out_sel_hwtcl=pclk,pipex1_debug_sel_advanced_default_hwtcl=disable,pipex1_debug_sel_hwtcl=disable,pld_clk_MHz=2500,pll_refclk_freq_hwtcl=100 MHz,port_link_number_hwtcl=1,port_type_hwtcl=Native endpoint,port_width_be_hwtcl=32,port_width_data_hwtcl=256,prefetchable_mem_window_addr_width_hwtcl=0,rd_dma_size_mask_hwtcl=34,reconfig_from_xcvr_width=506,reconfig_to_xcvr_width=770,register_pipe_signals_advanced_default_hwtcl=true,register_pipe_signals_hwtcl=false,reserved_debug_advanced_default_hwtcl=0,reserved_debug_hwtcl=0,retry_buffer_last_active_address_advanced_default_hwtcl=255,retry_buffer_last_active_address_hwtcl=2047,revision_id_hwtcl=1,rpre_emph_a_val_hwtcl=9,rpre_emph_b_val_hwtcl=0,rpre_emph_c_val_hwtcl=16,rpre_emph_d_val_hwtcl=13,rpre_emph_e_val_hwtcl=5,rvod_sel_a_val_hwtcl=42,rvod_sel_b_val_hwtcl=38,rvod_sel_c_val_hwtcl=38,rvod_sel_d_val_hwtcl=43,rvod_sel_e_val_hwtcl=15,rx_cdc_almost_full_advanced_default_hwtcl=12,rx_cdc_almost_full_hwtcl=12,rx_ei_l0s_hwtcl=0,rx_l0s_count_idl_advanced_default_hwtcl=0,rx_l0s_count_idl_hwtcl=0,rxbuffer_rxreq_hwtcl=Low,sameclock_nfts_count_advanced_default_hwtcl=255,sameclock_nfts_count_hwtcl=128,serial_sim_hwtcl=1,set_l0s_hwtcl=0,set_pld_clk_x1_625MHz_hwtcl=0,set_pll_coreclkout_cin_hwtcl=NA,set_pll_coreclkout_cout_hwtcl=NA,set_pll_coreclkout_slack=10,single_rx_detect_hwtcl=0,skp_os_gen3_count_hwtcl=0,skp_os_schedule_count_advanced_default_hwtcl=0,skp_os_schedule_count_hwtcl=0,slot_number_hwtcl=0,slot_power_limit_hwtcl=0,slot_power_scale_hwtcl=0,slotclkcfg_hwtcl=1,ssid_hwtcl=0,ssvid_hwtcl=0,subsystem_device_id_hwtcl=13409,subsystem_vendor_id_hwtcl=4369,surprise_down_error_support_hwtcl=0,tlp_insp_trg_dw0_hwtcl=2049,tlp_insp_trg_dw1_hwtcl=0,tlp_insp_trg_dw2_hwtcl=0,tlp_insp_trg_dw3_hwtcl=0,tlp_inspector_hwtcl=0,tlp_inspector_use_signal_probe_hwtcl=0,tph_completer_hwtcl=false,tx_cdc_almost_empty_advanced_default_hwtcl=5,tx_cdc_almost_empty_hwtcl=5,tx_cdc_almost_full_advanced_default_hwtcl=11,tx_cdc_almost_full_hwtcl=11,use_aer_hwtcl=0,use_ast_parity=0,use_atx_pll_hwtcl=0,use_crc_forwarding_hwtcl=0,use_cvp_update_core_pof_hwtcl=0,use_rx_st_be_hwtcl=0,use_tl_cfg_sync_advanced_default_hwtcl=1,use_tl_cfg_sync_hwtcl=1,vc0_clk_enable_advanced_default_hwtcl=true,vc0_clk_enable_hwtcl=true,vc0_rx_flow_ctrl_compl_data_hwtcl=0,vc0_rx_flow_ctrl_compl_header_hwtcl=0,vc0_rx_flow_ctrl_nonposted_data_hwtcl=0,vc0_rx_flow_ctrl_nonposted_header_hwtcl=16,vc0_rx_flow_ctrl_posted_data_hwtcl=16,vc0_rx_flow_ctrl_posted_header_hwtcl=16,vendor_id_hwtcl=4466,vsec_id_hwtcl=40960,vsec_rev_hwtcl=0,wr_dma_size_mask_hwtcl=34,wrong_device_id_hwtcl=disable"
   instancePathKey="top:.:pcie_256_dma"
   kind="altera_pcie_256_hip_avmm"
   version="16.1"
   name="altpcie_256_hip_avmm_hwtcl">
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="cas_completer_128bit_hwtcl" value="false" />
  <parameter name="tx_cdc_almost_empty_hwtcl" value="5" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="enable_power_on_rst_pulse_hwtcl" value="0" />
  <parameter name="bar5_type_hwtcl" value="1" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="subsystem_device_id_hwtcl" value="13409" />
  <parameter name="subsystem_vendor_id_hwtcl" value="4369" />
  <parameter name="use_tl_cfg_sync_hwtcl" value="1" />
  <parameter name="advanced_default_hwtcl_l0_exit_latency_sameclock" value="6" />
  <parameter name="low_priority_vc_hwtcl" value="single_vc" />
  <parameter name="maximum_current_hwtcl" value="0" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header_hwtcl" value="16" />
  <parameter
     name="retry_buffer_last_active_address_advanced_default_hwtcl"
     value="255" />
  <parameter name="d1_support_advanced_default_hwtcl" value="false" />
  <parameter name="l2_async_logic_hwtcl" value="disable" />
  <parameter name="tlp_insp_trg_dw0_hwtcl" value="2049" />
  <parameter name="bar1_prefetchable_hwtcl" value="Disabled" />
  <parameter name="use_atx_pll_hwtcl" value="0" />
  <parameter name="avmm_burst_width_hwtcl" value="7" />
  <parameter name="tlp_inspector_hwtcl" value="0" />
  <parameter name="DMA_BRST_CNT_W" value="5" />
  <parameter name="advanced_default_hwtcl_d1_pme" value="false" />
  <parameter name="port_type_hwtcl" value="Native endpoint" />
  <parameter name="enable_rxm_burst_hwtcl" value="0" />
  <parameter name="bar4_prefetchable_hwtcl" value="Enabled" />
  <parameter name="enable_l0s_aspm_hwtcl" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="0" />
  <parameter name="advanced_default_hwtcl_atomic_op_completer_64bit" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="27" />
  <parameter name="advanced_default_hwtcl_l01_entry_latency" value="31" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="0" />
  <parameter name="d2_support_advanced_default_hwtcl" value="false" />
  <parameter name="rx_ei_l0s_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_flr_capability" value="false" />
  <parameter name="l1_exit_latency_sameclock_advanced_default_hwtcl" value="0" />
  <parameter name="d3_cold_pme_hwtcl" value="false" />
  <parameter name="override_rxbuffer_cred_preset" value="0" />
  <parameter name="av_rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_hot_plug_support" value="0" />
  <parameter name="flow_control_update_count_hwtcl" value="30" />
  <parameter name="av_rvod_sel_a_val_hwtcl" value="42" />
  <parameter name="advanced_default_hwtcl_l1_exit_latency_diffclock" value="0" />
  <parameter name="low_priority_vc_advanced_default_hwtcl" value="single_vc" />
  <parameter name="deskew_comma_hwtcl" value="skp_eieos_deskw" />
  <parameter name="pcie_spec_version_hwtcl" value="3.0" />
  <parameter name="millisecond_cycle_count_hwtcl" value="248500" />
  <parameter name="d0_pme_hwtcl" value="false" />
  <parameter name="tx_cdc_almost_full_hwtcl" value="11" />
  <parameter name="cv_rpre_emph_a_val_hwtcl" value="11" />
  <parameter name="set_pll_coreclkout_cout_hwtcl" value="NA" />
  <parameter name="ecrc_gen_capable_hwtcl" value="0" />
  <parameter name="reserved_debug_advanced_default_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_extended_format_field" value="false" />
  <parameter name="tx_cdc_almost_full_advanced_default_hwtcl" value="11" />
  <parameter name="cv_rvod_sel_d_val_hwtcl" value="50" />
  <parameter name="g3_dis_rx_use_prst_ep_hwtcl" value="true" />
  <parameter name="serial_sim_hwtcl" value="1" />
  <parameter name="l0_exit_latency_diffclock_hwtcl" value="6" />
  <parameter name="advanced_default_hwtcl_bypass_cdc" value="false" />
  <parameter name="advanced_default_hwtcl_gen2_diffclock_nfts_count" value="255" />
  <parameter name="g3_dis_rx_use_prst_hwtcl" value="true" />
  <parameter name="enable_pcisigtest_hwtcl" value="0" />
  <parameter name="l01_entry_latency_hwtcl" value="31" />
  <parameter name="class_code_hwtcl" value="0" />
  <parameter name="altpcie_avmm_hwtcl" value="1" />
  <parameter name="ltr_mechanism_hwtcl" value="false" />
  <parameter name="bar0_type_hwtcl" value="64" />
  <parameter name="max_payload_size_hwtcl" value="256" />
  <parameter name="av_rvod_sel_c_val_hwtcl" value="43" />
  <parameter name="bar2_size_mask_hwtcl" value="0" />
  <parameter name="d3_hot_pme_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_eie_before_nfts_count" value="4" />
  <parameter name="advanced_default_hwtcl_enable_l1_aspm" value="false" />
  <parameter name="advanced_default_hwtcl_disable_snoop_packet" value="false" />
  <parameter name="msi_masking_capable_hwtcl" value="false" />
  <parameter name="rvod_sel_e_val_hwtcl" value="15" />
  <parameter name="bar5_size_mask_hwtcl" value="0" />
  <parameter name="expansion_base_address_register_hwtcl" value="0" />
  <parameter name="register_pipe_signals_advanced_default_hwtcl" value="true" />
  <parameter name="dma_use_scfifo_ext_hwtcl" value="0" />
  <parameter name="core_clk_sel_hwtcl" value="pld_clk" />
  <parameter name="l1_exit_latency_diffclock_hwtcl" value="0" />
  <parameter name="cvp_rate_sel_hwtcl" value="full_rate" />
  <parameter name="use_crc_forwarding_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_deskew_comma" value="com_deskw" />
  <parameter name="enable_l1_aspm_advanced_default_hwtcl" value="false" />
  <parameter name="use_tl_cfg_sync_advanced_default_hwtcl" value="1" />
  <parameter name="fc_init_timer_advanced_default_hwtcl" value="1024" />
  <parameter name="vsec_rev_hwtcl" value="0" />
  <parameter name="rpre_emph_e_val_hwtcl" value="5" />
  <parameter name="prefetchable_mem_window_addr_width_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_interrupt_pin" value="inta" />
  <parameter name="l01_entry_latency_advanced_default_hwtcl" value="31" />
  <parameter name="ssvid_hwtcl" value="0" />
  <parameter name="no_command_completed_advanced_default_hwtcl" value="false" />
  <parameter name="flow_control_update_count_advanced_default_hwtcl" value="30" />
  <parameter name="rpre_emph_d_val_hwtcl" value="13" />
  <parameter name="bar4_64bit_mem_space_hwtcl" value="Enabled" />
  <parameter name="bar2_type_hwtcl" value="1" />
  <parameter name="advanced_default_hwtcl_maximum_current" value="0" />
  <parameter name="rvod_sel_d_val_hwtcl" value="43" />
  <parameter name="register_pipe_signals_hwtcl" value="false" />
  <parameter name="hwtcl_override_g2_txvod" value="1" />
  <parameter name="DMA_WIDTH" value="256" />
  <parameter name="cv_rpre_emph_d_val_hwtcl" value="12" />
  <parameter name="extend_tag_field_hwtcl" value="32" />
  <parameter name="advanced_default_hwtcl_ei_delay_powerdown_count" value="10" />
  <parameter name="gen2_sameclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="device_number_advanced_default_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_ltssm_freqlocked_check" value="disable" />
  <parameter name="msix_table_bir_hwtcl" value="0" />
  <parameter name="cpl_spc_header_hwtcl" value="195" />
  <parameter name="rpre_emph_c_val_hwtcl" value="16" />
  <parameter name="pclk_out_sel_advanced_default_hwtcl" value="pclk" />
  <parameter name="bar2_prefetchable_hwtcl" value="Disabled" />
  <parameter name="atomic_op_completer_32bit_hwtcl" value="false" />
  <parameter name="retry_buffer_last_active_address_hwtcl" value="2047" />
  <parameter name="cv_rpre_emph_e_val_hwtcl" value="21" />
  <parameter name="rvod_sel_c_val_hwtcl" value="38" />
  <parameter name="advanced_default_hwtcl_d0_pme" value="false" />
  <parameter name="bar4_size_mask_hwtcl" value="27" />
  <parameter name="advanced_default_hwtcl_data_pack_rx" value="disable" />
  <parameter name="advanced_default_hwtcl_atomic_malformed" value="true" />
  <parameter name="bar1_size_mask_hwtcl" value="0" />
  <parameter name="cdc_dummy_insert_limit_advanced_default_hwtcl" value="11" />
  <parameter name="use_cvp_update_core_pof_hwtcl" value="0" />
  <parameter name="vc0_clk_enable_hwtcl" value="true" />
  <parameter name="no_soft_reset_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_wrong_device_id" value="disable" />
  <parameter name="use_rx_st_be_hwtcl" value="0" />
  <parameter name="slot_power_limit_hwtcl" value="0" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="enable_completion_timeout_disable_hwtcl" value="1" />
  <parameter name="dll_active_report_support_hwtcl" value="0" />
  <parameter name="slot_number_hwtcl" value="0" />
  <parameter name="gen2_diffclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="hip_hard_reset_hwtcl" value="0" />
  <parameter name="wrong_device_id_hwtcl" value="disable" />
  <parameter name="advanced_default_hwtcl_ssid" value="0" />
  <parameter name="d1_support_hwtcl" value="false" />
  <parameter name="cpl_spc_data_hwtcl" value="781" />
  <parameter name="d3_cold_pme_advanced_default_hwtcl" value="false" />
  <parameter name="use_ast_parity" value="0" />
  <parameter name="rx_cdc_almost_full_advanced_default_hwtcl" value="12" />
  <parameter name="ltssm_freqlocked_check_hwtcl" value="disable" />
  <parameter name="advanced_default_hwtcl_l0_exit_latency_diffclock" value="6" />
  <parameter name="gen2_diffclock_nfts_count_hwtcl" value="255" />
  <parameter name="rvod_sel_a_val_hwtcl" value="42" />
  <parameter name="credit_buffer_allocation_aux_hwtcl" value="absolute" />
  <parameter name="pclk_out_sel_hwtcl" value="pclk" />
  <parameter name="vsec_id_hwtcl" value="40960" />
  <parameter name="d2_support_hwtcl" value="false" />
  <parameter name="disable_snoop_packet_hwtcl" value="false" />
  <parameter name="d1_pme_advanced_default_hwtcl" value="false" />
  <parameter name="av_rvod_sel_d_val_hwtcl" value="43" />
  <parameter name="use_aer_hwtcl" value="0" />
  <parameter name="cvp_clk_reset_hwtcl" value="false" />
  <parameter name="force_src" value="0" />
  <parameter name="advanced_default_hwtcl_register_pipe_signals" value="false" />
  <parameter name="advanced_default_hwtcl_atomic_op_routing" value="false" />
  <parameter name="cseb_cpl_status_during_cvp_hwtcl" value="config_retry_status" />
  <parameter name="advanced_default_hwtcl_no_soft_reset" value="false" />
  <parameter name="rd_dma_size_mask_hwtcl" value="34" />
  <parameter name="vc0_rx_flow_ctrl_compl_data_hwtcl" value="0" />
  <parameter name="gen3_rxfreqlock_counter_hwtcl" value="0" />
  <parameter name="tx_cdc_almost_empty_advanced_default_hwtcl" value="5" />
  <parameter name="RD_SLAVE_ADDRESS_MAP" value="34" />
  <parameter name="rpre_emph_a_val_hwtcl" value="9" />
  <parameter name="ast_width_hwtcl" value="Avalon-ST 256-bit" />
  <parameter name="flr_capability_hwtcl" value="false" />
  <parameter name="skp_os_schedule_count_hwtcl" value="0" />
  <parameter name="bypass_clk_switch_hwtcl" value="true" />
  <parameter name="msix_table_size_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_hwtcl" value="0" />
  <parameter name="endpoint_l0_latency_hwtcl" value="0" />
  <parameter name="cv_rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="bar0_prefetchable_hwtcl" value="Enabled" />
  <parameter name="slotclkcfg_hwtcl" value="1" />
  <parameter name="advanced_default_hwtcl_d1_support" value="false" />
  <parameter name="hot_plug_support_hwtcl" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="advanced_default_hwtcl_bridge_port_ssid_support" value="false" />
  <parameter name="rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="d2_pme_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_atomic_op_completer_32bit" value="false" />
  <parameter name="ei_delay_powerdown_count_hwtcl" value="10" />
  <parameter name="cv_rpre_emph_c_val_hwtcl" value="22" />
  <parameter name="bar1_type_hwtcl" value="1" />
  <parameter name="advanced_default_hwtcl_skp_os_gen3_count" value="0" />
  <parameter name="eie_before_nfts_count_hwtcl" value="4" />
  <parameter name="endpoint_l1_latency_hwtcl" value="0" />
  <parameter name="rx_l0s_count_idl_advanced_default_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_d2_pme" value="false" />
  <parameter name="rvod_sel_b_val_hwtcl" value="38" />
  <parameter name="advanced_default_hwtcl_tph_completer" value="false" />
  <parameter name="av_rvod_sel_e_val_hwtcl" value="9" />
  <parameter name="indicator_hwtcl" value="0" />
  <parameter name="bar3_io_space_hwtcl" value="Disabled" />
  <parameter name="advanced_default_hwtcl_gen2_sameclock_nfts_count" value="255" />
  <parameter name="advanced_default_hwtcl_d3_cold_pme" value="false" />
  <parameter name="flow_control_timeout_count_hwtcl" value="200" />
  <parameter name="diffclock_nfts_count_hwtcl" value="128" />
  <parameter name="d0_pme_advanced_default_hwtcl" value="false" />
  <parameter name="cv_rvod_sel_b_val_hwtcl" value="34" />
  <parameter name="vc0_rx_flow_ctrl_posted_data_hwtcl" value="16" />
  <parameter name="skp_os_schedule_count_advanced_default_hwtcl" value="0" />
  <parameter
     name="advanced_default_hwtcl_enable_adapter_half_rate_mode"
     value="false" />
  <parameter name="d2_pme_advanced_default_hwtcl" value="false" />
  <parameter name="cv_rvod_sel_a_val_hwtcl" value="50" />
  <parameter name="advanced_default_hwtcl_extended_tag_reset" value="false" />
  <parameter name="d1_pme_hwtcl" value="false" />
  <parameter name="in_cvp_mode_hwtcl" value="0" />
  <parameter name="d3_hot_pme_advanced_default_hwtcl" value="false" />
  <parameter name="deemphasis_enable_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_no_command_completed" value="true" />
  <parameter name="override_tbpartner_driver_setting_hwtcl" value="0" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="gen2_sameclock_nfts_count_hwtcl" value="255" />
  <parameter name="enable_slot_register_hwtcl" value="0" />
  <parameter name="interrupt_pin_hwtcl" value="inta" />
  <parameter name="rx_cdc_almost_full_hwtcl" value="12" />
  <parameter name="cvp_data_compressed_hwtcl" value="false" />
  <parameter name="atomic_op_routing_hwtcl" value="false" />
  <parameter name="enable_l1_aspm_hwtcl" value="false" />
  <parameter name="reserved_debug_hwtcl" value="0" />
  <parameter name="pcie_inspector_hwtcl" value="0" />
  <parameter name="port_width_data_hwtcl" value="256" />
  <parameter name="tlp_insp_trg_dw1_hwtcl" value="0" />
  <parameter name="g3_bypass_equlz_hwtcl" value="0" />
  <parameter name="cv_rvod_sel_c_val_hwtcl" value="50" />
  <parameter name="force_hrc" value="0" />
  <parameter name="advanced_default_hwtcl_flow_control_update_count" value="30" />
  <parameter name="avmm_width_hwtcl" value="256" />
  <parameter name="ei_delay_powerdown_count_advanced_default_hwtcl" value="10" />
  <parameter name="advanced_default_hwtcl_enable_rx_buffer_checking" value="false" />
  <parameter name="port_width_be_hwtcl" value="32" />
  <parameter name="rx_l0s_count_idl_hwtcl" value="0" />
  <parameter name="bar4_io_space_hwtcl" value="Disabled" />
  <parameter name="app_interface_width_hwtcl" value="256" />
  <parameter name="msi_64bit_addressing_capable_hwtcl" value="true" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="advanced_default_hwtcl_disable_link_x2_support" value="false" />
  <parameter name="enable_cra_hwtcl" value="1" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="bar5_io_space_hwtcl" value="Disabled" />
  <parameter name="extended_tag_reset_hwtcl" value="false" />
  <parameter name="reconfig_from_xcvr_width" value="506" />
  <parameter name="ltssm_1ms_timeout_hwtcl" value="disable" />
  <parameter name="cvp_data_encrypted_hwtcl" value="false" />
  <parameter name="cv_rvod_sel_e_val_hwtcl" value="9" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="gen3_skip_ph2_ph3_hwtcl" value="0" />
  <parameter name="vendor_id_hwtcl" value="4466" />
  <parameter name="advanced_default_hwtcl_flow_control_timeout_count" value="200" />
  <parameter name="bar2_io_space_hwtcl" value="Disabled" />
  <parameter name="l0_exit_latency_sameclock_hwtcl" value="6" />
  <parameter name="set_pld_clk_x1_625MHz_hwtcl" value="0" />
  <parameter name="l1_exit_latency_sameclock_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_bridge_port_vga_enable" value="false" />
  <parameter name="TX_S_ADDR_WIDTH" value="64" />
  <parameter name="tph_completer_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_skp_os_schedule_count" value="0" />
  <parameter name="set_pll_coreclkout_cin_hwtcl" value="NA" />
  <parameter name="device_id_hwtcl" value="57347" />
  <parameter name="wr_dma_size_mask_hwtcl" value="34" />
  <parameter name="enable_rx_buffer_checking_hwtcl" value="false" />
  <parameter name="surprise_down_error_support_hwtcl" value="0" />
  <parameter name="av_rpre_emph_a_val_hwtcl" value="12" />
  <parameter name="bar1_io_space_hwtcl" value="Disabled" />
  <parameter name="hip_reconfig_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_cdc_dummy_insert_limit" value="11" />
  <parameter name="l2_async_logic_advanced_default_hwtcl" value="disable" />
  <parameter name="av_rvod_sel_b_val_hwtcl" value="30" />
  <parameter
     name="advanced_default_hwtcl_retry_buffer_last_active_address"
     value="2047" />
  <parameter name="pipex1_debug_sel_advanced_default_hwtcl" value="disable" />
  <parameter name="msix_table_offset_hwtcl" value="0" />
  <parameter name="no_soft_reset_advanced_default_hwtcl" value="false" />
  <parameter name="diffclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="skp_os_gen3_count_hwtcl" value="0" />
  <parameter name="lane_mask_hwtcl" value="x8" />
  <parameter name="atomic_op_completer_64bit_hwtcl" value="false" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="msi_multi_message_capable_hwtcl" value="1" />
  <parameter name="advanced_default_hwtcl_d2_support" value="false" />
  <parameter name="msi_support_hwtcl" value="true" />
  <parameter name="bar4_type_hwtcl" value="64" />
  <parameter name="bypass_cdc_hwtcl" value="false" />
  <parameter name="msix_pba_offset_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_set_l0s" value="0" />
  <parameter name="bar5_prefetchable_hwtcl" value="Disabled" />
  <parameter name="internal_controller_hwtcl" value="1" />
  <parameter name="single_rx_detect_hwtcl" value="0" />
  <parameter name="sameclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="extended_format_field_hwtcl" value="false" />
  <parameter name="advanced_default_hwtcl_pclk_out_sel" value="pclk" />
  <parameter name="advanced_default_hwtcl_ltssm_1ms_timeout" value="disable" />
  <parameter name="DMA_BE_WIDTH" value="32" />
  <parameter name="advanced_default_hwtcl_d3_hot_pme" value="false" />
  <parameter name="advanced_default_hwtcl_ltr_mechanism" value="false" />
  <parameter name="aspm_config_management_hwtcl" value="true" />
  <parameter name="advanced_default_hwtcl_fc_init_timer" value="1024" />
  <parameter name="tlp_insp_trg_dw3_hwtcl" value="0" />
  <parameter name="set_l0s_hwtcl" value="0" />
  <parameter name="cdc_dummy_insert_limit_hwtcl" value="11" />
  <parameter name="advanced_default_hwtcl_l1_exit_latency_sameclock" value="0" />
  <parameter name="bar2_64bit_mem_space_hwtcl" value="Disabled" />
  <parameter name="advanced_default_parameter_override" value="0" />
  <parameter name="advanced_default_hwtcl_device_number" value="0" />
  <parameter name="advanced_default_hwtcl_vc0_clk_enable" value="true" />
  <parameter name="bar0_io_space_hwtcl" value="Disabled" />
  <parameter name="vc0_clk_enable_advanced_default_hwtcl" value="true" />
  <parameter name="bar0_64bit_mem_space_hwtcl" value="Enabled" />
  <parameter name="deemphasis_enable_advanced_default_hwtcl" value="false" />
  <parameter name="revision_id_hwtcl" value="1" />
  <parameter name="io_window_addr_width_hwtcl" value="0" />
  <parameter name="reconfig_to_xcvr_width" value="770" />
  <parameter name="atomic_malformed_hwtcl" value="true" />
  <parameter name="advanced_default_hwtcl_tx_cdc_almost_empty" value="5" />
  <parameter name="completion_timeout_hwtcl" value="ABCD" />
  <parameter name="hot_plug_support_advanced_default_hwtcl" value="0" />
  <parameter name="enable_function_msix_support_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_cas_completer_128bit" value="false" />
  <parameter name="tlp_insp_trg_dw2_hwtcl" value="0" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen3 (8.0 Gbps)" />
  <parameter name="enable_adapter_half_rate_mode_hwtcl" value="false" />
  <parameter name="av_rpre_emph_e_val_hwtcl" value="21" />
  <parameter name="disable_link_x2_support_hwtcl" value="false" />
  <parameter name="fc_init_timer_hwtcl" value="1024" />
  <parameter name="av_rpre_emph_c_val_hwtcl" value="19" />
  <parameter name="msix_pba_bir_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_pipex1_debug_sel" value="disable" />
  <parameter name="data_pack_rx_hwtcl" value="disable" />
  <parameter name="bar3_prefetchable_hwtcl" value="Disabled" />
  <parameter name="l0_exit_latency_sameclock_advanced_default_hwtcl" value="6" />
  <parameter name="bar0_size_mask_hwtcl" value="9" />
  <parameter name="advanced_default_hwtcl_low_priority_vc" value="single_vc" />
  <parameter name="bar3_size_mask_hwtcl" value="0" />
  <parameter name="set_pll_coreclkout_slack" value="10" />
  <parameter name="slot_power_scale_hwtcl" value="0" />
  <parameter name="sameclock_nfts_count_hwtcl" value="128" />
  <parameter name="advanced_default_hwtcl_reserved_debug" value="0" />
  <parameter name="no_command_completed_hwtcl" value="false" />
  <parameter name="rxbuffer_rxreq_hwtcl" value="Low" />
  <parameter name="l1_exit_latency_diffclock_advanced_default_hwtcl" value="0" />
  <parameter name="generate_sdc_for_qsys_design_example" value="0" />
  <parameter name="device_number_hwtcl" value="0" />
  <parameter name="enable_tl_only_sim_hwtcl" value="0" />
  <parameter name="indicator_advanced_default_hwtcl" value="0" />
  <parameter name="WR_SLAVE_ADDRESS_MAP" value="34" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="ssid_hwtcl" value="0" />
  <parameter name="bridge_port_ssid_support_hwtcl" value="false" />
  <parameter name="cvp_mode_reset_hwtcl" value="false" />
  <parameter name="flow_control_timeout_count_advanced_default_hwtcl" value="200" />
  <parameter name="enable_rx_buffer_checking_advanced_default_hwtcl" value="false" />
  <parameter name="port_link_number_hwtcl" value="1" />
  <parameter name="vc0_rx_flow_ctrl_compl_header_hwtcl" value="0" />
  <parameter name="hip_tag_checking_hwtcl" value="1" />
  <parameter name="pll_refclk_freq_hwtcl" value="100 MHz" />
  <parameter name="disable_link_x2_support_advanced_default_hwtcl" value="false" />
  <parameter name="av_rpre_emph_d_val_hwtcl" value="13" />
  <parameter name="vc0_rx_flow_ctrl_posted_header_hwtcl" value="16" />
  <parameter name="bar3_type_hwtcl" value="1" />
  <parameter name="add_pll_to_hip_coreclkout" value="0" />
  <parameter name="tlp_inspector_use_signal_probe_hwtcl" value="0" />
  <parameter name="advanced_default_hwtcl_ssvid" value="0" />
  <parameter name="advanced_default_hwtcl_rx_l0s_count_idl" value="0" />
  <parameter name="pipex1_debug_sel_hwtcl" value="disable" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data_hwtcl" value="0" />
  <parameter name="eie_before_nfts_count_advanced_default_hwtcl" value="4" />
  <parameter name="pld_clk_MHz" value="2500" />
  <parameter name="bridge_port_vga_enable_hwtcl" value="false" />
  <parameter name="l0_exit_latency_diffclock_advanced_default_hwtcl" value="6" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_256_hip_avmm_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcierd_hip_rs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_256_app.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_hip_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_rxm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_txs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_rd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_sriov_vf_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_wr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_wr_2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_wr_readmem_2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_wr_wdalign_2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_wr_tlpgen_2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav128_dma_wr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav128_dma_wr_readmem.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav128_dma_wr_wdalign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav128_dma_wr_tlpgen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_cra.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_hprxm_rdwr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_hprxm_cpl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_hprxm_txctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcieav_dma_hprxm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/dma_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_dynamic_control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_fifo.sv"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_hip_256_pipen1b.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_rs_hip.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_scfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_sv_scfifo_ext.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_scfifo_sv.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_sv_gbfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_tlp_inspector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_tlp_inspector_trigger.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_hip_eq_dprio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_tlp_inspector_monitor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_tlp_inspector_cseb.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_avmm_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_reset_ctrl_lego.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_common_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_common.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_pcs8g.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_mgmt2dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_emsip_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_pipe_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_pcie/altera_pcie_hip_256_avmm/altera_pcie_256_hip_avmm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top" as="pcie_256_dma" />
  <messages>
   <message level="Debug" culprit="top">queue size: 31 starting:altera_pcie_256_hip_avmm "submodules/altpcie_256_hip_avmm_hwtcl"</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv</message>
   <message level="Info" culprit="pcie_256_dma">add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv</message>
   <message level="Info" culprit="pcie_256_dma"><![CDATA["<b>top</b>" instantiated <b>altera_pcie_256_hip_avmm</b> "<b>pcie_256_dma</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_xcvr_functions.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sv_xcvr_h.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_resync.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_csr_selector.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_wait_generate.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/plain_files.txt</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_reconfig_driver:16.1:INTENDED_DEVICE_FAMILY=Stratix V,enable_cal_busy_hwtcl=0,gen123_lane_rate_mode_hwtcl=Gen3 (8.0 Gbps),number_of_reconfig_interfaces=11"
   instancePathKey="top:.:pcie_reconfig_driver_0"
   kind="altera_pcie_reconfig_driver"
   version="16.1"
   name="altpcie_reconfig_driver">
  <parameter name="enable_cal_busy_hwtcl" value="0" />
  <parameter name="number_of_reconfig_interfaces" value="11" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen3 (8.0 Gbps)" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix V" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altpcie_reconfig_driver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_reconfig_driver_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top" as="pcie_reconfig_driver_0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 30 starting:altera_pcie_reconfig_driver "submodules/altpcie_reconfig_driver"</message>
   <message level="Info" culprit="pcie_reconfig_driver_0"><![CDATA["<b>top</b>" instantiated <b>altera_pcie_reconfig_driver</b> "<b>pcie_reconfig_driver_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_xcvr_reconfig_h.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=250000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="top:.:pio_button"
   kind="altera_avalon_pio"
   version="16.1"
   name="top_pio_button">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="250000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_pio_button.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top" as="pio_button" />
  <messages>
   <message level="Debug" culprit="top">queue size: 29 starting:altera_avalon_pio "submodules/top_pio_button"</message>
   <message level="Info" culprit="pio_button">Starting RTL generation for module 'top_pio_button'</message>
   <message level="Info" culprit="pio_button">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_button --dir=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0007_pio_button_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0007_pio_button_gen//top_pio_button_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_button">Done RTL generation for module 'top_pio_button'</message>
   <message level="Info" culprit="pio_button"><![CDATA["<b>top</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_button</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=250000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="top:.:pio_led"
   kind="altera_avalon_pio"
   version="16.1"
   name="top_pio_led">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="250000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_pio_led.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top" as="pio_led" />
  <messages>
   <message level="Debug" culprit="top">queue size: 28 starting:altera_avalon_pio "submodules/top_pio_led"</message>
   <message level="Info" culprit="pio_led">Starting RTL generation for module 'top_pio_led'</message>
   <message level="Info" culprit="pio_led">  Generation command is [exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_led --dir=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0008_pio_led_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/WINDOWS/TEMP/alt7246_662908221437274520.dir/0008_pio_led_gen//top_pio_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_led">Done RTL generation for module 'top_pio_led'</message>
   <message level="Info" culprit="pio_led"><![CDATA["<b>top</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_led</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {pcie_256_dma_Rxm_BAR4_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_READ} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {SYNC_RESET} {0};add_instance {pcie_256_dma_dma_rd_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_DATA_W} {256};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_READDATA} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_READ} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {SYNC_RESET} {0};add_instance {pcie_256_dma_dma_wr_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_DATA_W} {256};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_READ} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_WRITE} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_led_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pio_led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_button_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_button_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_button_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_button_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_button_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_button_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_button_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_button_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pio_button_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_button_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_button_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_button_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_button_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_button_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_button_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_button_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_button_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_button_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_button_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_button_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3a_status_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ddr3a_status_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3a_status_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {ddr3a_status_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_READ} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3b_status_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ddr3b_status_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3b_status_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {ddr3b_status_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_READ} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_256_dma_rd_dts_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_READ} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {UAV_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {128};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_ddr3b_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {UAV_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {128};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_256_dma_wr_dts_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_READ} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_256_dma_Rxm_BAR4_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_CACHE_H} {145};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_CACHE_L} {142};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {ST_DATA_W} {151};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;pio_led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000010&quot;
   end=&quot;0x00000000004000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;pio_button_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000020&quot;
   end=&quot;0x00000000004000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ddr3a_status_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000080010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3b_status_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080010&quot;
   end=&quot;0x00000000000080020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {ID} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_256_dma_dma_rd_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_QOS_H} {381};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_QOS_L} {381};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_DATA_SIDEBAND_H} {379};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_DATA_SIDEBAND_L} {379};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_ADDR_SIDEBAND_H} {378};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_ADDR_SIDEBAND_L} {378};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_CACHE_H} {397};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_CACHE_L} {394};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_THREAD_ID_H} {390};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_THREAD_ID_L} {390};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_PROTECTION_H} {393};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_PROTECTION_L} {391};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_SRC_ID_H} {385};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_SRC_ID_L} {382};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_DEST_ID_H} {389};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_DEST_ID_L} {386};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pcie_256_dma_rd_dts_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000080002000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000100000000&quot;
   end=&quot;0x00000000180000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000200000000&quot;
   end=&quot;0x00000000280000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;pcie_256_dma_wr_dts_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080002000&quot;
   end=&quot;0x00000000080004000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {ID} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_256_dma_dma_wr_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_QOS_H} {381};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_QOS_L} {381};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_DATA_SIDEBAND_H} {379};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_DATA_SIDEBAND_L} {379};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_ADDR_SIDEBAND_H} {378};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_ADDR_SIDEBAND_L} {378};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_CACHE_H} {397};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_CACHE_L} {394};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_THREAD_ID_H} {390};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_THREAD_ID_L} {390};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_PROTECTION_H} {393};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_PROTECTION_L} {391};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_SRC_ID_H} {385};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_SRC_ID_L} {382};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_DEST_ID_H} {389};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_DEST_ID_L} {386};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000200000000&quot;
   end=&quot;0x00000000280000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000100000000&quot;
   end=&quot;0x00000000180000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_memory2_0_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {ID} {2};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {393};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {391};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {385};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {382};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {389};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {386};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {403};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {4};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {404};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_led_s1_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pio_led_s1_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pio_led_s1_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pio_led_s1_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {pio_led_s1_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pio_led_s1_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {pio_led_s1_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pio_led_s1_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {pio_led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {pio_led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_led_s1_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pio_led_s1_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pio_led_s1_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pio_led_s1_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pio_led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_led_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pio_led_s1_agent} {ST_DATA_W} {151};set_instance_parameter_value {pio_led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pio_led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_led_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_led_s1_agent} {ID} {9};set_instance_parameter_value {pio_led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_led_s1_agent} {ECC_ENABLE} {0};add_instance {pio_led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_button_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_button_s1_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pio_button_s1_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pio_button_s1_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pio_button_s1_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pio_button_s1_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pio_button_s1_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pio_button_s1_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {pio_button_s1_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pio_button_s1_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {pio_button_s1_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {pio_button_s1_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pio_button_s1_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pio_button_s1_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pio_button_s1_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pio_button_s1_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {pio_button_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_button_s1_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pio_button_s1_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pio_button_s1_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pio_button_s1_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {pio_button_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_button_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_button_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_button_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_button_s1_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pio_button_s1_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pio_button_s1_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pio_button_s1_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pio_button_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_button_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pio_button_s1_agent} {ST_DATA_W} {151};set_instance_parameter_value {pio_button_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_button_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_button_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_button_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_button_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pio_button_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_button_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_button_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_button_s1_agent} {ID} {8};set_instance_parameter_value {pio_button_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_button_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_button_s1_agent} {ECC_ENABLE} {0};add_instance {pio_button_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3a_status_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3a_status_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {ddr3a_status_s1_agent} {ST_DATA_W} {151};set_instance_parameter_value {ddr3a_status_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3a_status_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3a_status_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3a_status_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3a_status_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ddr3a_status_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3a_status_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ddr3a_status_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3a_status_s1_agent} {ID} {0};set_instance_parameter_value {ddr3a_status_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3a_status_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3a_status_s1_agent} {ECC_ENABLE} {0};add_instance {ddr3a_status_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3a_status_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3b_status_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3b_status_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {ddr3b_status_s1_agent} {ST_DATA_W} {151};set_instance_parameter_value {ddr3b_status_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3b_status_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3b_status_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3b_status_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3b_status_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ddr3b_status_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3b_status_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ddr3b_status_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3b_status_s1_agent} {ID} {1};set_instance_parameter_value {ddr3b_status_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3b_status_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3b_status_s1_agent} {ECC_ENABLE} {0};add_instance {ddr3b_status_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3b_status_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_256_dma_rd_dts_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_PROTECTION_H} {393};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_PROTECTION_L} {391};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_SRC_ID_H} {385};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_SRC_ID_L} {382};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_DEST_ID_H} {389};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_DEST_ID_L} {386};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {ID} {6};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {ECC_ENABLE} {0};add_instance {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {404};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BURST_SIZE_H} {663};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BURST_SIZE_L} {661};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BEGIN_BURST} {668};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_PROTECTION_H} {681};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_PROTECTION_L} {679};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BURSTWRAP_H} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BURSTWRAP_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BYTE_CNT_H} {659};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_SRC_ID_H} {673};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_SRC_ID_L} {670};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_DEST_ID_H} {677};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_DEST_ID_L} {674};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {ST_DATA_W} {691};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {AVS_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {MAX_BYTE_CNT} {8192};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {ID} {2};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {692};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {FIFO_DEPTH} {129};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {FIFO_DEPTH} {2048};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_ddr3b_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BURST_SIZE_H} {663};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BURST_SIZE_L} {661};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BEGIN_BURST} {668};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_PROTECTION_H} {681};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_PROTECTION_L} {679};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BURSTWRAP_H} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BURSTWRAP_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BYTE_CNT_H} {659};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_SRC_ID_H} {673};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_SRC_ID_L} {670};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_DEST_ID_H} {677};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_DEST_ID_L} {674};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {ST_DATA_W} {691};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {AVS_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {MAX_BYTE_CNT} {8192};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {ID} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {692};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {FIFO_DEPTH} {129};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {FIFO_DEPTH} {2048};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_256_dma_wr_dts_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_PROTECTION_H} {393};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_PROTECTION_L} {391};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_SRC_ID_H} {385};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_SRC_ID_L} {382};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_DEST_ID_H} {389};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_DEST_ID_L} {386};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {ID} {7};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {ECC_ENABLE} {0};add_instance {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {404};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_PROTECTION_H} {393};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_PROTECTION_L} {391};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SRC_ID_H} {385};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SRC_ID_L} {382};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DEST_ID_H} {389};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DEST_ID_L} {386};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ST_DATA_W} {403};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ID} {5};set_instance_parameter_value {onchip_memory2_0_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {404};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {4 0 1 9 8 };set_instance_parameter_value {router} {CHANNEL_ID} {00001 01000 10000 00010 00100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both read read both read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x80000 0x80010 0x4000010 0x4000020 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000 0x80010 0x80020 0x4000020 0x4000030 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {99};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router} {PKT_TRANS_READ} {103};set_instance_parameter_value {router} {ST_DATA_W} {151};set_instance_parameter_value {router} {ST_CHANNEL_W} {10};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {4};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 6 7 2 3 };set_instance_parameter_value {router_001} {CHANNEL_ID} {00001 00010 10000 00100 01000 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both write write both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x80000000 0x80002000 0x100000000 0x200000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x80000 0x80002000 0x80004000 0x180000000 0x280000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {351};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {393};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {391};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {389};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {386};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_001} {ST_DATA_W} {403};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {5 2 3 };set_instance_parameter_value {router_002} {CHANNEL_ID} {100 001 010 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x100000000 0x200000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x80000 0x180000000 0x280000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {351};set_instance_parameter_value {router_002} {PKT_ADDR_L} {288};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {393};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {391};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {389};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {386};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_002} {ST_DATA_W} {403};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {351};set_instance_parameter_value {router_003} {PKT_ADDR_L} {288};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {393};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {391};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {389};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {386};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_003} {ST_DATA_W} {403};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {99};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_004} {ST_DATA_W} {151};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {99};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_005} {ST_DATA_W} {151};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {99};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_006} {ST_DATA_W} {151};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {99};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_007} {ST_DATA_W} {151};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {351};set_instance_parameter_value {router_008} {PKT_ADDR_L} {288};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {393};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {391};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {389};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {386};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_008} {ST_DATA_W} {403};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_009} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {639};set_instance_parameter_value {router_009} {PKT_ADDR_L} {576};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {681};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {679};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {677};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {674};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_009} {ST_DATA_W} {691};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {639};set_instance_parameter_value {router_010} {PKT_ADDR_L} {576};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {681};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {679};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {677};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {674};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_010} {ST_DATA_W} {691};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {1 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {351};set_instance_parameter_value {router_011} {PKT_ADDR_L} {288};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {393};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {391};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {389};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {386};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_011} {ST_DATA_W} {403};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {2 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {351};set_instance_parameter_value {router_012} {PKT_ADDR_L} {288};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {393};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {391};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {389};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {386};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_012} {ST_DATA_W} {403};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {pcie_256_dma_Rxm_BAR4_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {MAX_OUTSTANDING_RESPONSES} {31};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {ST_DATA_W} {151};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {REORDER} {0};add_instance {pcie_256_dma_dma_wr_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_DEST_ID_H} {389};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_DEST_ID_L} {386};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_SRC_ID_H} {385};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_SRC_ID_L} {382};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_THREAD_ID_H} {390};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_THREAD_ID_L} {390};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {MAX_OUTSTANDING_RESPONSES} {140};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {REORDER} {0};add_instance {onchip_memory2_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {377};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {376};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_DATA_W} {403};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {363};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {onchip_memory2_0_s2_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_TYPE_H} {377};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_TYPE_L} {376};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ST_DATA_W} {403};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_BYTE_CNT_H} {363};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {151};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {403};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {403};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {403};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {403};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {691};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {691};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {403};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {403};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {403};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {403};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {691};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {691};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {403};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {403};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {151};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {403};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {403};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {99};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {102};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_ST_DATA_W} {691};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_ST_DATA_W} {691};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_ST_DATA_W} {691};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_ST_DATA_W} {691};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_ST_DATA_W} {403};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_ADDR_H} {99};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_ST_DATA_W} {691};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_ST_DATA_W} {403};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_ST_DATA_W} {691};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_ST_DATA_W} {403};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_ST_DATA_W} {691};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_ST_DATA_W} {403};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_ST_DATA_W} {691};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_ST_DATA_W} {403};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {10};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {10};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_002} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_002} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {async_fifo_002} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_002} {CHANNEL_WIDTH} {10};set_instance_parameter_value {async_fifo_002} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_002} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_002} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_002} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_003} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_003} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {async_fifo_003} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_003} {CHANNEL_WIDTH} {10};set_instance_parameter_value {async_fifo_003} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_003} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_003} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_003} {EXPLICIT_MAXCHANNEL} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {10};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {10};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {10};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {10};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};add_instance {agent_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_008} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_008} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_008} {PIPELINE_READY} {1};add_instance {agent_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_009} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_009} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {PIPELINE_READY} {1};add_instance {agent_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_010} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_010} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_010} {PIPELINE_READY} {1};add_instance {agent_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_011} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_011} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {PIPELINE_READY} {1};add_instance {agent_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_012} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {agent_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_012} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_012} {PIPELINE_READY} {1};add_instance {agent_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_013} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {agent_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_013} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {PIPELINE_READY} {1};add_instance {agent_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_014} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {agent_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_014} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_014} {PIPELINE_READY} {1};add_instance {agent_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_015} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {agent_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_015} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {PIPELINE_READY} {1};add_instance {agent_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_016} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_016} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_016} {PIPELINE_READY} {1};add_instance {agent_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_017} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_017} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_017} {PIPELINE_READY} {1};add_instance {agent_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_018} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_018} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_018} {PIPELINE_READY} {1};add_instance {agent_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_019} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_019} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};add_instance {mux_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_016} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_016} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_016} {PIPELINE_READY} {1};add_instance {mux_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_017} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_017} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_017} {PIPELINE_READY} {1};add_instance {mux_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_018} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_018} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_018} {PIPELINE_READY} {1};add_instance {mux_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_019} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_019} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_019} {PIPELINE_READY} {1};add_instance {mux_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_020} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_020} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_020} {PIPELINE_READY} {1};add_instance {mux_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_021} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_021} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_021} {PIPELINE_READY} {1};add_instance {mux_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_022} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_022} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_022} {PIPELINE_READY} {1};add_instance {mux_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_023} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_023} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_023} {PIPELINE_READY} {1};add_instance {mux_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_024} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_024} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_024} {PIPELINE_READY} {1};add_instance {mux_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_025} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_025} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_025} {PIPELINE_READY} {1};add_instance {onchip_memory2_0_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr3a_status_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3a_status_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3a_status_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3a_status_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3a_status_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_256_dma_coreclkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_256_dma_coreclkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {pcie_256_dma_coreclkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_256_dma_Rxm_BAR4_translator.avalon_universal_master_0} {pcie_256_dma_Rxm_BAR4_agent.av} {avalon};set_connection_parameter_value {pcie_256_dma_Rxm_BAR4_translator.avalon_universal_master_0/pcie_256_dma_Rxm_BAR4_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_Rxm_BAR4_translator.avalon_universal_master_0/pcie_256_dma_Rxm_BAR4_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_Rxm_BAR4_translator.avalon_universal_master_0/pcie_256_dma_Rxm_BAR4_agent.av} {defaultConnection} {false};add_connection {pcie_256_dma_dma_rd_master_translator.avalon_universal_master_0} {pcie_256_dma_dma_rd_master_agent.av} {avalon};set_connection_parameter_value {pcie_256_dma_dma_rd_master_translator.avalon_universal_master_0/pcie_256_dma_dma_rd_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_dma_rd_master_translator.avalon_universal_master_0/pcie_256_dma_dma_rd_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_dma_rd_master_translator.avalon_universal_master_0/pcie_256_dma_dma_rd_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {pcie_256_dma_dma_rd_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/pcie_256_dma_dma_rd_master_agent.rp} {qsys_mm.response};add_connection {pcie_256_dma_dma_wr_master_translator.avalon_universal_master_0} {pcie_256_dma_dma_wr_master_agent.av} {avalon};set_connection_parameter_value {pcie_256_dma_dma_wr_master_translator.avalon_universal_master_0/pcie_256_dma_dma_wr_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_dma_wr_master_translator.avalon_universal_master_0/pcie_256_dma_dma_wr_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_dma_wr_master_translator.avalon_universal_master_0/pcie_256_dma_dma_wr_master_agent.av} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pio_led_s1_agent.m0} {pio_led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_led_s1_agent.rf_source} {pio_led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_led_s1_agent_rsp_fifo.out} {pio_led_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_led_s1_agent.rdata_fifo_src} {pio_led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pio_button_s1_agent.m0} {pio_button_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_button_s1_agent.m0/pio_button_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_button_s1_agent.m0/pio_button_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_button_s1_agent.m0/pio_button_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_button_s1_agent.rf_source} {pio_button_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_button_s1_agent_rsp_fifo.out} {pio_button_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_button_s1_agent.rdata_fifo_src} {pio_button_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr3a_status_s1_agent.m0} {ddr3a_status_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3a_status_s1_agent.m0/ddr3a_status_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3a_status_s1_agent.m0/ddr3a_status_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3a_status_s1_agent.m0/ddr3a_status_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3a_status_s1_agent.rf_source} {ddr3a_status_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3a_status_s1_agent_rsp_fifo.out} {ddr3a_status_s1_agent.rf_sink} {avalon_streaming};add_connection {ddr3a_status_s1_agent.rdata_fifo_src} {ddr3a_status_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {ddr3a_status_s1_agent_rdata_fifo.out} {ddr3a_status_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr3b_status_s1_agent.m0} {ddr3b_status_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3b_status_s1_agent.m0/ddr3b_status_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3b_status_s1_agent.m0/ddr3b_status_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3b_status_s1_agent.m0/ddr3b_status_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3b_status_s1_agent.rf_source} {ddr3b_status_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3b_status_s1_agent_rsp_fifo.out} {ddr3b_status_s1_agent.rf_sink} {avalon_streaming};add_connection {ddr3b_status_s1_agent.rdata_fifo_src} {ddr3b_status_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {ddr3b_status_s1_agent_rdata_fifo.out} {ddr3b_status_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_256_dma_rd_dts_slave_agent.m0} {pcie_256_dma_rd_dts_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_256_dma_rd_dts_slave_agent.m0/pcie_256_dma_rd_dts_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_rd_dts_slave_agent.m0/pcie_256_dma_rd_dts_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_rd_dts_slave_agent.m0/pcie_256_dma_rd_dts_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_256_dma_rd_dts_slave_agent.rf_source} {pcie_256_dma_rd_dts_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_256_dma_rd_dts_slave_agent_rsp_fifo.out} {pcie_256_dma_rd_dts_slave_agent.rf_sink} {avalon_streaming};add_connection {pcie_256_dma_rd_dts_slave_agent.rdata_fifo_src} {pcie_256_dma_rd_dts_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3a_s0_agent.m0} {mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent.m0/mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent.m0/mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent.m0/mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_ddr3a_s0_agent.rf_source} {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_ddr3a_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3a_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo.out} {mm_clock_crossing_bridge_ddr3a_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3b_s0_agent.m0} {mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent.m0/mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent.m0/mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent.m0/mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_ddr3b_s0_agent.rf_source} {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_ddr3b_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3b_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo.out} {mm_clock_crossing_bridge_ddr3b_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_256_dma_wr_dts_slave_agent.m0} {pcie_256_dma_wr_dts_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_256_dma_wr_dts_slave_agent.m0/pcie_256_dma_wr_dts_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_wr_dts_slave_agent.m0/pcie_256_dma_wr_dts_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_wr_dts_slave_agent.m0/pcie_256_dma_wr_dts_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_256_dma_wr_dts_slave_agent.rf_source} {pcie_256_dma_wr_dts_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_256_dma_wr_dts_slave_agent_rsp_fifo.out} {pcie_256_dma_wr_dts_slave_agent.rf_sink} {avalon_streaming};add_connection {pcie_256_dma_wr_dts_slave_agent.rdata_fifo_src} {pcie_256_dma_wr_dts_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent.m0} {onchip_memory2_0_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s2_agent.rf_source} {onchip_memory2_0_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent_rsp_fifo.out} {onchip_memory2_0_s2_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent.rdata_fifo_src} {onchip_memory2_0_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_256_dma_Rxm_BAR4_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_Rxm_BAR4_agent.cp/router.sink} {qsys_mm.command};add_connection {pcie_256_dma_dma_rd_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_rd_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {pcie_256_dma_dma_wr_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_wr_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router.src} {pcie_256_dma_Rxm_BAR4_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pcie_256_dma_Rxm_BAR4_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_256_dma_Rxm_BAR4_limiter.rsp_src} {pcie_256_dma_Rxm_BAR4_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_Rxm_BAR4_limiter.rsp_src/pcie_256_dma_Rxm_BAR4_agent.rp} {qsys_mm.response};add_connection {router_002.src} {pcie_256_dma_dma_wr_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/pcie_256_dma_dma_wr_master_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_256_dma_dma_wr_master_limiter.rsp_src} {pcie_256_dma_dma_wr_master_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_wr_master_limiter.rsp_src/pcie_256_dma_dma_wr_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {onchip_memory2_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/onchip_memory2_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_009.src} {onchip_memory2_0_s2_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/onchip_memory2_0_s2_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_001.src2} {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_001.src3} {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_002.src0} {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_002.src1} {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {rsp_demux.src0} {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_006.src0} {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_006.src1} {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_007.src0} {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_007.src1} {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src1/mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {cmd_demux.src3} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/async_fifo.in} {qsys_mm.command};add_connection {cmd_demux.src4} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/async_fifo_001.in} {qsys_mm.command};add_connection {rsp_demux_003.src0} {async_fifo_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/async_fifo_002.in} {qsys_mm.response};add_connection {rsp_demux_004.src0} {async_fifo_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/async_fifo_003.in} {qsys_mm.response};add_connection {pcie_256_dma_Rxm_BAR4_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_Rxm_BAR4_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {pcie_256_dma_Rxm_BAR4_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/pcie_256_dma_Rxm_BAR4_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_256_dma_dma_wr_master_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_wr_master_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {limiter_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {pcie_256_dma_dma_wr_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_003.source0/pcie_256_dma_dma_wr_master_limiter.rsp_sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_003.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_003.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {pio_led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/pio_led_s1_agent.cp} {qsys_mm.command};add_connection {pio_led_s1_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {pio_led_s1_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_004.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_004.sink} {qsys_mm.response};add_connection {cmd_mux_002.src} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {pio_button_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/pio_button_s1_agent.cp} {qsys_mm.command};add_connection {pio_button_s1_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {pio_button_s1_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_005.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/router_005.sink} {qsys_mm.response};add_connection {cmd_mux_003.src} {agent_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {ddr3a_status_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_006.source0/ddr3a_status_s1_agent.cp} {qsys_mm.command};add_connection {ddr3a_status_s1_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {ddr3a_status_s1_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_006.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_007.source0/router_006.sink} {qsys_mm.response};add_connection {cmd_mux_004.src} {agent_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/agent_pipeline_008.sink0} {qsys_mm.command};add_connection {agent_pipeline_008.source0} {ddr3b_status_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_008.source0/ddr3b_status_s1_agent.cp} {qsys_mm.command};add_connection {ddr3b_status_s1_agent.rp} {agent_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {ddr3b_status_s1_agent.rp/agent_pipeline_009.sink0} {qsys_mm.response};add_connection {agent_pipeline_009.source0} {router_007.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_009.source0/router_007.sink} {qsys_mm.response};add_connection {cmd_mux_005.src} {agent_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/agent_pipeline_010.sink0} {qsys_mm.command};add_connection {agent_pipeline_010.source0} {pcie_256_dma_rd_dts_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_010.source0/pcie_256_dma_rd_dts_slave_agent.cp} {qsys_mm.command};add_connection {pcie_256_dma_rd_dts_slave_agent.rp} {agent_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_rd_dts_slave_agent.rp/agent_pipeline_011.sink0} {qsys_mm.response};add_connection {agent_pipeline_011.source0} {router_008.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_011.source0/router_008.sink} {qsys_mm.response};add_connection {cmd_mux_006.src} {agent_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/agent_pipeline_012.sink0} {qsys_mm.command};add_connection {agent_pipeline_012.source0} {mm_clock_crossing_bridge_ddr3a_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_012.source0/mm_clock_crossing_bridge_ddr3a_s0_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_ddr3a_s0_agent.rp} {agent_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3a_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.response};add_connection {agent_pipeline_013.source0} {router_009.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_013.source0/router_009.sink} {qsys_mm.response};add_connection {cmd_mux_007.src} {agent_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/agent_pipeline_014.sink0} {qsys_mm.command};add_connection {agent_pipeline_014.source0} {mm_clock_crossing_bridge_ddr3b_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_014.source0/mm_clock_crossing_bridge_ddr3b_s0_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_ddr3b_s0_agent.rp} {agent_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3b_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.response};add_connection {agent_pipeline_015.source0} {router_010.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_015.source0/router_010.sink} {qsys_mm.response};add_connection {cmd_mux_008.src} {agent_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/agent_pipeline_016.sink0} {qsys_mm.command};add_connection {agent_pipeline_016.source0} {pcie_256_dma_wr_dts_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_016.source0/pcie_256_dma_wr_dts_slave_agent.cp} {qsys_mm.command};add_connection {pcie_256_dma_wr_dts_slave_agent.rp} {agent_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_wr_dts_slave_agent.rp/agent_pipeline_017.sink0} {qsys_mm.response};add_connection {agent_pipeline_017.source0} {router_011.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_017.source0/router_011.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s2_burst_adapter.source0} {agent_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s2_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.command};add_connection {agent_pipeline_018.source0} {onchip_memory2_0_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_018.source0/onchip_memory2_0_s2_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s2_agent.rp} {agent_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s2_agent.rp/agent_pipeline_019.sink0} {qsys_mm.response};add_connection {agent_pipeline_019.source0} {router_012.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_019.source0/router_012.sink} {qsys_mm.response};add_connection {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter.src} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {async_fifo.out} {mux_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {async_fifo_001.out} {mux_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {mux_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_005.sink0} {qsys_mm.command};add_connection {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.src} {mux_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.src/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_006.sink0} {qsys_mm.command};add_connection {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.src} {mux_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.src/mux_pipeline_008.sink0} {qsys_mm.command};add_connection {mux_pipeline_008.source0} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_008.source0/cmd_mux_006.sink1} {qsys_mm.command};add_connection {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.src} {mux_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.src/mux_pipeline_009.sink0} {qsys_mm.command};add_connection {mux_pipeline_009.source0} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_009.source0/cmd_mux_007.sink0} {qsys_mm.command};add_connection {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.src} {mux_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.src/mux_pipeline_010.sink0} {qsys_mm.command};add_connection {mux_pipeline_010.source0} {cmd_mux_007.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_010.source0/cmd_mux_007.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {mux_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/mux_pipeline_011.sink0} {qsys_mm.command};add_connection {mux_pipeline_011.source0} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_011.source0/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src2} {mux_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/mux_pipeline_012.sink0} {qsys_mm.command};add_connection {mux_pipeline_012.source0} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_012.source0/cmd_mux_009.sink0} {qsys_mm.command};add_connection {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter.src} {mux_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter.src/mux_pipeline_013.sink0} {qsys_mm.response};add_connection {mux_pipeline_013.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_013.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_014.sink0} {qsys_mm.response};add_connection {mux_pipeline_014.source0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_014.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_015.sink0} {qsys_mm.response};add_connection {mux_pipeline_015.source0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_015.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {async_fifo_002.out} {mux_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_002.out/mux_pipeline_016.sink0} {qsys_mm.response};add_connection {mux_pipeline_016.source0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_016.source0/rsp_mux.sink3} {qsys_mm.response};add_connection {async_fifo_003.out} {mux_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_003.out/mux_pipeline_017.sink0} {qsys_mm.response};add_connection {mux_pipeline_017.source0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_017.source0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_018.sink0} {qsys_mm.response};add_connection {mux_pipeline_018.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_018.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {mux_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/mux_pipeline_019.sink0} {qsys_mm.response};add_connection {mux_pipeline_019.source0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_019.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.src} {mux_pipeline_020.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.src/mux_pipeline_020.sink0} {qsys_mm.response};add_connection {mux_pipeline_020.source0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_020.source0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.src} {mux_pipeline_021.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.src/mux_pipeline_021.sink0} {qsys_mm.response};add_connection {mux_pipeline_021.source0} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_021.source0/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_008.src0} {mux_pipeline_022.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/mux_pipeline_022.sink0} {qsys_mm.response};add_connection {mux_pipeline_022.source0} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_022.source0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.src} {mux_pipeline_023.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.src/mux_pipeline_023.sink0} {qsys_mm.response};add_connection {mux_pipeline_023.source0} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_023.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.src} {mux_pipeline_024.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.src/mux_pipeline_024.sink0} {qsys_mm.response};add_connection {mux_pipeline_024.source0} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_024.source0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_009.src0} {mux_pipeline_025.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/mux_pipeline_025.sink0} {qsys_mm.response};add_connection {mux_pipeline_025.source0} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_025.source0/rsp_mux_002.sink2} {qsys_mm.response};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_Rxm_BAR4_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_rd_master_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_wr_master_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pio_led_s1_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pio_button_s1_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_rd_dts_slave_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_wr_dts_slave_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s2_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_Rxm_BAR4_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_rd_master_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_wr_master_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pio_led_s1_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pio_led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pio_button_s1_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pio_button_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_rd_dts_slave_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_rd_dts_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_wr_dts_slave_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_wr_dts_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s2_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_Rxm_BAR4_limiter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_wr_master_limiter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s2_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {async_fifo_002.out_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {async_fifo_003.out_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_010.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_011.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_016.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_017.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_018.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_019.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_016.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_017.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_018.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_019.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_020.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_021.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_022.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_023.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_024.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_025.cr0_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3a_status_s1_translator.reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3b_status_s1_translator.reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3a_status_s1_agent.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3a_status_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3a_status_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3b_status_s1_agent.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3b_status_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3b_status_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {async_fifo_002.in_clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {async_fifo_003.in_clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {agent_pipeline_008.cr0_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {agent_pipeline_009.cr0_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {agent_pipeline_012.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {agent_pipeline_013.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {agent_pipeline_014.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {agent_pipeline_015.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Rxm_BAR4_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_rd_master_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_wr_master_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pio_led_s1_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pio_button_s1_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_rd_dts_slave_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_s0_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_wr_dts_slave_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s2_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Rxm_BAR4_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_rd_master_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_wr_master_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pio_led_s1_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pio_led_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pio_button_s1_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pio_button_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_rd_dts_slave_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_rd_dts_slave_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_s0_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_wr_dts_slave_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_wr_dts_slave_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s2_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s2_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Rxm_BAR4_limiter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_wr_master_limiter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s1_burst_adapter.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s2_burst_adapter.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {async_fifo_002.out_clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {async_fifo_003.out_clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_010.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_011.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_012.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_013.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_014.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_015.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_016.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_017.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_018.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_019.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_016.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_017.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_018.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_019.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_020.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_021.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_022.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_023.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_024.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_025.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_reset1_reset_bridge.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3a_status_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3b_status_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3a_status_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3a_status_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3a_status_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3b_status_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3b_status_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3b_status_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo_002.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo_003.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {agent_pipeline_008.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {agent_pipeline_009.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3a_status_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pcie_256_dma_coreclkout} {clock} {slave};set_interface_property {pcie_256_dma_coreclkout} {EXPORT_OF} {pcie_256_dma_coreclkout_clock_bridge.in_clk};add_interface {ddr3a_status_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3a_status_reset_reset_bridge_in_reset} {EXPORT_OF} {ddr3a_status_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.in_reset};add_interface {onchip_memory2_0_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {onchip_memory2_0_reset1_reset_bridge_in_reset} {EXPORT_OF} {onchip_memory2_0_reset1_reset_bridge.in_reset};add_interface {pcie_256_dma_dma_rd_master} {avalon} {slave};set_interface_property {pcie_256_dma_dma_rd_master} {EXPORT_OF} {pcie_256_dma_dma_rd_master_translator.avalon_anti_master_0};add_interface {pcie_256_dma_dma_wr_master} {avalon} {slave};set_interface_property {pcie_256_dma_dma_wr_master} {EXPORT_OF} {pcie_256_dma_dma_wr_master_translator.avalon_anti_master_0};add_interface {pcie_256_dma_Rxm_BAR4} {avalon} {slave};set_interface_property {pcie_256_dma_Rxm_BAR4} {EXPORT_OF} {pcie_256_dma_Rxm_BAR4_translator.avalon_anti_master_0};add_interface {ddr3a_status_s1} {avalon} {master};set_interface_property {ddr3a_status_s1} {EXPORT_OF} {ddr3a_status_s1_translator.avalon_anti_slave_0};add_interface {ddr3b_status_s1} {avalon} {master};set_interface_property {ddr3b_status_s1} {EXPORT_OF} {ddr3b_status_s1_translator.avalon_anti_slave_0};add_interface {mm_clock_crossing_bridge_ddr3a_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_ddr3a_s0} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_anti_slave_0};add_interface {mm_clock_crossing_bridge_ddr3b_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_ddr3b_s0} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s2} {avalon} {master};set_interface_property {onchip_memory2_0_s2} {EXPORT_OF} {onchip_memory2_0_s2_translator.avalon_anti_slave_0};add_interface {pcie_256_dma_rd_dts_slave} {avalon} {master};set_interface_property {pcie_256_dma_rd_dts_slave} {EXPORT_OF} {pcie_256_dma_rd_dts_slave_translator.avalon_anti_slave_0};add_interface {pcie_256_dma_wr_dts_slave} {avalon} {master};set_interface_property {pcie_256_dma_wr_dts_slave} {EXPORT_OF} {pcie_256_dma_wr_dts_slave_translator.avalon_anti_slave_0};add_interface {pio_button_s1} {avalon} {master};set_interface_property {pio_button_s1} {EXPORT_OF} {pio_button_s1_translator.avalon_anti_slave_0};add_interface {pio_led_s1} {avalon} {master};set_interface_property {pio_led_s1} {EXPORT_OF} {pio_led_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ddr3a_status.s1} {0};set_module_assignment {interconnect_id.ddr3b_status.s1} {1};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_ddr3a.s0} {2};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_ddr3b.s0} {3};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {4};set_module_assignment {interconnect_id.onchip_memory2_0.s2} {5};set_module_assignment {interconnect_id.pcie_256_dma.Rxm_BAR4} {0};set_module_assignment {interconnect_id.pcie_256_dma.dma_rd_master} {1};set_module_assignment {interconnect_id.pcie_256_dma.dma_wr_master} {2};set_module_assignment {interconnect_id.pcie_256_dma.rd_dts_slave} {6};set_module_assignment {interconnect_id.pcie_256_dma.wr_dts_slave} {7};set_module_assignment {interconnect_id.pio_button.s1} {8};set_module_assignment {interconnect_id.pio_led.s1} {9};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=64,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=64,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=5,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=32,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=64,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=5,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=32,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=32,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=6,UAV_BYTEENABLE_W=32,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=256,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=5,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=32,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=10,UAV_BYTEENABLE_W=32,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=256,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=64,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=512,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=128,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=64,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=14,UAV_BYTEENABLE_W=64,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=512,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=64,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=512,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=128,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=64,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=14,UAV_BYTEENABLE_W=64,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=512,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=5,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=32,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=10,UAV_BYTEENABLE_W=32,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=256,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=32,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=6,UAV_BYTEENABLE_W=32,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=256,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;pio_led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000010&quot;
   end=&quot;0x00000000004000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;pio_button_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000020&quot;
   end=&quot;0x00000000004000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ddr3a_status_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000080010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3b_status_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080010&quot;
   end=&quot;0x00000000000080020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=106,PKT_CACHE_H=145,PKT_CACHE_L=142,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_ORI_BURST_SIZE_H=150,PKT_ORI_BURST_SIZE_L=148,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=147,PKT_RESPONSE_STATUS_L=146,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=138,PKT_THREAD_ID_L=138,PKT_TRANS_COMPRESSED_READ=100,PKT_TRANS_EXCLUSIVE=105,PKT_TRANS_LOCK=104,PKT_TRANS_POSTED=101,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=151,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pcie_256_dma_rd_dts_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000080002000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000100000000&quot;
   end=&quot;0x00000000180000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000200000000&quot;
   end=&quot;0x00000000280000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;pcie_256_dma_wr_dts_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080002000&quot;
   end=&quot;0x00000000080004000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_ADDR_SIDEBAND_H=378,PKT_ADDR_SIDEBAND_L=378,PKT_BEGIN_BURST=380,PKT_BURSTWRAP_H=372,PKT_BURSTWRAP_L=372,PKT_BURST_SIZE_H=375,PKT_BURST_SIZE_L=373,PKT_BURST_TYPE_H=377,PKT_BURST_TYPE_L=376,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=371,PKT_BYTE_CNT_L=358,PKT_CACHE_H=397,PKT_CACHE_L=394,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=379,PKT_DATA_SIDEBAND_L=379,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_ORI_BURST_SIZE_H=402,PKT_ORI_BURST_SIZE_L=400,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_QOS_H=381,PKT_QOS_L=381,PKT_RESPONSE_STATUS_H=399,PKT_RESPONSE_STATUS_L=398,PKT_SRC_ID_H=385,PKT_SRC_ID_L=382,PKT_THREAD_ID_H=390,PKT_THREAD_ID_L=390,PKT_TRANS_COMPRESSED_READ=352,PKT_TRANS_EXCLUSIVE=357,PKT_TRANS_LOCK=356,PKT_TRANS_POSTED=353,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=403,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000200000000&quot;
   end=&quot;0x00000000280000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000100000000&quot;
   end=&quot;0x00000000180000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_memory2_0_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_ADDR_SIDEBAND_H=378,PKT_ADDR_SIDEBAND_L=378,PKT_BEGIN_BURST=380,PKT_BURSTWRAP_H=372,PKT_BURSTWRAP_L=372,PKT_BURST_SIZE_H=375,PKT_BURST_SIZE_L=373,PKT_BURST_TYPE_H=377,PKT_BURST_TYPE_L=376,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=371,PKT_BYTE_CNT_L=358,PKT_CACHE_H=397,PKT_CACHE_L=394,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=379,PKT_DATA_SIDEBAND_L=379,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_ORI_BURST_SIZE_H=402,PKT_ORI_BURST_SIZE_L=400,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_QOS_H=381,PKT_QOS_L=381,PKT_RESPONSE_STATUS_H=399,PKT_RESPONSE_STATUS_L=398,PKT_SRC_ID_H=385,PKT_SRC_ID_L=382,PKT_THREAD_ID_H=390,PKT_THREAD_ID_L=390,PKT_TRANS_COMPRESSED_READ=352,PKT_TRANS_EXCLUSIVE=357,PKT_TRANS_LOCK=356,PKT_TRANS_POSTED=353,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=403,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=32,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_BEGIN_BURST=380,PKT_BURSTWRAP_H=372,PKT_BURSTWRAP_L=372,PKT_BURST_SIZE_H=375,PKT_BURST_SIZE_L=373,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=371,PKT_BYTE_CNT_L=358,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_ORI_BURST_SIZE_H=402,PKT_ORI_BURST_SIZE_L=400,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_RESPONSE_STATUS_H=399,PKT_RESPONSE_STATUS_L=398,PKT_SRC_ID_H=385,PKT_SRC_ID_L=382,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=352,PKT_TRANS_LOCK=356,PKT_TRANS_POSTED=353,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=403,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=404,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_ORI_BURST_SIZE_H=150,PKT_ORI_BURST_SIZE_L=148,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_RESPONSE_STATUS_H=147,PKT_RESPONSE_STATUS_L=146,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=100,PKT_TRANS_LOCK=104,PKT_TRANS_POSTED=101,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=151,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=152,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_ORI_BURST_SIZE_H=150,PKT_ORI_BURST_SIZE_L=148,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_RESPONSE_STATUS_H=147,PKT_RESPONSE_STATUS_L=146,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=100,PKT_TRANS_LOCK=104,PKT_TRANS_POSTED=101,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=151,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=152,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_ORI_BURST_SIZE_H=150,PKT_ORI_BURST_SIZE_L=148,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_RESPONSE_STATUS_H=147,PKT_RESPONSE_STATUS_L=146,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=100,PKT_TRANS_LOCK=104,PKT_TRANS_POSTED=101,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=151,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=152,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_ORI_BURST_SIZE_H=150,PKT_ORI_BURST_SIZE_L=148,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_RESPONSE_STATUS_H=147,PKT_RESPONSE_STATUS_L=146,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=100,PKT_TRANS_LOCK=104,PKT_TRANS_POSTED=101,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=151,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=152,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=1,MAX_BYTE_CNT=512,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_BEGIN_BURST=380,PKT_BURSTWRAP_H=372,PKT_BURSTWRAP_L=372,PKT_BURST_SIZE_H=375,PKT_BURST_SIZE_L=373,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=371,PKT_BYTE_CNT_L=358,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_ORI_BURST_SIZE_H=402,PKT_ORI_BURST_SIZE_L=400,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_RESPONSE_STATUS_H=399,PKT_RESPONSE_STATUS_L=398,PKT_SRC_ID_H=385,PKT_SRC_ID_L=382,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=352,PKT_TRANS_LOCK=356,PKT_TRANS_POSTED=353,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=403,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=404,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=14,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=8192,MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),PKT_ADDR_H=639,PKT_ADDR_L=576,PKT_BEGIN_BURST=668,PKT_BURSTWRAP_H=660,PKT_BURSTWRAP_L=660,PKT_BURST_SIZE_H=663,PKT_BURST_SIZE_L=661,PKT_BYTEEN_H=575,PKT_BYTEEN_L=512,PKT_BYTE_CNT_H=659,PKT_BYTE_CNT_L=646,PKT_DATA_H=511,PKT_DATA_L=0,PKT_DEST_ID_H=677,PKT_DEST_ID_L=674,PKT_ORI_BURST_SIZE_H=690,PKT_ORI_BURST_SIZE_L=688,PKT_PROTECTION_H=681,PKT_PROTECTION_L=679,PKT_RESPONSE_STATUS_H=687,PKT_RESPONSE_STATUS_L=686,PKT_SRC_ID_H=673,PKT_SRC_ID_L=670,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=640,PKT_TRANS_LOCK=644,PKT_TRANS_POSTED=641,PKT_TRANS_READ=643,PKT_TRANS_WRITE=642,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=691,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=692,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=129,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=514,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2048,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=14,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=8192,MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),PKT_ADDR_H=639,PKT_ADDR_L=576,PKT_BEGIN_BURST=668,PKT_BURSTWRAP_H=660,PKT_BURSTWRAP_L=660,PKT_BURST_SIZE_H=663,PKT_BURST_SIZE_L=661,PKT_BYTEEN_H=575,PKT_BYTEEN_L=512,PKT_BYTE_CNT_H=659,PKT_BYTE_CNT_L=646,PKT_DATA_H=511,PKT_DATA_L=0,PKT_DEST_ID_H=677,PKT_DEST_ID_L=674,PKT_ORI_BURST_SIZE_H=690,PKT_ORI_BURST_SIZE_L=688,PKT_PROTECTION_H=681,PKT_PROTECTION_L=679,PKT_RESPONSE_STATUS_H=687,PKT_RESPONSE_STATUS_L=686,PKT_SRC_ID_H=673,PKT_SRC_ID_L=670,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=640,PKT_TRANS_LOCK=644,PKT_TRANS_POSTED=641,PKT_TRANS_READ=643,PKT_TRANS_WRITE=642,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=691,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=692,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=129,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=514,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2048,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=1,MAX_BYTE_CNT=512,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_BEGIN_BURST=380,PKT_BURSTWRAP_H=372,PKT_BURSTWRAP_L=372,PKT_BURST_SIZE_H=375,PKT_BURST_SIZE_L=373,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=371,PKT_BYTE_CNT_L=358,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_ORI_BURST_SIZE_H=402,PKT_ORI_BURST_SIZE_L=400,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_RESPONSE_STATUS_H=399,PKT_RESPONSE_STATUS_L=398,PKT_SRC_ID_H=385,PKT_SRC_ID_L=382,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=352,PKT_TRANS_LOCK=356,PKT_TRANS_POSTED=353,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=403,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=404,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=32,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_BEGIN_BURST=380,PKT_BURSTWRAP_H=372,PKT_BURSTWRAP_L=372,PKT_BURST_SIZE_H=375,PKT_BURST_SIZE_L=373,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=371,PKT_BYTE_CNT_L=358,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_ORI_BURST_SIZE_H=402,PKT_ORI_BURST_SIZE_L=400,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_RESPONSE_STATUS_H=399,PKT_RESPONSE_STATUS_L=398,PKT_SRC_ID_H=385,PKT_SRC_ID_L=382,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=352,PKT_TRANS_LOCK=356,PKT_TRANS_POSTED=353,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=403,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=404,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=00001,01000,10000,00010,00100,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,0,1,9,8,END_ADDRESS=0x80000,0x80010,0x80020,0x4000020,0x4000030,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=4:00001:0x0:0x80000:both:1:0:0:1,0:01000:0x80000:0x80010:read:1:0:0:1,1:10000:0x80010:0x80020:read:1:0:0:1,9:00010:0x4000010:0x4000020:both:1:0:0:1,8:00100:0x4000020:0x4000030:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x80000,0x80010,0x4000010,0x4000020,ST_CHANNEL_W=10,ST_DATA_W=151,TYPE_OF_TRANSACTION=both,read,read,both,read)(altera_merlin_router:16.1:CHANNEL_ID=00001,00010,10000,00100,01000,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,6,7,2,3,END_ADDRESS=0x80000,0x80002000,0x80004000,0x180000000,0x280000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=4:00001:0x0:0x80000:both:1:0:0:1,6:00010:0x80000000:0x80002000:write:1:0:0:1,7:10000:0x80002000:0x80004000:write:1:0:0:1,2:00100:0x100000000:0x180000000:both:1:0:0:1,3:01000:0x200000000:0x280000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x80000000,0x80002000,0x100000000,0x200000000,ST_CHANNEL_W=10,ST_DATA_W=403,TYPE_OF_TRANSACTION=both,write,write,both,both)(altera_merlin_router:16.1:CHANNEL_ID=100,001,010,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,2,3,END_ADDRESS=0x80000,0x180000000,0x280000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=5:100:0x0:0x80000:both:1:0:0:1,2:001:0x100000000:0x180000000:both:1:0:0:1,3:010:0x200000000:0x280000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100000000,0x200000000,ST_CHANNEL_W=10,ST_DATA_W=403,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=403,TYPE_OF_TRANSACTION=both,write)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=151,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=151,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=151,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=151,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=403,TYPE_OF_TRANSACTION=write)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=639,PKT_ADDR_L=576,PKT_DEST_ID_H=677,PKT_DEST_ID_L=674,PKT_PROTECTION_H=681,PKT_PROTECTION_L=679,PKT_TRANS_READ=643,PKT_TRANS_WRITE=642,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:write:1:0:0:1,2:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=691,TYPE_OF_TRANSACTION=write,read)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=639,PKT_ADDR_L=576,PKT_DEST_ID_H=677,PKT_DEST_ID_L=674,PKT_PROTECTION_H=681,PKT_PROTECTION_L=679,PKT_TRANS_READ=643,PKT_TRANS_WRITE=642,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:write:1:0:0:1,2:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=691,TYPE_OF_TRANSACTION=write,read)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=403,TYPE_OF_TRANSACTION=write)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=403,TYPE_OF_TRANSACTION=read)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=31,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=106,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=138,PKT_THREAD_ID_L=138,PKT_TRANS_POSTED=101,PKT_TRANS_WRITE=102,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=151,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=1)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=16,MAX_OUTSTANDING_RESPONSES=140,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),PIPELINED=0,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=371,PKT_BYTE_CNT_L=358,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_SRC_ID_H=385,PKT_SRC_ID_L=382,PKT_THREAD_ID_H=390,PKT_THREAD_ID_L=390,PKT_TRANS_POSTED=353,PKT_TRANS_WRITE=354,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=403,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=1)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=372,OUT_BYTE_CNT_H=363,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_BEGIN_BURST=380,PKT_BURSTWRAP_H=372,PKT_BURSTWRAP_L=372,PKT_BURST_SIZE_H=375,PKT_BURST_SIZE_L=373,PKT_BURST_TYPE_H=377,PKT_BURST_TYPE_L=376,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=371,PKT_BYTE_CNT_L=358,PKT_TRANS_COMPRESSED_READ=352,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,ST_CHANNEL_W=10,ST_DATA_W=403)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=372,OUT_BYTE_CNT_H=363,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_BEGIN_BURST=380,PKT_BURSTWRAP_H=372,PKT_BURSTWRAP_L=372,PKT_BURST_SIZE_H=375,PKT_BURST_SIZE_L=373,PKT_BURST_TYPE_H=377,PKT_BURST_TYPE_L=376,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=371,PKT_BYTE_CNT_L=358,PKT_TRANS_COMPRESSED_READ=352,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,ST_CHANNEL_W=10,ST_DATA_W=403)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=10,ST_DATA_W=151,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_OUTPUTS=5,ST_CHANNEL_W=10,ST_DATA_W=403,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_OUTPUTS=3,ST_CHANNEL_W=10,ST_DATA_W=403,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=356,ST_CHANNEL_W=10,ST_DATA_W=403,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=104,ST_CHANNEL_W=10,ST_DATA_W=151,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=104,ST_CHANNEL_W=10,ST_DATA_W=151,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=104,ST_CHANNEL_W=10,ST_DATA_W=151,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=104,ST_CHANNEL_W=10,ST_DATA_W=151,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=356,ST_CHANNEL_W=10,ST_DATA_W=403,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=644,ST_CHANNEL_W=10,ST_DATA_W=691,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=644,ST_CHANNEL_W=10,ST_DATA_W=691,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=356,ST_CHANNEL_W=10,ST_DATA_W=403,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=356,ST_CHANNEL_W=10,ST_DATA_W=403,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=403,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=151,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=151,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=151,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=151,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=403,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=691,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=691,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=403,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=403,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=104,ST_CHANNEL_W=10,ST_DATA_W=151,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=356,ST_CHANNEL_W=10,ST_DATA_W=403,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=356,ST_CHANNEL_W=10,ST_DATA_W=403,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=99,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=106,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=100,IN_PKT_TRANS_EXCLUSIVE=105,IN_PKT_TRANS_WRITE=102,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=351,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=375,OUT_PKT_BURST_SIZE_L=373,OUT_PKT_BURST_TYPE_H=377,OUT_PKT_BURST_TYPE_L=376,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=371,OUT_PKT_BYTE_CNT_L=358,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=402,OUT_PKT_ORI_BURST_SIZE_L=400,OUT_PKT_RESPONSE_STATUS_H=399,OUT_PKT_RESPONSE_STATUS_L=398,OUT_PKT_TRANS_COMPRESSED_READ=352,OUT_PKT_TRANS_EXCLUSIVE=357,OUT_ST_DATA_W=403,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=10)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),IN_PKT_ADDR_H=351,IN_PKT_ADDR_L=288,IN_PKT_BURSTWRAP_H=372,IN_PKT_BURSTWRAP_L=372,IN_PKT_BURST_SIZE_H=375,IN_PKT_BURST_SIZE_L=373,IN_PKT_BURST_TYPE_H=377,IN_PKT_BURST_TYPE_L=376,IN_PKT_BYTEEN_H=287,IN_PKT_BYTEEN_L=256,IN_PKT_BYTE_CNT_H=371,IN_PKT_BYTE_CNT_L=358,IN_PKT_DATA_H=255,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=402,IN_PKT_ORI_BURST_SIZE_L=400,IN_PKT_RESPONSE_STATUS_H=399,IN_PKT_RESPONSE_STATUS_L=398,IN_PKT_TRANS_COMPRESSED_READ=352,IN_PKT_TRANS_EXCLUSIVE=357,IN_PKT_TRANS_WRITE=354,IN_ST_DATA_W=403,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),OUT_PKT_ADDR_H=639,OUT_PKT_ADDR_L=576,OUT_PKT_BURST_SIZE_H=663,OUT_PKT_BURST_SIZE_L=661,OUT_PKT_BURST_TYPE_H=665,OUT_PKT_BURST_TYPE_L=664,OUT_PKT_BYTEEN_H=575,OUT_PKT_BYTEEN_L=512,OUT_PKT_BYTE_CNT_H=659,OUT_PKT_BYTE_CNT_L=646,OUT_PKT_DATA_H=511,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=690,OUT_PKT_ORI_BURST_SIZE_L=688,OUT_PKT_RESPONSE_STATUS_H=687,OUT_PKT_RESPONSE_STATUS_L=686,OUT_PKT_TRANS_COMPRESSED_READ=640,OUT_PKT_TRANS_EXCLUSIVE=645,OUT_ST_DATA_W=691,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=10)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),IN_PKT_ADDR_H=351,IN_PKT_ADDR_L=288,IN_PKT_BURSTWRAP_H=372,IN_PKT_BURSTWRAP_L=372,IN_PKT_BURST_SIZE_H=375,IN_PKT_BURST_SIZE_L=373,IN_PKT_BURST_TYPE_H=377,IN_PKT_BURST_TYPE_L=376,IN_PKT_BYTEEN_H=287,IN_PKT_BYTEEN_L=256,IN_PKT_BYTE_CNT_H=371,IN_PKT_BYTE_CNT_L=358,IN_PKT_DATA_H=255,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=402,IN_PKT_ORI_BURST_SIZE_L=400,IN_PKT_RESPONSE_STATUS_H=399,IN_PKT_RESPONSE_STATUS_L=398,IN_PKT_TRANS_COMPRESSED_READ=352,IN_PKT_TRANS_EXCLUSIVE=357,IN_PKT_TRANS_WRITE=354,IN_ST_DATA_W=403,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),OUT_PKT_ADDR_H=639,OUT_PKT_ADDR_L=576,OUT_PKT_BURST_SIZE_H=663,OUT_PKT_BURST_SIZE_L=661,OUT_PKT_BURST_TYPE_H=665,OUT_PKT_BURST_TYPE_L=664,OUT_PKT_BYTEEN_H=575,OUT_PKT_BYTEEN_L=512,OUT_PKT_BYTE_CNT_H=659,OUT_PKT_BYTE_CNT_L=646,OUT_PKT_DATA_H=511,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=690,OUT_PKT_ORI_BURST_SIZE_L=688,OUT_PKT_RESPONSE_STATUS_H=687,OUT_PKT_RESPONSE_STATUS_L=686,OUT_PKT_TRANS_COMPRESSED_READ=640,OUT_PKT_TRANS_EXCLUSIVE=645,OUT_ST_DATA_W=691,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=10)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),IN_PKT_ADDR_H=351,IN_PKT_ADDR_L=288,IN_PKT_BURSTWRAP_H=372,IN_PKT_BURSTWRAP_L=372,IN_PKT_BURST_SIZE_H=375,IN_PKT_BURST_SIZE_L=373,IN_PKT_BURST_TYPE_H=377,IN_PKT_BURST_TYPE_L=376,IN_PKT_BYTEEN_H=287,IN_PKT_BYTEEN_L=256,IN_PKT_BYTE_CNT_H=371,IN_PKT_BYTE_CNT_L=358,IN_PKT_DATA_H=255,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=402,IN_PKT_ORI_BURST_SIZE_L=400,IN_PKT_RESPONSE_STATUS_H=399,IN_PKT_RESPONSE_STATUS_L=398,IN_PKT_TRANS_COMPRESSED_READ=352,IN_PKT_TRANS_EXCLUSIVE=357,IN_PKT_TRANS_WRITE=354,IN_ST_DATA_W=403,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),OUT_PKT_ADDR_H=639,OUT_PKT_ADDR_L=576,OUT_PKT_BURST_SIZE_H=663,OUT_PKT_BURST_SIZE_L=661,OUT_PKT_BURST_TYPE_H=665,OUT_PKT_BURST_TYPE_L=664,OUT_PKT_BYTEEN_H=575,OUT_PKT_BYTEEN_L=512,OUT_PKT_BYTE_CNT_H=659,OUT_PKT_BYTE_CNT_L=646,OUT_PKT_DATA_H=511,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=690,OUT_PKT_ORI_BURST_SIZE_L=688,OUT_PKT_RESPONSE_STATUS_H=687,OUT_PKT_RESPONSE_STATUS_L=686,OUT_PKT_TRANS_COMPRESSED_READ=640,OUT_PKT_TRANS_EXCLUSIVE=645,OUT_ST_DATA_W=691,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=10)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),IN_PKT_ADDR_H=351,IN_PKT_ADDR_L=288,IN_PKT_BURSTWRAP_H=372,IN_PKT_BURSTWRAP_L=372,IN_PKT_BURST_SIZE_H=375,IN_PKT_BURST_SIZE_L=373,IN_PKT_BURST_TYPE_H=377,IN_PKT_BURST_TYPE_L=376,IN_PKT_BYTEEN_H=287,IN_PKT_BYTEEN_L=256,IN_PKT_BYTE_CNT_H=371,IN_PKT_BYTE_CNT_L=358,IN_PKT_DATA_H=255,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=402,IN_PKT_ORI_BURST_SIZE_L=400,IN_PKT_RESPONSE_STATUS_H=399,IN_PKT_RESPONSE_STATUS_L=398,IN_PKT_TRANS_COMPRESSED_READ=352,IN_PKT_TRANS_EXCLUSIVE=357,IN_PKT_TRANS_WRITE=354,IN_ST_DATA_W=403,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),OUT_PKT_ADDR_H=639,OUT_PKT_ADDR_L=576,OUT_PKT_BURST_SIZE_H=663,OUT_PKT_BURST_SIZE_L=661,OUT_PKT_BURST_TYPE_H=665,OUT_PKT_BURST_TYPE_L=664,OUT_PKT_BYTEEN_H=575,OUT_PKT_BYTEEN_L=512,OUT_PKT_BYTE_CNT_H=659,OUT_PKT_BYTE_CNT_L=646,OUT_PKT_DATA_H=511,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=690,OUT_PKT_ORI_BURST_SIZE_L=688,OUT_PKT_RESPONSE_STATUS_H=687,OUT_PKT_RESPONSE_STATUS_L=686,OUT_PKT_TRANS_COMPRESSED_READ=640,OUT_PKT_TRANS_EXCLUSIVE=645,OUT_ST_DATA_W=691,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=10)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),IN_PKT_ADDR_H=351,IN_PKT_ADDR_L=288,IN_PKT_BURSTWRAP_H=372,IN_PKT_BURSTWRAP_L=372,IN_PKT_BURST_SIZE_H=375,IN_PKT_BURST_SIZE_L=373,IN_PKT_BURST_TYPE_H=377,IN_PKT_BURST_TYPE_L=376,IN_PKT_BYTEEN_H=287,IN_PKT_BYTEEN_L=256,IN_PKT_BYTE_CNT_H=371,IN_PKT_BYTE_CNT_L=358,IN_PKT_DATA_H=255,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=402,IN_PKT_ORI_BURST_SIZE_L=400,IN_PKT_RESPONSE_STATUS_H=399,IN_PKT_RESPONSE_STATUS_L=398,IN_PKT_TRANS_COMPRESSED_READ=352,IN_PKT_TRANS_EXCLUSIVE=357,IN_PKT_TRANS_WRITE=354,IN_ST_DATA_W=403,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=99,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=106,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=150,OUT_PKT_ORI_BURST_SIZE_L=148,OUT_PKT_RESPONSE_STATUS_H=147,OUT_PKT_RESPONSE_STATUS_L=146,OUT_PKT_TRANS_COMPRESSED_READ=100,OUT_PKT_TRANS_EXCLUSIVE=105,OUT_ST_DATA_W=151,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=10)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),IN_PKT_ADDR_H=639,IN_PKT_ADDR_L=576,IN_PKT_BURSTWRAP_H=660,IN_PKT_BURSTWRAP_L=660,IN_PKT_BURST_SIZE_H=663,IN_PKT_BURST_SIZE_L=661,IN_PKT_BURST_TYPE_H=665,IN_PKT_BURST_TYPE_L=664,IN_PKT_BYTEEN_H=575,IN_PKT_BYTEEN_L=512,IN_PKT_BYTE_CNT_H=659,IN_PKT_BYTE_CNT_L=646,IN_PKT_DATA_H=511,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=690,IN_PKT_ORI_BURST_SIZE_L=688,IN_PKT_RESPONSE_STATUS_H=687,IN_PKT_RESPONSE_STATUS_L=686,IN_PKT_TRANS_COMPRESSED_READ=640,IN_PKT_TRANS_EXCLUSIVE=645,IN_PKT_TRANS_WRITE=642,IN_ST_DATA_W=691,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=351,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=375,OUT_PKT_BURST_SIZE_L=373,OUT_PKT_BURST_TYPE_H=377,OUT_PKT_BURST_TYPE_L=376,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=371,OUT_PKT_BYTE_CNT_L=358,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=402,OUT_PKT_ORI_BURST_SIZE_L=400,OUT_PKT_RESPONSE_STATUS_H=399,OUT_PKT_RESPONSE_STATUS_L=398,OUT_PKT_TRANS_COMPRESSED_READ=352,OUT_PKT_TRANS_EXCLUSIVE=357,OUT_ST_DATA_W=403,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=10)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),IN_PKT_ADDR_H=639,IN_PKT_ADDR_L=576,IN_PKT_BURSTWRAP_H=660,IN_PKT_BURSTWRAP_L=660,IN_PKT_BURST_SIZE_H=663,IN_PKT_BURST_SIZE_L=661,IN_PKT_BURST_TYPE_H=665,IN_PKT_BURST_TYPE_L=664,IN_PKT_BYTEEN_H=575,IN_PKT_BYTEEN_L=512,IN_PKT_BYTE_CNT_H=659,IN_PKT_BYTE_CNT_L=646,IN_PKT_DATA_H=511,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=690,IN_PKT_ORI_BURST_SIZE_L=688,IN_PKT_RESPONSE_STATUS_H=687,IN_PKT_RESPONSE_STATUS_L=686,IN_PKT_TRANS_COMPRESSED_READ=640,IN_PKT_TRANS_EXCLUSIVE=645,IN_PKT_TRANS_WRITE=642,IN_ST_DATA_W=691,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=351,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=375,OUT_PKT_BURST_SIZE_L=373,OUT_PKT_BURST_TYPE_H=377,OUT_PKT_BURST_TYPE_L=376,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=371,OUT_PKT_BYTE_CNT_L=358,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=402,OUT_PKT_ORI_BURST_SIZE_L=400,OUT_PKT_RESPONSE_STATUS_H=399,OUT_PKT_RESPONSE_STATUS_L=398,OUT_PKT_TRANS_COMPRESSED_READ=352,OUT_PKT_TRANS_EXCLUSIVE=357,OUT_ST_DATA_W=403,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=10)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),IN_PKT_ADDR_H=639,IN_PKT_ADDR_L=576,IN_PKT_BURSTWRAP_H=660,IN_PKT_BURSTWRAP_L=660,IN_PKT_BURST_SIZE_H=663,IN_PKT_BURST_SIZE_L=661,IN_PKT_BURST_TYPE_H=665,IN_PKT_BURST_TYPE_L=664,IN_PKT_BYTEEN_H=575,IN_PKT_BYTEEN_L=512,IN_PKT_BYTE_CNT_H=659,IN_PKT_BYTE_CNT_L=646,IN_PKT_DATA_H=511,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=690,IN_PKT_ORI_BURST_SIZE_L=688,IN_PKT_RESPONSE_STATUS_H=687,IN_PKT_RESPONSE_STATUS_L=686,IN_PKT_TRANS_COMPRESSED_READ=640,IN_PKT_TRANS_EXCLUSIVE=645,IN_PKT_TRANS_WRITE=642,IN_ST_DATA_W=691,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=351,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=375,OUT_PKT_BURST_SIZE_L=373,OUT_PKT_BURST_TYPE_H=377,OUT_PKT_BURST_TYPE_L=376,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=371,OUT_PKT_BYTE_CNT_L=358,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=402,OUT_PKT_ORI_BURST_SIZE_L=400,OUT_PKT_RESPONSE_STATUS_H=399,OUT_PKT_RESPONSE_STATUS_L=398,OUT_PKT_TRANS_COMPRESSED_READ=352,OUT_PKT_TRANS_EXCLUSIVE=357,OUT_ST_DATA_W=403,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=10)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),IN_PKT_ADDR_H=639,IN_PKT_ADDR_L=576,IN_PKT_BURSTWRAP_H=660,IN_PKT_BURSTWRAP_L=660,IN_PKT_BURST_SIZE_H=663,IN_PKT_BURST_SIZE_L=661,IN_PKT_BURST_TYPE_H=665,IN_PKT_BURST_TYPE_L=664,IN_PKT_BYTEEN_H=575,IN_PKT_BYTEEN_L=512,IN_PKT_BYTE_CNT_H=659,IN_PKT_BYTE_CNT_L=646,IN_PKT_DATA_H=511,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=690,IN_PKT_ORI_BURST_SIZE_L=688,IN_PKT_RESPONSE_STATUS_H=687,IN_PKT_RESPONSE_STATUS_L=686,IN_PKT_TRANS_COMPRESSED_READ=640,IN_PKT_TRANS_EXCLUSIVE=645,IN_PKT_TRANS_WRITE=642,IN_ST_DATA_W=691,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=351,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=375,OUT_PKT_BURST_SIZE_L=373,OUT_PKT_BURST_TYPE_H=377,OUT_PKT_BURST_TYPE_L=376,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=371,OUT_PKT_BYTE_CNT_L=358,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=402,OUT_PKT_ORI_BURST_SIZE_L=400,OUT_PKT_RESPONSE_STATUS_H=399,OUT_PKT_RESPONSE_STATUS_L=398,OUT_PKT_TRANS_COMPRESSED_READ=352,OUT_PKT_TRANS_EXCLUSIVE=357,OUT_ST_DATA_W=403,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=10)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=691,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=691,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=691,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=691,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=691,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=691,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=691,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=691,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=403,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=250000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=250000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=250000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="top:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="top_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {pcie_256_dma_Rxm_BAR4_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_READ} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_translator} {SYNC_RESET} {0};add_instance {pcie_256_dma_dma_rd_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_DATA_W} {256};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_READDATA} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_READ} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_translator} {SYNC_RESET} {0};add_instance {pcie_256_dma_dma_wr_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_DATA_W} {256};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_READ} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_WRITE} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_led_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pio_led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_button_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_button_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_button_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_button_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_button_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_button_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_button_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_button_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pio_button_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_button_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_button_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_button_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_button_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_button_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_button_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_button_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_button_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_button_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_button_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_button_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_button_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_button_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3a_status_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ddr3a_status_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3a_status_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {ddr3a_status_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_READ} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3a_status_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3b_status_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ddr3b_status_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3b_status_s1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {ddr3b_status_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_READ} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3b_status_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_256_dma_rd_dts_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_READ} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {UAV_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {128};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_ddr3b_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {UAV_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {128};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_256_dma_wr_dts_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_READ} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_DATA_W} {256};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_256_dma_Rxm_BAR4_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_CACHE_H} {145};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_CACHE_L} {142};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {ST_DATA_W} {151};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;pio_led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000010&quot;
   end=&quot;0x00000000004000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;pio_button_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000020&quot;
   end=&quot;0x00000000004000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ddr3a_status_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000080010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3b_status_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080010&quot;
   end=&quot;0x00000000000080020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {ID} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_256_dma_dma_rd_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_QOS_H} {381};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_QOS_L} {381};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_DATA_SIDEBAND_H} {379};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_DATA_SIDEBAND_L} {379};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_ADDR_SIDEBAND_H} {378};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_ADDR_SIDEBAND_L} {378};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_CACHE_H} {397};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_CACHE_L} {394};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_THREAD_ID_H} {390};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_THREAD_ID_L} {390};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_PROTECTION_H} {393};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_PROTECTION_L} {391};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_SRC_ID_H} {385};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_SRC_ID_L} {382};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_DEST_ID_H} {389};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {PKT_DEST_ID_L} {386};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;pcie_256_dma_rd_dts_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080000000&quot;
   end=&quot;0x00000000080002000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000100000000&quot;
   end=&quot;0x00000000180000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000200000000&quot;
   end=&quot;0x00000000280000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;pcie_256_dma_wr_dts_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080002000&quot;
   end=&quot;0x00000000080004000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {ID} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_256_dma_dma_wr_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_QOS_H} {381};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_QOS_L} {381};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_DATA_SIDEBAND_H} {379};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_DATA_SIDEBAND_L} {379};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_ADDR_SIDEBAND_H} {378};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_ADDR_SIDEBAND_L} {378};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_CACHE_H} {397};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_CACHE_L} {394};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_THREAD_ID_H} {390};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_THREAD_ID_L} {390};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_PROTECTION_H} {393};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_PROTECTION_L} {391};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_SRC_ID_H} {385};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_SRC_ID_L} {382};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_DEST_ID_H} {389};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {PKT_DEST_ID_L} {386};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000200000000&quot;
   end=&quot;0x00000000280000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000100000000&quot;
   end=&quot;0x00000000180000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_memory2_0_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {ID} {2};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {393};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {391};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {385};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {382};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {389};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {386};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {403};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {4};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {404};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_led_s1_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pio_led_s1_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pio_led_s1_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pio_led_s1_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {pio_led_s1_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pio_led_s1_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {pio_led_s1_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pio_led_s1_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pio_led_s1_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {pio_led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pio_led_s1_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {pio_led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_led_s1_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pio_led_s1_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pio_led_s1_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pio_led_s1_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pio_led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_led_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pio_led_s1_agent} {ST_DATA_W} {151};set_instance_parameter_value {pio_led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pio_led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_led_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_led_s1_agent} {ID} {9};set_instance_parameter_value {pio_led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_led_s1_agent} {ECC_ENABLE} {0};add_instance {pio_led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_button_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_button_s1_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pio_button_s1_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pio_button_s1_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pio_button_s1_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pio_button_s1_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pio_button_s1_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pio_button_s1_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {pio_button_s1_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pio_button_s1_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {pio_button_s1_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {pio_button_s1_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pio_button_s1_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pio_button_s1_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pio_button_s1_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pio_button_s1_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {pio_button_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_button_s1_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pio_button_s1_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pio_button_s1_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pio_button_s1_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {pio_button_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_button_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_button_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_button_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_button_s1_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pio_button_s1_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pio_button_s1_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pio_button_s1_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pio_button_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_button_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pio_button_s1_agent} {ST_DATA_W} {151};set_instance_parameter_value {pio_button_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_button_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_button_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_button_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_button_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pio_button_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_button_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_button_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_button_s1_agent} {ID} {8};set_instance_parameter_value {pio_button_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_button_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_button_s1_agent} {ECC_ENABLE} {0};add_instance {pio_button_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_button_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3a_status_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {ddr3a_status_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3a_status_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {ddr3a_status_s1_agent} {ST_DATA_W} {151};set_instance_parameter_value {ddr3a_status_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3a_status_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3a_status_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3a_status_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3a_status_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ddr3a_status_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3a_status_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ddr3a_status_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3a_status_s1_agent} {ID} {0};set_instance_parameter_value {ddr3a_status_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3a_status_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3a_status_s1_agent} {ECC_ENABLE} {0};add_instance {ddr3a_status_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3a_status_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3a_status_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3a_status_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3b_status_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_PROTECTION_H} {141};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_PROTECTION_L} {139};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_SRC_ID_H} {133};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_DEST_ID_H} {137};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_DEST_ID_L} {134};set_instance_parameter_value {ddr3b_status_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3b_status_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {ddr3b_status_s1_agent} {ST_DATA_W} {151};set_instance_parameter_value {ddr3b_status_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3b_status_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3b_status_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3b_status_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3b_status_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ddr3b_status_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3b_status_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ddr3b_status_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3b_status_s1_agent} {ID} {1};set_instance_parameter_value {ddr3b_status_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3b_status_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3b_status_s1_agent} {ECC_ENABLE} {0};add_instance {ddr3b_status_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {152};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3b_status_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3b_status_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3b_status_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_256_dma_rd_dts_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_PROTECTION_H} {393};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_PROTECTION_L} {391};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_SRC_ID_H} {385};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_SRC_ID_L} {382};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_DEST_ID_H} {389};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_DEST_ID_L} {386};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {ID} {6};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent} {ECC_ENABLE} {0};add_instance {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {404};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_256_dma_rd_dts_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BURST_SIZE_H} {663};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BURST_SIZE_L} {661};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BEGIN_BURST} {668};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_PROTECTION_H} {681};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_PROTECTION_L} {679};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BURSTWRAP_H} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BURSTWRAP_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BYTE_CNT_H} {659};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_SRC_ID_H} {673};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_SRC_ID_L} {670};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_DEST_ID_H} {677};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_DEST_ID_L} {674};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {ST_DATA_W} {691};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {AVS_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {MAX_BYTE_CNT} {8192};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {ID} {2};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {692};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {FIFO_DEPTH} {129};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {FIFO_DEPTH} {2048};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_ddr3b_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BURST_SIZE_H} {663};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BURST_SIZE_L} {661};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BEGIN_BURST} {668};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_PROTECTION_H} {681};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_PROTECTION_L} {679};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BURSTWRAP_H} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BURSTWRAP_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BYTE_CNT_H} {659};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BYTE_CNT_L} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_ADDR_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_TRANS_POSTED} {641};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_TRANS_READ} {643};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_SRC_ID_H} {673};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_SRC_ID_L} {670};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_DEST_ID_H} {677};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_DEST_ID_L} {674};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {ST_DATA_W} {691};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {AVS_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {MAX_BYTE_CNT} {8192};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {ID} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {692};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {FIFO_DEPTH} {129};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {FIFO_DEPTH} {2048};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_256_dma_wr_dts_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_PROTECTION_H} {393};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_PROTECTION_L} {391};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_SRC_ID_H} {385};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_SRC_ID_L} {382};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_DEST_ID_H} {389};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_DEST_ID_L} {386};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {ID} {7};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent} {ECC_ENABLE} {0};add_instance {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {404};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_256_dma_wr_dts_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_PROTECTION_H} {393};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_PROTECTION_L} {391};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SRC_ID_H} {385};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SRC_ID_L} {382};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DEST_ID_H} {389};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_DEST_ID_L} {386};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ST_DATA_W} {403};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_memory2_0_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_memory2_0_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ID} {5};set_instance_parameter_value {onchip_memory2_0_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {404};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {4 0 1 9 8 };set_instance_parameter_value {router} {CHANNEL_ID} {00001 01000 10000 00010 00100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both read read both read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x80000 0x80010 0x4000010 0x4000020 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000 0x80010 0x80020 0x4000020 0x4000030 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {99};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router} {PKT_TRANS_READ} {103};set_instance_parameter_value {router} {ST_DATA_W} {151};set_instance_parameter_value {router} {ST_CHANNEL_W} {10};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {4};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 6 7 2 3 };set_instance_parameter_value {router_001} {CHANNEL_ID} {00001 00010 10000 00100 01000 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both write write both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x80000000 0x80002000 0x100000000 0x200000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x80000 0x80002000 0x80004000 0x180000000 0x280000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {351};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {393};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {391};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {389};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {386};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_001} {ST_DATA_W} {403};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {5 2 3 };set_instance_parameter_value {router_002} {CHANNEL_ID} {100 001 010 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x100000000 0x200000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x80000 0x180000000 0x280000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {351};set_instance_parameter_value {router_002} {PKT_ADDR_L} {288};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {393};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {391};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {389};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {386};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_002} {ST_DATA_W} {403};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {351};set_instance_parameter_value {router_003} {PKT_ADDR_L} {288};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {393};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {391};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {389};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {386};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_003} {ST_DATA_W} {403};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {99};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_004} {ST_DATA_W} {151};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {99};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_005} {ST_DATA_W} {151};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {99};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_006} {ST_DATA_W} {151};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {99};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {141};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {139};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {137};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {134};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_007} {ST_DATA_W} {151};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {351};set_instance_parameter_value {router_008} {PKT_ADDR_L} {288};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {393};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {391};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {389};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {386};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_008} {ST_DATA_W} {403};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_009} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {639};set_instance_parameter_value {router_009} {PKT_ADDR_L} {576};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {681};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {679};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {677};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {674};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_009} {ST_DATA_W} {691};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {1 2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {639};set_instance_parameter_value {router_010} {PKT_ADDR_L} {576};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {681};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {679};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {677};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {674};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {642};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {643};set_instance_parameter_value {router_010} {ST_DATA_W} {691};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {1 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {351};set_instance_parameter_value {router_011} {PKT_ADDR_L} {288};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {393};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {391};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {389};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {386};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_011} {ST_DATA_W} {403};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {2 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {351};set_instance_parameter_value {router_012} {PKT_ADDR_L} {288};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {393};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {391};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {389};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {386};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_012} {ST_DATA_W} {403};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {pcie_256_dma_Rxm_BAR4_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_DEST_ID_H} {137};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_DEST_ID_L} {134};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_SRC_ID_H} {133};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_THREAD_ID_H} {138};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PKT_THREAD_ID_L} {138};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {MAX_OUTSTANDING_RESPONSES} {31};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {ST_DATA_W} {151};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_limiter} {REORDER} {0};add_instance {pcie_256_dma_dma_wr_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_DEST_ID_H} {389};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_DEST_ID_L} {386};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_SRC_ID_H} {385};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_SRC_ID_L} {382};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_THREAD_ID_H} {390};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PKT_THREAD_ID_L} {390};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {MAX_OUTSTANDING_RESPONSES} {140};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_wr_master_limiter} {REORDER} {0};add_instance {onchip_memory2_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {377};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {376};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_DATA_W} {403};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {363};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {onchip_memory2_0_s2_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BEGIN_BURST} {380};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTE_CNT_H} {371};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_SIZE_H} {375};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_SIZE_L} {373};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_TYPE_H} {377};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURST_TYPE_L} {376};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_BURSTWRAP_L} {372};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PKT_TRANS_READ} {355};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ST_DATA_W} {403};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_BYTE_CNT_H} {363};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {OUT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory2_0_s2_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {151};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {403};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {403};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {403};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {403};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {691};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {691};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {644};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {403};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {403};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {403};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {403};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {691};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {691};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {403};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {403};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {151};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {403};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {403};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};add_instance {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {99};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {102};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_ST_DATA_W} {691};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_ST_DATA_W} {691};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_ST_DATA_W} {691};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {372};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {372};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_ST_DATA_W} {403};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {639};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_ST_DATA_W} {691};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_ADDR_H} {351};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {354};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {372};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {372};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_ST_DATA_W} {403};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_ADDR_H} {99};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {147};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {146};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {148};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {150};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_ST_DATA_W} {691};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_ST_DATA_W} {403};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_ST_DATA_W} {691};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_ST_DATA_W} {403};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_ST_DATA_W} {691};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_ST_DATA_W} {403};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ADDR_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {659};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {663};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {661};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {687};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {686};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {645};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {665};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {664};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {688};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {690};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_ST_DATA_W} {691};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {351};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {371};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {358};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {375};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {373};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {399};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {398};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {377};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {376};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {400};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {402};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_ST_DATA_W} {403};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {10};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {10};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_002} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_002} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {async_fifo_002} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_002} {CHANNEL_WIDTH} {10};set_instance_parameter_value {async_fifo_002} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_002} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_002} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_002} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_002} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_002} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_003} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_003} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {async_fifo_003} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_003} {CHANNEL_WIDTH} {10};set_instance_parameter_value {async_fifo_003} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_003} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_003} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_003} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_003} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_003} {EXPLICIT_MAXCHANNEL} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {10};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {10};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {10};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {10};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};add_instance {agent_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_008} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_008} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_008} {PIPELINE_READY} {1};add_instance {agent_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_009} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {agent_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_009} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {PIPELINE_READY} {1};add_instance {agent_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_010} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_010} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_010} {PIPELINE_READY} {1};add_instance {agent_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_011} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_011} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {PIPELINE_READY} {1};add_instance {agent_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_012} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {agent_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_012} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_012} {PIPELINE_READY} {1};add_instance {agent_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_013} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {agent_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_013} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {PIPELINE_READY} {1};add_instance {agent_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_014} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {agent_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_014} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_014} {PIPELINE_READY} {1};add_instance {agent_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_015} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {agent_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_015} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {PIPELINE_READY} {1};add_instance {agent_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_016} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_016} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_016} {PIPELINE_READY} {1};add_instance {agent_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_017} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_017} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_017} {PIPELINE_READY} {1};add_instance {agent_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_018} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_018} {CHANNEL_WIDTH} {10};set_instance_parameter_value {agent_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_018} {PIPELINE_READY} {1};add_instance {agent_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_019} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {agent_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_019} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {691};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};add_instance {mux_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_016} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_016} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_016} {PIPELINE_READY} {1};add_instance {mux_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_017} {BITS_PER_SYMBOL} {151};set_instance_parameter_value {mux_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_017} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_017} {PIPELINE_READY} {1};add_instance {mux_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_018} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_018} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_018} {PIPELINE_READY} {1};add_instance {mux_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_019} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_019} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_019} {PIPELINE_READY} {1};add_instance {mux_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_020} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_020} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_020} {PIPELINE_READY} {1};add_instance {mux_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_021} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_021} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_021} {PIPELINE_READY} {1};add_instance {mux_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_022} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_022} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_022} {PIPELINE_READY} {1};add_instance {mux_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_023} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_023} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_023} {PIPELINE_READY} {1};add_instance {mux_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_024} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_024} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_024} {PIPELINE_READY} {1};add_instance {mux_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_025} {BITS_PER_SYMBOL} {403};set_instance_parameter_value {mux_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_025} {CHANNEL_WIDTH} {10};set_instance_parameter_value {mux_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_025} {PIPELINE_READY} {1};add_instance {onchip_memory2_0_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr3a_status_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3a_status_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3a_status_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3a_status_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3a_status_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_256_dma_coreclkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_256_dma_coreclkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {pcie_256_dma_coreclkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_256_dma_Rxm_BAR4_translator.avalon_universal_master_0} {pcie_256_dma_Rxm_BAR4_agent.av} {avalon};set_connection_parameter_value {pcie_256_dma_Rxm_BAR4_translator.avalon_universal_master_0/pcie_256_dma_Rxm_BAR4_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_Rxm_BAR4_translator.avalon_universal_master_0/pcie_256_dma_Rxm_BAR4_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_Rxm_BAR4_translator.avalon_universal_master_0/pcie_256_dma_Rxm_BAR4_agent.av} {defaultConnection} {false};add_connection {pcie_256_dma_dma_rd_master_translator.avalon_universal_master_0} {pcie_256_dma_dma_rd_master_agent.av} {avalon};set_connection_parameter_value {pcie_256_dma_dma_rd_master_translator.avalon_universal_master_0/pcie_256_dma_dma_rd_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_dma_rd_master_translator.avalon_universal_master_0/pcie_256_dma_dma_rd_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_dma_rd_master_translator.avalon_universal_master_0/pcie_256_dma_dma_rd_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {pcie_256_dma_dma_rd_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/pcie_256_dma_dma_rd_master_agent.rp} {qsys_mm.response};add_connection {pcie_256_dma_dma_wr_master_translator.avalon_universal_master_0} {pcie_256_dma_dma_wr_master_agent.av} {avalon};set_connection_parameter_value {pcie_256_dma_dma_wr_master_translator.avalon_universal_master_0/pcie_256_dma_dma_wr_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_dma_wr_master_translator.avalon_universal_master_0/pcie_256_dma_dma_wr_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_dma_wr_master_translator.avalon_universal_master_0/pcie_256_dma_dma_wr_master_agent.av} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pio_led_s1_agent.m0} {pio_led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_led_s1_agent.m0/pio_led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_led_s1_agent.rf_source} {pio_led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_led_s1_agent_rsp_fifo.out} {pio_led_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_led_s1_agent.rdata_fifo_src} {pio_led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pio_button_s1_agent.m0} {pio_button_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_button_s1_agent.m0/pio_button_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_button_s1_agent.m0/pio_button_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_button_s1_agent.m0/pio_button_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_button_s1_agent.rf_source} {pio_button_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_button_s1_agent_rsp_fifo.out} {pio_button_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_button_s1_agent.rdata_fifo_src} {pio_button_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr3a_status_s1_agent.m0} {ddr3a_status_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3a_status_s1_agent.m0/ddr3a_status_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3a_status_s1_agent.m0/ddr3a_status_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3a_status_s1_agent.m0/ddr3a_status_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3a_status_s1_agent.rf_source} {ddr3a_status_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3a_status_s1_agent_rsp_fifo.out} {ddr3a_status_s1_agent.rf_sink} {avalon_streaming};add_connection {ddr3a_status_s1_agent.rdata_fifo_src} {ddr3a_status_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {ddr3a_status_s1_agent_rdata_fifo.out} {ddr3a_status_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr3b_status_s1_agent.m0} {ddr3b_status_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3b_status_s1_agent.m0/ddr3b_status_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3b_status_s1_agent.m0/ddr3b_status_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3b_status_s1_agent.m0/ddr3b_status_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3b_status_s1_agent.rf_source} {ddr3b_status_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3b_status_s1_agent_rsp_fifo.out} {ddr3b_status_s1_agent.rf_sink} {avalon_streaming};add_connection {ddr3b_status_s1_agent.rdata_fifo_src} {ddr3b_status_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {ddr3b_status_s1_agent_rdata_fifo.out} {ddr3b_status_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_256_dma_rd_dts_slave_agent.m0} {pcie_256_dma_rd_dts_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_256_dma_rd_dts_slave_agent.m0/pcie_256_dma_rd_dts_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_rd_dts_slave_agent.m0/pcie_256_dma_rd_dts_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_rd_dts_slave_agent.m0/pcie_256_dma_rd_dts_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_256_dma_rd_dts_slave_agent.rf_source} {pcie_256_dma_rd_dts_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_256_dma_rd_dts_slave_agent_rsp_fifo.out} {pcie_256_dma_rd_dts_slave_agent.rf_sink} {avalon_streaming};add_connection {pcie_256_dma_rd_dts_slave_agent.rdata_fifo_src} {pcie_256_dma_rd_dts_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3a_s0_agent.m0} {mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent.m0/mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent.m0/mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3a_s0_agent.m0/mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_ddr3a_s0_agent.rf_source} {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_ddr3a_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3a_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo.out} {mm_clock_crossing_bridge_ddr3a_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3b_s0_agent.m0} {mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent.m0/mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent.m0/mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3b_s0_agent.m0/mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_ddr3b_s0_agent.rf_source} {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_ddr3b_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3b_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo.out} {mm_clock_crossing_bridge_ddr3b_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_256_dma_wr_dts_slave_agent.m0} {pcie_256_dma_wr_dts_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_256_dma_wr_dts_slave_agent.m0/pcie_256_dma_wr_dts_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_wr_dts_slave_agent.m0/pcie_256_dma_wr_dts_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_wr_dts_slave_agent.m0/pcie_256_dma_wr_dts_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_256_dma_wr_dts_slave_agent.rf_source} {pcie_256_dma_wr_dts_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_256_dma_wr_dts_slave_agent_rsp_fifo.out} {pcie_256_dma_wr_dts_slave_agent.rf_sink} {avalon_streaming};add_connection {pcie_256_dma_wr_dts_slave_agent.rdata_fifo_src} {pcie_256_dma_wr_dts_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent.m0} {onchip_memory2_0_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s2_agent.m0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s2_agent.rf_source} {onchip_memory2_0_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent_rsp_fifo.out} {onchip_memory2_0_s2_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s2_agent.rdata_fifo_src} {onchip_memory2_0_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_256_dma_Rxm_BAR4_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_Rxm_BAR4_agent.cp/router.sink} {qsys_mm.command};add_connection {pcie_256_dma_dma_rd_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_rd_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {pcie_256_dma_dma_wr_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_wr_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router.src} {pcie_256_dma_Rxm_BAR4_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pcie_256_dma_Rxm_BAR4_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_256_dma_Rxm_BAR4_limiter.rsp_src} {pcie_256_dma_Rxm_BAR4_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_Rxm_BAR4_limiter.rsp_src/pcie_256_dma_Rxm_BAR4_agent.rp} {qsys_mm.response};add_connection {router_002.src} {pcie_256_dma_dma_wr_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/pcie_256_dma_dma_wr_master_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_256_dma_dma_wr_master_limiter.rsp_src} {pcie_256_dma_dma_wr_master_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_wr_master_limiter.rsp_src/pcie_256_dma_dma_wr_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {onchip_memory2_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/onchip_memory2_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_009.src} {onchip_memory2_0_s2_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/onchip_memory2_0_s2_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_001.src2} {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_001.src3} {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_002.src0} {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_002.src1} {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {rsp_demux.src0} {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_006.src0} {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_006.src1} {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_007.src0} {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_007.src1} {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src1/mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {cmd_demux.src3} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/async_fifo.in} {qsys_mm.command};add_connection {cmd_demux.src4} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/async_fifo_001.in} {qsys_mm.command};add_connection {rsp_demux_003.src0} {async_fifo_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/async_fifo_002.in} {qsys_mm.response};add_connection {rsp_demux_004.src0} {async_fifo_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/async_fifo_003.in} {qsys_mm.response};add_connection {pcie_256_dma_Rxm_BAR4_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_Rxm_BAR4_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {pcie_256_dma_Rxm_BAR4_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/pcie_256_dma_Rxm_BAR4_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_256_dma_dma_wr_master_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_wr_master_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {limiter_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {pcie_256_dma_dma_wr_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_003.source0/pcie_256_dma_dma_wr_master_limiter.rsp_sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_003.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_003.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {pio_led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/pio_led_s1_agent.cp} {qsys_mm.command};add_connection {pio_led_s1_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {pio_led_s1_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_004.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_004.sink} {qsys_mm.response};add_connection {cmd_mux_002.src} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {pio_button_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/pio_button_s1_agent.cp} {qsys_mm.command};add_connection {pio_button_s1_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {pio_button_s1_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_005.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/router_005.sink} {qsys_mm.response};add_connection {cmd_mux_003.src} {agent_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {ddr3a_status_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_006.source0/ddr3a_status_s1_agent.cp} {qsys_mm.command};add_connection {ddr3a_status_s1_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {ddr3a_status_s1_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_006.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_007.source0/router_006.sink} {qsys_mm.response};add_connection {cmd_mux_004.src} {agent_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/agent_pipeline_008.sink0} {qsys_mm.command};add_connection {agent_pipeline_008.source0} {ddr3b_status_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_008.source0/ddr3b_status_s1_agent.cp} {qsys_mm.command};add_connection {ddr3b_status_s1_agent.rp} {agent_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {ddr3b_status_s1_agent.rp/agent_pipeline_009.sink0} {qsys_mm.response};add_connection {agent_pipeline_009.source0} {router_007.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_009.source0/router_007.sink} {qsys_mm.response};add_connection {cmd_mux_005.src} {agent_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/agent_pipeline_010.sink0} {qsys_mm.command};add_connection {agent_pipeline_010.source0} {pcie_256_dma_rd_dts_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_010.source0/pcie_256_dma_rd_dts_slave_agent.cp} {qsys_mm.command};add_connection {pcie_256_dma_rd_dts_slave_agent.rp} {agent_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_rd_dts_slave_agent.rp/agent_pipeline_011.sink0} {qsys_mm.response};add_connection {agent_pipeline_011.source0} {router_008.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_011.source0/router_008.sink} {qsys_mm.response};add_connection {cmd_mux_006.src} {agent_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/agent_pipeline_012.sink0} {qsys_mm.command};add_connection {agent_pipeline_012.source0} {mm_clock_crossing_bridge_ddr3a_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_012.source0/mm_clock_crossing_bridge_ddr3a_s0_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_ddr3a_s0_agent.rp} {agent_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3a_s0_agent.rp/agent_pipeline_013.sink0} {qsys_mm.response};add_connection {agent_pipeline_013.source0} {router_009.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_013.source0/router_009.sink} {qsys_mm.response};add_connection {cmd_mux_007.src} {agent_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/agent_pipeline_014.sink0} {qsys_mm.command};add_connection {agent_pipeline_014.source0} {mm_clock_crossing_bridge_ddr3b_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_014.source0/mm_clock_crossing_bridge_ddr3b_s0_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_ddr3b_s0_agent.rp} {agent_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3b_s0_agent.rp/agent_pipeline_015.sink0} {qsys_mm.response};add_connection {agent_pipeline_015.source0} {router_010.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_015.source0/router_010.sink} {qsys_mm.response};add_connection {cmd_mux_008.src} {agent_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/agent_pipeline_016.sink0} {qsys_mm.command};add_connection {agent_pipeline_016.source0} {pcie_256_dma_wr_dts_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_016.source0/pcie_256_dma_wr_dts_slave_agent.cp} {qsys_mm.command};add_connection {pcie_256_dma_wr_dts_slave_agent.rp} {agent_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_wr_dts_slave_agent.rp/agent_pipeline_017.sink0} {qsys_mm.response};add_connection {agent_pipeline_017.source0} {router_011.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_017.source0/router_011.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s2_burst_adapter.source0} {agent_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s2_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.command};add_connection {agent_pipeline_018.source0} {onchip_memory2_0_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_018.source0/onchip_memory2_0_s2_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s2_agent.rp} {agent_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s2_agent.rp/agent_pipeline_019.sink0} {qsys_mm.response};add_connection {agent_pipeline_019.source0} {router_012.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_019.source0/router_012.sink} {qsys_mm.response};add_connection {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter.src} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {async_fifo.out} {mux_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo.out/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {async_fifo_001.out} {mux_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {mux_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_005.sink0} {qsys_mm.command};add_connection {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.src} {mux_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.src/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_006.sink0} {qsys_mm.command};add_connection {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.src} {mux_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.src/mux_pipeline_008.sink0} {qsys_mm.command};add_connection {mux_pipeline_008.source0} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_008.source0/cmd_mux_006.sink1} {qsys_mm.command};add_connection {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.src} {mux_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.src/mux_pipeline_009.sink0} {qsys_mm.command};add_connection {mux_pipeline_009.source0} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_009.source0/cmd_mux_007.sink0} {qsys_mm.command};add_connection {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.src} {mux_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.src/mux_pipeline_010.sink0} {qsys_mm.command};add_connection {mux_pipeline_010.source0} {cmd_mux_007.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_010.source0/cmd_mux_007.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {mux_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/mux_pipeline_011.sink0} {qsys_mm.command};add_connection {mux_pipeline_011.source0} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_011.source0/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src2} {mux_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/mux_pipeline_012.sink0} {qsys_mm.command};add_connection {mux_pipeline_012.source0} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_012.source0/cmd_mux_009.sink0} {qsys_mm.command};add_connection {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter.src} {mux_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter.src/mux_pipeline_013.sink0} {qsys_mm.response};add_connection {mux_pipeline_013.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_013.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_014.sink0} {qsys_mm.response};add_connection {mux_pipeline_014.source0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_014.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_015.sink0} {qsys_mm.response};add_connection {mux_pipeline_015.source0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_015.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {async_fifo_002.out} {mux_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_002.out/mux_pipeline_016.sink0} {qsys_mm.response};add_connection {mux_pipeline_016.source0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_016.source0/rsp_mux.sink3} {qsys_mm.response};add_connection {async_fifo_003.out} {mux_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_003.out/mux_pipeline_017.sink0} {qsys_mm.response};add_connection {mux_pipeline_017.source0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_017.source0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_018.sink0} {qsys_mm.response};add_connection {mux_pipeline_018.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_018.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {mux_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/mux_pipeline_019.sink0} {qsys_mm.response};add_connection {mux_pipeline_019.source0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_019.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.src} {mux_pipeline_020.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.src/mux_pipeline_020.sink0} {qsys_mm.response};add_connection {mux_pipeline_020.source0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_020.source0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.src} {mux_pipeline_021.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.src/mux_pipeline_021.sink0} {qsys_mm.response};add_connection {mux_pipeline_021.source0} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_021.source0/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_008.src0} {mux_pipeline_022.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/mux_pipeline_022.sink0} {qsys_mm.response};add_connection {mux_pipeline_022.source0} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_022.source0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.src} {mux_pipeline_023.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.src/mux_pipeline_023.sink0} {qsys_mm.response};add_connection {mux_pipeline_023.source0} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_023.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.src} {mux_pipeline_024.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.src/mux_pipeline_024.sink0} {qsys_mm.response};add_connection {mux_pipeline_024.source0} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_024.source0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_009.src0} {mux_pipeline_025.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/mux_pipeline_025.sink0} {qsys_mm.response};add_connection {mux_pipeline_025.source0} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_025.source0/rsp_mux_002.sink2} {qsys_mm.response};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_Rxm_BAR4_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_rd_master_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_wr_master_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pio_led_s1_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pio_button_s1_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_rd_dts_slave_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_wr_dts_slave_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s2_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_Rxm_BAR4_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_rd_master_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_wr_master_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pio_led_s1_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pio_led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pio_button_s1_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pio_button_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_rd_dts_slave_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_rd_dts_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_wr_dts_slave_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_wr_dts_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s2_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_Rxm_BAR4_limiter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_wr_master_limiter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s2_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {async_fifo_002.out_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {async_fifo_003.out_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_010.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_011.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_016.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_017.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_018.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {agent_pipeline_019.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_016.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_017.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_018.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_019.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_020.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_021.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_022.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_023.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_024.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {mux_pipeline_025.cr0_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3a_status_s1_translator.reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3b_status_s1_translator.reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3a_status_s1_agent.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3a_status_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3a_status_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3b_status_s1_agent.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3b_status_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {ddr3b_status_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {async_fifo_002.in_clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {async_fifo_003.in_clk_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {agent_pipeline_008.cr0_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {agent_pipeline_009.cr0_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {ddr3a_status_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {agent_pipeline_012.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {agent_pipeline_013.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {agent_pipeline_014.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {agent_pipeline_015.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Rxm_BAR4_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_rd_master_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_wr_master_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pio_led_s1_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pio_button_s1_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_rd_dts_slave_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_s0_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_wr_dts_slave_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s2_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Rxm_BAR4_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_rd_master_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_wr_master_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pio_led_s1_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pio_led_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pio_button_s1_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pio_button_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_rd_dts_slave_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_rd_dts_slave_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_s0_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_wr_dts_slave_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_wr_dts_slave_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s2_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s2_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Rxm_BAR4_limiter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_wr_master_limiter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s1_burst_adapter.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s2_burst_adapter.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {async_fifo_002.out_clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {async_fifo_003.out_clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_010.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_011.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_012.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_013.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_014.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_015.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_016.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_017.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_018.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_019.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_016.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_017.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_018.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_019.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_020.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_021.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_022.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_023.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_024.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_025.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {onchip_memory2_0_reset1_reset_bridge.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3a_status_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3b_status_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3a_status_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3a_status_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3a_status_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3b_status_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3b_status_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3b_status_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo_002.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo_003.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {agent_pipeline_008.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {agent_pipeline_009.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ddr3a_status_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pcie_256_dma_coreclkout} {clock} {slave};set_interface_property {pcie_256_dma_coreclkout} {EXPORT_OF} {pcie_256_dma_coreclkout_clock_bridge.in_clk};add_interface {ddr3a_status_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3a_status_reset_reset_bridge_in_reset} {EXPORT_OF} {ddr3a_status_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge.in_reset};add_interface {onchip_memory2_0_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {onchip_memory2_0_reset1_reset_bridge_in_reset} {EXPORT_OF} {onchip_memory2_0_reset1_reset_bridge.in_reset};add_interface {pcie_256_dma_dma_rd_master} {avalon} {slave};set_interface_property {pcie_256_dma_dma_rd_master} {EXPORT_OF} {pcie_256_dma_dma_rd_master_translator.avalon_anti_master_0};add_interface {pcie_256_dma_dma_wr_master} {avalon} {slave};set_interface_property {pcie_256_dma_dma_wr_master} {EXPORT_OF} {pcie_256_dma_dma_wr_master_translator.avalon_anti_master_0};add_interface {pcie_256_dma_Rxm_BAR4} {avalon} {slave};set_interface_property {pcie_256_dma_Rxm_BAR4} {EXPORT_OF} {pcie_256_dma_Rxm_BAR4_translator.avalon_anti_master_0};add_interface {ddr3a_status_s1} {avalon} {master};set_interface_property {ddr3a_status_s1} {EXPORT_OF} {ddr3a_status_s1_translator.avalon_anti_slave_0};add_interface {ddr3b_status_s1} {avalon} {master};set_interface_property {ddr3b_status_s1} {EXPORT_OF} {ddr3b_status_s1_translator.avalon_anti_slave_0};add_interface {mm_clock_crossing_bridge_ddr3a_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_ddr3a_s0} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3a_s0_translator.avalon_anti_slave_0};add_interface {mm_clock_crossing_bridge_ddr3b_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_ddr3b_s0} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3b_s0_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s2} {avalon} {master};set_interface_property {onchip_memory2_0_s2} {EXPORT_OF} {onchip_memory2_0_s2_translator.avalon_anti_slave_0};add_interface {pcie_256_dma_rd_dts_slave} {avalon} {master};set_interface_property {pcie_256_dma_rd_dts_slave} {EXPORT_OF} {pcie_256_dma_rd_dts_slave_translator.avalon_anti_slave_0};add_interface {pcie_256_dma_wr_dts_slave} {avalon} {master};set_interface_property {pcie_256_dma_wr_dts_slave} {EXPORT_OF} {pcie_256_dma_wr_dts_slave_translator.avalon_anti_slave_0};add_interface {pio_button_s1} {avalon} {master};set_interface_property {pio_button_s1} {EXPORT_OF} {pio_button_s1_translator.avalon_anti_slave_0};add_interface {pio_led_s1} {avalon} {master};set_interface_property {pio_led_s1} {EXPORT_OF} {pio_led_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ddr3a_status.s1} {0};set_module_assignment {interconnect_id.ddr3b_status.s1} {1};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_ddr3a.s0} {2};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_ddr3b.s0} {3};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {4};set_module_assignment {interconnect_id.onchip_memory2_0.s2} {5};set_module_assignment {interconnect_id.pcie_256_dma.Rxm_BAR4} {0};set_module_assignment {interconnect_id.pcie_256_dma.dma_rd_master} {1};set_module_assignment {interconnect_id.pcie_256_dma.dma_wr_master} {2};set_module_assignment {interconnect_id.pcie_256_dma.rd_dts_slave} {6};set_module_assignment {interconnect_id.pcie_256_dma.wr_dts_slave} {7};set_module_assignment {interconnect_id.pio_button.s1} {8};set_module_assignment {interconnect_id.pio_led.s1} {9};" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 27 starting:altera_mm_interconnect "submodules/top_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>152</b> modules, <b>487</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.021s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.021s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.012s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.012s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.011s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.036s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.022s/0.044s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.011s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.011s/0.012s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>162</b> modules, <b>517</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_0_router_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>top</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 213 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_256_dma_Rxm_BAR4_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 210 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 186 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 185 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 184 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 183 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 182 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 178 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 177 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 174 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_012"</message>
   <message level="Info" culprit="router_012"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_012</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 173 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>pcie_256_dma_Rxm_BAR4_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 171 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory2_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 169 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 168 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 167 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 166 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 165 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 161 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 160 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_cmd_mux_006"</message>
   <message level="Info" culprit="cmd_mux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_006</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 156 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 155 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 153 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 151 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 150 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux_006"</message>
   <message level="Info" culprit="rsp_demux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 146 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 145 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 144 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 143 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 133 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.sdc</b>]]></message>
   <message level="Debug" culprit="top">queue size: 129 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 79 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 2 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 79 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 1 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 75 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 0 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_clock_crossing_bridge_ddr3a_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {UAV_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {SYNC_RESET} {0};add_instance {mem_if_ddr3a_avl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_DATA_W} {512};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {UAV_DATA_W} {512};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_READ} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_ddr3a_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_ORI_BURST_SIZE_H} {651};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_ORI_BURST_SIZE_L} {649};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_RESPONSE_STATUS_H} {648};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_RESPONSE_STATUS_L} {647};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_QOS_H} {636};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_QOS_L} {636};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_DATA_SIDEBAND_H} {634};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_DATA_SIDEBAND_L} {634};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_ADDR_SIDEBAND_H} {633};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_ADDR_SIDEBAND_L} {633};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BURST_TYPE_H} {632};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BURST_TYPE_L} {631};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_CACHE_H} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_CACHE_L} {643};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_THREAD_ID_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_THREAD_ID_L} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BURST_SIZE_H} {630};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BURST_SIZE_L} {628};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_TRANS_EXCLUSIVE} {612};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BEGIN_BURST} {635};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_PROTECTION_H} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_PROTECTION_L} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BURSTWRAP_H} {627};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_ADDR_H} {606};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_TRANS_POSTED} {608};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_TRANS_READ} {610};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_SRC_ID_H} {637};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_SRC_ID_L} {637};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_DEST_ID_H} {638};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_DEST_ID_L} {638};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {ST_DATA_W} {652};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {AV_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mem_if_ddr3a_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {USE_WRITERESPONSE} {0};add_instance {mem_if_ddr3a_avl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_ORI_BURST_SIZE_H} {651};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_ORI_BURST_SIZE_L} {649};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_RESPONSE_STATUS_H} {648};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_RESPONSE_STATUS_L} {647};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BURST_SIZE_H} {630};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BURST_SIZE_L} {628};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BEGIN_BURST} {635};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_PROTECTION_H} {642};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_PROTECTION_L} {640};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BURSTWRAP_H} {627};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_TRANS_POSTED} {608};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_TRANS_READ} {610};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_SRC_ID_H} {637};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_SRC_ID_L} {637};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_DEST_ID_H} {638};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_DEST_ID_L} {638};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {ST_DATA_W} {652};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {ID} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {ECC_ENABLE} {0};add_instance {mem_if_ddr3a_avl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {BITS_PER_SYMBOL} {653};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {606};set_instance_parameter_value {router} {PKT_ADDR_L} {576};set_instance_parameter_value {router} {PKT_PROTECTION_H} {642};set_instance_parameter_value {router} {PKT_PROTECTION_L} {640};set_instance_parameter_value {router} {PKT_DEST_ID_H} {638};set_instance_parameter_value {router} {PKT_DEST_ID_L} {638};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {router} {PKT_TRANS_READ} {610};set_instance_parameter_value {router} {ST_DATA_W} {652};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {606};set_instance_parameter_value {router_001} {PKT_ADDR_L} {576};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {642};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {640};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {638};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {638};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {610};set_instance_parameter_value {router_001} {ST_DATA_W} {652};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {mem_if_ddr3a_avl_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BEGIN_BURST} {635};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BURST_SIZE_H} {630};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BURST_SIZE_L} {628};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BURST_TYPE_H} {632};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BURST_TYPE_L} {631};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BURSTWRAP_H} {627};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_TRANS_READ} {610};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {ST_DATA_W} {652};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {OUT_BYTE_CNT_H} {621};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {OUT_BURSTWRAP_H} {627};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {652};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {652};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {652};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {652};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {1};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {1};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_ddr3a_soft_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mem_if_ddr3a_soft_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mem_if_ddr3a_soft_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mem_if_ddr3a_soft_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mem_if_ddr3a_soft_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_ddr3a_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mem_if_ddr3a_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {mem_if_ddr3a_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_clock_crossing_bridge_ddr3a_m0_translator.avalon_universal_master_0} {mm_clock_crossing_bridge_ddr3a_m0_agent.av} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_ddr3a_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_ddr3a_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_ddr3a_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {mm_clock_crossing_bridge_ddr3a_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_clock_crossing_bridge_ddr3a_m0_agent.rp} {qsys_mm.response};add_connection {mem_if_ddr3a_avl_agent.m0} {mem_if_ddr3a_avl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mem_if_ddr3a_avl_agent.m0/mem_if_ddr3a_avl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mem_if_ddr3a_avl_agent.m0/mem_if_ddr3a_avl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mem_if_ddr3a_avl_agent.m0/mem_if_ddr3a_avl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mem_if_ddr3a_avl_agent.rf_source} {mem_if_ddr3a_avl_agent_rsp_fifo.in} {avalon_streaming};add_connection {mem_if_ddr3a_avl_agent_rsp_fifo.out} {mem_if_ddr3a_avl_agent.rf_sink} {avalon_streaming};add_connection {mem_if_ddr3a_avl_agent.rdata_fifo_src} {mem_if_ddr3a_avl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3a_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3a_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {mem_if_ddr3a_avl_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mem_if_ddr3a_avl_burst_adapter.sink0} {qsys_mm.command};add_connection {mem_if_ddr3a_avl_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3a_avl_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {mem_if_ddr3a_avl_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/mem_if_ddr3a_avl_agent.cp} {qsys_mm.command};add_connection {mem_if_ddr3a_avl_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3a_avl_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_001.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_001.sink0} {qsys_mm.response};add_connection {mux_pipeline_001.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_m0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mem_if_ddr3a_avl_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_m0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mem_if_ddr3a_avl_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mem_if_ddr3a_avl_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mem_if_ddr3a_avl_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_m0_translator.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mem_if_ddr3a_avl_translator.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_m0_agent.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mem_if_ddr3a_avl_agent.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mem_if_ddr3a_avl_agent_rsp_fifo.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mem_if_ddr3a_avl_burst_adapter.cr0} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mem_if_ddr3a_soft_reset_reset_bridge.clk} {clock};add_interface {mem_if_ddr3a_afi_clk} {clock} {slave};set_interface_property {mem_if_ddr3a_afi_clk} {EXPORT_OF} {mem_if_ddr3a_afi_clk_clock_bridge.in_clk};add_interface {mem_if_ddr3a_soft_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mem_if_ddr3a_soft_reset_reset_bridge_in_reset} {EXPORT_OF} {mem_if_ddr3a_soft_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_ddr3a_m0} {avalon} {slave};set_interface_property {mm_clock_crossing_bridge_ddr3a_m0} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3a_m0_translator.avalon_anti_master_0};add_interface {mem_if_ddr3a_avl} {avalon} {master};set_interface_property {mem_if_ddr3a_avl} {EXPORT_OF} {mem_if_ddr3a_avl_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mem_if_ddr3a.avl} {0};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_ddr3a.m0} {0};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=64,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=512,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=64,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=14,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=64,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=512,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=32,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=64,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=9,UAV_BYTEENABLE_W=64,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=512,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mem_if_ddr3a_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=14,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_ADDR_SIDEBAND_H=633,PKT_ADDR_SIDEBAND_L=633,PKT_BEGIN_BURST=635,PKT_BURSTWRAP_H=627,PKT_BURSTWRAP_L=627,PKT_BURST_SIZE_H=630,PKT_BURST_SIZE_L=628,PKT_BURST_TYPE_H=632,PKT_BURST_TYPE_L=631,PKT_BYTEEN_H=575,PKT_BYTEEN_L=512,PKT_BYTE_CNT_H=626,PKT_BYTE_CNT_L=613,PKT_CACHE_H=646,PKT_CACHE_L=643,PKT_DATA_H=511,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=634,PKT_DATA_SIDEBAND_L=634,PKT_DEST_ID_H=638,PKT_DEST_ID_L=638,PKT_ORI_BURST_SIZE_H=651,PKT_ORI_BURST_SIZE_L=649,PKT_PROTECTION_H=642,PKT_PROTECTION_L=640,PKT_QOS_H=636,PKT_QOS_L=636,PKT_RESPONSE_STATUS_H=648,PKT_RESPONSE_STATUS_L=647,PKT_SRC_ID_H=637,PKT_SRC_ID_L=637,PKT_THREAD_ID_H=639,PKT_THREAD_ID_L=639,PKT_TRANS_COMPRESSED_READ=607,PKT_TRANS_EXCLUSIVE=612,PKT_TRANS_LOCK=611,PKT_TRANS_POSTED=608,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=652,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=256,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_BEGIN_BURST=635,PKT_BURSTWRAP_H=627,PKT_BURSTWRAP_L=627,PKT_BURST_SIZE_H=630,PKT_BURST_SIZE_L=628,PKT_BYTEEN_H=575,PKT_BYTEEN_L=512,PKT_BYTE_CNT_H=626,PKT_BYTE_CNT_L=613,PKT_DATA_H=511,PKT_DATA_L=0,PKT_DEST_ID_H=638,PKT_DEST_ID_L=638,PKT_ORI_BURST_SIZE_H=651,PKT_ORI_BURST_SIZE_L=649,PKT_PROTECTION_H=642,PKT_PROTECTION_L=640,PKT_RESPONSE_STATUS_H=648,PKT_RESPONSE_STATUS_L=647,PKT_SRC_ID_H=637,PKT_SRC_ID_L=637,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=607,PKT_TRANS_LOCK=611,PKT_TRANS_POSTED=608,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=652,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=653,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=33,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x80000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NON_SECURED_TAG=1,PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_DEST_ID_H=638,PKT_DEST_ID_L=638,PKT_PROTECTION_H=642,PKT_PROTECTION_L=640,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x80000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=652,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NON_SECURED_TAG=1,PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_DEST_ID_H=638,PKT_DEST_ID_L=638,PKT_PROTECTION_H=642,PKT_PROTECTION_L=640,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=652,TYPE_OF_TRANSACTION=both)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=627,OUT_BYTE_CNT_H=621,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_BEGIN_BURST=635,PKT_BURSTWRAP_H=627,PKT_BURSTWRAP_L=627,PKT_BURST_SIZE_H=630,PKT_BURST_SIZE_L=628,PKT_BURST_TYPE_H=632,PKT_BURST_TYPE_L=631,PKT_BYTEEN_H=575,PKT_BYTEEN_L=512,PKT_BYTE_CNT_H=626,PKT_BYTE_CNT_L=613,PKT_TRANS_COMPRESSED_READ=607,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,ST_CHANNEL_W=1,ST_DATA_W=652)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=652,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=611,ST_CHANNEL_W=1,ST_DATA_W=652,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=652,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=611,ST_CHANNEL_W=1,ST_DATA_W=652,USE_EXTERNAL_ARB=0)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=652,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=652,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=652,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=652,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=200000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="top:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="16.1"
   name="top_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_clock_crossing_bridge_ddr3a_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {UAV_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator} {SYNC_RESET} {0};add_instance {mem_if_ddr3a_avl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_DATA_W} {512};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {UAV_DATA_W} {512};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_READ} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_if_ddr3a_avl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_ddr3a_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_ORI_BURST_SIZE_H} {651};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_ORI_BURST_SIZE_L} {649};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_RESPONSE_STATUS_H} {648};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_RESPONSE_STATUS_L} {647};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_QOS_H} {636};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_QOS_L} {636};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_DATA_SIDEBAND_H} {634};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_DATA_SIDEBAND_L} {634};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_ADDR_SIDEBAND_H} {633};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_ADDR_SIDEBAND_L} {633};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BURST_TYPE_H} {632};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BURST_TYPE_L} {631};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_CACHE_H} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_CACHE_L} {643};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_THREAD_ID_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_THREAD_ID_L} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BURST_SIZE_H} {630};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BURST_SIZE_L} {628};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_TRANS_EXCLUSIVE} {612};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BEGIN_BURST} {635};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_PROTECTION_H} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_PROTECTION_L} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BURSTWRAP_H} {627};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_ADDR_H} {606};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_TRANS_POSTED} {608};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_TRANS_READ} {610};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_SRC_ID_H} {637};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_SRC_ID_L} {637};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_DEST_ID_H} {638};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {PKT_DEST_ID_L} {638};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {ST_DATA_W} {652};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {AV_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mem_if_ddr3a_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_agent} {USE_WRITERESPONSE} {0};add_instance {mem_if_ddr3a_avl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_ORI_BURST_SIZE_H} {651};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_ORI_BURST_SIZE_L} {649};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_RESPONSE_STATUS_H} {648};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_RESPONSE_STATUS_L} {647};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BURST_SIZE_H} {630};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BURST_SIZE_L} {628};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BEGIN_BURST} {635};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_PROTECTION_H} {642};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_PROTECTION_L} {640};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BURSTWRAP_H} {627};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_TRANS_POSTED} {608};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_TRANS_READ} {610};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_SRC_ID_H} {637};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_SRC_ID_L} {637};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_DEST_ID_H} {638};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_DEST_ID_L} {638};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {ST_DATA_W} {652};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {ID} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent} {ECC_ENABLE} {0};add_instance {mem_if_ddr3a_avl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {BITS_PER_SYMBOL} {653};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mem_if_ddr3a_avl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {606};set_instance_parameter_value {router} {PKT_ADDR_L} {576};set_instance_parameter_value {router} {PKT_PROTECTION_H} {642};set_instance_parameter_value {router} {PKT_PROTECTION_L} {640};set_instance_parameter_value {router} {PKT_DEST_ID_H} {638};set_instance_parameter_value {router} {PKT_DEST_ID_L} {638};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {router} {PKT_TRANS_READ} {610};set_instance_parameter_value {router} {ST_DATA_W} {652};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {606};set_instance_parameter_value {router_001} {PKT_ADDR_L} {576};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {642};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {640};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {638};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {638};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {610};set_instance_parameter_value {router_001} {ST_DATA_W} {652};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {mem_if_ddr3a_avl_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BEGIN_BURST} {635};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BURST_SIZE_H} {630};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BURST_SIZE_L} {628};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BURST_TYPE_H} {632};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BURST_TYPE_L} {631};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BURSTWRAP_H} {627};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PKT_TRANS_READ} {610};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {ST_DATA_W} {652};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {OUT_BYTE_CNT_H} {621};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {OUT_BURSTWRAP_H} {627};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mem_if_ddr3a_avl_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {652};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {652};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {652};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {652};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {1};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {1};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_ddr3a_soft_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mem_if_ddr3a_soft_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mem_if_ddr3a_soft_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mem_if_ddr3a_soft_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mem_if_ddr3a_soft_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_ddr3a_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mem_if_ddr3a_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {mem_if_ddr3a_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_clock_crossing_bridge_ddr3a_m0_translator.avalon_universal_master_0} {mm_clock_crossing_bridge_ddr3a_m0_agent.av} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_ddr3a_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_ddr3a_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3a_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_ddr3a_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {mm_clock_crossing_bridge_ddr3a_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_clock_crossing_bridge_ddr3a_m0_agent.rp} {qsys_mm.response};add_connection {mem_if_ddr3a_avl_agent.m0} {mem_if_ddr3a_avl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mem_if_ddr3a_avl_agent.m0/mem_if_ddr3a_avl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mem_if_ddr3a_avl_agent.m0/mem_if_ddr3a_avl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mem_if_ddr3a_avl_agent.m0/mem_if_ddr3a_avl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mem_if_ddr3a_avl_agent.rf_source} {mem_if_ddr3a_avl_agent_rsp_fifo.in} {avalon_streaming};add_connection {mem_if_ddr3a_avl_agent_rsp_fifo.out} {mem_if_ddr3a_avl_agent.rf_sink} {avalon_streaming};add_connection {mem_if_ddr3a_avl_agent.rdata_fifo_src} {mem_if_ddr3a_avl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3a_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3a_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {mem_if_ddr3a_avl_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mem_if_ddr3a_avl_burst_adapter.sink0} {qsys_mm.command};add_connection {mem_if_ddr3a_avl_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3a_avl_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {mem_if_ddr3a_avl_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/mem_if_ddr3a_avl_agent.cp} {qsys_mm.command};add_connection {mem_if_ddr3a_avl_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3a_avl_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_001.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_001.sink0} {qsys_mm.response};add_connection {mux_pipeline_001.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_m0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mem_if_ddr3a_avl_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3a_m0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mem_if_ddr3a_avl_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mem_if_ddr3a_avl_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mem_if_ddr3a_avl_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_m0_translator.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mem_if_ddr3a_avl_translator.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_m0_agent.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mem_if_ddr3a_avl_agent.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mem_if_ddr3a_avl_agent_rsp_fifo.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mem_if_ddr3a_avl_burst_adapter.cr0} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.clk} {clock};add_connection {mem_if_ddr3a_afi_clk_clock_bridge.out_clk} {mem_if_ddr3a_soft_reset_reset_bridge.clk} {clock};add_interface {mem_if_ddr3a_afi_clk} {clock} {slave};set_interface_property {mem_if_ddr3a_afi_clk} {EXPORT_OF} {mem_if_ddr3a_afi_clk_clock_bridge.in_clk};add_interface {mem_if_ddr3a_soft_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mem_if_ddr3a_soft_reset_reset_bridge_in_reset} {EXPORT_OF} {mem_if_ddr3a_soft_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3a_m0_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_ddr3a_m0} {avalon} {slave};set_interface_property {mm_clock_crossing_bridge_ddr3a_m0} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3a_m0_translator.avalon_anti_master_0};add_interface {mem_if_ddr3a_avl} {avalon} {master};set_interface_property {mem_if_ddr3a_avl} {EXPORT_OF} {mem_if_ddr3a_avl_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mem_if_ddr3a.avl} {0};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_ddr3a.m0} {0};" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="top">queue size: 183 starting:altera_mm_interconnect "submodules/top_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>20</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>top</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 213 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_256_dma_Rxm_BAR4_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 210 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 67 starting:altera_merlin_router "submodules/top_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 66 starting:altera_merlin_router "submodules/top_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 171 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory2_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 64 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 63 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 61 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 129 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 75 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 0 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_clock_crossing_bridge_ddr3b_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {UAV_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {SYNC_RESET} {0};add_instance {mem_if_ddr3b_avl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_DATA_W} {512};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {UAV_DATA_W} {512};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_READ} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_ddr3b_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_ORI_BURST_SIZE_H} {651};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_ORI_BURST_SIZE_L} {649};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_RESPONSE_STATUS_H} {648};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_RESPONSE_STATUS_L} {647};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_QOS_H} {636};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_QOS_L} {636};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_DATA_SIDEBAND_H} {634};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_DATA_SIDEBAND_L} {634};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_ADDR_SIDEBAND_H} {633};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_ADDR_SIDEBAND_L} {633};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BURST_TYPE_H} {632};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BURST_TYPE_L} {631};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_CACHE_H} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_CACHE_L} {643};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_THREAD_ID_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_THREAD_ID_L} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BURST_SIZE_H} {630};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BURST_SIZE_L} {628};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_TRANS_EXCLUSIVE} {612};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BEGIN_BURST} {635};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_PROTECTION_H} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_PROTECTION_L} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BURSTWRAP_H} {627};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_ADDR_H} {606};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_TRANS_POSTED} {608};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_TRANS_READ} {610};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_SRC_ID_H} {637};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_SRC_ID_L} {637};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_DEST_ID_H} {638};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_DEST_ID_L} {638};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {ST_DATA_W} {652};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {AV_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mem_if_ddr3b_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {USE_WRITERESPONSE} {0};add_instance {mem_if_ddr3b_avl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_ORI_BURST_SIZE_H} {651};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_ORI_BURST_SIZE_L} {649};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_RESPONSE_STATUS_H} {648};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_RESPONSE_STATUS_L} {647};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BURST_SIZE_H} {630};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BURST_SIZE_L} {628};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BEGIN_BURST} {635};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_PROTECTION_H} {642};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_PROTECTION_L} {640};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BURSTWRAP_H} {627};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_TRANS_POSTED} {608};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_TRANS_READ} {610};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_SRC_ID_H} {637};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_SRC_ID_L} {637};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_DEST_ID_H} {638};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_DEST_ID_L} {638};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {ST_DATA_W} {652};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {ID} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {ECC_ENABLE} {0};add_instance {mem_if_ddr3b_avl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {BITS_PER_SYMBOL} {653};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {606};set_instance_parameter_value {router} {PKT_ADDR_L} {576};set_instance_parameter_value {router} {PKT_PROTECTION_H} {642};set_instance_parameter_value {router} {PKT_PROTECTION_L} {640};set_instance_parameter_value {router} {PKT_DEST_ID_H} {638};set_instance_parameter_value {router} {PKT_DEST_ID_L} {638};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {router} {PKT_TRANS_READ} {610};set_instance_parameter_value {router} {ST_DATA_W} {652};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {606};set_instance_parameter_value {router_001} {PKT_ADDR_L} {576};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {642};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {640};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {638};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {638};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {610};set_instance_parameter_value {router_001} {ST_DATA_W} {652};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {mem_if_ddr3b_avl_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BEGIN_BURST} {635};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BURST_SIZE_H} {630};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BURST_SIZE_L} {628};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BURST_TYPE_H} {632};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BURST_TYPE_L} {631};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BURSTWRAP_H} {627};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_TRANS_READ} {610};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {ST_DATA_W} {652};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {OUT_BYTE_CNT_H} {621};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {OUT_BURSTWRAP_H} {627};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {652};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {652};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {652};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {652};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {1};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {1};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_ddr3b_soft_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mem_if_ddr3b_soft_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mem_if_ddr3b_soft_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mem_if_ddr3b_soft_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mem_if_ddr3b_soft_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_ddr3b_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mem_if_ddr3b_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {mem_if_ddr3b_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_clock_crossing_bridge_ddr3b_m0_translator.avalon_universal_master_0} {mm_clock_crossing_bridge_ddr3b_m0_agent.av} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_ddr3b_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_ddr3b_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_ddr3b_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {mm_clock_crossing_bridge_ddr3b_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_clock_crossing_bridge_ddr3b_m0_agent.rp} {qsys_mm.response};add_connection {mem_if_ddr3b_avl_agent.m0} {mem_if_ddr3b_avl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mem_if_ddr3b_avl_agent.m0/mem_if_ddr3b_avl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mem_if_ddr3b_avl_agent.m0/mem_if_ddr3b_avl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mem_if_ddr3b_avl_agent.m0/mem_if_ddr3b_avl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mem_if_ddr3b_avl_agent.rf_source} {mem_if_ddr3b_avl_agent_rsp_fifo.in} {avalon_streaming};add_connection {mem_if_ddr3b_avl_agent_rsp_fifo.out} {mem_if_ddr3b_avl_agent.rf_sink} {avalon_streaming};add_connection {mem_if_ddr3b_avl_agent.rdata_fifo_src} {mem_if_ddr3b_avl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3b_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3b_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {mem_if_ddr3b_avl_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mem_if_ddr3b_avl_burst_adapter.sink0} {qsys_mm.command};add_connection {mem_if_ddr3b_avl_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3b_avl_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {mem_if_ddr3b_avl_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/mem_if_ddr3b_avl_agent.cp} {qsys_mm.command};add_connection {mem_if_ddr3b_avl_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3b_avl_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_001.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_001.sink0} {qsys_mm.response};add_connection {mux_pipeline_001.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_m0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mem_if_ddr3b_avl_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_m0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mem_if_ddr3b_avl_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mem_if_ddr3b_avl_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mem_if_ddr3b_avl_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_m0_translator.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mem_if_ddr3b_avl_translator.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_m0_agent.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mem_if_ddr3b_avl_agent.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mem_if_ddr3b_avl_agent_rsp_fifo.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mem_if_ddr3b_avl_burst_adapter.cr0} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mem_if_ddr3b_soft_reset_reset_bridge.clk} {clock};add_interface {mem_if_ddr3b_afi_clk} {clock} {slave};set_interface_property {mem_if_ddr3b_afi_clk} {EXPORT_OF} {mem_if_ddr3b_afi_clk_clock_bridge.in_clk};add_interface {mem_if_ddr3b_soft_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mem_if_ddr3b_soft_reset_reset_bridge_in_reset} {EXPORT_OF} {mem_if_ddr3b_soft_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_ddr3b_m0} {avalon} {slave};set_interface_property {mm_clock_crossing_bridge_ddr3b_m0} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3b_m0_translator.avalon_anti_master_0};add_interface {mem_if_ddr3b_avl} {avalon} {master};set_interface_property {mem_if_ddr3b_avl} {EXPORT_OF} {mem_if_ddr3b_avl_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mem_if_ddr3b.avl} {0};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_ddr3b.m0} {0};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=64,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=512,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=64,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=14,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=64,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=512,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=32,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=64,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=31,UAV_BURSTCOUNT_W=9,UAV_BYTEENABLE_W=64,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=512,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mem_if_ddr3b_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=14,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_ADDR_SIDEBAND_H=633,PKT_ADDR_SIDEBAND_L=633,PKT_BEGIN_BURST=635,PKT_BURSTWRAP_H=627,PKT_BURSTWRAP_L=627,PKT_BURST_SIZE_H=630,PKT_BURST_SIZE_L=628,PKT_BURST_TYPE_H=632,PKT_BURST_TYPE_L=631,PKT_BYTEEN_H=575,PKT_BYTEEN_L=512,PKT_BYTE_CNT_H=626,PKT_BYTE_CNT_L=613,PKT_CACHE_H=646,PKT_CACHE_L=643,PKT_DATA_H=511,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=634,PKT_DATA_SIDEBAND_L=634,PKT_DEST_ID_H=638,PKT_DEST_ID_L=638,PKT_ORI_BURST_SIZE_H=651,PKT_ORI_BURST_SIZE_L=649,PKT_PROTECTION_H=642,PKT_PROTECTION_L=640,PKT_QOS_H=636,PKT_QOS_L=636,PKT_RESPONSE_STATUS_H=648,PKT_RESPONSE_STATUS_L=647,PKT_SRC_ID_H=637,PKT_SRC_ID_L=637,PKT_THREAD_ID_H=639,PKT_THREAD_ID_L=639,PKT_TRANS_COMPRESSED_READ=607,PKT_TRANS_EXCLUSIVE=612,PKT_TRANS_LOCK=611,PKT_TRANS_POSTED=608,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=652,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=256,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_BEGIN_BURST=635,PKT_BURSTWRAP_H=627,PKT_BURSTWRAP_L=627,PKT_BURST_SIZE_H=630,PKT_BURST_SIZE_L=628,PKT_BYTEEN_H=575,PKT_BYTEEN_L=512,PKT_BYTE_CNT_H=626,PKT_BYTE_CNT_L=613,PKT_DATA_H=511,PKT_DATA_L=0,PKT_DEST_ID_H=638,PKT_DEST_ID_L=638,PKT_ORI_BURST_SIZE_H=651,PKT_ORI_BURST_SIZE_L=649,PKT_PROTECTION_H=642,PKT_PROTECTION_L=640,PKT_RESPONSE_STATUS_H=648,PKT_RESPONSE_STATUS_L=647,PKT_SRC_ID_H=637,PKT_SRC_ID_L=637,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=607,PKT_TRANS_LOCK=611,PKT_TRANS_POSTED=608,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=652,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=653,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=33,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x80000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NON_SECURED_TAG=1,PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_DEST_ID_H=638,PKT_DEST_ID_L=638,PKT_PROTECTION_H=642,PKT_PROTECTION_L=640,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x80000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=652,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NON_SECURED_TAG=1,PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_DEST_ID_H=638,PKT_DEST_ID_L=638,PKT_PROTECTION_H=642,PKT_PROTECTION_L=640,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=652,TYPE_OF_TRANSACTION=both)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=627,OUT_BYTE_CNT_H=621,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_BEGIN_BURST=635,PKT_BURSTWRAP_H=627,PKT_BURSTWRAP_L=627,PKT_BURST_SIZE_H=630,PKT_BURST_SIZE_L=628,PKT_BURST_TYPE_H=632,PKT_BURST_TYPE_L=631,PKT_BYTEEN_H=575,PKT_BYTEEN_L=512,PKT_BYTE_CNT_H=626,PKT_BYTE_CNT_L=613,PKT_TRANS_COMPRESSED_READ=607,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,ST_CHANNEL_W=1,ST_DATA_W=652)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=652,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=611,ST_CHANNEL_W=1,ST_DATA_W=652,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=652,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=611,ST_CHANNEL_W=1,ST_DATA_W=652,USE_EXTERNAL_ARB=0)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=652,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=652,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=652,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=652,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=200000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="top:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="16.1"
   name="top_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_clock_crossing_bridge_ddr3b_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {UAV_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator} {SYNC_RESET} {0};add_instance {mem_if_ddr3b_avl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_DATA_W} {512};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {UAV_DATA_W} {512};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_READ} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_if_ddr3b_avl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_ddr3b_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_ORI_BURST_SIZE_H} {651};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_ORI_BURST_SIZE_L} {649};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_RESPONSE_STATUS_H} {648};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_RESPONSE_STATUS_L} {647};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_QOS_H} {636};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_QOS_L} {636};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_DATA_SIDEBAND_H} {634};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_DATA_SIDEBAND_L} {634};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_ADDR_SIDEBAND_H} {633};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_ADDR_SIDEBAND_L} {633};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BURST_TYPE_H} {632};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BURST_TYPE_L} {631};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_CACHE_H} {646};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_CACHE_L} {643};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_THREAD_ID_H} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_THREAD_ID_L} {639};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BURST_SIZE_H} {630};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BURST_SIZE_L} {628};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_TRANS_EXCLUSIVE} {612};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BEGIN_BURST} {635};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_PROTECTION_H} {642};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_PROTECTION_L} {640};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BURSTWRAP_H} {627};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_ADDR_H} {606};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_TRANS_POSTED} {608};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_TRANS_READ} {610};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_SRC_ID_H} {637};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_SRC_ID_L} {637};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_DEST_ID_H} {638};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {PKT_DEST_ID_L} {638};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {ST_DATA_W} {652};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {AV_BURSTCOUNT_W} {14};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mem_if_ddr3b_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_agent} {USE_WRITERESPONSE} {0};add_instance {mem_if_ddr3b_avl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_ORI_BURST_SIZE_H} {651};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_ORI_BURST_SIZE_L} {649};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_RESPONSE_STATUS_H} {648};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_RESPONSE_STATUS_L} {647};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BURST_SIZE_H} {630};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BURST_SIZE_L} {628};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BEGIN_BURST} {635};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_PROTECTION_H} {642};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_PROTECTION_L} {640};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BURSTWRAP_H} {627};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_TRANS_POSTED} {608};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_TRANS_READ} {610};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_SRC_ID_H} {637};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_SRC_ID_L} {637};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_DEST_ID_H} {638};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_DEST_ID_L} {638};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {ST_DATA_W} {652};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {ID} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent} {ECC_ENABLE} {0};add_instance {mem_if_ddr3b_avl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {BITS_PER_SYMBOL} {653};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mem_if_ddr3b_avl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {606};set_instance_parameter_value {router} {PKT_ADDR_L} {576};set_instance_parameter_value {router} {PKT_PROTECTION_H} {642};set_instance_parameter_value {router} {PKT_PROTECTION_L} {640};set_instance_parameter_value {router} {PKT_DEST_ID_H} {638};set_instance_parameter_value {router} {PKT_DEST_ID_L} {638};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {router} {PKT_TRANS_READ} {610};set_instance_parameter_value {router} {ST_DATA_W} {652};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {606};set_instance_parameter_value {router_001} {PKT_ADDR_L} {576};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {642};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {640};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {638};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {638};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {610};set_instance_parameter_value {router_001} {ST_DATA_W} {652};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {mem_if_ddr3b_avl_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_ADDR_H} {606};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_ADDR_L} {576};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BEGIN_BURST} {635};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BYTE_CNT_L} {613};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BURST_SIZE_H} {630};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BURST_SIZE_L} {628};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BURST_TYPE_H} {632};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BURST_TYPE_L} {631};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BURSTWRAP_H} {627};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {607};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_TRANS_WRITE} {609};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PKT_TRANS_READ} {610};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {ST_DATA_W} {652};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {OUT_BYTE_CNT_H} {621};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {OUT_BURSTWRAP_H} {627};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mem_if_ddr3b_avl_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {652};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {652};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {652};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {652};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {611};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {1};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {1};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {652};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_ddr3b_soft_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mem_if_ddr3b_soft_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mem_if_ddr3b_soft_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mem_if_ddr3b_soft_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mem_if_ddr3b_soft_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_ddr3b_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mem_if_ddr3b_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {mem_if_ddr3b_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_clock_crossing_bridge_ddr3b_m0_translator.avalon_universal_master_0} {mm_clock_crossing_bridge_ddr3b_m0_agent.av} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_ddr3b_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_ddr3b_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_ddr3b_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_ddr3b_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {mm_clock_crossing_bridge_ddr3b_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_clock_crossing_bridge_ddr3b_m0_agent.rp} {qsys_mm.response};add_connection {mem_if_ddr3b_avl_agent.m0} {mem_if_ddr3b_avl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mem_if_ddr3b_avl_agent.m0/mem_if_ddr3b_avl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mem_if_ddr3b_avl_agent.m0/mem_if_ddr3b_avl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mem_if_ddr3b_avl_agent.m0/mem_if_ddr3b_avl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mem_if_ddr3b_avl_agent.rf_source} {mem_if_ddr3b_avl_agent_rsp_fifo.in} {avalon_streaming};add_connection {mem_if_ddr3b_avl_agent_rsp_fifo.out} {mem_if_ddr3b_avl_agent.rf_sink} {avalon_streaming};add_connection {mem_if_ddr3b_avl_agent.rdata_fifo_src} {mem_if_ddr3b_avl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_ddr3b_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_ddr3b_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {mem_if_ddr3b_avl_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mem_if_ddr3b_avl_burst_adapter.sink0} {qsys_mm.command};add_connection {mem_if_ddr3b_avl_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3b_avl_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {mem_if_ddr3b_avl_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/mem_if_ddr3b_avl_agent.cp} {qsys_mm.command};add_connection {mem_if_ddr3b_avl_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {mem_if_ddr3b_avl_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_001.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_001.sink0} {qsys_mm.response};add_connection {mux_pipeline_001.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_m0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mem_if_ddr3b_avl_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_ddr3b_m0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mem_if_ddr3b_avl_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mem_if_ddr3b_avl_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mem_if_ddr3b_avl_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_m0_translator.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mem_if_ddr3b_avl_translator.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_m0_agent.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mem_if_ddr3b_avl_agent.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mem_if_ddr3b_avl_agent_rsp_fifo.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mem_if_ddr3b_avl_burst_adapter.cr0} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.clk} {clock};add_connection {mem_if_ddr3b_afi_clk_clock_bridge.out_clk} {mem_if_ddr3b_soft_reset_reset_bridge.clk} {clock};add_interface {mem_if_ddr3b_afi_clk} {clock} {slave};set_interface_property {mem_if_ddr3b_afi_clk} {EXPORT_OF} {mem_if_ddr3b_afi_clk_clock_bridge.in_clk};add_interface {mem_if_ddr3b_soft_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mem_if_ddr3b_soft_reset_reset_bridge_in_reset} {EXPORT_OF} {mem_if_ddr3b_soft_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3b_m0_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_ddr3b_m0} {avalon} {slave};set_interface_property {mm_clock_crossing_bridge_ddr3b_m0} {EXPORT_OF} {mm_clock_crossing_bridge_ddr3b_m0_translator.avalon_anti_master_0};add_interface {mem_if_ddr3b_avl} {avalon} {master};set_interface_property {mem_if_ddr3b_avl} {EXPORT_OF} {mem_if_ddr3b_avl_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mem_if_ddr3b.avl} {0};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_ddr3b.m0} {0};" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="top">queue size: 199 starting:altera_mm_interconnect "submodules/top_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.016s/0.019s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>20</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>top</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 213 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_256_dma_Rxm_BAR4_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 210 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 67 starting:altera_merlin_router "submodules/top_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 66 starting:altera_merlin_router "submodules/top_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 171 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory2_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 64 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 63 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 61 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 129 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 75 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 0 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {pcie_256_dma_rd_dcm_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_READ} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {SYNC_RESET} {0};add_instance {pcie_256_dma_wr_dcm_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_READ} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {SYNC_RESET} {0};add_instance {pcie_256_dma_Txs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_256_dma_Txs_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_256_dma_Txs_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_256_dma_Txs_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_Txs_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_READ} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_256_dma_rd_dcm_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_QOS_H} {118};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_QOS_L} {118};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_DATA_SIDEBAND_H} {116};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_DATA_SIDEBAND_L} {116};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_ADDR_SIDEBAND_H} {115};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_ADDR_SIDEBAND_L} {115};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BURST_TYPE_H} {114};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BURST_TYPE_L} {113};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_CACHE_H} {128};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_CACHE_L} {125};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_THREAD_ID_L} {121};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {ST_DATA_W} {134};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_256_dma_Txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x10000000000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {ID} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_256_dma_wr_dcm_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_QOS_H} {118};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_QOS_L} {118};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_DATA_SIDEBAND_H} {116};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_DATA_SIDEBAND_L} {116};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_ADDR_SIDEBAND_H} {115};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_ADDR_SIDEBAND_L} {115};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BURST_TYPE_H} {114};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BURST_TYPE_L} {113};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_CACHE_H} {128};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_CACHE_L} {125};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_THREAD_ID_L} {121};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {ST_DATA_W} {134};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_256_dma_Txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x10000000000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {ID} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_256_dma_Txs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_256_dma_Txs_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_256_dma_Txs_agent} {ST_DATA_W} {134};set_instance_parameter_value {pcie_256_dma_Txs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_Txs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_256_dma_Txs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_256_dma_Txs_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pcie_256_dma_Txs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_256_dma_Txs_agent} {ID} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {ECC_ENABLE} {0};add_instance {pcie_256_dma_Txs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000000000000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {99};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router} {PKT_TRANS_READ} {103};set_instance_parameter_value {router} {ST_DATA_W} {134};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10000000000000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {99};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_001} {ST_DATA_W} {134};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {99};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_002} {ST_DATA_W} {134};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {134};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {134};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {134};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {134};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {134};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {134};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};add_instance {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_256_dma_coreclkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_256_dma_coreclkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {pcie_256_dma_coreclkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_256_dma_rd_dcm_master_translator.avalon_universal_master_0} {pcie_256_dma_rd_dcm_master_agent.av} {avalon};set_connection_parameter_value {pcie_256_dma_rd_dcm_master_translator.avalon_universal_master_0/pcie_256_dma_rd_dcm_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_rd_dcm_master_translator.avalon_universal_master_0/pcie_256_dma_rd_dcm_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_rd_dcm_master_translator.avalon_universal_master_0/pcie_256_dma_rd_dcm_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {pcie_256_dma_rd_dcm_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_256_dma_rd_dcm_master_agent.rp} {qsys_mm.response};add_connection {pcie_256_dma_wr_dcm_master_translator.avalon_universal_master_0} {pcie_256_dma_wr_dcm_master_agent.av} {avalon};set_connection_parameter_value {pcie_256_dma_wr_dcm_master_translator.avalon_universal_master_0/pcie_256_dma_wr_dcm_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_wr_dcm_master_translator.avalon_universal_master_0/pcie_256_dma_wr_dcm_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_wr_dcm_master_translator.avalon_universal_master_0/pcie_256_dma_wr_dcm_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {pcie_256_dma_wr_dcm_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/pcie_256_dma_wr_dcm_master_agent.rp} {qsys_mm.response};add_connection {pcie_256_dma_Txs_agent.m0} {pcie_256_dma_Txs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_256_dma_Txs_agent.m0/pcie_256_dma_Txs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_Txs_agent.m0/pcie_256_dma_Txs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_Txs_agent.m0/pcie_256_dma_Txs_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_256_dma_Txs_agent.rf_source} {pcie_256_dma_Txs_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_256_dma_Txs_agent_rsp_fifo.out} {pcie_256_dma_Txs_agent.rf_sink} {avalon_streaming};add_connection {pcie_256_dma_Txs_agent.rdata_fifo_src} {pcie_256_dma_Txs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_256_dma_rd_dcm_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_rd_dcm_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {pcie_256_dma_wr_dcm_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_wr_dcm_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {pcie_256_dma_Txs_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/pcie_256_dma_Txs_agent.cp} {qsys_mm.command};add_connection {pcie_256_dma_Txs_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_Txs_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_002.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.response};add_connection {mux_pipeline_002.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_003.sink0} {qsys_mm.response};add_connection {mux_pipeline_003.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_rd_dcm_master_translator.reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_wr_dcm_master_translator.reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_Txs_translator.reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_rd_dcm_master_agent.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_wr_dcm_master_agent.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_Txs_agent.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_Txs_agent_rsp_fifo.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_rd_dcm_master_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_wr_dcm_master_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Txs_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_rd_dcm_master_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_wr_dcm_master_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Txs_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Txs_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.clk} {clock};add_interface {pcie_256_dma_coreclkout} {clock} {slave};set_interface_property {pcie_256_dma_coreclkout} {EXPORT_OF} {pcie_256_dma_coreclkout_clock_bridge.in_clk};add_interface {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.in_reset};add_interface {pcie_256_dma_rd_dcm_master} {avalon} {slave};set_interface_property {pcie_256_dma_rd_dcm_master} {EXPORT_OF} {pcie_256_dma_rd_dcm_master_translator.avalon_anti_master_0};add_interface {pcie_256_dma_wr_dcm_master} {avalon} {slave};set_interface_property {pcie_256_dma_wr_dcm_master} {EXPORT_OF} {pcie_256_dma_wr_dcm_master_translator.avalon_anti_master_0};add_interface {pcie_256_dma_Txs} {avalon} {master};set_interface_property {pcie_256_dma_Txs} {EXPORT_OF} {pcie_256_dma_Txs_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.pcie_256_dma.Txs} {0};set_module_assignment {interconnect_id.pcie_256_dma.rd_dcm_master} {0};set_module_assignment {interconnect_id.pcie_256_dma.wr_dcm_master} {1};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=64,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=64,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=64,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=8,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_256_dma_Txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x10000000000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=115,PKT_ADDR_SIDEBAND_L=115,PKT_BEGIN_BURST=117,PKT_BURSTWRAP_H=109,PKT_BURSTWRAP_L=109,PKT_BURST_SIZE_H=112,PKT_BURST_SIZE_L=110,PKT_BURST_TYPE_H=114,PKT_BURST_TYPE_L=113,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=108,PKT_BYTE_CNT_L=106,PKT_CACHE_H=128,PKT_CACHE_L=125,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=116,PKT_DATA_SIDEBAND_L=116,PKT_DEST_ID_H=120,PKT_DEST_ID_L=120,PKT_ORI_BURST_SIZE_H=133,PKT_ORI_BURST_SIZE_L=131,PKT_PROTECTION_H=124,PKT_PROTECTION_L=122,PKT_QOS_H=118,PKT_QOS_L=118,PKT_RESPONSE_STATUS_H=130,PKT_RESPONSE_STATUS_L=129,PKT_SRC_ID_H=119,PKT_SRC_ID_L=119,PKT_THREAD_ID_H=121,PKT_THREAD_ID_L=121,PKT_TRANS_COMPRESSED_READ=100,PKT_TRANS_EXCLUSIVE=105,PKT_TRANS_LOCK=104,PKT_TRANS_POSTED=101,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=134,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_256_dma_Txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x10000000000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=115,PKT_ADDR_SIDEBAND_L=115,PKT_BEGIN_BURST=117,PKT_BURSTWRAP_H=109,PKT_BURSTWRAP_L=109,PKT_BURST_SIZE_H=112,PKT_BURST_SIZE_L=110,PKT_BURST_TYPE_H=114,PKT_BURST_TYPE_L=113,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=108,PKT_BYTE_CNT_L=106,PKT_CACHE_H=128,PKT_CACHE_L=125,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=116,PKT_DATA_SIDEBAND_L=116,PKT_DEST_ID_H=120,PKT_DEST_ID_L=120,PKT_ORI_BURST_SIZE_H=133,PKT_ORI_BURST_SIZE_L=131,PKT_PROTECTION_H=124,PKT_PROTECTION_L=122,PKT_QOS_H=118,PKT_QOS_L=118,PKT_RESPONSE_STATUS_H=130,PKT_RESPONSE_STATUS_L=129,PKT_SRC_ID_H=119,PKT_SRC_ID_L=119,PKT_THREAD_ID_H=121,PKT_THREAD_ID_L=121,PKT_TRANS_COMPRESSED_READ=100,PKT_TRANS_EXCLUSIVE=105,PKT_TRANS_LOCK=104,PKT_TRANS_POSTED=101,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=134,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_BEGIN_BURST=117,PKT_BURSTWRAP_H=109,PKT_BURSTWRAP_L=109,PKT_BURST_SIZE_H=112,PKT_BURST_SIZE_L=110,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=108,PKT_BYTE_CNT_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=120,PKT_DEST_ID_L=120,PKT_ORI_BURST_SIZE_H=133,PKT_ORI_BURST_SIZE_L=131,PKT_PROTECTION_H=124,PKT_PROTECTION_L=122,PKT_RESPONSE_STATUS_H=130,PKT_RESPONSE_STATUS_L=129,PKT_SRC_ID_H=119,PKT_SRC_ID_L=119,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=100,PKT_TRANS_LOCK=104,PKT_TRANS_POSTED=101,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=134,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=135,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=9,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x10000000000000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_DEST_ID_H=120,PKT_DEST_ID_L=120,PKT_PROTECTION_H=124,PKT_PROTECTION_L=122,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x10000000000000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=134,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x10000000000000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_DEST_ID_H=120,PKT_DEST_ID_L=120,PKT_PROTECTION_H=124,PKT_PROTECTION_L=122,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x10000000000000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=134,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_DEST_ID_H=120,PKT_DEST_ID_L=120,PKT_PROTECTION_H=124,PKT_PROTECTION_L=122,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=134,TYPE_OF_TRANSACTION=both,both)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=134,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=134,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=104,ST_CHANNEL_W=2,ST_DATA_W=134,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=134,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=104,ST_CHANNEL_W=2,ST_DATA_W=134,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=104,ST_CHANNEL_W=2,ST_DATA_W=134,USE_EXTERNAL_ARB=0)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=134,CHANNEL_WIDTH=2,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=134,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=134,CHANNEL_WIDTH=2,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=134,CHANNEL_WIDTH=2,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=134,CHANNEL_WIDTH=2,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=134,CHANNEL_WIDTH=2,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=250000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=250000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="top:.:mm_interconnect_3"
   kind="altera_mm_interconnect"
   version="16.1"
   name="top_mm_interconnect_3">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {pcie_256_dma_rd_dcm_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_READ} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator} {SYNC_RESET} {0};add_instance {pcie_256_dma_wr_dcm_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_READ} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_translator} {SYNC_RESET} {0};add_instance {pcie_256_dma_Txs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_256_dma_Txs_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_256_dma_Txs_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_256_dma_Txs_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {pcie_256_dma_Txs_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_READ} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_256_dma_Txs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_256_dma_rd_dcm_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_QOS_H} {118};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_QOS_L} {118};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_DATA_SIDEBAND_H} {116};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_DATA_SIDEBAND_L} {116};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_ADDR_SIDEBAND_H} {115};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_ADDR_SIDEBAND_L} {115};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BURST_TYPE_H} {114};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BURST_TYPE_L} {113};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_CACHE_H} {128};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_CACHE_L} {125};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_THREAD_ID_L} {121};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {ST_DATA_W} {134};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_256_dma_Txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x10000000000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {ID} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_256_dma_wr_dcm_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_QOS_H} {118};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_QOS_L} {118};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_DATA_SIDEBAND_H} {116};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_DATA_SIDEBAND_L} {116};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_ADDR_SIDEBAND_H} {115};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_ADDR_SIDEBAND_L} {115};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BURST_TYPE_H} {114};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BURST_TYPE_L} {113};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_CACHE_H} {128};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_CACHE_L} {125};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_THREAD_ID_H} {121};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_THREAD_ID_L} {121};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {ST_DATA_W} {134};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;pcie_256_dma_Txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x10000000000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {ID} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_wr_dcm_master_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_256_dma_Txs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_ORI_BURST_SIZE_H} {133};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_ORI_BURST_SIZE_L} {131};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_RESPONSE_STATUS_H} {130};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_RESPONSE_STATUS_L} {129};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BEGIN_BURST} {117};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_PROTECTION_H} {124};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_PROTECTION_L} {122};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BURSTWRAP_H} {109};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BURSTWRAP_L} {109};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BYTE_CNT_H} {108};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_SRC_ID_H} {119};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_SRC_ID_L} {119};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_DEST_ID_H} {120};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_DEST_ID_L} {120};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_256_dma_Txs_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {pcie_256_dma_Txs_agent} {ST_DATA_W} {134};set_instance_parameter_value {pcie_256_dma_Txs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_256_dma_Txs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_256_dma_Txs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_256_dma_Txs_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pcie_256_dma_Txs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_256_dma_Txs_agent} {ID} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent} {ECC_ENABLE} {0};add_instance {pcie_256_dma_Txs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {BITS_PER_SYMBOL} {135};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_256_dma_Txs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000000000000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {99};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router} {PKT_TRANS_READ} {103};set_instance_parameter_value {router} {ST_DATA_W} {134};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x10000000000000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {99};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_001} {ST_DATA_W} {134};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {99};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {124};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {122};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {120};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {120};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_002} {ST_DATA_W} {134};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {134};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {134};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {134};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {134};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {134};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {134};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};add_instance {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_256_dma_coreclkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_256_dma_coreclkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {pcie_256_dma_coreclkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_256_dma_rd_dcm_master_translator.avalon_universal_master_0} {pcie_256_dma_rd_dcm_master_agent.av} {avalon};set_connection_parameter_value {pcie_256_dma_rd_dcm_master_translator.avalon_universal_master_0/pcie_256_dma_rd_dcm_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_rd_dcm_master_translator.avalon_universal_master_0/pcie_256_dma_rd_dcm_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_rd_dcm_master_translator.avalon_universal_master_0/pcie_256_dma_rd_dcm_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {pcie_256_dma_rd_dcm_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_256_dma_rd_dcm_master_agent.rp} {qsys_mm.response};add_connection {pcie_256_dma_wr_dcm_master_translator.avalon_universal_master_0} {pcie_256_dma_wr_dcm_master_agent.av} {avalon};set_connection_parameter_value {pcie_256_dma_wr_dcm_master_translator.avalon_universal_master_0/pcie_256_dma_wr_dcm_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_wr_dcm_master_translator.avalon_universal_master_0/pcie_256_dma_wr_dcm_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_wr_dcm_master_translator.avalon_universal_master_0/pcie_256_dma_wr_dcm_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {pcie_256_dma_wr_dcm_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/pcie_256_dma_wr_dcm_master_agent.rp} {qsys_mm.response};add_connection {pcie_256_dma_Txs_agent.m0} {pcie_256_dma_Txs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_256_dma_Txs_agent.m0/pcie_256_dma_Txs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_256_dma_Txs_agent.m0/pcie_256_dma_Txs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_256_dma_Txs_agent.m0/pcie_256_dma_Txs_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_256_dma_Txs_agent.rf_source} {pcie_256_dma_Txs_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_256_dma_Txs_agent_rsp_fifo.out} {pcie_256_dma_Txs_agent.rf_sink} {avalon_streaming};add_connection {pcie_256_dma_Txs_agent.rdata_fifo_src} {pcie_256_dma_Txs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_256_dma_rd_dcm_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_rd_dcm_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {pcie_256_dma_wr_dcm_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_wr_dcm_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {pcie_256_dma_Txs_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/pcie_256_dma_Txs_agent.cp} {qsys_mm.command};add_connection {pcie_256_dma_Txs_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {pcie_256_dma_Txs_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_002.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.response};add_connection {mux_pipeline_002.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_003.sink0} {qsys_mm.response};add_connection {mux_pipeline_003.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_rd_dcm_master_translator.reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_wr_dcm_master_translator.reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_Txs_translator.reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_rd_dcm_master_agent.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_wr_dcm_master_agent.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_Txs_agent.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {pcie_256_dma_Txs_agent_rsp_fifo.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_rd_dcm_master_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_wr_dcm_master_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Txs_translator.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_rd_dcm_master_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_wr_dcm_master_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Txs_agent.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_Txs_agent_rsp_fifo.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {pcie_256_dma_coreclkout_clock_bridge.out_clk} {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.clk} {clock};add_interface {pcie_256_dma_coreclkout} {clock} {slave};set_interface_property {pcie_256_dma_coreclkout} {EXPORT_OF} {pcie_256_dma_coreclkout_clock_bridge.in_clk};add_interface {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_256_dma_rd_dcm_master_translator_reset_reset_bridge.in_reset};add_interface {pcie_256_dma_rd_dcm_master} {avalon} {slave};set_interface_property {pcie_256_dma_rd_dcm_master} {EXPORT_OF} {pcie_256_dma_rd_dcm_master_translator.avalon_anti_master_0};add_interface {pcie_256_dma_wr_dcm_master} {avalon} {slave};set_interface_property {pcie_256_dma_wr_dcm_master} {EXPORT_OF} {pcie_256_dma_wr_dcm_master_translator.avalon_anti_master_0};add_interface {pcie_256_dma_Txs} {avalon} {master};set_interface_property {pcie_256_dma_Txs} {EXPORT_OF} {pcie_256_dma_Txs_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.pcie_256_dma.Txs} {0};set_module_assignment {interconnect_id.pcie_256_dma.rd_dcm_master} {0};set_module_assignment {interconnect_id.pcie_256_dma.wr_dcm_master} {1};" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top" as="mm_interconnect_3" />
  <messages>
   <message level="Debug" culprit="top">queue size: 215 starting:altera_mm_interconnect "submodules/top_mm_interconnect_3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.020s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>25</b> modules, <b>73</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_3_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_3_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/top_mm_interconnect_3_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_3_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_3_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/top_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_3_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/top_mm_interconnect_3_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_3"><![CDATA["<b>top</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_3</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 213 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_256_dma_Rxm_BAR4_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 210 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 31 starting:altera_merlin_router "submodules/top_mm_interconnect_3_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 29 starting:altera_merlin_router "submodules/top_mm_interconnect_3_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 28 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_3_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 26 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_3_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 25 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_3_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 24 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_3_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 129 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 79 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 1 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="top:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004,rst_controller_005" />
  <instantiator instantiator="top_mem_if_ddr3a_dmaster" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="top">queue size: 237 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>top</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_pll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.33,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.09,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.007,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="top:.:mem_if_ddr3a:.:pll0"
   kind="altera_mem_if_ddr3_pll"
   version="16.1"
   name="top_mem_if_ddr3a_pll0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="156 ps" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="8000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="800.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="4000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="400.0" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="20" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="781" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="156" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="45.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="4000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="8000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.09" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="8000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="PLL_HR_CLK_DIV" value="2000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="5.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="781 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="128" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_NIOS_CLK_MULT" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="2000000" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="1.25" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="16000000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="135.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="11" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="15" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="11" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="16000000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="156 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="21" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="781" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="6" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="16000000" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.145" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="469 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="32000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="400.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="1093" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="469" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="781" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="468" />
  <parameter name="PHY_CLKBUF" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="225" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="5" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="156" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="468" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="315.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="QUARTER" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="16000000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="5.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_MEM_CLK_MULT" value="16000000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="2000000" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="2000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="29" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="469 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="16000000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="8000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="1093" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="3" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="800.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="2000000" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="225.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.007" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.0" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.33" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="63" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="16000000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="15" />
  <parameter name="DQS_EN_DELAY_MAX" value="127" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="0.0" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="8000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="REF_CLK_PERIOD_PS" value="20000" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="16000000" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.61" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="true" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="16000000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="67.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="3" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="32000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="16000000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="2000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="400.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="32000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="63" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="true" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="16000000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="USE_HARD_READ_FIFO" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="468 ps" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="AFI_ADDR_WIDTH" value="60" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="161" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.22" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="8000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.32" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40000 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="MEM_CLK_PS" value="1250.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="63" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="16000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="63" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="156 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="2000000" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="469 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="12" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="468" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="1093" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="1093 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="800.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="4000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a" as="pll0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 231 starting:altera_mem_if_ddr3_pll "submodules/top_mem_if_ddr3a_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_phy_core:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.33,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.09,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.007,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="top:.:mem_if_ddr3a:.:p0"
   kind="altera_mem_if_ddr3_phy_core"
   version="16.1"
   name="top_mem_if_ddr3a_p0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="156 ps" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="8000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="800.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="4000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="400.0" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="20" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="781" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="156" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="45.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="4000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="8000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.09" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="8000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="PLL_HR_CLK_DIV" value="2000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="5.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="781 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="128" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_NIOS_CLK_MULT" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="2000000" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="1.25" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="16000000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="135.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="11" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="15" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="11" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="16000000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="156 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="21" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="781" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="6" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="16000000" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.145" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="469 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="32000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="400.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="1093" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="469" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="781" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="468" />
  <parameter name="PHY_CLKBUF" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="225" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="5" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="156" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="468" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="315.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="QUARTER" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="16000000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="5.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_MEM_CLK_MULT" value="16000000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="2000000" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="2000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="29" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="469 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="16000000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="8000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="1093" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="3" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="800.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="2000000" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="225.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.007" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.0" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.33" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="63" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="16000000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="15" />
  <parameter name="DQS_EN_DELAY_MAX" value="127" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="8000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="16000000" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.61" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="true" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="16000000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="67.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="3" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="32000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="16000000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="2000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="400.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="32000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="63" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="true" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="16000000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="USE_HARD_READ_FIFO" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="468 ps" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="AFI_ADDR_WIDTH" value="60" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="161" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.22" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="8000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.32" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40000 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="MEM_CLK_PS" value="1250.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="63" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="16000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="63" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="156 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="2000000" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="469 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="12" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="468" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="1093" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="1093 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="800.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="4000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_core_shadow_registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_addr_cmd_ldc_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_addr_cmd_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_addr_cmd_non_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_read_fifo_hard.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altdq_dqs2_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a" as="p0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 230 starting:altera_mem_if_ddr3_phy_core "submodules/top_mem_if_ddr3a_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating top_mem_if_ddr3a_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the top_mem_if_ddr3a_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_phy_core</b> "<b>p0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_afi_mux:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Quarter,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=8,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false"
   instancePathKey="top:.:mem_if_ddr3a:.:m0"
   kind="altera_mem_if_ddr3_afi_mux"
   version="16.1"
   name="afi_mux_ddr3_ddrx">
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="RDIMM" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="15" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="6" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="AFI_ADDR_WIDTH" value="60" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="TIMING_TDQSCK" value="225" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/afi_mux_ddr3_ddrx.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr3_afi_mux/altera_mem_if_ddr3_afi_mux_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a" as="m0" />
  <instantiator instantiator="top_mem_if_ddr3b" as="m0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 229 starting:altera_mem_if_ddr3_afi_mux "submodules/afi_mux_ddr3_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_afi_mux</b> "<b>m0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_qseq:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.33,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.09,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.007,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="top:.:mem_if_ddr3a:.:s0"
   kind="altera_mem_if_ddr3_qseq"
   version="16.1"
   name="top_mem_if_ddr3a_s0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="156 ps" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="8000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="800.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="4000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="400.0" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="20" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="781" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="156" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="45.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="4000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="8000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.09" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="8000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="PLL_HR_CLK_DIV" value="2000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="5.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="781 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="128" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="PLL_NIOS_CLK_MULT" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="2000000" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="1.25" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="16000000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_MAX_WRITE_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="135.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="11" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="15" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="11" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="16000000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="156 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="21" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="781" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="6" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="16000000" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.145" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="469 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="32000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="400.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="1093" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="469" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="781" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="468" />
  <parameter name="PHY_CLKBUF" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="225" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="5" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="156" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="468" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="315.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="QUARTER" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="16000000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="5.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_MEM_CLK_MULT" value="16000000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="2000000" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="2000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="29" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="469 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="16000000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="8000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="1093" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="3" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="800.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="2000000" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="225.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.007" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.0" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.33" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="63" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="16000000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="15" />
  <parameter name="DQS_EN_DELAY_MAX" value="127" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="8000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_MAX_READ_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="16000000" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.61" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="true" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="16000000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="67.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="3" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="32000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="16000000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="2000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="400.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="32000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="63" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="true" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="16000000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="USE_HARD_READ_FIFO" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="468 ps" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="AFI_ADDR_WIDTH" value="60" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="161" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.22" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="8000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.32" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40000 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="MEM_CLK_PS" value="1250.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="63" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="16000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="63" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="156 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="2000000" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="469 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="12" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="468" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="1093" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="1093 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="800.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="4000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ddr3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a" as="s0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 228 starting:altera_mem_if_ddr3_qseq "submodules/top_mem_if_ddr3a_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=2_H2,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="top:.:mem_if_ddr3a:.:dmaster"
   kind="altera_jtag_avalon_master"
   version="16.1"
   name="top_mem_if_ddr3a_dmaster">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top_mem_if_ddr3a" as="dmaster" />
  <instantiator instantiator="top_mem_if_ddr3b" as="dmaster" />
  <messages>
   <message level="Debug" culprit="top">queue size: 227 starting:altera_jtag_avalon_master "submodules/top_mem_if_ddr3a_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/top_mem_if_ddr3a_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 15 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 14 starting:timing_adapter "submodules/top_mem_if_ddr3a_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="top">queue size: 12 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 11 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 10 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 9 starting:channel_adapter "submodules/top_mem_if_ddr3a_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 8 starting:channel_adapter "submodules/top_mem_if_ddr3a_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 237 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>top</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_nextgen_ddr3_controller:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_SPEEDGRADE=2_H2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=8,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr3_controller_core:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:16.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=512,AVL_NUM_SYMBOLS=64,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=8,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:16.1:)(clock:16.1:)(reset:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="top:.:mem_if_ddr3a:.:c0"
   kind="altera_mem_if_nextgen_ddr3_controller"
   version="16.1"
   name="top_mem_if_ddr3a_c0">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="512" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="15" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="6" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="225" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="64" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="15" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="40" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="DWIDTH_RATIO" value="8" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2_H2" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="AVL_BE_WIDTH" value="64" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="60" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_c0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller/alt_mem_if_nextgen_ddr3_controller_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top_mem_if_ddr3a" as="c0" />
  <instantiator instantiator="top_mem_if_ddr3b" as="c0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_nextgen_ddr3_controller "submodules/top_mem_if_ddr3a_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr3_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 6 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 5 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_oct:16.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V"
   instancePathKey="top:.:mem_if_ddr3a:.:oct0"
   kind="altera_mem_if_oct"
   version="16.1"
   name="altera_mem_if_oct_stratixv">
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_oct_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a" as="oct0" />
  <instantiator instantiator="top_mem_if_ddr3b" as="oct0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 236 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_stratixv"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_dll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=1250 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=800.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix V"
   instancePathKey="top:.:mem_if_ddr3a:.:dll0"
   kind="altera_mem_if_dll"
   version="16.1"
   name="altera_mem_if_dll_stratixv">
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="DLL_INPUT_FREQUENCY_PS_STR" value="1250 ps" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_dll_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a" as="dll0" />
  <instantiator instantiator="top_mem_if_ddr3b" as="dll0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_stratixv"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {dmaster_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dmaster_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dmaster_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_READ} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dmaster_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dmaster_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dmaster_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dmaster_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dmaster_master_translator} {SYNC_RESET} {0};add_instance {s0_seq_debug_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {s0_seq_debug_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READ} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_LOCK} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s0_seq_debug_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s0_seq_debug_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dmaster_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {dmaster_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {p0_avl_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {p0_avl_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {p0_avl_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dmaster_master_translator.avalon_universal_master_0} {s0_seq_debug_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {dmaster_master_translator.reset} {reset};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {s0_seq_debug_translator.reset} {reset};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {s0_seq_debug_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_clk_reset_reset_bridge.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator_reset_reset_bridge.clk} {clock};add_interface {p0_avl_clk} {clock} {slave};set_interface_property {p0_avl_clk} {EXPORT_OF} {p0_avl_clk_clock_bridge.in_clk};add_interface {dmaster_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_clk_reset_reset_bridge.in_reset};add_interface {dmaster_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_master_translator_reset_reset_bridge.in_reset};add_interface {dmaster_master} {avalon} {slave};set_interface_property {dmaster_master} {EXPORT_OF} {dmaster_master_translator.avalon_anti_master_0};add_interface {s0_seq_debug} {avalon} {master};set_interface_property {s0_seq_debug} {EXPORT_OF} {s0_seq_debug_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dmaster.master} {0};set_module_assignment {interconnect_id.s0.seq_debug} {0};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="top:.:mem_if_ddr3a:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="top_mem_if_ddr3a_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dmaster_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dmaster_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dmaster_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_READ} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dmaster_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dmaster_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dmaster_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dmaster_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dmaster_master_translator} {SYNC_RESET} {0};add_instance {s0_seq_debug_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {s0_seq_debug_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READ} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_LOCK} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s0_seq_debug_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s0_seq_debug_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dmaster_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {dmaster_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {p0_avl_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {p0_avl_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {p0_avl_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dmaster_master_translator.avalon_universal_master_0} {s0_seq_debug_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {dmaster_master_translator.reset} {reset};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {s0_seq_debug_translator.reset} {reset};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {s0_seq_debug_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_clk_reset_reset_bridge.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator_reset_reset_bridge.clk} {clock};add_interface {p0_avl_clk} {clock} {slave};set_interface_property {p0_avl_clk} {EXPORT_OF} {p0_avl_clk_clock_bridge.in_clk};add_interface {dmaster_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_clk_reset_reset_bridge.in_reset};add_interface {dmaster_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_master_translator_reset_reset_bridge.in_reset};add_interface {dmaster_master} {avalon} {slave};set_interface_property {dmaster_master} {EXPORT_OF} {dmaster_master_translator.avalon_anti_master_0};add_interface {s0_seq_debug} {avalon} {master};set_interface_property {s0_seq_debug} {EXPORT_OF} {s0_seq_debug_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dmaster.master} {0};set_module_assignment {interconnect_id.s0.seq_debug} {0};" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="top_mem_if_ddr3a" as="mm_interconnect_0" />
  <instantiator instantiator="top_mem_if_ddr3b" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 234 starting:altera_mm_interconnect "submodules/top_mem_if_ddr3a_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mem_if_ddr3a</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_pll:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.35,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.096,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.008,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="top:.:mem_if_ddr3b:.:pll0"
   kind="altera_mem_if_ddr3_pll"
   version="16.1"
   name="top_mem_if_ddr3b_pll0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="156 ps" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="8000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="800.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="4000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="400.0" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="20" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="781" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="156" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="45.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="4000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="8000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.096" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="8000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="PLL_HR_CLK_DIV" value="2000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="5.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="781 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="128" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_NIOS_CLK_MULT" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="2000000" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="1.25" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="16000000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="135.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="11" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="15" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="11" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="16000000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="156 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="21" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="781" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="6" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="16000000" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.145" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="469 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="32000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="400.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="1093" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="469" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="781" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="468" />
  <parameter name="PHY_CLKBUF" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="225" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="5" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="156" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="468" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="315.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="QUARTER" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="16000000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="5.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_MEM_CLK_MULT" value="16000000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="2000000" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="2000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="29" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="469 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="16000000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="8000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="1093" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="3" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="800.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="2000000" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="225.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.008" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.0" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.35" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="63" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="16000000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="15" />
  <parameter name="DQS_EN_DELAY_MAX" value="127" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="0.0" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="8000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="REF_CLK_PERIOD_PS" value="20000" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="16000000" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.61" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="true" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="16000000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="67.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="3" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="32000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="16000000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="2000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="400.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="32000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="63" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="true" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="16000000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="USE_HARD_READ_FIFO" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="468 ps" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="AFI_ADDR_WIDTH" value="60" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="161" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.22" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="8000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.32" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40000 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="MEM_CLK_PS" value="1250.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="63" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="16000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="63" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="156 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="2000000" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="469 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="12" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="468" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="1093" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="1093 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="800.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="4000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3b" as="pll0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 235 starting:altera_mem_if_ddr3_pll "submodules/top_mem_if_ddr3b_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_ddr3b</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_phy_core:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.35,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.096,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.008,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="top:.:mem_if_ddr3b:.:p0"
   kind="altera_mem_if_ddr3_phy_core"
   version="16.1"
   name="top_mem_if_ddr3b_p0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="156 ps" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="8000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="800.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="4000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="400.0" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="20" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="781" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="156" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="45.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="4000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="8000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.096" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="8000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="PLL_HR_CLK_DIV" value="2000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="5.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="781 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="128" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_NIOS_CLK_MULT" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="2000000" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="1.25" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="16000000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="135.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="11" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="15" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="11" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="16000000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="156 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="21" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="781" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="6" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="16000000" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.145" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="469 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="32000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="400.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="1093" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="469" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="781" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="468" />
  <parameter name="PHY_CLKBUF" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="225" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="5" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="156" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="468" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="315.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="QUARTER" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="16000000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="5.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_MEM_CLK_MULT" value="16000000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="2000000" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="2000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="29" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="469 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="16000000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="8000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="1093" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="3" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="800.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="2000000" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="225.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.008" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.0" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.35" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="63" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="16000000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="15" />
  <parameter name="DQS_EN_DELAY_MAX" value="127" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="8000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="16000000" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.61" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="true" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="16000000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="67.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="3" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="32000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="16000000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="2000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="400.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="32000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="63" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="true" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="16000000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="USE_HARD_READ_FIFO" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="468 ps" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="AFI_ADDR_WIDTH" value="60" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="161" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.22" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="8000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.32" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40000 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="MEM_CLK_PS" value="1250.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="63" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="16000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="63" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="156 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="2000000" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="469 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="12" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="468" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="1093" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="1093 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="800.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="4000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_core_shadow_registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_addr_cmd_ldc_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_addr_cmd_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_addr_cmd_non_ldc_pad.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_read_fifo_hard.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altdq_dqs2_stratixv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_phy_core/altera_mem_if_ddr3_phy_core_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3b" as="p0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 234 starting:altera_mem_if_ddr3_phy_core "submodules/top_mem_if_ddr3b_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating top_mem_if_ddr3b_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the top_mem_if_ddr3b_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_ddr3b</b>" instantiated <b>altera_mem_if_ddr3_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altdq_dqs2_stratixv.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_qseq:16.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=true,AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=6,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=29,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=true,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=11,DELAY_PER_DQS_EN_DCHAIN_TAP=11,DELAY_PER_OPA_TAP=156,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=127,DQS_IN_DELAY_MAX=63,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=true,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=21,IO_DQS_EN_DELAY_OFFSET=128,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=5,IO_DQS_OUT_RESERVE=20,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=63,IO_OUT1_DELAY_MAX=63,IO_OUT2_DELAY_MAX=63,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_NS=1.25,MEM_CLK_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_T_RL=12,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=3,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=true,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=161,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=2000000,PLL_ADDR_CMD_CLK_DIV_CACHE=2000000,PLL_ADDR_CMD_CLK_DIV_PARAM=2000000,PLL_ADDR_CMD_CLK_FREQ=400.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=400.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=400.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_FREQ_STR=400.0 MHz,PLL_ADDR_CMD_CLK_MULT=16000000,PLL_ADDR_CMD_CLK_MULT_CACHE=16000000,PLL_ADDR_CMD_CLK_MULT_PARAM=16000000,PLL_ADDR_CMD_CLK_PHASE_DEG=0.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=0.0,PLL_ADDR_CMD_CLK_PHASE_PS=0,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=0,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=0 ps,PLL_AFI_CLK_DIV=4000000,PLL_AFI_CLK_DIV_CACHE=4000000,PLL_AFI_CLK_DIV_PARAM=4000000,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=16000000,PLL_AFI_CLK_MULT_CACHE=16000000,PLL_AFI_CLK_MULT_PARAM=16000000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=8000000,PLL_AFI_HALF_CLK_DIV_CACHE=8000000,PLL_AFI_HALF_CLK_DIV_PARAM=8000000,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=16000000,PLL_AFI_HALF_CLK_MULT_CACHE=16000000,PLL_AFI_HALF_CLK_MULT_PARAM=16000000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=2000000,PLL_C2P_WRITE_CLK_DIV_CACHE=2000000,PLL_C2P_WRITE_CLK_DIV_PARAM=2000000,PLL_C2P_WRITE_CLK_FREQ=400.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=400.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=400.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_C2P_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_C2P_WRITE_CLK_MULT=16000000,PLL_C2P_WRITE_CLK_MULT_CACHE=16000000,PLL_C2P_WRITE_CLK_MULT_PARAM=16000000,PLL_C2P_WRITE_CLK_PHASE_DEG=67.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=468,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=468,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=468,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_C2P_WRITE_CLK_PHASE_PS_STR=468 ps,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=32000000,PLL_CONFIG_CLK_DIV_CACHE=32000000,PLL_CONFIG_CLK_DIV_PARAM=32000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=16000000,PLL_CONFIG_CLK_MULT_CACHE=16000000,PLL_CONFIG_CLK_MULT_PARAM=16000000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=2000000,PLL_HR_CLK_DIV_CACHE=2000000,PLL_HR_CLK_DIV_PARAM=2000000,PLL_HR_CLK_FREQ=400.0,PLL_HR_CLK_FREQ_CACHE=400.0,PLL_HR_CLK_FREQ_PARAM=400.0,PLL_HR_CLK_FREQ_SIM_STR=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_HR_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_HR_CLK_FREQ_STR=400.0 MHz,PLL_HR_CLK_MULT=16000000,PLL_HR_CLK_MULT_CACHE=16000000,PLL_HR_CLK_MULT_PARAM=16000000,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_HR_CLK_PHASE_PS_STR=0 ps,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=800.0,PLL_MEM_CLK_FREQ_CACHE=800.0,PLL_MEM_CLK_FREQ_PARAM=800.0,PLL_MEM_CLK_FREQ_SIM_STR=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_MEM_CLK_FREQ_STR=800.0 MHz,PLL_MEM_CLK_MULT=16000000,PLL_MEM_CLK_MULT_CACHE=16000000,PLL_MEM_CLK_MULT_PARAM=16000000,PLL_MEM_CLK_PHASE_DEG=225.0,PLL_MEM_CLK_PHASE_DEG_SIM=45.0,PLL_MEM_CLK_PHASE_PS=781,PLL_MEM_CLK_PHASE_PS_CACHE=781,PLL_MEM_CLK_PHASE_PS_PARAM=781,PLL_MEM_CLK_PHASE_PS_SIM=156,PLL_MEM_CLK_PHASE_PS_SIM_STR=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=156 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=156 ps,PLL_MEM_CLK_PHASE_PS_STR=781 ps,PLL_NIOS_CLK_DIV=8000000,PLL_NIOS_CLK_DIV_CACHE=8000000,PLL_NIOS_CLK_DIV_PARAM=8000000,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=16000000,PLL_NIOS_CLK_MULT_CACHE=16000000,PLL_NIOS_CLK_MULT_PARAM=16000000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=2000000,PLL_P2C_READ_CLK_DIV_CACHE=2000000,PLL_P2C_READ_CLK_DIV_PARAM=2000000,PLL_P2C_READ_CLK_FREQ=400.0,PLL_P2C_READ_CLK_FREQ_CACHE=400.0,PLL_P2C_READ_CLK_FREQ_PARAM=400.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_P2C_READ_CLK_FREQ_STR=400.0 MHz,PLL_P2C_READ_CLK_MULT=16000000,PLL_P2C_READ_CLK_MULT_CACHE=16000000,PLL_P2C_READ_CLK_MULT_PARAM=16000000,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_P2C_READ_CLK_PHASE_PS_STR=0 ps,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=800.0,PLL_WRITE_CLK_FREQ_CACHE=800.0,PLL_WRITE_CLK_FREQ_PARAM=800.0,PLL_WRITE_CLK_FREQ_SIM_STR=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=1250 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=1250 ps,PLL_WRITE_CLK_FREQ_STR=800.0 MHz,PLL_WRITE_CLK_MULT=16000000,PLL_WRITE_CLK_MULT_CACHE=16000000,PLL_WRITE_CLK_MULT_PARAM=16000000,PLL_WRITE_CLK_PHASE_DEG=315.0,PLL_WRITE_CLK_PHASE_DEG_SIM=135.0,PLL_WRITE_CLK_PHASE_PS=1093,PLL_WRITE_CLK_PHASE_PS_CACHE=1093,PLL_WRITE_CLK_PHASE_PS_PARAM=1093,PLL_WRITE_CLK_PHASE_PS_SIM=469,PLL_WRITE_CLK_PHASE_PS_SIM_STR=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=469 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=469 ps,PLL_WRITE_CLK_PHASE_PS_STR=1093 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=3,QVLD_WR_ADDRESS_OFFSET=4,RATE=Quarter,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=800.0,REF_CLK_FREQ_MAX_PARAM=800.0,REF_CLK_FREQ_MIN_CACHE=5.0,REF_CLK_FREQ_MIN_PARAM=5.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=8,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=0,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix V,TB_MEM_CLK_FREQ=800.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=QUARTER,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.05,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.012,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.002,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=1.35,TIMING_BOARD_MAX_DQS_DELAY=0.61,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.096,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=0.0,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=0.0,TIMING_BOARD_SKEW_WITHIN_DQS=0.008,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.145,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.16,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.22,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.32,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=true,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=true,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="top:.:mem_if_ddr3b:.:s0"
   kind="altera_mem_if_ddr3_qseq"
   version="16.1"
   name="top_mem_if_ddr3b_s0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="156 ps" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="8000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="800.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="4000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="400.0" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="6" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="20" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="781" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="156" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="45.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="4000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="8000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.096" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="8000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="PLL_HR_CLK_DIV" value="2000000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="5.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="781 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="128" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="PLL_NIOS_CLK_MULT" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="2000000" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="1.25" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="16000000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_MAX_WRITE_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="135.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="11" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="15" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="11" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="16000000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="156 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="21" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="781" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="6" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="16000000" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.145" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="469 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="32000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="400.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="1093" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="469" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="781" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.002" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="468" />
  <parameter name="PHY_CLKBUF" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="225" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="2000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="5" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="156" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="16000000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="468" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="315.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="QUARTER" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="16000000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="5.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_MEM_CLK_MULT" value="16000000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="2000000" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="2000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="29" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="469 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="16000000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="8000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="800.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="1093" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="3" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="800.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="800.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="2000000" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="225.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.008" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.0" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.35" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="63" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="16000000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="15" />
  <parameter name="DQS_EN_DELAY_MAX" value="127" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="8000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_MAX_READ_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="16000000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="16000000" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.61" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="2000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="16000000" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="16000000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="true" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="16000000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="67.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="3" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="32000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="16000000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="1250 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="2000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="400.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="32000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="63" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="true" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="16000000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="16000000" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="USE_HARD_READ_FIFO" value="true" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="468 ps" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="AFI_ADDR_WIDTH" value="60" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="161" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.22" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="16000000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="8000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.32" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40000 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="MEM_CLK_PS" value="1250.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="63" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="16000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="63" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="800.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="true" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="800.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="1250 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="156 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="1250 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="2000000" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="469 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="12" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="468" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="1093" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="1093 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="16000000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="800.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="4000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ddr3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3b_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3b" as="s0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 232 starting:altera_mem_if_ddr3_qseq "submodules/top_mem_if_ddr3b_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_ddr3b</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_mm_bridge.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_mem_if_sequencer_rst.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ac_ROM_reg.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_bitcheck.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_core.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_datamux.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_broadcast.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_data_decoder.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ddr3.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_di_buffer_wrap.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_dm_decoder.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_generic.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_inst_ROM_reg.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_jumplogic.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr12.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr36.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_lfsr72.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_pattern_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_ram_csr.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_read_datapath.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/rw_manager_write_decoder.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_data_mgr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_phy_mgr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_reg_file.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_phase_decode.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_acv_wrapper.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_mgr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_reg_file.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_phase_decode.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_siii_wrapper.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_phase_decode.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_scc_sv_wrapper.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/sequencer_trk_mgr.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=64,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="top:.:mm_interconnect_0:.:pcie_256_dma_Rxm_BAR4_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="pcie_256_dma_Rxm_BAR4_translator,pcie_256_dma_dma_rd_master_translator,pcie_256_dma_dma_wr_master_translator" />
  <instantiator
     instantiator="top_mm_interconnect_1"
     as="mm_clock_crossing_bridge_ddr3a_m0_translator" />
  <instantiator
     instantiator="top_mm_interconnect_2"
     as="mm_clock_crossing_bridge_ddr3b_m0_translator" />
  <instantiator
     instantiator="top_mm_interconnect_3"
     as="pcie_256_dma_rd_dcm_master_translator,pcie_256_dma_wr_dcm_master_translator" />
  <instantiator
     instantiator="top_mem_if_ddr3a_mm_interconnect_0"
     as="dmaster_master_translator" />
  <messages>
   <message level="Debug" culprit="top">queue size: 226 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_256_dma_Rxm_BAR4_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=14,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=32,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=64,UAV_BURSTCOUNT_W=6,UAV_BYTEENABLE_W=32,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=256,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="top:.:mm_interconnect_0:.:onchip_memory2_0_s1_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="onchip_memory2_0_s1_translator,pio_led_s1_translator,pio_button_s1_translator,ddr3a_status_s1_translator,ddr3b_status_s1_translator,pcie_256_dma_rd_dts_slave_translator,mm_clock_crossing_bridge_ddr3a_s0_translator,mm_clock_crossing_bridge_ddr3b_s0_translator,pcie_256_dma_wr_dts_slave_translator,onchip_memory2_0_s2_translator" />
  <instantiator instantiator="top_mm_interconnect_1" as="mem_if_ddr3a_avl_translator" />
  <instantiator instantiator="top_mm_interconnect_2" as="mem_if_ddr3b_avl_translator" />
  <instantiator instantiator="top_mm_interconnect_3" as="pcie_256_dma_Txs_translator" />
  <instantiator
     instantiator="top_mem_if_ddr3a_mm_interconnect_0"
     as="s0_seq_debug_translator" />
  <messages>
   <message level="Debug" culprit="top">queue size: 223 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;pio_led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000010&quot;
   end=&quot;0x00000000004000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;pio_button_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000020&quot;
   end=&quot;0x00000000004000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ddr3a_status_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000080010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3b_status_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080010&quot;
   end=&quot;0x00000000000080020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=106,PKT_CACHE_H=145,PKT_CACHE_L=142,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_ORI_BURST_SIZE_H=150,PKT_ORI_BURST_SIZE_L=148,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=147,PKT_RESPONSE_STATUS_L=146,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=138,PKT_THREAD_ID_L=138,PKT_TRANS_COMPRESSED_READ=100,PKT_TRANS_EXCLUSIVE=105,PKT_TRANS_LOCK=104,PKT_TRANS_POSTED=101,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=151,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="top:.:mm_interconnect_0:.:pcie_256_dma_Rxm_BAR4_agent"
   kind="altera_merlin_master_agent"
   version="16.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="pcie_256_dma_Rxm_BAR4_agent,pcie_256_dma_dma_rd_master_agent,pcie_256_dma_dma_wr_master_agent" />
  <instantiator
     instantiator="top_mm_interconnect_1"
     as="mm_clock_crossing_bridge_ddr3a_m0_agent" />
  <instantiator
     instantiator="top_mm_interconnect_2"
     as="mm_clock_crossing_bridge_ddr3b_m0_agent" />
  <instantiator
     instantiator="top_mm_interconnect_3"
     as="pcie_256_dma_rd_dcm_master_agent,pcie_256_dma_wr_dcm_master_agent" />
  <messages>
   <message level="Debug" culprit="top">queue size: 213 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_256_dma_Rxm_BAR4_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=32,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_BEGIN_BURST=380,PKT_BURSTWRAP_H=372,PKT_BURSTWRAP_L=372,PKT_BURST_SIZE_H=375,PKT_BURST_SIZE_L=373,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=371,PKT_BYTE_CNT_L=358,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_ORI_BURST_SIZE_H=402,PKT_ORI_BURST_SIZE_L=400,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_RESPONSE_STATUS_H=399,PKT_RESPONSE_STATUS_L=398,PKT_SRC_ID_H=385,PKT_SRC_ID_L=382,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=352,PKT_TRANS_LOCK=356,PKT_TRANS_POSTED=353,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=403,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="top:.:mm_interconnect_0:.:onchip_memory2_0_s1_agent"
   kind="altera_merlin_slave_agent"
   version="16.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="onchip_memory2_0_s1_agent,pio_led_s1_agent,pio_button_s1_agent,ddr3a_status_s1_agent,ddr3b_status_s1_agent,pcie_256_dma_rd_dts_slave_agent,mm_clock_crossing_bridge_ddr3a_s0_agent,mm_clock_crossing_bridge_ddr3b_s0_agent,pcie_256_dma_wr_dts_slave_agent,onchip_memory2_0_s2_agent" />
  <instantiator instantiator="top_mm_interconnect_1" as="mem_if_ddr3a_avl_agent" />
  <instantiator instantiator="top_mm_interconnect_2" as="mem_if_ddr3b_avl_agent" />
  <instantiator instantiator="top_mm_interconnect_3" as="pcie_256_dma_Txs_agent" />
  <messages>
   <message level="Debug" culprit="top">queue size: 210 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=404,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="top:.:mm_interconnect_0:.:onchip_memory2_0_s1_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="onchip_memory2_0_s1_agent_rsp_fifo,pio_led_s1_agent_rsp_fifo,pio_button_s1_agent_rsp_fifo,ddr3a_status_s1_agent_rsp_fifo,ddr3a_status_s1_agent_rdata_fifo,ddr3b_status_s1_agent_rsp_fifo,ddr3b_status_s1_agent_rdata_fifo,pcie_256_dma_rd_dts_slave_agent_rsp_fifo,mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo,mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo,mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo,mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo,pcie_256_dma_wr_dts_slave_agent_rsp_fifo,onchip_memory2_0_s2_agent_rsp_fifo" />
  <instantiator
     instantiator="top_mm_interconnect_1"
     as="mem_if_ddr3a_avl_agent_rsp_fifo" />
  <instantiator
     instantiator="top_mm_interconnect_2"
     as="mem_if_ddr3b_avl_agent_rsp_fifo" />
  <instantiator
     instantiator="top_mm_interconnect_3"
     as="pcie_256_dma_Txs_agent_rsp_fifo" />
  <instantiator instantiator="top_mem_if_ddr3a_dmaster" as="fifo" />
  <messages>
   <message level="Debug" culprit="top">queue size: 209 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=00001,01000,10000,00010,00100,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,0,1,9,8,END_ADDRESS=0x80000,0x80010,0x80020,0x4000020,0x4000030,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=4:00001:0x0:0x80000:both:1:0:0:1,0:01000:0x80000:0x80010:read:1:0:0:1,1:10000:0x80010:0x80020:read:1:0:0:1,9:00010:0x4000010:0x4000020:both:1:0:0:1,8:00100:0x4000020:0x4000030:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x80000,0x80010,0x4000010,0x4000020,ST_CHANNEL_W=10,ST_DATA_W=151,TYPE_OF_TRANSACTION=both,read,read,both,read"
   instancePathKey="top:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="top_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x0,0x80000,0x80010,0x4000010,0x4000020" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:00001:0x0:0x80000:both:1:0:0:1,0:01000:0x80000:0x80010:read:1:0:0:1,1:10000:0x80010:0x80020:read:1:0:0:1,9:00010:0x4000010:0x4000020:both:1:0:0:1,8:00100:0x4000020:0x4000030:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="137" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="134" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00001,01000,10000,00010,00100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,read,both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="141" />
  <parameter
     name="END_ADDRESS"
     value="0x80000,0x80010,0x80020,0x4000020,0x4000030" />
  <parameter name="PKT_PROTECTION_L" value="139" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4,0,1,9,8" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="top">queue size: 186 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=00001,00010,10000,00100,01000,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,6,7,2,3,END_ADDRESS=0x80000,0x80002000,0x80004000,0x180000000,0x280000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=4:00001:0x0:0x80000:both:1:0:0:1,6:00010:0x80000000:0x80002000:write:1:0:0:1,7:10000:0x80002000:0x80004000:write:1:0:0:1,2:00100:0x100000000:0x180000000:both:1:0:0:1,3:01000:0x200000000:0x280000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x80000000,0x80002000,0x100000000,0x200000000,ST_CHANNEL_W=10,ST_DATA_W=403,TYPE_OF_TRANSACTION=both,write,write,both,both"
   instancePathKey="top:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="top_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x80000000,0x80002000,0x100000000,0x200000000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:00001:0x0:0x80000:both:1:0:0:1,6:00010:0x80000000:0x80002000:write:1:0:0:1,7:10000:0x80002000:0x80004000:write:1:0:0:1,2:00100:0x100000000:0x180000000:both:1:0:0:1,3:01000:0x200000000:0x280000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="389" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="386" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="00001,00010,10000,00100,01000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,write,write,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="393" />
  <parameter
     name="END_ADDRESS"
     value="0x80000,0x80002000,0x80004000,0x180000000,0x280000000" />
  <parameter name="PKT_PROTECTION_L" value="391" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="4,6,7,2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="top">queue size: 185 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=100,001,010,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,2,3,END_ADDRESS=0x80000,0x180000000,0x280000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=5:100:0x0:0x80000:both:1:0:0:1,2:001:0x100000000:0x180000000:both:1:0:0:1,3:010:0x200000000:0x280000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100000000,0x200000000,ST_CHANNEL_W=10,ST_DATA_W=403,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="top:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="16.1"
   name="top_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter name="START_ADDRESS" value="0x0,0x100000000,0x200000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="5:100:0x0:0x80000:both:1:0:0:1,2:001:0x100000000:0x180000000:both:1:0:0:1,3:010:0x200000000:0x280000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="389" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="386" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="100,001,010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="393" />
  <parameter name="END_ADDRESS" value="0x80000,0x180000000,0x280000000" />
  <parameter name="PKT_PROTECTION_L" value="391" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="5,2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="top">queue size: 184 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=403,TYPE_OF_TRANSACTION=both,write"
   instancePathKey="top:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="16.1"
   name="top_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="389" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="386" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="393" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="391" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="top">queue size: 183 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_PROTECTION_H=141,PKT_PROTECTION_L=139,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=151,TYPE_OF_TRANSACTION=both"
   instancePathKey="top:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="16.1"
   name="top_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="137" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="134" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="141" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="139" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="router_004,router_005,router_006,router_007" />
  <messages>
   <message level="Debug" culprit="top">queue size: 182 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=403,TYPE_OF_TRANSACTION=write"
   instancePathKey="top:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="16.1"
   name="top_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="389" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="386" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="393" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="391" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="router_008,router_011" />
  <messages>
   <message level="Debug" culprit="top">queue size: 178 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=639,PKT_ADDR_L=576,PKT_DEST_ID_H=677,PKT_DEST_ID_L=674,PKT_PROTECTION_H=681,PKT_PROTECTION_L=679,PKT_TRANS_READ=643,PKT_TRANS_WRITE=642,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:write:1:0:0:1,2:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=691,TYPE_OF_TRANSACTION=write,read"
   instancePathKey="top:.:mm_interconnect_0:.:router_009"
   kind="altera_merlin_router"
   version="16.1"
   name="top_mm_interconnect_0_router_009">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="643" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:write:1:0:0:1,2:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="639" />
  <parameter name="PKT_DEST_ID_H" value="677" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="674" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="691" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="681" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="679" />
  <parameter name="PKT_TRANS_WRITE" value="642" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="router_009,router_010" />
  <messages>
   <message level="Debug" culprit="top">queue size: 177 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_DEST_ID_H=389,PKT_DEST_ID_L=386,PKT_PROTECTION_H=393,PKT_PROTECTION_L=391,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=403,TYPE_OF_TRANSACTION=read"
   instancePathKey="top:.:mm_interconnect_0:.:router_012"
   kind="altera_merlin_router"
   version="16.1"
   name="top_mm_interconnect_0_router_012">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="2:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="389" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="386" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="393" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="391" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="router_012" />
  <messages>
   <message level="Debug" culprit="top">queue size: 174 starting:altera_merlin_router "submodules/top_mm_interconnect_0_router_012"</message>
   <message level="Info" culprit="router_012"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_012</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=31,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=106,PKT_DEST_ID_H=137,PKT_DEST_ID_L=134,PKT_SRC_ID_H=133,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=138,PKT_THREAD_ID_L=138,PKT_TRANS_POSTED=101,PKT_TRANS_WRITE=102,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=151,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=1"
   instancePathKey="top:.:mm_interconnect_0:.:pcie_256_dma_Rxm_BAR4_limiter"
   kind="altera_merlin_traffic_limiter"
   version="16.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="pcie_256_dma_Rxm_BAR4_limiter,pcie_256_dma_dma_wr_master_limiter" />
  <messages>
   <message level="Debug" culprit="top">queue size: 173 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="pcie_256_dma_Rxm_BAR4_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>pcie_256_dma_Rxm_BAR4_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=372,OUT_BYTE_CNT_H=363,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=351,PKT_ADDR_L=288,PKT_BEGIN_BURST=380,PKT_BURSTWRAP_H=372,PKT_BURSTWRAP_L=372,PKT_BURST_SIZE_H=375,PKT_BURST_SIZE_L=373,PKT_BURST_TYPE_H=377,PKT_BURST_TYPE_L=376,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=371,PKT_BYTE_CNT_L=358,PKT_TRANS_COMPRESSED_READ=352,PKT_TRANS_READ=355,PKT_TRANS_WRITE=354,ST_CHANNEL_W=10,ST_DATA_W=403"
   instancePathKey="top:.:mm_interconnect_0:.:onchip_memory2_0_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="16.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="352" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="onchip_memory2_0_s1_burst_adapter,onchip_memory2_0_s2_burst_adapter" />
  <instantiator
     instantiator="top_mm_interconnect_1"
     as="mem_if_ddr3a_avl_burst_adapter" />
  <instantiator
     instantiator="top_mm_interconnect_2"
     as="mem_if_ddr3b_avl_burst_adapter" />
  <messages>
   <message level="Debug" culprit="top">queue size: 171 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>onchip_memory2_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=10,ST_DATA_W=151,VALID_WIDTH=1"
   instancePathKey="top:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="top_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="top">queue size: 169 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_OUTPUTS=5,ST_CHANNEL_W=10,ST_DATA_W=403,VALID_WIDTH=1"
   instancePathKey="top:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="top_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="top">queue size: 168 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_OUTPUTS=3,ST_CHANNEL_W=10,ST_DATA_W=403,VALID_WIDTH=1"
   instancePathKey="top:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="top_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="cmd_demux_002" />
  <messages>
   <message level="Debug" culprit="top">queue size: 167 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=356,ST_CHANNEL_W=10,ST_DATA_W=403,USE_EXTERNAL_ARB=0"
   instancePathKey="top:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="top_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="356" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="top">queue size: 166 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=104,ST_CHANNEL_W=10,ST_DATA_W=151,USE_EXTERNAL_ARB=0"
   instancePathKey="top:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="top_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004" />
  <messages>
   <message level="Debug" culprit="top">queue size: 165 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=356,ST_CHANNEL_W=10,ST_DATA_W=403,USE_EXTERNAL_ARB=0"
   instancePathKey="top:.:mm_interconnect_0:.:cmd_mux_005"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="top_mm_interconnect_0_cmd_mux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="356" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="cmd_mux_005,cmd_mux_008,cmd_mux_009" />
  <messages>
   <message level="Debug" culprit="top">queue size: 161 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=644,ST_CHANNEL_W=10,ST_DATA_W=691,USE_EXTERNAL_ARB=0"
   instancePathKey="top:.:mm_interconnect_0:.:cmd_mux_006"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="top_mm_interconnect_0_cmd_mux_006">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="691" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="644" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_cmd_mux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="cmd_mux_006,cmd_mux_007" />
  <messages>
   <message level="Debug" culprit="top">queue size: 160 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_cmd_mux_006"</message>
   <message level="Info" culprit="cmd_mux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_006</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=403,VALID_WIDTH=1"
   instancePathKey="top:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="top_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="top">queue size: 156 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=151,VALID_WIDTH=1"
   instancePathKey="top:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="top_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="top">queue size: 155 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=151,VALID_WIDTH=1"
   instancePathKey="top:.:mm_interconnect_0:.:rsp_demux_003"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="top_mm_interconnect_0_rsp_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="rsp_demux_003,rsp_demux_004" />
  <messages>
   <message level="Debug" culprit="top">queue size: 153 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=403,VALID_WIDTH=1"
   instancePathKey="top:.:mm_interconnect_0:.:rsp_demux_005"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="top_mm_interconnect_0_rsp_demux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="rsp_demux_005,rsp_demux_008,rsp_demux_009" />
  <messages>
   <message level="Debug" culprit="top">queue size: 151 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=691,VALID_WIDTH=1"
   instancePathKey="top:.:mm_interconnect_0:.:rsp_demux_006"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="top_mm_interconnect_0_rsp_demux_006">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(690:688) response_status(687:686) cache(685:682) protection(681:679) thread_id(678) dest_id(677:674) src_id(673:670) qos(669) begin_burst(668) data_sideband(667) addr_sideband(666) burst_type(665:664) burst_size(663:661) burstwrap(660) byte_cnt(659:646) trans_exclusive(645) trans_lock(644) trans_read(643) trans_write(642) trans_posted(641) trans_compressed_read(640) addr(639:576) byteen(575:512) data(511:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="691" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="rsp_demux_006,rsp_demux_007" />
  <messages>
   <message level="Debug" culprit="top">queue size: 150 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_0_rsp_demux_006"</message>
   <message level="Info" culprit="rsp_demux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=104,ST_CHANNEL_W=10,ST_DATA_W=151,USE_EXTERNAL_ARB=0"
   instancePathKey="top:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="top_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="151" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="top">queue size: 146 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=356,ST_CHANNEL_W=10,ST_DATA_W=403,USE_EXTERNAL_ARB=0"
   instancePathKey="top:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="top_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="356" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="top">queue size: 145 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=356,ST_CHANNEL_W=10,ST_DATA_W=403,USE_EXTERNAL_ARB=0"
   instancePathKey="top:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="top_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="403" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="356" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_0" as="rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="top">queue size: 144 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=99,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=106,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=150,IN_PKT_ORI_BURST_SIZE_L=148,IN_PKT_RESPONSE_STATUS_H=147,IN_PKT_RESPONSE_STATUS_L=146,IN_PKT_TRANS_COMPRESSED_READ=100,IN_PKT_TRANS_EXCLUSIVE=105,IN_PKT_TRANS_WRITE=102,IN_ST_DATA_W=151,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=351,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=375,OUT_PKT_BURST_SIZE_L=373,OUT_PKT_BURST_TYPE_H=377,OUT_PKT_BURST_TYPE_L=376,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=371,OUT_PKT_BYTE_CNT_L=358,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=402,OUT_PKT_ORI_BURST_SIZE_L=400,OUT_PKT_RESPONSE_STATUS_H=399,OUT_PKT_RESPONSE_STATUS_L=398,OUT_PKT_TRANS_COMPRESSED_READ=352,OUT_PKT_TRANS_EXCLUSIVE=357,OUT_ST_DATA_W=403,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=10"
   instancePathKey="top:.:mm_interconnect_0:.:pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="16.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="402" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="400" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="150" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(402:400) response_status(399:398) cache(397:394) protection(393:391) thread_id(390) dest_id(389:386) src_id(385:382) qos(381) begin_burst(380) data_sideband(379) addr_sideband(378) burst_type(377:376) burst_size(375:373) burstwrap(372) byte_cnt(371:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(150:148) response_status(147:146) cache(145:142) protection(141:139) thread_id(138) dest_id(137:134) src_id(133:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="148" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter,pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter,pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter,pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter,pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter,onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter,mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter,mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter,mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter,mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="top">queue size: 143 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dc_fifo:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3"
   instancePathKey="top:.:mm_interconnect_0:.:async_fifo"
   kind="altera_avalon_dc_fifo"
   version="16.1"
   name="altera_avalon_dc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="true" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="async_fifo,async_fifo_001,async_fifo_002,async_fifo_003" />
  <messages>
   <message level="Debug" culprit="top">queue size: 133 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_dc_fifo.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_pipeline_stage:16.1:BITS_PER_SYMBOL=151,CHANNEL_WIDTH=10,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1"
   instancePathKey="top:.:mm_interconnect_0:.:limiter_pipeline"
   kind="altera_avalon_st_pipeline_stage"
   version="16.1"
   name="altera_avalon_st_pipeline_stage">
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="limiter_pipeline,limiter_pipeline_001,limiter_pipeline_002,limiter_pipeline_003,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,agent_pipeline_004,agent_pipeline_005,agent_pipeline_006,agent_pipeline_007,agent_pipeline_008,agent_pipeline_009,agent_pipeline_010,agent_pipeline_011,agent_pipeline_012,agent_pipeline_013,agent_pipeline_014,agent_pipeline_015,agent_pipeline_016,agent_pipeline_017,agent_pipeline_018,agent_pipeline_019,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003,mux_pipeline_004,mux_pipeline_005,mux_pipeline_006,mux_pipeline_007,mux_pipeline_008,mux_pipeline_009,mux_pipeline_010,mux_pipeline_011,mux_pipeline_012,mux_pipeline_013,mux_pipeline_014,mux_pipeline_015,mux_pipeline_016,mux_pipeline_017,mux_pipeline_018,mux_pipeline_019,mux_pipeline_020,mux_pipeline_021,mux_pipeline_022,mux_pipeline_023,mux_pipeline_024,mux_pipeline_025" />
  <instantiator
     instantiator="top_mm_interconnect_1"
     as="agent_pipeline,agent_pipeline_001,mux_pipeline,mux_pipeline_001" />
  <instantiator
     instantiator="top_mm_interconnect_2"
     as="agent_pipeline,agent_pipeline_001,mux_pipeline,mux_pipeline_001" />
  <instantiator
     instantiator="top_mm_interconnect_3"
     as="agent_pipeline,agent_pipeline_001,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003" />
  <messages>
   <message level="Debug" culprit="top">queue size: 129 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=258,inChannelWidth=0,inDataWidth=258,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=258,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=258,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="top:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="top_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="258" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="outDataWidth" value="258" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="inDataWidth" value="258" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_005,avalon_st_adapter_008,avalon_st_adapter_009" />
  <messages>
   <message level="Debug" culprit="top">queue size: 79 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 2 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="top:.:mm_interconnect_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="top_mm_interconnect_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004" />
  <instantiator instantiator="top_mm_interconnect_3" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="top">queue size: 79 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 1 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5SGXEA7N2F45C2,AUTO_DEVICE_FAMILY=Stratix V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=514,inChannelWidth=0,inDataWidth=514,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=514,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=514,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="top:.:mm_interconnect_0:.:avalon_st_adapter_006"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="top_mm_interconnect_0_avalon_st_adapter_006">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="514" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="outDataWidth" value="514" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
  <parameter name="inDataWidth" value="514" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="top_mm_interconnect_0"
     as="avalon_st_adapter_006,avalon_st_adapter_007" />
  <instantiator instantiator="top_mm_interconnect_1" as="avalon_st_adapter" />
  <instantiator instantiator="top_mm_interconnect_2" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="top">queue size: 75 starting:altera_avalon_st_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="top">queue size: 0 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x80000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NON_SECURED_TAG=1,PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_DEST_ID_H=638,PKT_DEST_ID_L=638,PKT_PROTECTION_H=642,PKT_PROTECTION_L=640,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x80000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=652,TYPE_OF_TRANSACTION=both"
   instancePathKey="top:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="top_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="610" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x80000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="606" />
  <parameter name="PKT_DEST_ID_H" value="638" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="638" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="652" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="642" />
  <parameter name="END_ADDRESS" value="0x80000000" />
  <parameter name="PKT_PROTECTION_L" value="640" />
  <parameter name="PKT_TRANS_WRITE" value="609" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_1" as="router" />
  <instantiator instantiator="top_mm_interconnect_2" as="router" />
  <messages>
   <message level="Debug" culprit="top">queue size: 67 starting:altera_merlin_router "submodules/top_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NON_SECURED_TAG=1,PKT_ADDR_H=606,PKT_ADDR_L=576,PKT_DEST_ID_H=638,PKT_DEST_ID_L=638,PKT_PROTECTION_H=642,PKT_PROTECTION_L=640,PKT_TRANS_READ=610,PKT_TRANS_WRITE=609,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=652,TYPE_OF_TRANSACTION=both"
   instancePathKey="top:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="top_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="610" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="606" />
  <parameter name="PKT_DEST_ID_H" value="638" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="638" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="652" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="642" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="640" />
  <parameter name="PKT_TRANS_WRITE" value="609" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_1" as="router_001" />
  <instantiator instantiator="top_mm_interconnect_2" as="router_001" />
  <messages>
   <message level="Debug" culprit="top">queue size: 66 starting:altera_merlin_router "submodules/top_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=652,VALID_WIDTH=1"
   instancePathKey="top:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="top_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="652" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_1" as="cmd_demux,rsp_demux" />
  <instantiator instantiator="top_mm_interconnect_2" as="cmd_demux,rsp_demux" />
  <messages>
   <message level="Debug" culprit="top">queue size: 64 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=611,ST_CHANNEL_W=1,ST_DATA_W=652,USE_EXTERNAL_ARB=0"
   instancePathKey="top:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="top_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="652" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="611" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_1" as="cmd_mux" />
  <instantiator instantiator="top_mm_interconnect_2" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="top">queue size: 63 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=611,ST_CHANNEL_W=1,ST_DATA_W=652,USE_EXTERNAL_ARB=0"
   instancePathKey="top:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="top_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(651:649) response_status(648:647) cache(646:643) protection(642:640) thread_id(639) dest_id(638) src_id(637) qos(636) begin_burst(635) data_sideband(634) addr_sideband(633) burst_type(632:631) burst_size(630:628) burstwrap(627) byte_cnt(626:613) trans_exclusive(612) trans_lock(611) trans_read(610) trans_write(609) trans_posted(608) trans_compressed_read(607) addr(606:576) byteen(575:512) data(511:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="652" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="611" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_1" as="rsp_mux" />
  <instantiator instantiator="top_mm_interconnect_2" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="top">queue size: 61 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x10000000000000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_DEST_ID_H=120,PKT_DEST_ID_L=120,PKT_PROTECTION_H=124,PKT_PROTECTION_L=122,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x10000000000000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=134,TYPE_OF_TRANSACTION=both"
   instancePathKey="top:.:mm_interconnect_3:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="top_mm_interconnect_3_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x10000000000000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="120" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="120" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="134" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="124" />
  <parameter name="END_ADDRESS" value="0x10000000000000000" />
  <parameter name="PKT_PROTECTION_L" value="122" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_3" as="router,router_001" />
  <messages>
   <message level="Debug" culprit="top">queue size: 31 starting:altera_merlin_router "submodules/top_mm_interconnect_3_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=99,PKT_ADDR_L=36,PKT_DEST_ID_H=120,PKT_DEST_ID_L=120,PKT_PROTECTION_H=124,PKT_PROTECTION_L=122,PKT_TRANS_READ=103,PKT_TRANS_WRITE=102,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=134,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="top:.:mm_interconnect_3:.:router_002"
   kind="altera_merlin_router"
   version="16.1"
   name="top_mm_interconnect_3_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="120" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="120" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="134" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="124" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="122" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_3" as="router_002" />
  <messages>
   <message level="Debug" culprit="top">queue size: 29 starting:altera_merlin_router "submodules/top_mm_interconnect_3_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=134,VALID_WIDTH=1"
   instancePathKey="top:.:mm_interconnect_3:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="top_mm_interconnect_3_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="134" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_3" as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="top">queue size: 28 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_3_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=104,ST_CHANNEL_W=2,ST_DATA_W=134,USE_EXTERNAL_ARB=0"
   instancePathKey="top:.:mm_interconnect_3:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="top_mm_interconnect_3_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="134" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_3" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="top">queue size: 26 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_3_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Stratix V,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=134,VALID_WIDTH=1"
   instancePathKey="top:.:mm_interconnect_3:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="top_mm_interconnect_3_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ST_DATA_W" value="134" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_3" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="top">queue size: 25 starting:altera_merlin_demultiplexer "submodules/top_mm_interconnect_3_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=104,ST_CHANNEL_W=2,ST_DATA_W=134,USE_EXTERNAL_ARB=0"
   instancePathKey="top:.:mm_interconnect_3:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="top_mm_interconnect_3_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(133:131) response_status(130:129) cache(128:125) protection(124:122) thread_id(121) dest_id(120) src_id(119) qos(118) begin_burst(117) data_sideband(116) addr_sideband(115) burst_type(114:113) burst_size(112:110) burstwrap(109) byte_cnt(108:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="134" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_3_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mm_interconnect_3" as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="top">queue size: 24 starting:altera_merlin_multiplexer "submodules/top_mm_interconnect_3_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="top:.:mem_if_ddr3a:.:dmaster:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="16.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mem_if_ddr3a_dmaster"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="top">queue size: 15 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="top:.:mem_if_ddr3a:.:dmaster:.:timing_adt"
   kind="timing_adapter"
   version="16.1"
   name="top_mem_if_ddr3a_dmaster_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a_dmaster" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="top">queue size: 14 starting:timing_adapter "submodules/top_mem_if_ddr3a_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="top:.:mem_if_ddr3a:.:dmaster:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="16.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a_dmaster" as="b2p" />
  <messages>
   <message level="Debug" culprit="top">queue size: 12 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="top:.:mem_if_ddr3a:.:dmaster:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="16.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a_dmaster" as="p2b" />
  <messages>
   <message level="Debug" culprit="top">queue size: 11 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="top:.:mem_if_ddr3a:.:dmaster:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="16.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a_dmaster" as="transacto" />
  <messages>
   <message level="Debug" culprit="top">queue size: 10 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="top:.:mem_if_ddr3a:.:dmaster:.:b2p_adapter"
   kind="channel_adapter"
   version="16.1"
   name="top_mem_if_ddr3a_dmaster_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a_dmaster" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="top">queue size: 9 starting:channel_adapter "submodules/top_mem_if_ddr3a_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="top:.:mem_if_ddr3a:.:dmaster:.:p2b_adapter"
   kind="channel_adapter"
   version="16.1"
   name="top_mem_if_ddr3a_dmaster_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mem_if_ddr3a_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a_dmaster" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="top">queue size: 8 starting:channel_adapter "submodules/top_mem_if_ddr3a_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_nextgen_ddr3_controller_core:16.1:AC_PARITY=false,AC_ROM_MR0=0110001110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0110101110000,AC_ROM_MR0_DLL_RESET_MIRR=0110011101000,AC_ROM_MR0_MIRR=0110001101001,AC_ROM_MR1=0000001000110,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000100110,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0001000011000,AC_ROM_MR2_MIRR=0001000011000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=60,AFI_BANKADDR_WIDTH=12,AFI_CLK_EN_WIDTH=4,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=4,AFI_DM_WIDTH=64,AFI_DQ_WIDTH=512,AFI_ODT_WIDTH=4,AFI_RATE_RATIO=4,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=32,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=32,AFI_WRITE_DQS_WIDTH=32,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=64,AVL_DATA_WIDTH=512,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=64,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=40,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Stratix V,DEVICE_FAMILY_PARAM=Stratix V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=8,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x000000000000000000,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=800.0,MEM_CLK_FREQ_MAX=800.0,MEM_CLK_MAX_NS=1.25,MEM_CLK_MAX_PS=1250.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=RZQ/7,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=15,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=15,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=15,MEM_RTT_NOM=RZQ/6,MEM_RTT_WR=RZQ/4,MEM_SRT=Normal,MEM_TCL=11,MEM_TDQSCK=1,MEM_TFAW=24,MEM_TFAW_NS=30.0,MEM_TINIT_CK=400000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=28,MEM_TRAS_NS=35.0,MEM_TRC=39,MEM_TRCD=11,MEM_TRCD_NS=13.75,MEM_TREFI=6240,MEM_TREFI_US=7.8,MEM_TRFC=128,MEM_TRFC_NS=160.0,MEM_TRP=11,MEM_TRP_NS=13.75,MEM_TRRD=5,MEM_TRRD_NS=6.0,MEM_TRTP=6,MEM_TRTP_NS=7.5,MEM_TWR=12,MEM_TWR_NS=15.0,MEM_TWTR=6,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=JEDEC,MEM_VERBOSE=true,MEM_WTCL=8,MEM_WTCL_INT=8,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=7,MR0_DLL=1,MR0_PD=0,MR0_WR=6,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=1,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=3,MR2_RTT_WR=1,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=true,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Quarter,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_CONFIG=0000000000000000,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=8,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=45,TIMING_TDQSCK=225,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=100,TIMING_TDQSS=0.25,TIMING_TDS=10,TIMING_TDSH=0.18,TIMING_TDSS=0.18,TIMING_TIH=120,TIMING_TIS=170,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6"
   instancePathKey="top:.:mem_if_ddr3a:.:c0:.:ng0"
   kind="altera_mem_if_nextgen_ddr3_controller_core"
   version="16.1"
   name="alt_mem_if_nextgen_ddr3_controller_core">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="512" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="512" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="39" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="4" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Stratix V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix V" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="15" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0110001101001" />
  <parameter name="MEM_TWTR" value="6" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="AFI_ODT_WIDTH" value="4" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="225" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="4" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="64" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0110101110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_TREFI" value="6240" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MEM_TRCD" value="11" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MEM_WTCL_INT" value="8" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="15" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="3" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000100110" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="12" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0110011101000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0110001110001" />
  <parameter name="MEM_TRAS" value="28" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="0001000011000" />
  <parameter name="AC_ROM_MR1" value="0000001000110" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="40" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="MEM_CLK_MAX_NS" value="1.25" />
  <parameter name="DWIDTH_RATIO" value="8" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="400000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="6" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1250.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="MEM_TRRD" value="5" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="AFI_WRANK_WIDTH" value="32" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MR1_ODS" value="1" />
  <parameter name="MEM_TRFC" value="128" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0001000011000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="32" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="AVL_BE_WIDTH" value="64" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="64" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="4" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="60" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="8" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x000000000000000000" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="32" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="11" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="7" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="6" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_TWR" value="12" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="24" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr3_controller_core/alt_mem_if_nextgen_ddr3_controller_core_hw.tcl" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a_c0" as="ng0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 6 starting:altera_mem_if_nextgen_ddr3_controller_core "submodules/alt_mem_if_nextgen_ddr3_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr3_controller_core</b> "<b>ng0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_mem_ddrx_mm_st_converter:16.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=512,AVL_NUM_SYMBOLS=64,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=8,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false"
   instancePathKey="top:.:mem_if_ddr3a:.:c0:.:a0"
   kind="alt_mem_ddrx_mm_st_converter"
   version="16.1"
   name="alt_mem_ddrx_mm_st_converter">
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="MAX_PENDING_READ_TRANSACTION" value="32" />
  <parameter name="AVL_DATA_WIDTH" value="512" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="AVL_BYTE_ENABLE" value="true" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="AVL_NUM_SYMBOLS" value="64" />
  <parameter name="CFG_DWIDTH_RATIO" value="8" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="top_mem_if_ddr3a_c0" as="a0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 5 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=258,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="top:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="top_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="258" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 2 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="top:.:mm_interconnect_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 1 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=514,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="top:.:mm_interconnect_0:.:avalon_st_adapter_006:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="514" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/xxpeng/DE5-NET-NEW/PCIE_DDR3/top/synthesis/submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="top_mm_interconnect_0_avalon_st_adapter_006"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="top">queue size: 0 starting:error_adapter "submodules/top_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
