<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Min Delay Analysis
</h1>
        <p>SmartTime Version 2025.1.0.14</p>
        <p>Microchip Technology Inc. - Microchip Libero Software Release 2025.1 (Version 2025.1.0.14)</p>
        <p>Date: Sat Sep  6 16:45:29 2025
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>PROC_SUBSYSTEM</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPFS095T</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCSG325</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>0.97 - 1.03 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_lt,fast_hv_lt,slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>12.500</td>
                <td>80.000</td>
                <td>0.072</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>REF_CLK_0</td>
                <td>20.000</td>
                <td>50.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>166.670</td>
                <td>6.000</td>
                <td>0.028</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td/>
            </tr>
        </table>
        <h2>Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[6]:CLK</td>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[6]:D</td>
                <td>0.149</td>
                <td>0.072</td>
                <td>2.105</td>
                <td>2.033</td>
                <td>0.071</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:CLK</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:D</td>
                <td>0.151</td>
                <td>0.078</td>
                <td>2.114</td>
                <td>2.036</td>
                <td>0.068</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:CLK</td>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[1]:D</td>
                <td>0.156</td>
                <td>0.080</td>
                <td>2.130</td>
                <td>2.050</td>
                <td>0.071</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[1]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[1]:D</td>
                <td>0.157</td>
                <td>0.084</td>
                <td>2.106</td>
                <td>2.022</td>
                <td>0.068</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:CLK</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:D</td>
                <td>0.158</td>
                <td>0.084</td>
                <td>2.108</td>
                <td>2.024</td>
                <td>0.068</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[6]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[6]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.105</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.033</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.072</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.680</td>
                <td>0.680</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.131</td>
                <td>0.811</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.087</td>
                <td>0.898</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.388</td>
                <td>1.286</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.116</td>
                <td>1.402</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.254</td>
                <td>1.656</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.038</td>
                <td>1.694</td>
                <td>470</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[6]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.262</td>
                <td>1.956</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg[6]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.076</td>
                <td>2.032</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[6]:D</td>
                <td>net</td>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/tx_hold_reg_Z[6]</td>
                <td/>
                <td>+</td>
                <td>0.073</td>
                <td>2.105</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.105</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.756</td>
                <td>0.756</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.143</td>
                <td>0.899</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.100</td>
                <td>0.999</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.426</td>
                <td>1.425</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.127</td>
                <td>1.552</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.277</td>
                <td>1.829</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.042</td>
                <td>1.871</td>
                <td>470</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[6]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.295</td>
                <td>2.166</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>-0.204</td>
                <td>1.962</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx_byte[6]:D</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.071</td>
                <td>2.033</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.033</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <h3>SET External Hold</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>External Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RX</td>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</td>
                <td>2.015</td>
                <td/>
                <td>2.015</td>
                <td/>
                <td>0.116</td>
                <td>1.356</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.015</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RX</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.449</td>
                <td>0.449</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>RX_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.449</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.262</td>
                <td>0.711</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</td>
                <td>net</td>
                <td>RX_c</td>
                <td/>
                <td>+</td>
                <td>1.304</td>
                <td>2.015</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.015</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.282</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.232</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.136</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.546</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.172</td>
                <td>N/C</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.388</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.060</td>
                <td>N/C</td>
                <td>46</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0_OUT0_FABCLK_0</td>
                <td/>
                <td>+</td>
                <td>0.439</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.116</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</td>
                <td>GPIO_OUT[3]</td>
                <td>2.448</td>
                <td/>
                <td>4.415</td>
                <td/>
                <td>4.415</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</td>
                <td>GPIO_OUT[2]</td>
                <td>2.449</td>
                <td/>
                <td>4.416</td>
                <td/>
                <td>4.416</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</td>
                <td>GPIO_OUT[0]</td>
                <td>2.632</td>
                <td/>
                <td>4.599</td>
                <td/>
                <td>4.599</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx:CLK</td>
                <td>TX</td>
                <td>2.722</td>
                <td/>
                <td>4.678</td>
                <td/>
                <td>4.678</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td>GPIO_OUT[1]</td>
                <td>2.827</td>
                <td/>
                <td>4.794</td>
                <td/>
                <td>4.794</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: GPIO_OUT[3]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.415</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.680</td>
                <td>0.680</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.131</td>
                <td>0.811</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.087</td>
                <td>0.898</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.388</td>
                <td>1.286</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.116</td>
                <td>1.402</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.254</td>
                <td>1.656</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.038</td>
                <td>1.694</td>
                <td>470</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.273</td>
                <td>1.967</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.073</td>
                <td>2.040</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[3]/U_IOTRI:D</td>
                <td>net</td>
                <td>GPIO_OUT_c[3]</td>
                <td/>
                <td>+</td>
                <td>0.701</td>
                <td>2.741</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[3]/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>0.261</td>
                <td>3.002</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[3]/U_IOPAD:D</td>
                <td>net</td>
                <td>GPIO_OUT_obuf[3]/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>3.002</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>GPIO_OUT_obuf[3]/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>1.413</td>
                <td>4.415</td>
                <td>0</td>
                <td>r</td>
            </tr>
            <tr>
                <td>GPIO_OUT[3]</td>
                <td>net</td>
                <td>GPIO_OUT[3]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>4.415</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.415</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>GPIO_OUT[3]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Removal (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[13]:ALn</td>
                <td>0.271</td>
                <td>0.279</td>
                <td>2.213</td>
                <td>1.934</td>
                <td>-0.034</td>
                <td>-0.026</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_Z[1]:ALn</td>
                <td>0.492</td>
                <td>0.463</td>
                <td>2.434</td>
                <td>1.971</td>
                <td>-0.032</td>
                <td>-0.061</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_Z[0]:ALn</td>
                <td>0.492</td>
                <td>0.463</td>
                <td>2.434</td>
                <td>1.971</td>
                <td>-0.032</td>
                <td>-0.061</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_Z[1]:ALn</td>
                <td>0.492</td>
                <td>0.463</td>
                <td>2.434</td>
                <td>1.971</td>
                <td>-0.032</td>
                <td>-0.061</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_Z[0]:ALn</td>
                <td>0.492</td>
                <td>0.463</td>
                <td>2.434</td>
                <td>1.971</td>
                <td>-0.032</td>
                <td>-0.061</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[13]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.213</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.934</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.279</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.680</td>
                <td>0.680</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.131</td>
                <td>0.811</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.087</td>
                <td>0.898</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.388</td>
                <td>1.286</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.116</td>
                <td>1.402</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.253</td>
                <td>1.655</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.038</td>
                <td>1.693</td>
                <td>1118</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.249</td>
                <td>1.942</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.072</td>
                <td>2.014</td>
                <td>865</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[13]:ALn</td>
                <td>net</td>
                <td>CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff</td>
                <td/>
                <td>+</td>
                <td>0.199</td>
                <td>2.213</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.213</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.756</td>
                <td>0.756</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.143</td>
                <td>0.899</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.100</td>
                <td>0.999</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.426</td>
                <td>1.425</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.127</td>
                <td>1.552</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.276</td>
                <td>1.828</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.042</td>
                <td>1.870</td>
                <td>1118</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[13]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.290</td>
                <td>2.160</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>-0.192</td>
                <td>1.968</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[13]:ALn</td>
                <td>Library removal time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>-0.034</td>
                <td>1.934</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.934</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <h3>SET External Removal</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Removal (ns)</th>
                <th>External Removal (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RESETn</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:ALn</td>
                <td>1.637</td>
                <td/>
                <td>1.637</td>
                <td/>
                <td>-0.058</td>
                <td>1.528</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>RESETn</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4[0]:ALn</td>
                <td>1.816</td>
                <td/>
                <td>1.816</td>
                <td/>
                <td>-0.057</td>
                <td>1.527</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>RESETn</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:ALn</td>
                <td>1.637</td>
                <td/>
                <td>1.637</td>
                <td/>
                <td>-0.058</td>
                <td>1.527</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>RESETn</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:ALn</td>
                <td>1.637</td>
                <td/>
                <td>1.637</td>
                <td/>
                <td>-0.058</td>
                <td>1.527</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>RESETn</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:ALn</td>
                <td>1.637</td>
                <td/>
                <td>1.637</td>
                <td/>
                <td>-0.058</td>
                <td>1.527</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RESETn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.637</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RESETn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESETn_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RESETn</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESETn_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.449</td>
                <td>0.449</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>RESETn_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>RESETn_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.449</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RESETn_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.262</td>
                <td>0.711</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D:A</td>
                <td>net</td>
                <td>RESETn_c</td>
                <td/>
                <td>+</td>
                <td>0.528</td>
                <td>1.239</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.118</td>
                <td>1.357</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:ALn</td>
                <td>net</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_INTERNAL_RST_i</td>
                <td/>
                <td>+</td>
                <td>0.280</td>
                <td>1.637</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.637</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.282</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.232</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.136</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.546</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.172</td>
                <td>N/C</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.388</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.060</td>
                <td>N/C</td>
                <td>46</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0_OUT0_FABCLK_0</td>
                <td/>
                <td>+</td>
                <td>0.407</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:ALn</td>
                <td>Library removal time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>-0.058</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET TCK to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h3>
        <p>No Path</p>
        <h2>Clock Domain REF_CLK_0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Hold</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Removal</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain TCK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Hold (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[26]:D</td>
                <td>0.838</td>
                <td>0.028</td>
                <td>7.671</td>
                <td>7.643</td>
                <td>0.140</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[29]:D</td>
                <td>0.839</td>
                <td>0.029</td>
                <td>7.672</td>
                <td>7.643</td>
                <td>0.140</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_ptr[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[7]:EN</td>
                <td>0.994</td>
                <td>0.031</td>
                <td>8.025</td>
                <td>7.994</td>
                <td>0.038</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_ptr[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[30]:EN</td>
                <td>0.680</td>
                <td>0.031</td>
                <td>5.206</td>
                <td>5.175</td>
                <td>0.021</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/wr_ptr[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram0_[27]:EN</td>
                <td>0.680</td>
                <td>0.031</td>
                <td>5.206</td>
                <td>5.175</td>
                <td>0.021</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[26]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.671</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.643</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.028</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>2.045</td>
                <td>2.045</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2</td>
                <td/>
                <td>+</td>
                <td>0.276</td>
                <td>2.321</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.222</td>
                <td>2.543</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_NET</td>
                <td/>
                <td>+</td>
                <td>0.102</td>
                <td>2.645</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.144</td>
                <td>2.789</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.342</td>
                <td>3.131</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.054</td>
                <td>3.185</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.447</td>
                <td>3.632</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.179</td>
                <td>3.811</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB_RNIKVH:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>2.397</td>
                <td>6.208</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB_RNIKVH:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.038</td>
                <td>6.246</td>
                <td>98</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[0]:CLK</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0_TGT_TCK_0</td>
                <td/>
                <td>+</td>
                <td>0.587</td>
                <td>6.833</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.128</td>
                <td>6.961</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR21_0_a2:B</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/irReg[0]</td>
                <td/>
                <td>+</td>
                <td>0.220</td>
                <td>7.181</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR21_0_a2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.064</td>
                <td>7.245</td>
                <td>26</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data[26]:A</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/shiftDR21</td>
                <td/>
                <td>+</td>
                <td>0.344</td>
                <td>7.589</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dtm_req_data[26]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.059</td>
                <td>7.648</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[26]:D</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/dtm_req_data[26]</td>
                <td/>
                <td>+</td>
                <td>0.023</td>
                <td>7.671</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.671</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>2.655</td>
                <td>2.655</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2</td>
                <td/>
                <td>+</td>
                <td>0.304</td>
                <td>2.959</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.256</td>
                <td>3.215</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_NET</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>3.327</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.158</td>
                <td>3.485</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.377</td>
                <td>3.862</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.064</td>
                <td>3.926</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.509</td>
                <td>4.435</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.232</td>
                <td>4.667</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB_RNIKVH:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>3.198</td>
                <td>7.865</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB_RNIKVH:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.046</td>
                <td>7.911</td>
                <td>98</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[26]:CLK</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0_TGT_TCK_0</td>
                <td/>
                <td>+</td>
                <td>1.257</td>
                <td>9.168</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>-1.665</td>
                <td>7.503</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/fifo_memory.gen_subsys_debug.u_subsys_debug_unit_0.debug_req_fifo.fifo_memory_ram1_[26]:D</td>
                <td>Library hold time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.140</td>
                <td>7.643</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.643</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Hold</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Removal (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr_synch[1]:ALn</td>
                <td>0.673</td>
                <td>0.698</td>
                <td>3.969</td>
                <td>3.271</td>
                <td>-0.032</td>
                <td>-0.007</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr_synch[0]:ALn</td>
                <td>0.673</td>
                <td>0.698</td>
                <td>3.969</td>
                <td>3.271</td>
                <td>-0.032</td>
                <td>-0.007</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_ptr[0]:ALn</td>
                <td>0.673</td>
                <td>0.698</td>
                <td>3.969</td>
                <td>3.271</td>
                <td>-0.032</td>
                <td>-0.007</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr[1]:ALn</td>
                <td>0.673</td>
                <td>0.698</td>
                <td>3.969</td>
                <td>3.271</td>
                <td>-0.032</td>
                <td>-0.007</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[0]:CLK</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr[0]:ALn</td>
                <td>0.673</td>
                <td>0.698</td>
                <td>3.969</td>
                <td>3.271</td>
                <td>-0.032</td>
                <td>-0.007</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr_synch[1]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.969</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>3.271</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.698</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>0.507</td>
                <td>0.507</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2</td>
                <td/>
                <td>+</td>
                <td>0.166</td>
                <td>0.673</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>0.814</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_NET</td>
                <td/>
                <td>+</td>
                <td>0.090</td>
                <td>0.904</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.108</td>
                <td>1.012</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.241</td>
                <td>1.253</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.038</td>
                <td>1.291</td>
                <td>18</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.290</td>
                <td>1.581</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.120</td>
                <td>1.701</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>0.954</td>
                <td>2.655</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.087</td>
                <td>2.742</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.252</td>
                <td>2.994</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.038</td>
                <td>3.032</td>
                <td>106</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[0]:CLK</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/TGT_TCK_GLB</td>
                <td/>
                <td>+</td>
                <td>0.264</td>
                <td>3.296</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/genblk1.rst_synch_reg[0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.072</td>
                <td>3.368</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_reset:B</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rst_synch_reg[0]</td>
                <td/>
                <td>+</td>
                <td>0.082</td>
                <td>3.450</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_reset:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.051</td>
                <td>3.501</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr_synch[1]:ALn</td>
                <td>net</td>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_reset_Z</td>
                <td/>
                <td>+</td>
                <td>0.468</td>
                <td>3.969</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.969</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>1.040</td>
                <td>1.040</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2</td>
                <td/>
                <td>+</td>
                <td>0.182</td>
                <td>1.222</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.162</td>
                <td>1.384</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_NET</td>
                <td/>
                <td>+</td>
                <td>0.099</td>
                <td>1.483</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.118</td>
                <td>1.601</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.266</td>
                <td>1.867</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.042</td>
                <td>1.909</td>
                <td>18</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.328</td>
                <td>2.237</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.154</td>
                <td>2.391</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>1.175</td>
                <td>3.566</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.095</td>
                <td>3.661</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:A</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.277</td>
                <td>3.938</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.043</td>
                <td>3.981</td>
                <td>106</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr_synch[1]:CLK</td>
                <td>net</td>
                <td>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/TGT_TCK_GLB</td>
                <td/>
                <td>+</td>
                <td>0.299</td>
                <td>4.280</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>-0.977</td>
                <td>3.303</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/wr_gray_ptr_synch[1]:ALn</td>
                <td>Library removal time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>-0.032</td>
                <td>3.271</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.271</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <h3>SET External Removal</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to TCK</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
