
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007516                       # Number of seconds simulated (Second)
simTicks                                   7516380000                       # Number of ticks simulated (Tick)
finalTick                                  7516380000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1859.98                       # Real time elapsed on the host (Second)
hostTickRate                                  4041103                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9097212                       # Number of bytes of host memory used (Byte)
simInsts                                     52374321                       # Number of instructions simulated (Count)
simOps                                       99952730                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    28158                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      53738                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        15032761                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       29773364                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   70145                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      28213247                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                111186                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             4855310                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          6685964                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              40984                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           14719862                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.916679                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.536840                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  8109252     55.09%     55.09% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   845440      5.74%     60.83% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   743255      5.05%     65.88% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1047343      7.12%     73.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   763683      5.19%     78.19% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   891099      6.05%     84.24% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1268944      8.62%     92.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   791391      5.38%     98.24% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   259455      1.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             14719862                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1243323     96.98%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    2      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   132      0.01%     96.99% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                  1016      0.08%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   15      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  20      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 27648      2.16%     99.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 8948      0.70%     99.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              751      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             250      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       106507      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     23864899     84.59%     84.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       121629      0.43%     85.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        40554      0.14%     85.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         8644      0.03%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         2556      0.01%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         7811      0.03%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        16045      0.06%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            8      0.00%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        17002      0.06%     85.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc        14931      0.05%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         2327      0.01%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            8      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2858329     10.13%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1108779      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        25451      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        17761      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      28213247                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.876784                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1282106                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.045443                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                72304416                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               34537859                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       27822868                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                   235232                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  161206                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          113003                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   29270229                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                      118617                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         28073377                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      2846415                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   139870                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           3962841                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       3388293                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     1116426                       # Number of stores executed (Count)
system.cpu0.numRate                          1.867480                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2439                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         312899                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   13093582                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     24988184                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.148101                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.148101                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.871003                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.871003                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  39949294                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 23456955                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                     153175                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                     85234                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   19129306                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  12181116                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 11051901                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       3067013                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      1216979                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       230232                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        70629                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                3995559                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3718146                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            83149                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2402875                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2398058                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.997995                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  49580                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                25                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          47988                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             38750                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            9238                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1668                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        4851868                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            83052                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     14041848                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.779551                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.883344                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        8870061     63.17%     63.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         955299      6.80%     69.97% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         328470      2.34%     72.31% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1022451      7.28%     79.59% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         274125      1.95%     81.54% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         312281      2.22%     83.77% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         207738      1.48%     85.25% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         167125      1.19%     86.44% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        1904298     13.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     14041848                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            13093582                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              24988184                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    3436572                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      2425878                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   3174458                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   24822985                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                44857                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        87208      0.35%      0.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     21248408     85.03%     85.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2405791      9.63%     95.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       994703      3.98%     99.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     24988184                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      1904298                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      3290611                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          3290611                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      3290611                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         3290611                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       430161                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         430161                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       430161                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        430161                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  24211780934                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  24211780934                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  24211780934                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  24211780934                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      3720772                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      3720772                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      3720772                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      3720772                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.115611                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.115611                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.115611                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.115611                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 56285.392990                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 56285.392990                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 56285.392990                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 56285.392990                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs       188203                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         8504                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        11744                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets          130                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     16.025460                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    65.415385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        70929                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            70929                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       296991                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       296991                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       296991                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       296991                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       133170                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       133170                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       133170                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       133170                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   7087183434                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   7087183434                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   7087183434                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   7087183434                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.035791                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.035791                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.035791                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.035791                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 53219.069115                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 53219.069115                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 53219.069115                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 53219.069115                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.replacements                125695                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      2312936                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        2312936                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       397129                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       397129                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  21978056000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  21978056000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      2710065                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      2710065                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.146539                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.146539                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 55342.359787                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 55342.359787                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       296967                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       296967                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       100162                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       100162                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   4887071000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   4887071000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.036959                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.036959                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 48791.667499                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 48791.667499                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data       977675                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        977675                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data        33032                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        33032                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   2233724934                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   2233724934                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      1010707                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      1010707                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.032682                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.032682                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 67623.060487                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 67623.060487                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           24                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           24                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        33008                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        33008                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   2200112434                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   2200112434                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.032658                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.032658                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 66653.915233                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 66653.915233                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          506.866107                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             3425371                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            126207                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             27.140896                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             198000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   506.866107                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.989973                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.989973                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           84                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          316                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           71                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3           41                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses           7567751                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses          7567751                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 1367269                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              8571927                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4157864                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               538900                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 83902                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2300830                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1562                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              31044922                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 7281                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           1376508                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      17246637                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    3995559                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2486388                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     13246434                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 170844                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1539                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         9800                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  1236268                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                12675                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          14719862                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.205404                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.223303                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 9265753     62.95%     62.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  269685      1.83%     64.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  511042      3.47%     68.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  531643      3.61%     71.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  230128      1.56%     73.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  243485      1.65%     75.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  748731      5.09%     80.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  408945      2.78%     82.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 2510450     17.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            14719862                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.265790                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.147270                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      1231601                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          1231601                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      1231601                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         1231601                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         4666                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           4666                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         4666                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          4666                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    380604998                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    380604998                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    380604998                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    380604998                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      1236267                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      1236267                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      1236267                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      1236267                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.003774                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.003774                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.003774                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.003774                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 81569.866695                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 81569.866695                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 81569.866695                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 81569.866695                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs         2027                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           28                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     72.392857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         3232                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             3232                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          920                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          920                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          920                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          920                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3746                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3746                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3746                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3746                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    308131999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    308131999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    308131999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    308131999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.003030                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.003030                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.003030                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.003030                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 82256.273091                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 82256.273091                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 82256.273091                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 82256.273091                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                  3232                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      1231601                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        1231601                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         4666                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         4666                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    380604998                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    380604998                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      1236267                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      1236267                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.003774                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.003774                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 81569.866695                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 81569.866695                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          920                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          920                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3746                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3746                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    308131999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    308131999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.003030                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.003030                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 82256.273091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 82256.273091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          505.665824                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             1235346                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3745                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            329.865421                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              95000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   505.665824                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.987629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.987629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          312                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          102                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           2476279                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          2476279                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    83902                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   3955953                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  209278                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              29843509                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1972                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 3067013                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                1216979                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                24384                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    39535                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  146178                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           250                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         53766                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        59044                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              112810                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                27974643                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               27935871                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 21667319                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 35664053                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.858333                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.607539                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                     102495                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 641135                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 165                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                250                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                206285                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  16                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  9408                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           2425878                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            17.188648                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           43.276471                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               2110486     87.00%     87.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               10265      0.42%     87.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               35151      1.45%     88.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                8980      0.37%     89.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                5431      0.22%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                8446      0.35%     89.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               16062      0.66%     90.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               34258      1.41%     91.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               68279      2.81%     94.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                1229      0.05%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109              1406      0.06%     94.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119              1014      0.04%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               584      0.02%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               679      0.03%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               877      0.04%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              2725      0.11%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              7323      0.30%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             13276      0.55%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             27027      1.11%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             64191      2.65%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              7440      0.31%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               579      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                76      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              60      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             656                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             2425878                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                2816504                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1116441                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3902                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2468                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                1237785                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     2001                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 83902                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 1600277                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                5322180                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         26530                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  4396560                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              3290413                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              30583880                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                64739                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                639982                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                456669                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               2024721                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents            212                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           39178981                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   78542976                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44521154                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   188318                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             31841892                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 7337075                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                   1346                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  2675708                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        41969412                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       60359167                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                13093582                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  24988184                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu1.numCycles                        15009320                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       29765544                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                   70211                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      28203998                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                111159                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             4847571                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          6687337                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved              41051                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           14694632                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.919340                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.536045                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  8078233     54.97%     54.97% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   848695      5.78%     60.75% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   747293      5.09%     65.84% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1049363      7.14%     72.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   763740      5.20%     78.17% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   891190      6.06%     84.24% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1268534      8.63%     92.87% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   790158      5.38%     98.25% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   257426      1.75%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             14694632                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                1241552     96.98%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    2      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     1      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     96.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   131      0.01%     96.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                  1012      0.08%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                   15      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  15      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 27485      2.15%     99.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 9020      0.70%     99.92% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead              756      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             243      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       106601      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     23857051     84.59%     84.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult       121629      0.43%     85.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        40538      0.14%     85.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         8601      0.03%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         2638      0.01%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         7817      0.03%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        16020      0.06%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            8      0.00%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        16994      0.06%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        14887      0.05%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         2299      0.01%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            7      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt           12      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            3      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      2856865     10.13%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      1108898      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        25451      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        17679      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      28203998                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.879099                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            1280232                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.045392                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                72259106                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               34522712                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       27814868                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   234913                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  160856                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          112864                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   29259181                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      118448                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         28064657                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2845013                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   139341                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3961570                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       3387119                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1116557                       # Number of stores executed (Count)
system.cpu1.numRate                          1.869815                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2449                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         314688                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                   13093582                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     24988184                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.146311                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.146311                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.872363                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.872363                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  39937128                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 23450007                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     153002                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                     85071                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   19123844                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  12175508                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 11048427                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       3066243                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1216769                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       230236                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        71299                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                3994962                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3717591                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            83128                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2402281                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2397511                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.998014                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  49559                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                25                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          47833                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             38734                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            9099                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1676                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        4844051                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            83111                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     14017462                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.782647                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.883574                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        8839836     63.06%     63.06% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         958066      6.83%     69.90% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         329279      2.35%     72.25% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1026550      7.32%     79.57% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         273489      1.95%     81.52% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         312726      2.23%     83.75% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         209122      1.49%     85.24% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         167560      1.20%     86.44% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1900834     13.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     14017462                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            13093582                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              24988184                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3436572                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2425878                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   3174458                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   24822985                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                44857                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        87208      0.35%      0.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     21248408     85.03%     85.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      2405791      9.63%     95.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       994703      3.98%     99.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     24988184                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1900834                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3290560                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3290560                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3290560                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3290560                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       429153                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         429153                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       429153                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        429153                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  23658269429                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  23658269429                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  23658269429                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  23658269429                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      3719713                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3719713                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      3719713                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3719713                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.115373                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.115373                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.115373                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.115373                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 55127.820216                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 55127.820216                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 55127.820216                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 55127.820216                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs       186471                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         7578                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        11702                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets          108                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     15.934968                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    70.166667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        70744                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            70744                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       295721                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       295721                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       295721                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       295721                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       133432                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       133432                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       133432                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       133432                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   7049562429                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   7049562429                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   7049562429                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   7049562429                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.035872                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.035872                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.035872                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.035872                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 52832.622077                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 52832.622077                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 52832.622077                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 52832.622077                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.replacements                125998                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      2312767                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        2312767                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       396239                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       396239                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  21433400500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  21433400500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2709006                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2709006                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.146267                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.146267                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 54092.102241                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 54092.102241                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       295700                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       295700                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       100539                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       100539                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   4858136000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   4858136000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.037113                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.037113                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 48320.910294                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 48320.910294                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data       977793                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        977793                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        32914                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        32914                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   2224868929                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   2224868929                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      1010707                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1010707                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.032565                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.032565                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 67596.430972                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 67596.430972                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data           21                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total           21                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        32893                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        32893                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   2191426429                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   2191426429                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.032545                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.032545                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 66622.881130                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 66622.881130                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          507.394330                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3425583                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            126510                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             27.077567                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             208000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   507.394330                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.991005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.991005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          396                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2           95                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           21                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           7565936                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          7565936                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1366100                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              8548244                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4157561                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               538774                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 83953                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             2299558                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1566                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              31035656                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 7289                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1376099                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      17246522                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    3994962                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2485804                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     13220991                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 170948                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                1587                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles        10316                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles          129                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                  1236446                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                12626                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          14694632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.209195                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.224843                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 9240285     62.88%     62.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  269790      1.84%     64.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  511220      3.48%     68.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  532312      3.62%     71.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  230090      1.57%     73.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  243347      1.66%     75.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  747427      5.09%     80.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  408802      2.78%     82.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2511359     17.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            14694632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.266165                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.149054                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1231692                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1231692                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1231692                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1231692                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         4754                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           4754                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         4754                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          4754                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst    382700499                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total    382700499                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst    382700499                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total    382700499                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1236446                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1236446                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1236446                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1236446                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.003845                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.003845                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.003845                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.003845                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 80500.736012                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total 80500.736012                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 80500.736012                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total 80500.736012                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs         1889                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs           28                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     67.464286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks         3314                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total             3314                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          928                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          928                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          928                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          928                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst         3826                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total         3826                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst         3826                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total         3826                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst    309867000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total    309867000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst    309867000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total    309867000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.003094                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.003094                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.003094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.003094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 80989.806587                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 80989.806587                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 80989.806587                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 80989.806587                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                  3314                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1231692                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1231692                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         4754                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         4754                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst    382700499                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total    382700499                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1236446                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1236446                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.003845                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.003845                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 80500.736012                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 80500.736012                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          928                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          928                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst         3826                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total         3826                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst    309867000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total    309867000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.003094                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.003094                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 80989.806587                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 80989.806587                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          506.379893                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1235518                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              3826                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            322.926817                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             100000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   506.379893                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.989023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.989023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          406                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          104                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2476718                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2476718                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    83953                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   3938116                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  210827                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              29835755                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                2034                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3066243                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1216769                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                24405                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    39553                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  147235                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           247                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         53687                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        59094                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              112781                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                27966648                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               27927732                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 21662650                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 35653319                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.860693                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.607591                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                     102707                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 640365                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 182                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                247                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                206075                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  9369                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2425878                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            16.840068                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           42.396699                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2110489     87.00%     87.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               10433      0.43%     87.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               35777      1.47%     88.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                9154      0.38%     89.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                5554      0.23%     89.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                9082      0.37%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               17356      0.72%     90.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               36937      1.52%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               69889      2.88%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                1112      0.05%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109              1072      0.04%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               830      0.03%     95.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               467      0.02%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               649      0.03%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               840      0.03%     95.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              2700      0.11%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              7203      0.30%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             12419      0.51%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             25205      1.04%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             61341      2.53%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              6660      0.27%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               553      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                84      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              59      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             627                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2425878                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2815561                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1116573                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3899                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     2467                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1238051                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     2079                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 83953                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1600080                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                5262160                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         26687                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  4395237                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              3326515                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              30573454                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                63763                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                646284                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                453513                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               2058480                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents            216                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           39164620                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   78519762                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                44508173                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   188270                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             31841892                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 7322728                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                   1346                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  2683061                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        41940660                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       60342635                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                13093582                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  24988184                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu2.numCycles                        15014734                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       29769389                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                   70219                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      28208703                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                111397                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             4851403                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined          6686269                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved              41059                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           14698390                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              1.919170                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.537127                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                  8086174     55.01%     55.01% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   846372      5.76%     60.77% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   745523      5.07%     65.84% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1047915      7.13%     72.97% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   762106      5.18%     78.16% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   891697      6.07%     84.23% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  1268729      8.63%     92.86% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   790735      5.38%     98.24% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                   259139      1.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             14698390                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                1243653     96.99%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     1      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     96.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   133      0.01%     97.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     97.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                  1015      0.08%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                   15      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                  15      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                 27566      2.15%     99.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                 8871      0.69%     99.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead              756      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite             243      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass       106566      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     23860634     84.59%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult       121629      0.43%     85.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        40482      0.14%     85.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd         8639      0.03%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt         2482      0.01%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd         7806      0.03%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu        16040      0.06%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            8      0.00%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt        16980      0.06%     85.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc        14925      0.05%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift         2324      0.01%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd           10      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt           12      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            4      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      2857901     10.13%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      1109003      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead        25523      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite        17735      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      28208703                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        1.878735                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            1282268                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.045456                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                72274354                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               34530045                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       27818962                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                   235107                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                  161198                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses          112888                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   29265858                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                      118547                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         28069101                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      2845991                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                   139602                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           3962610                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       3387453                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     1116619                       # Number of stores executed (Count)
system.cpu2.numRate                          1.869437                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                           2488                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         316344                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.committedInsts                   13093594                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     24988205                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              1.146724                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         1.146724                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.872050                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.872050                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  39944712                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 23453632                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                     153039                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                     85197                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   19125863                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  12179435                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 11049976                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       3066542                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      1216852                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       229952                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        73338                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                3994857                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          3717531                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect            83121                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             2402353                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                2397490                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.997976                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                  49542                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                23                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups          47914                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits             38759                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            9155                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted         1659                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts        4847814                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts            83109                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     14020956                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     1.782204                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.884494                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0        8849551     63.12%     63.12% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         953591      6.80%     69.92% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         328101      2.34%     72.26% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        1025112      7.31%     79.57% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         273503      1.95%     81.52% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         312398      2.23%     83.75% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         207910      1.48%     85.23% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         166706      1.19%     86.42% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1904084     13.58%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     14020956                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            13093594                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              24988205                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    3436575                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      2425880                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   3174462                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   24823006                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                44857                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass        87208      0.35%      0.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     21248426     85.03%     85.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      2405793      9.63%     95.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       994704      3.98%     99.86% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     24988205                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1904084                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      3292067                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          3292067                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      3292067                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         3292067                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       428565                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         428565                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       428565                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        428565                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data  23934166432                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  23934166432                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data  23934166432                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  23934166432                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      3720632                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      3720632                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      3720632                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      3720632                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.115186                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.115186                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.115186                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.115186                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 55847.226050                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMissLatency::total 55847.226050                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 55847.226050                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::total 55847.226050                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.blockedCycles::no_mshrs       187684                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         7519                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs        11757                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           96                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     15.963596                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    78.322917                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        71029                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            71029                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data       295168                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total       295168                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data       295168                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total       295168                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       133397                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       133397                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       133397                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       133397                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data   7057506932                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total   7057506932                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data   7057506932                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total   7057506932                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.035853                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.035853                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.035853                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.035853                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 52906.039356                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 52906.039356                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 52906.039356                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 52906.039356                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.replacements                125954                       # number of replacements (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      2314273                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        2314273                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       395651                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       395651                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data  21710801000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  21710801000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      2709924                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      2709924                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.146001                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.146001                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 54873.615889                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 54873.615889                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data       295141                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total       295141                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       100510                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       100510                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data   4867662500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total   4867662500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.037090                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.037090                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 48429.633867                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 48429.633867                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data       977794                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total        977794                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        32914                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        32914                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data   2223365432                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total   2223365432                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      1010708                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      1010708                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.032565                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.032565                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 67550.751413                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 67550.751413                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data           27                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total           27                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data        32887                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        32887                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data   2189844432                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total   2189844432                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.032539                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.032539                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 66586.931979                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 66586.931979                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          507.447957                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             3427014                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            126466                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             27.098303                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick             218000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   507.447957                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.991109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.991109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1          365                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          141                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses           7567730                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses          7567730                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1367941                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles              8548329                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  4159767                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               538407                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 83946                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             2300392                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                 1573                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              31041998                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 7381                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           1378230                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      17245990                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    3994857                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           2485791                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     13222551                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 170938                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                1594                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles        10329                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles          181                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                  1236332                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                12679                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          14698390                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             2.208416                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            3.224517                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 9244925     62.90%     62.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  269887      1.84%     64.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  509987      3.47%     68.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  532535      3.62%     71.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  230034      1.57%     73.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  243670      1.66%     75.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  747925      5.09%     80.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  408764      2.78%     82.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 2510663     17.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            14698390                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.266062                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       1.148604                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      1231652                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          1231652                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      1231652                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         1231652                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst         4679                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           4679                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst         4679                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          4679                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst    382264998                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total    382264998                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst    382264998                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total    382264998                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      1236331                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      1236331                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      1236331                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      1236331                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.003785                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.003785                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.003785                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.003785                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 81698.011968                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMissLatency::total 81698.011968                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 81698.011968                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::total 81698.011968                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.blockedCycles::no_mshrs         1875                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs     78.125000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         3247                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             3247                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst          919                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total          919                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst          919                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total          919                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst         3760                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total         3760                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst         3760                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total         3760                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst    310614999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total    310614999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst    310614999                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total    310614999                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.003041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.003041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.003041                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.003041                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 82610.372074                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 82610.372074                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 82610.372074                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 82610.372074                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.replacements                  3247                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      1231652                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        1231652                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst         4679                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         4679                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst    382264998                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total    382264998                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      1236331                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      1236331                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.003785                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.003785                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 81698.011968                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 81698.011968                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst          919                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total          919                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst         3760                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total         3760                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst    310614999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total    310614999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.003041                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.003041                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 82610.372074                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 82610.372074                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          506.329484                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1235412                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              3760                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs            328.567021                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick             105000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   506.329484                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.988925                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.988925                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::1          400                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3           95                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           2476422                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          2476422                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                    83946                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   3945329                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  211860                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              29839608                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                1991                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 3066542                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                1216852                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                24410                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                    39781                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  148305                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           237                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect         53743                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect        59106                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts              112849                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                27970852                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               27931850                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 21663949                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 35660316                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       1.860296                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.607509                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                     102404                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 640662                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                 170                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                237                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                206157                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                  9404                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2425880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            17.024695                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           42.975586                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               2111287     87.03%     87.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               11092      0.46%     87.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               36467      1.50%     88.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                9222      0.38%     89.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                5130      0.21%     89.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                8154      0.34%     89.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               15536      0.64%     90.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               34346      1.42%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               68498      2.82%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                1144      0.05%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109              1206      0.05%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119               865      0.04%     94.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               552      0.02%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               564      0.02%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149               827      0.03%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              2688      0.11%     95.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              7446      0.31%     95.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             13534      0.56%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             26505      1.09%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             62731      2.59%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209              7323      0.30%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               562      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               107      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239                19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows              57      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2425880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2816175                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                1116635                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3892                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     2463                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1237938                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                     2067                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 83946                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1601085                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                5302427                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles         26044                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  4397883                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles              3287005                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              30580648                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                62974                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                643307                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                449328                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents               2025117                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents            204                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands           39175541                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   78536296                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                44517783                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                   188466                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             31841920                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 7333621                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                   1345                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  2676386                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        41944688                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       60350507                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                13093594                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  24988205                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu3.numCycles                        15003708                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       29770436                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                   70147                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      28211612                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                111326                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             4852426                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined          6679152                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved              40987                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           14690736                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              1.920368                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.537784                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                  8079164     54.99%     54.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   845832      5.76%     60.75% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   745660      5.08%     65.83% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1045615      7.12%     72.95% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   764800      5.21%     78.15% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   890801      6.06%     84.22% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  1267264      8.63%     92.84% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   791974      5.39%     98.23% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                   259626      1.77%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             14690736                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                1243906     96.95%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    2      0.00%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     1      0.00%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     96.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                   129      0.01%     96.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                  1019      0.08%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                   15      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                  21      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                 27654      2.16%     99.19% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                 9348      0.73%     99.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead              753      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite             245      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass       106318      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     23863533     84.59%     84.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult       121628      0.43%     85.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        40526      0.14%     85.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd         8642      0.03%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt         2502      0.01%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd         7836      0.03%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu        16035      0.06%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            8      0.00%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt        17055      0.06%     85.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc        14950      0.05%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift         2330      0.01%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            7      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            3      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      2858220     10.13%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      1108819      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead        25465      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite        17725      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      28211612                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        1.880309                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            1283093                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.045481                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                72273111                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               34532175                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       27821940                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                   235268                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                  161064                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses          113134                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   29269750                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                      118637                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         28072084                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      2846301                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                   139528                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           3962754                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       3388023                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     1116453                       # Number of stores executed (Count)
system.cpu3.numRate                          1.871010                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                           2416                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                         312972                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.committedInsts                   13093563                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     24988157                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              1.145884                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         1.145884                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.872688                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.872688                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  39949254                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 23456363                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                     153435                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                     85415                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   19128788                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  12181425                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 11050887                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       3066774                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      1216536                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       226028                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        66621                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                3995334                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          3718309                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect            83112                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             2403019                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                2398215                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.998001                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                  49599                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                26                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups          47653                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits             38760                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses            8893                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted         1659                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        4848799                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts            83079                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     14013175                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     1.783190                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.885597                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        8843364     63.11%     63.11% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         955431      6.82%     69.93% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         326519      2.33%     72.26% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        1021813      7.29%     79.55% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         272897      1.95%     81.49% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         312949      2.23%     83.73% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         208182      1.49%     85.21% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         167336      1.19%     86.41% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1904684     13.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     14013175                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            13093563                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              24988157                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    3436565                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      2425874                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   3174455                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   24822958                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                44857                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass        87208      0.35%      0.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     21248388     85.03%     85.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead      2405787      9.63%     95.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       994700      3.98%     99.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     24988157                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1904684                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      3285766                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          3285766                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      3285766                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         3285766                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       435216                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         435216                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       435216                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        435216                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data  24075116431                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  24075116431                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data  24075116431                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  24075116431                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      3720982                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      3720982                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      3720982                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      3720982                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.116963                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.116963                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.116963                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.116963                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 55317.627181                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMissLatency::total 55317.627181                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 55317.627181                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::total 55317.627181                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.blockedCycles::no_mshrs       190027                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         7395                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        11809                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           96                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     16.091710                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets    77.031250                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        71112                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            71112                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data       301769                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       301769                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data       301769                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       301769                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       133447                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       133447                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       133447                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       133447                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data   7068107931                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total   7068107931                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data   7068107931                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total   7068107931                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.035863                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.035863                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.035863                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.035863                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 52965.656261                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 52965.656261                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 52965.656261                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 52965.656261                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.replacements                125940                       # number of replacements (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      2308200                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        2308200                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data       402078                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       402078                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data  21836004000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  21836004000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      2710278                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      2710278                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.148353                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.148353                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 54307.880560                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 54307.880560                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data       301748                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       301748                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       100330                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       100330                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data   4862697000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total   4862697000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.037018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.037018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 48467.028805                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 48467.028805                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data       977566                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total        977566                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        33138                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        33138                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data   2239112431                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   2239112431                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.032787                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.032787                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 67569.329199                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 67569.329199                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu3.data           21                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total           21                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        33117                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        33117                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data   2205410931                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total   2205410931                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.032766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.032766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 66594.526406                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 66594.526406                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          507.847862                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             3420733                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            126452                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             27.051632                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick             228000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   507.847862                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.991890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.991890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          383                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          116                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           7568416                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          7568416                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1366290                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles              8542972                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  4161325                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               536233                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                 83916                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             2300565                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                 1549                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              31042012                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 7263                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           1375039                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      17247227                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    3995334                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           2486574                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     13218326                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 170854                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                1561                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles        10150                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles          197                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                  1236643                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                12643                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          14690736                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.209843                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            3.225151                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 9236711     62.87%     62.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  269770      1.84%     64.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  511096      3.48%     68.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  531567      3.62%     71.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  229817      1.56%     73.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  243573      1.66%     75.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  748148      5.09%     80.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  408903      2.78%     82.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 2511151     17.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            14690736                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.266290                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       1.149531                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      1231978                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1231978                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      1231978                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1231978                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst         4665                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total           4665                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst         4665                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total          4665                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst    379329997                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total    379329997                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst    379329997                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total    379329997                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      1236643                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1236643                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      1236643                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1236643                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.003772                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.003772                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.003772                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.003772                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 81314.040086                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMissLatency::total 81314.040086                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 81314.040086                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::total 81314.040086                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.blockedCycles::no_mshrs         1726                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs           29                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     59.517241                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks         3246                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total             3246                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst          907                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total          907                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst          907                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total          907                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst         3758                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total         3758                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst         3758                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total         3758                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst    307362498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total    307362498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst    307362498                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total    307362498                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.003039                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.003039                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.003039                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.003039                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 81788.849920                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 81788.849920                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 81788.849920                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 81788.849920                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.replacements                  3246                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      1231978                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1231978                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst         4665                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total         4665                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst    379329997                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total    379329997                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      1236643                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1236643                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.003772                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.003772                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 81314.040086                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 81314.040086                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst          907                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total          907                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst         3758                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total         3758                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst    307362498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total    307362498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.003039                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.003039                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 81788.849920                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 81788.849920                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          505.320112                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1235736                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs              3758                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            328.828100                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick             110000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   505.320112                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.986953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.986953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1          390                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          119                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           2477044                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          2477044                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                    83916                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   3939379                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  216379                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              29840583                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                2057                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 3066774                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                1216536                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                24386                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                    39417                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  153087                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           236                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect         53824                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect        59075                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts              112899                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                27973883                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               27935074                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 21670985                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 35666138                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       1.861878                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.607607                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                     102435                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 640900                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                 175                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                236                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                205845                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                  9367                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2425874                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            17.119978                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           42.860274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               2105066     86.78%     86.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               11323      0.47%     87.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               36317      1.50%     88.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                8953      0.37%     89.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                5282      0.22%     89.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                8923      0.37%     89.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               17748      0.73%     90.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               37794      1.56%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               70058      2.89%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                1187      0.05%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109              1090      0.04%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119               832      0.03%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129               541      0.02%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139               604      0.02%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149               926      0.04%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159              2621      0.11%     95.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              7396      0.30%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             12904      0.53%     96.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             26141      1.08%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             62505      2.58%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209              6876      0.28%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               600      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229                91      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows              60      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value             625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2425874                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                2816597                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                1116470                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3909                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     2454                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1238217                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                     2054                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                 83916                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1599018                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                5286749                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles         26293                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  4397962                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles              3296798                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              30580405                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                63180                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                642478                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                456581                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents               2031255                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents            200                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands           39176087                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   78536233                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                44517974                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                   188587                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             31841857                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 7334230                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                   1344                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  2663746                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        41937244                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       60352503                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                13093563                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  24988157                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   456                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                 36242                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   514                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 36650                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                   441                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                 36890                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                   493                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                 36266                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    147952                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  456                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                36242                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  514                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                36650                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                  441                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                36890                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                  493                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                36266                       # number of overall hits (Count)
system.l2.overallHits::total                   147952                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                3289                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data               89965                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                3310                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data               89860                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                3316                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data               89576                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                3264                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data               90186                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  372766                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               3289                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data              89965                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst               3310                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data              89860                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst               3316                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data              89576                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst               3264                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data              90186                       # number of overall misses (Count)
system.l2.overallMisses::total                 372766                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      297470500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data     6391764998                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst      298398000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data     6349764498                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst      300057000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data     6355275500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst      296188998                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data     6371905495                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        26660824989                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     297470500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data    6391764998                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst     298398000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data    6349764498                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst     300057000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data    6355275500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst     296188998                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data    6371905495                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       26660824989                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              3745                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            126207                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst              3824                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            126510                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst              3757                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            126466                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst              3757                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            126452                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                520718                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             3745                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           126207                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst             3824                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           126510                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst             3757                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           126466                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst             3757                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           126452                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               520718                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.878238                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.712837                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.865586                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.710300                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.882619                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.708301                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.868778                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.713203                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.715869                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.878238                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.712837                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.865586                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.710300                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.882619                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.708301                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.868778                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.713203                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.715869                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 90444.055944                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu0.data 71047.240571                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.inst 90150.453172                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.data 70662.858869                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu2.inst 90487.635706                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu2.data 70948.418103                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu3.inst 90744.178309                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu3.data 70652.933881                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    71521.611384                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.inst 90444.055944                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.data 71047.240571                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.inst 90150.453172                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.data 70662.858869                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu2.inst 90487.635706                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu2.data 70948.418103                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu3.inst 90744.178309                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu3.data 70652.933881                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   71521.611384                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                 198                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                  22                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                      9                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               217198                       # number of writebacks (Count)
system.l2.writebacks::total                    217198                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu0.inst            3289                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data           89965                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst            3310                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data           89860                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst            3316                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data           89576                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst            3264                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data           90186                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              372766                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           3289                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data          89965                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst           3310                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data          89860                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst           3316                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data          89576                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst           3264                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data          90186                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             372766                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    264590500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data   5492114998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst    265298000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data   5451164498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst    266897000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data   5459515500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst    263548998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data   5470045495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    22933174989                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    264590500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data   5492114998                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst    265298000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data   5451164498                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst    266897000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data   5459515500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst    263548998                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data   5470045495                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   22933174989                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.878238                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.712837                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.865586                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.710300                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.882619                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.708301                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.868778                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.713203                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.715869                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.878238                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.712837                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.865586                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.710300                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.882619                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.708301                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.868778                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.713203                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.715869                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 80447.096382                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 61047.240571                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 80150.453172                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 60662.858869                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 80487.635706                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 60948.418103                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst 80744.178309                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 60652.933881                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 61521.638210                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 80447.096382                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 61047.240571                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 80150.453172                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 60662.858869                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 80487.635706                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 60948.418103                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst 80744.178309                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 60652.933881                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 61521.638210                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         417159                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        72693                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          72693                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            456                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            514                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst            441                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst            493                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1904                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         3289                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst         3310                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst         3316                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst         3264                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            13179                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    297470500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst    298398000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst    300057000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst    296188998                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   1192114498                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         3745                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst         3824                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst         3757                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst         3757                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          15083                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.878238                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.865586                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.882619                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.868778                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.873765                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 90444.055944                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 90150.453172                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 90487.635706                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 90744.178309                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 90455.611048                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         3289                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst         3310                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst         3316                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst         3264                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        13179                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    264590500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst    265298000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst    266897000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst    263548998                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   1060334498                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.878238                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.865586                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.882619                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.868778                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.873765                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 80447.096382                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 80150.453172                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 80487.635706                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst 80744.178309                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 80456.369831                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data              1197                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data              1269                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data              1245                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data              1217                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  4928                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data           24848                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           24702                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data           24713                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data           24906                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               99169                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data   2059151000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data   2050409500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data   2049435500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data   2063682000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     8222678000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data         26045                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         25971                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data         25958                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data         26123                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            104097                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.954041                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.951138                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.952038                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.953413                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.952660                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 82869.888925                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 83005.809246                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 82929.450087                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 82858.829198                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 82915.810384                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data        24848                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data        24702                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data        24713                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data        24906                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           99169                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data   1810671000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data   1803389500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data   1802305500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data   1814622000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   7230988000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.954041                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.951138                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.952038                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.953413                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.952660                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 72869.888925                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 73005.809246                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 72929.450087                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 72858.829198                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 72915.810384                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data         35045                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data         35381                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data         35645                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data         35049                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            141120                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data        65117                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data        65158                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data        64863                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data        65280                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          260418                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data   4332613998                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data   4299354998                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data   4305840000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data   4308223495                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  17246032491                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       100162                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       100539                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       100508                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       100329                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        401538                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.650117                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.648087                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.645352                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.650659                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.648551                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 66535.835465                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 65983.532306                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 66383.608529                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 65996.070695                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 66224.425696                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu0.data        65117                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data        65158                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data        64863                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data        65280                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       260418                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data   3681443998                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data   3647774998                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data   3657210000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data   3655423495                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  14641852491                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.650117                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.648087                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.645352                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.650659                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.648551                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 56535.835465                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 55983.532306                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 56383.608529                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 55996.070695                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 56224.425696                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data             6950                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data             6921                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data             6928                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data             6990                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                27789                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data             19                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data              7                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu2.data             10                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu3.data             10                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 46                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu0.data        38500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu2.data        38500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu3.data        37500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        114500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu0.data         6969                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data         6928                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data         6938                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data         7000                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            27835                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.002726                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.001010                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu2.data     0.001441                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu3.data     0.001429                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.001653                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu0.data  2026.315789                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu2.data         3850                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu3.data         3750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  2489.130435                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu0.data           19                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu1.data            7                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu2.data           10                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu3.data           10                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             46                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data       817000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu1.data       197500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu2.data       276000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu3.data       275000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      1565500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.002726                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu1.data     0.001010                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu2.data     0.001441                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu3.data     0.001429                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.001653                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        43000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu1.data 28214.285714                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu2.data        27600                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu3.data        27500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 34032.608696                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        13028                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            13028                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        13028                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        13028                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       283814                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           283814                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       283814                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       283814                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2044.101500                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       992380                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     419207                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.367279                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       84500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     233.838463                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst        9.751579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      439.286665                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst       11.365664                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      439.172756                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst       11.266658                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data      458.468089                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        9.696109                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data      431.255518                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.114179                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.004762                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.214495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.005550                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.214440                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.005501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.223861                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.004734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.210574                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.998096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  306                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1742                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4679779                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4679779                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.inst                   247                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 37224                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   271                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 37778                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.inst                   252                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.data                 37218                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.inst                   239                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.data                 37946                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                    151175                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                  247                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                37224                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  271                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                37778                       # number of overall hits (Count)
system.l3.overallHits::cpu2.inst                  252                       # number of overall hits (Count)
system.l3.overallHits::cpu2.data                37218                       # number of overall hits (Count)
system.l3.overallHits::cpu3.inst                  239                       # number of overall hits (Count)
system.l3.overallHits::cpu3.data                37946                       # number of overall hits (Count)
system.l3.overallHits::total                   151175                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                3042                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               52741                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                3039                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data               52082                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.inst                3064                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.data               52358                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.inst                3025                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.data               52240                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                  221591                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               3042                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              52741                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst               3039                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data              52082                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.inst               3064                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.data              52358                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.inst               3025                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.data              52240                       # number of overall misses (Count)
system.l3.overallMisses::total                 221591                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      224206000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     3880739002                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst      224304500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data     3831718001                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.inst      226131000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.data     3852451500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.inst      223548002                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.data     3844077004                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total        16307175009                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     224206000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    3880739002                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst     224304500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data    3831718001                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.inst     226131000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.data    3852451500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.inst     223548002                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.data    3844077004                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total       16307175009                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              3289                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             89965                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst              3310                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             89860                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.inst              3316                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.data             89576                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.inst              3264                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.data             90186                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                372766                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             3289                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            89965                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst             3310                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            89860                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.inst             3316                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.data            89576                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.inst             3264                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.data            90186                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total               372766                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.924901                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.586239                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.918127                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.579590                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.inst          0.924005                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.data          0.584509                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.inst          0.926777                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.data          0.579247                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.594451                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.924901                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.586239                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.918127                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.579590                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.inst         0.924005                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.data         0.584509                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.inst         0.926777                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.data         0.579247                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.594451                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 73703.484550                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.data 73581.066002                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.inst 73808.654163                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.data 73570.869033                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.inst 73802.545692                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.data 73579.042362                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.inst 73900.165950                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.data 73584.934992                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    73591.323695                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.inst 73703.484550                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.data 73581.066002                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.inst 73808.654163                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.data 73570.869033                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.inst 73802.545692                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.data 73579.042362                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.inst 73900.165950                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.data 73584.934992                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   73591.323695                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                87603                       # number of writebacks (Count)
system.l3.writebacks::total                     87603                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu0.inst            3042                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           52741                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst            3039                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data           52082                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.inst            3064                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.data           52358                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.inst            3025                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.data           52240                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total              221591                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           3042                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          52741                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst           3039                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data          52082                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.inst           3064                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.data          52358                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.inst           3025                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.data          52240                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total             221591                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    175550000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   3036883002                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst    175680500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data   2998406001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.inst    177107000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.data   3014723500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.inst    175148002                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.data   3008237004                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total    12761735009                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    175550000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   3036883002                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst    175680500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data   2998406001                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.inst    177107000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.data   3014723500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.inst    175148002                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.data   3008237004                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total   12761735009                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.924901                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.586239                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.918127                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.579590                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.inst      0.924005                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.data      0.584509                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.inst      0.926777                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.data      0.579247                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.594451                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.924901                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.586239                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.918127                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.579590                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.inst     0.924005                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.data     0.584509                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.inst     0.926777                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.data     0.579247                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.594451                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 57708.744247                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 57581.066002                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 57808.654163                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 57570.869033                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.inst 57802.545692                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.data 57579.042362                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.inst 57900.165950                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.data 57584.934992                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 57591.395901                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 57708.744247                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 57581.066002                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 57808.654163                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 57570.869033                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.inst 57802.545692                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.data 57579.042362                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.inst 57900.165950                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.data 57584.934992                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 57591.395901                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                         207317                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks         6599                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total           6599                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data              5030                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data              4944                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu2.data              4982                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu3.data              5062                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                 20018                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           19818                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data           19758                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu2.data           19731                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu3.data           19844                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               79151                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   1453020500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data   1448816500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu2.data   1446850000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu3.data   1455734000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     5804421000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         24848                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data         24702                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu2.data         24713                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.data         24906                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             99169                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.797569                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.799854                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu2.data      0.798406                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu3.data      0.796756                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.798143                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 73318.220809                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 73328.094949                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu2.data 73328.771983                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu3.data 73358.899415                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 73333.514422                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        19818                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data        19758                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu2.data        19731                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu3.data        19844                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           79151                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   1135932500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data   1132688500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu2.data   1131154000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu3.data   1138230000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   4538005000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.797569                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.799854                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu2.data     0.798406                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu3.data     0.796756                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.798143                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 57318.220809                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 57328.094949                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu2.data 57328.771983                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu3.data 57358.899415                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 57333.514422                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst           247                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         32194                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           271                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         32834                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.inst           252                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.data         32236                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.inst           239                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.data         32884                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total            131157                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         3042                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data        32923                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst         3039                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data        32324                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.inst         3064                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.data        32627                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.inst         3025                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.data        32396                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          142440                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    224206000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data   2427718502                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst    224304500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data   2382901501                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.inst    226131000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.data   2405601500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.inst    223548002                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.data   2388343004                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  10502754009                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         3289                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data        65117                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst         3310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data        65158                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.inst         3316                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.data        64863                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.inst         3264                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.data        65280                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        273597                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.924901                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.505598                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.918127                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.496086                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.inst     0.924005                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.data     0.503014                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.inst     0.926777                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.data     0.496262                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.520620                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 73703.484550                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 73739.285667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 73808.654163                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 73719.264355                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.inst 73802.545692                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.data 73730.392007                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.inst 73900.165950                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.data 73723.391900                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 73734.583045                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         3042                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data        32923                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst         3039                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data        32324                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.inst         3064                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.data        32627                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.inst         3025                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.data        32396                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       142440                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    175550000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data   1900950502                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst    175680500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data   1865717501                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.inst    177107000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.data   1883569500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.inst    175148002                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.data   1870007004                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total   8223730009                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.924901                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.505598                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.918127                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.496086                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.inst     0.924005                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.data     0.503014                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.inst     0.926777                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.data     0.496262                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.520620                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 57708.744247                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 57739.285667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 57808.654163                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 57719.264355                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.inst 57802.545692                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.data 57730.392007                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.inst 57900.165950                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.data 57723.391900                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 57734.695373                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data                7                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data                7                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu2.data               10                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu3.data               10                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                   34                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data             12                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                 12                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.accesses::cpu0.data           19                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu2.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu3.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total               46                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.631579                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.260870                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMisses::cpu0.data           12                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total             12                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data       298500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total       298500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.631579                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.260870                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data        24875                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total        24875                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks       217198                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           217198                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       217198                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       217198                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 16060.906674                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       745178                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                     223701                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       3.331134                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       68000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks     160.380112                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      163.837417                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data     3822.820053                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst      163.005748                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data     3825.021059                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst      171.284114                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data     3820.794900                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst      161.061404                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data     3772.701867                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.009789                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.010000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.233326                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.009949                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.233461                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.010454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.233203                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.009830                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.230267                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.980280                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  190                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 4737                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 9560                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 1897                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   12252341                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                  12252341                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu0.inst          194688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu0.data         3375424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.inst          194496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.data         3333248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu2.inst          196096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu2.data         3350912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu3.inst          193600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu3.data         3343360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total            14181824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu0.inst       194688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu1.inst       194496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu2.inst       196096                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu3.inst       193600                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          778880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      5606592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          5606592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu0.inst             3042                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu0.data            52741                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.inst             3039                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.data            52082                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu2.inst             3064                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu2.data            52358                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu3.inst             3025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu3.data            52240                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total               221591                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          87603                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total               87603                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu0.inst           25901830                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu0.data          449075752                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.inst           25876286                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.data          443464540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu2.inst           26089155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu2.data          445814608                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu3.inst           25757080                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu3.data          444809869                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1886789119                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu0.inst       25901830                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu1.inst       25876286                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu2.inst       26089155                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu3.inst       25757080                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total          103624351                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks        745916518                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total             745916518                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks        745916518                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.inst          25901830                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.data         449075752                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.inst          25876286                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.data         443464540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu2.inst          26089155                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu2.data         445814608                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu3.inst          25757080                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu3.data         444809869                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            2632705638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              142439                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         87603                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            117111                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                12                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              79151                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             79151                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         142440                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       647907                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       647907                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  647907                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port     19788352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total     19788352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 19788352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             270342                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   270342    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               270342                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy           916658744                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1107950000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         493999                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       223674                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             416627                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       501666                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        13039                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           428936                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq            27835                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp           27835                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            104097                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           104097                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          15090                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        401538                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        10722                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       392047                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        10964                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       392874                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        10764                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       392762                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port        10761                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       392844                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1613738                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       446464                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     12616704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port       456832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     12624256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port       448256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     12639680                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port       448192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     12644096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                52324480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          427022                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  13942976                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            975588                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.135266                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.342116                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  843660     86.48%     86.48% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  131892     13.52%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      36      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              975588                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          829459487                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5625484                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         194025465                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy          5642988                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        194492790                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy           5747483                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         194520348                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy           5645489                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         194475815                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1065200                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       544464                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          131877                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       131841                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           36                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp             273596                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty       304801                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict           281494                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq               46                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp              46                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             99169                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            99169                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        273597                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.l2.mem_side_port::system.l3.cpu_side_port      1124601                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.l2.mem_side_port::system.l3.cpu_side_port     37757632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                          207317                       # Total snoops (Count)
system.tol3bus.snoopTraffic                   5606592                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            580129                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.016989                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.129231                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  570273     98.30%     98.30% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                    9856      1.70%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              580129                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   7516380000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          593093010                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         559170500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        751790                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests       379052                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops            9856                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops         9856                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
