-- generated by newgenasym Thu Feb 12 15:22:11 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity psf1621 is
    port (    
	CT:        INOUT  STD_LOGIC;    
	MCT:       INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC5:       INOUT  STD_LOGIC;    
	NC6:       INOUT  STD_LOGIC;    
	\rd+\:     INOUT  STD_LOGIC;    
	\rd-\:     INOUT  STD_LOGIC;    
	\rx+\:     INOUT  STD_LOGIC;    
	\rx-\:     INOUT  STD_LOGIC;    
	\td+\:     INOUT  STD_LOGIC;    
	\td-\:     INOUT  STD_LOGIC;    
	\tx+\:     INOUT  STD_LOGIC;    
	\tx-\:     INOUT  STD_LOGIC);
end psf1621;
