<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_icache.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__ll__icache_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32h5xx_ll_icache.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h5xx__ll__icache_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion ------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef STM32H5xx_LL_ICACHE_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define STM32H5xx_LL_ICACHE_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes -----------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h5xx_8h.html">stm32h5xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined(ICACHE)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#if defined(ICACHE_CRRx_REN)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>{</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  uint32_t BaseAddress;              </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  uint32_t RemapAddress;             </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  uint32_t Size;                     </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  uint32_t TrafficRoute;             </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  uint32_t OutputBurstType;          </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>} LL_ICACHE_RegionTypeDef;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#endif </span><span class="comment">/*  ICACHE_CRRx_REN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/* Exported constants -------------------------------------------------------*/</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define LL_ICACHE_1WAY                 0U                </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define LL_ICACHE_2WAYS                ICACHE_CR_WAYSEL  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define LL_ICACHE_MONITOR_HIT          ICACHE_CR_HITMEN                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define LL_ICACHE_MONITOR_MISS         ICACHE_CR_MISSMEN                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define LL_ICACHE_MONITOR_ALL          (ICACHE_CR_HITMEN | ICACHE_CR_MISSMEN) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#define LL_ICACHE_SR_BUSYF             ICACHE_SR_BUSYF     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define LL_ICACHE_SR_BSYENDF           ICACHE_SR_BSYENDF   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define LL_ICACHE_SR_ERRF              ICACHE_SR_ERRF      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define LL_ICACHE_FCR_CBSYENDF         ICACHE_FCR_CBSYENDF </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define LL_ICACHE_FCR_CERRF            ICACHE_FCR_CERRF    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define LL_ICACHE_IER_BSYENDIE         ICACHE_IER_BSYENDIE </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define LL_ICACHE_IER_ERRIE            ICACHE_IER_ERRIE    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#if defined(ICACHE_CRRx_REN)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define LL_ICACHE_REGION_0             0U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define LL_ICACHE_REGION_1             1U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define LL_ICACHE_REGION_2             2U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define LL_ICACHE_REGION_3             3U  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define LL_ICACHE_REGIONSIZE_2MB       1U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define LL_ICACHE_REGIONSIZE_4MB       2U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define LL_ICACHE_REGIONSIZE_8MB       3U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define LL_ICACHE_REGIONSIZE_16MB      4U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define LL_ICACHE_REGIONSIZE_32MB      5U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define LL_ICACHE_REGIONSIZE_64MB      6U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define LL_ICACHE_REGIONSIZE_128MB     7U  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define LL_ICACHE_MASTER1_PORT         0U                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define LL_ICACHE_MASTER2_PORT         ICACHE_CRRx_MSTSEL  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define LL_ICACHE_OUTPUT_BURST_WRAP    0U                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define LL_ICACHE_OUTPUT_BURST_INCR    ICACHE_CRRx_HBURST  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#endif </span><span class="comment">/*  ICACHE_CRRx_REN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/* Exported macros ----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define LL_ICACHE_WriteReg(__REG__, __VALUE__) WRITE_REG(ICACHE-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define LL_ICACHE_ReadReg(__REG__) READ_REG(ICACHE-&gt;__REG__)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>{</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>);</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>}</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>{</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>}</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_IsEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>{</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>}</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_SetMode(uint32_t Mode)</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>{</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeac79a2a054a52370b94669fbd8490d9">ICACHE_CR_WAYSEL</a>, Mode);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>}</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_GetMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>{</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeac79a2a054a52370b94669fbd8490d9">ICACHE_CR_WAYSEL</a>));</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>}</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_Invalidate(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>{</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga88d2292c6e7db36a285326e5211367ab">ICACHE_CR_CACHEINV</a>);</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>}</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_EnableMonitors(uint32_t Monitors)</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>{</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, Monitors);</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>}</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_DisableMonitors(uint32_t Monitors)</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>{</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, Monitors);</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>}</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_IsEnabledMonitors(uint32_t Monitors)</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>{</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, Monitors) == (Monitors)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>}</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_ResetMonitors(uint32_t Monitors)</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>{</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <span class="comment">/* Reset */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, (Monitors &lt;&lt; 2U));</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <span class="comment">/* Release reset */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CR, (Monitors &lt;&lt; 2U));</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>}</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_GetHitMonitor(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>{</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;HMONR);</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>}</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_GetMissMonitor(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>{</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;MMONR);</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>}</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_EnableIT_BSYEND(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>{</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;IER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32c24210562893f6b4c941e34cf2ca05">ICACHE_IER_BSYENDIE</a>);</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>}</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_DisableIT_BSYEND(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>{</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;IER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32c24210562893f6b4c941e34cf2ca05">ICACHE_IER_BSYENDIE</a>);</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>}</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_IsEnabledIT_BSYEND(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>{</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;IER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32c24210562893f6b4c941e34cf2ca05">ICACHE_IER_BSYENDIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32c24210562893f6b4c941e34cf2ca05">ICACHE_IER_BSYENDIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>}</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_EnableIT_ERR(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>{</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;IER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaccea1667d9a59bc9d15f0da4a7634b56">ICACHE_IER_ERRIE</a>);</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>}</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_DisableIT_ERR(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>{</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;IER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaccea1667d9a59bc9d15f0da4a7634b56">ICACHE_IER_ERRIE</a>);</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>}</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_IsEnabledIT_ERR(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>{</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;IER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaccea1667d9a59bc9d15f0da4a7634b56">ICACHE_IER_ERRIE</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaccea1667d9a59bc9d15f0da4a7634b56">ICACHE_IER_ERRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>}</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_IsActiveFlag_BUSY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>{</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;SR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7de649912e83d5ba30f0c3ccf44796a3">ICACHE_SR_BUSYF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7de649912e83d5ba30f0c3ccf44796a3">ICACHE_SR_BUSYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>}</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_IsActiveFlag_BSYEND(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>{</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;SR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ee3b4e8528785b1c13e7b6cff28188b">ICACHE_SR_BSYENDF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ee3b4e8528785b1c13e7b6cff28188b">ICACHE_SR_BSYENDF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>}</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_IsActiveFlag_ERR(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>{</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;SR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9062c9b7bdc725bf3d1bab6d77e6851e">ICACHE_SR_ERRF</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9062c9b7bdc725bf3d1bab6d77e6851e">ICACHE_SR_ERRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>}</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_ClearFlag_BSYEND(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>{</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;FCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad68c5c4fffe2f9c5d71e45720ca39b15">ICACHE_FCR_CBSYENDF</a>);</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>}</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_ClearFlag_ERR(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>{</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;FCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4d50197e928d8eaac9aa0c8aa3e13b">ICACHE_FCR_CERRF</a>);</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>}</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">#if defined(ICACHE_CRRx_REN)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_EnableRegion(uint32_t Region)</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>{</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa899186eef16c30d31579dc813a7638">ICACHE_CRRx_REN</a>);</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>}</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_DisableRegion(uint32_t Region)</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>{</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>            <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa899186eef16c30d31579dc813a7638">ICACHE_CRRx_REN</a>);</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>}</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_IsEnabledRegion(uint32_t Region)</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>{</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>                    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa899186eef16c30d31579dc813a7638">ICACHE_CRRx_REN</a>) == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa899186eef16c30d31579dc813a7638">ICACHE_CRRx_REN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>}</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_SetRegionBaseAddress(uint32_t Region, uint32_t Address)</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>{</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gace766a65a06b7600abda056c64fc6e22">ICACHE_CRRx_BASEADDR</a>, ((Address &amp; 0x1FFFFFFFU) &gt;&gt; 21U));</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>}</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_GetRegionBaseAddress(uint32_t Region)</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>{</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>                   <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gace766a65a06b7600abda056c64fc6e22">ICACHE_CRRx_BASEADDR</a>) &lt;&lt; 21U);</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>}</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_SetRegionRemapAddress(uint32_t Region, uint32_t Address)</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>{</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga384ad661ec7f2cb375b181d3d92f5078">ICACHE_CRRx_REMAPADDR</a>, ((Address &gt;&gt; 21U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba860d15124136c57cde3706b385fd79">ICACHE_CRRx_REMAPADDR_Pos</a>));</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>}</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_GetRegionRemapAddress(uint32_t Region)</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>{</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>                    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga384ad661ec7f2cb375b181d3d92f5078">ICACHE_CRRx_REMAPADDR</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba860d15124136c57cde3706b385fd79">ICACHE_CRRx_REMAPADDR_Pos</a>) &lt;&lt; 21U);</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>}</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_SetRegionSize(uint32_t Region, uint32_t Size)</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>{</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7fec879488580ef5570d26c92b01cb1c">ICACHE_CRRx_RSIZE</a>, (Size &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga76e3fa1b80f6128db21beeb6417cbbb9">ICACHE_CRRx_RSIZE_Pos</a>));</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>}</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_GetRegionSize(uint32_t Region)</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>{</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>                   <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7fec879488580ef5570d26c92b01cb1c">ICACHE_CRRx_RSIZE</a>) &gt;&gt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga76e3fa1b80f6128db21beeb6417cbbb9">ICACHE_CRRx_RSIZE_Pos</a>);</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>}</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_SetRegionOutputBurstType(uint32_t Region, uint32_t Type)</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>{</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b98ac5e624c3ab63e72a6f60919c18e">ICACHE_CRRx_HBURST</a>, Type);</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>}</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_GetRegionOutputBurstType(uint32_t Region)</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>{</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>                   <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b98ac5e624c3ab63e72a6f60919c18e">ICACHE_CRRx_HBURST</a>));</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>}</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ICACHE_SetRegionMasterPort(uint32_t Region, uint32_t Port)</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>{</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac97df4eff06e11ba2d90abfb3759f90d">ICACHE_CRRx_MSTSEL</a>, Port);</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>}</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ICACHE_GetRegionMasterPort(uint32_t Region)</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>{</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <span class="keywordflow">return</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(&amp;(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a>-&gt;CRR0) + (1U * Region))), \</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>                   <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac97df4eff06e11ba2d90abfb3759f90d">ICACHE_CRRx_MSTSEL</a>));</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>}</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span> </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="keywordtype">void</span> LL_ICACHE_ConfigRegion(uint32_t Region, <span class="keyword">const</span> LL_ICACHE_RegionTypeDef *<span class="keyword">const</span> pICACHE_RegionStruct);</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">#endif </span><span class="comment">/*  ICACHE_CRRx_REN */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">#endif </span><span class="comment">/* ICACHE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>}</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H5xx_LL_ICACHE_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00064">cmsis_armcc.h:64</a></div></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00290">core_armv81mml.h:290</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00161">stm32h5xx.h:161</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0ce1e398fd5e133e9426677a147f9c5f"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ce1e398fd5e133e9426677a147f9c5f">ICACHE</a></div><div class="ttdeci">#define ICACHE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03188">stm32h563xx.h:3188</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga32c24210562893f6b4c941e34cf2ca05"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32c24210562893f6b4c941e34cf2ca05">ICACHE_IER_BSYENDIE</a></div><div class="ttdeci">#define ICACHE_IER_BSYENDIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11674">stm32h563xx.h:11674</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga384ad661ec7f2cb375b181d3d92f5078"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga384ad661ec7f2cb375b181d3d92f5078">ICACHE_CRRx_REMAPADDR</a></div><div class="ttdeci">#define ICACHE_CRRx_REMAPADDR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11712">stm32h563xx.h:11712</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3ee3b4e8528785b1c13e7b6cff28188b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ee3b4e8528785b1c13e7b6cff28188b">ICACHE_SR_BSYENDF</a></div><div class="ttdeci">#define ICACHE_SR_BSYENDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11666">stm32h563xx.h:11666</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5a4d50197e928d8eaac9aa0c8aa3e13b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4d50197e928d8eaac9aa0c8aa3e13b">ICACHE_FCR_CERRF</a></div><div class="ttdeci">#define ICACHE_FCR_CERRF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11685">stm32h563xx.h:11685</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga76e3fa1b80f6128db21beeb6417cbbb9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga76e3fa1b80f6128db21beeb6417cbbb9">ICACHE_CRRx_RSIZE_Pos</a></div><div class="ttdeci">#define ICACHE_CRRx_RSIZE_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11701">stm32h563xx.h:11701</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7de649912e83d5ba30f0c3ccf44796a3"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7de649912e83d5ba30f0c3ccf44796a3">ICACHE_SR_BUSYF</a></div><div class="ttdeci">#define ICACHE_SR_BUSYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11663">stm32h563xx.h:11663</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7fec879488580ef5570d26c92b01cb1c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7fec879488580ef5570d26c92b01cb1c">ICACHE_CRRx_RSIZE</a></div><div class="ttdeci">#define ICACHE_CRRx_RSIZE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11703">stm32h563xx.h:11703</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga88d2292c6e7db36a285326e5211367ab"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga88d2292c6e7db36a285326e5211367ab">ICACHE_CR_CACHEINV</a></div><div class="ttdeci">#define ICACHE_CR_CACHEINV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11643">stm32h563xx.h:11643</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8b98ac5e624c3ab63e72a6f60919c18e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b98ac5e624c3ab63e72a6f60919c18e">ICACHE_CRRx_HBURST</a></div><div class="ttdeci">#define ICACHE_CRRx_HBURST</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11718">stm32h563xx.h:11718</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9062c9b7bdc725bf3d1bab6d77e6851e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9062c9b7bdc725bf3d1bab6d77e6851e">ICACHE_SR_ERRF</a></div><div class="ttdeci">#define ICACHE_SR_ERRF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11669">stm32h563xx.h:11669</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaa899186eef16c30d31579dc813a7638"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa899186eef16c30d31579dc813a7638">ICACHE_CRRx_REN</a></div><div class="ttdeci">#define ICACHE_CRRx_REN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11709">stm32h563xx.h:11709</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab45282a94f6e7225c1d5c8965f035531"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab45282a94f6e7225c1d5c8965f035531">ICACHE_CR_EN</a></div><div class="ttdeci">#define ICACHE_CR_EN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11640">stm32h563xx.h:11640</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaba860d15124136c57cde3706b385fd79"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba860d15124136c57cde3706b385fd79">ICACHE_CRRx_REMAPADDR_Pos</a></div><div class="ttdeci">#define ICACHE_CRRx_REMAPADDR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11710">stm32h563xx.h:11710</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac97df4eff06e11ba2d90abfb3759f90d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac97df4eff06e11ba2d90abfb3759f90d">ICACHE_CRRx_MSTSEL</a></div><div class="ttdeci">#define ICACHE_CRRx_MSTSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11715">stm32h563xx.h:11715</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaccea1667d9a59bc9d15f0da4a7634b56"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaccea1667d9a59bc9d15f0da4a7634b56">ICACHE_IER_ERRIE</a></div><div class="ttdeci">#define ICACHE_IER_ERRIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11677">stm32h563xx.h:11677</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gace766a65a06b7600abda056c64fc6e22"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gace766a65a06b7600abda056c64fc6e22">ICACHE_CRRx_BASEADDR</a></div><div class="ttdeci">#define ICACHE_CRRx_BASEADDR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11700">stm32h563xx.h:11700</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad68c5c4fffe2f9c5d71e45720ca39b15"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad68c5c4fffe2f9c5d71e45720ca39b15">ICACHE_FCR_CBSYENDF</a></div><div class="ttdeci">#define ICACHE_FCR_CBSYENDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11682">stm32h563xx.h:11682</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaeac79a2a054a52370b94669fbd8490d9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeac79a2a054a52370b94669fbd8490d9">ICACHE_CR_WAYSEL</a></div><div class="ttdeci">#define ICACHE_CR_WAYSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11646">stm32h563xx.h:11646</a></div></div>
<div class="ttc" id="astm32h5xx_8h_html"><div class="ttname"><a href="stm32h5xx_8h.html">stm32h5xx.h</a></div><div class="ttdoc">CMSIS STM32H5xx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6fe25a8774aa16aa41e19fdc2b8f0421.html">Inc</a></li><li class="navelem"><a class="el" href="stm32h5xx__ll__icache_8h.html">stm32h5xx_ll_icache.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
