Protel Design System Design Rule Check
PCB File : C:\Users\kien\Downloads\altium_final\Final_Project\final_pcb.PcbDoc
Date     : 12/5/2023
Time     : 9:05:30 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1.27mm) (Preferred=0.762mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-1(83.365mm,32.376mm) on Top Layer And Pad U-2(82.095mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-10(71.935mm,32.376mm) on Top Layer And Pad U-11(70.665mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-10(71.935mm,32.376mm) on Top Layer And Pad U-9(73.205mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-11(70.665mm,32.376mm) on Top Layer And Pad U-12(69.395mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-12(69.395mm,32.376mm) on Top Layer And Pad U-13(68.125mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-13(68.125mm,32.376mm) on Top Layer And Pad U-14(66.855mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-16(65.855mm,28.321mm) on Top Layer And Pad U-17(65.855mm,27.051mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-16(65.855mm,28.321mm) on Top Layer And Pad U-C(65.855mm,29.591mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-17(65.855mm,27.051mm) on Top Layer And Pad U-18(65.855mm,25.781mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-18(65.855mm,25.781mm) on Top Layer And Pad U-19(65.855mm,24.511mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-19(65.855mm,24.511mm) on Top Layer And Pad U-20(65.855mm,23.241mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-2(82.095mm,32.376mm) on Top Layer And Pad U-3(80.825mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-20(65.855mm,23.241mm) on Top Layer And Pad U-21(65.855mm,21.971mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-21(65.855mm,21.971mm) on Top Layer And Pad U-22(65.855mm,20.701mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-22(65.855mm,20.701mm) on Top Layer And Pad U-23(65.855mm,19.431mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-23(65.855mm,19.431mm) on Top Layer And Pad U-24(65.855mm,18.161mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-25(66.855mm,15.376mm) on Top Layer And Pad U-26(68.125mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-26(68.125mm,15.376mm) on Top Layer And Pad U-27(69.395mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-27(69.395mm,15.376mm) on Top Layer And Pad U-28(70.665mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-28(70.665mm,15.376mm) on Top Layer And Pad U-29(71.935mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-29(71.935mm,15.376mm) on Top Layer And Pad U-30(73.205mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-3(80.825mm,32.376mm) on Top Layer And Pad U-4(79.555mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-30(73.205mm,15.376mm) on Top Layer And Pad U-31(74.475mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-31(74.475mm,15.376mm) on Top Layer And Pad U-32(75.745mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-32(75.745mm,15.376mm) on Top Layer And Pad U-33(77.015mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-33(77.015mm,15.376mm) on Top Layer And Pad U-34(78.285mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-34(78.285mm,15.376mm) on Top Layer And Pad U-35(79.555mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-35(79.555mm,15.376mm) on Top Layer And Pad U-36(80.825mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-36(80.825mm,15.376mm) on Top Layer And Pad U-37(82.095mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-37(82.095mm,15.376mm) on Top Layer And Pad U-38(83.365mm,15.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-4(79.555mm,32.376mm) on Top Layer And Pad U-5(78.285mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-5(78.285mm,32.376mm) on Top Layer And Pad U-6(77.015mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-6(77.015mm,32.376mm) on Top Layer And Pad U-7(75.745mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-7(75.745mm,32.376mm) on Top Layer And Pad U-8(74.475mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U-8(74.475mm,32.376mm) on Top Layer And Pad U-9(73.205mm,32.376mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad USB1-1(35.684mm,5.08mm) on Top Layer And Pad USB1-2(36.334mm,5.08mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad USB1-2(36.334mm,5.08mm) on Top Layer And Pad USB1-3(36.984mm,5.08mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad USB1-3(36.984mm,5.08mm) on Top Layer And Pad USB1-4(37.634mm,5.08mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad USB1-4(37.634mm,5.08mm) on Top Layer And Pad USB1-5(38.284mm,5.08mm) on Top Layer [Top Solder] Mask Sliver [0.15mm]
Rule Violations :39

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad B1-1(13.081mm,22.352mm) on Top Layer And Track (12.318mm,23.052mm)(13.843mm,23.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad B1-4(13.081mm,18.542mm) on Top Layer And Text "C16" (11.836mm,16.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C10-1(62.033mm,24.133mm) on Top Layer And Track (60.854mm,23.448mm)(61.311mm,23.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C10-1(62.033mm,24.133mm) on Top Layer And Track (60.854mm,24.819mm)(61.311mm,24.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C10-1(62.033mm,24.133mm) on Top Layer And Track (61.454mm,23.241mm)(62.84mm,23.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C10-1(62.033mm,24.133mm) on Top Layer And Track (61.454mm,25.019mm)(62.84mm,25.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C10-1(62.033mm,24.133mm) on Top Layer And Track (62.84mm,23.241mm)(62.84mm,25.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C10-2(60.133mm,24.133mm) on Top Layer And Track (59.334mm,23.241mm)(59.334mm,25.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C10-2(60.133mm,24.133mm) on Top Layer And Track (59.334mm,23.241mm)(60.679mm,23.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C10-2(60.133mm,24.133mm) on Top Layer And Track (59.334mm,25.019mm)(60.679mm,25.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C10-2(60.133mm,24.133mm) on Top Layer And Track (60.854mm,23.448mm)(61.311mm,23.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C10-2(60.133mm,24.133mm) on Top Layer And Track (60.854mm,24.819mm)(61.311mm,24.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C1-1(83.242mm,36.96mm) on Top Layer And Track (82.063mm,36.275mm)(82.52mm,36.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C1-1(83.242mm,36.96mm) on Top Layer And Track (82.063mm,37.646mm)(82.52mm,37.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C1-1(83.242mm,36.96mm) on Top Layer And Track (82.663mm,36.068mm)(84.049mm,36.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C1-1(83.242mm,36.96mm) on Top Layer And Track (82.663mm,37.846mm)(84.049mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C1-1(83.242mm,36.96mm) on Top Layer And Track (84.049mm,36.068mm)(84.049mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C11-1(62.033mm,17.529mm) on Top Layer And Track (60.854mm,16.844mm)(61.311mm,16.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C11-1(62.033mm,17.529mm) on Top Layer And Track (60.854mm,18.215mm)(61.311mm,18.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C11-1(62.033mm,17.529mm) on Top Layer And Track (61.454mm,16.637mm)(62.84mm,16.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C11-1(62.033mm,17.529mm) on Top Layer And Track (61.454mm,18.415mm)(62.84mm,18.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C11-1(62.033mm,17.529mm) on Top Layer And Track (62.84mm,16.637mm)(62.84mm,18.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C11-2(60.133mm,17.529mm) on Top Layer And Track (59.334mm,16.637mm)(59.334mm,18.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C11-2(60.133mm,17.529mm) on Top Layer And Track (59.334mm,16.637mm)(60.679mm,16.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C11-2(60.133mm,17.529mm) on Top Layer And Track (59.334mm,18.415mm)(60.679mm,18.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C11-2(60.133mm,17.529mm) on Top Layer And Track (60.854mm,16.844mm)(61.311mm,16.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C11-2(60.133mm,17.529mm) on Top Layer And Track (60.854mm,18.215mm)(61.311mm,18.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(81.342mm,36.96mm) on Top Layer And Track (80.543mm,36.068mm)(80.543mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C1-2(81.342mm,36.96mm) on Top Layer And Track (80.543mm,36.068mm)(81.888mm,36.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C1-2(81.342mm,36.96mm) on Top Layer And Track (80.543mm,37.846mm)(81.888mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C1-2(81.342mm,36.96mm) on Top Layer And Track (82.063mm,36.275mm)(82.52mm,36.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C1-2(81.342mm,36.96mm) on Top Layer And Track (82.063mm,37.646mm)(82.52mm,37.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C12-1(58.744mm,14.602mm) on Top Layer And Track (57.937mm,13.716mm)(57.937mm,15.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C12-1(58.744mm,14.602mm) on Top Layer And Track (57.937mm,13.716mm)(59.323mm,13.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C12-1(58.744mm,14.602mm) on Top Layer And Track (57.937mm,15.494mm)(59.323mm,15.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C12-1(58.744mm,14.602mm) on Top Layer And Track (59.466mm,13.916mm)(59.923mm,13.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C12-1(58.744mm,14.602mm) on Top Layer And Track (59.466mm,15.287mm)(59.923mm,15.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C12-2(60.644mm,14.602mm) on Top Layer And Track (59.466mm,13.916mm)(59.923mm,13.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C12-2(60.644mm,14.602mm) on Top Layer And Track (59.466mm,15.287mm)(59.923mm,15.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C12-2(60.644mm,14.602mm) on Top Layer And Track (60.098mm,13.716mm)(61.443mm,13.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C12-2(60.644mm,14.602mm) on Top Layer And Track (60.098mm,15.494mm)(61.443mm,15.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C12-2(60.644mm,14.602mm) on Top Layer And Track (61.443mm,13.716mm)(61.443mm,15.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C13-1(41.278mm,9.087mm) on Top Layer And Track (40.386mm,8.28mm)(40.386mm,9.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C13-1(41.278mm,9.087mm) on Top Layer And Track (40.386mm,8.28mm)(42.164mm,8.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C13-1(41.278mm,9.087mm) on Top Layer And Track (40.593mm,9.809mm)(40.593mm,10.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C13-1(41.278mm,9.087mm) on Top Layer And Track (41.964mm,9.809mm)(41.964mm,10.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C13-1(41.278mm,9.087mm) on Top Layer And Track (42.164mm,8.28mm)(42.164mm,9.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C13-2(41.278mm,10.987mm) on Top Layer And Track (40.386mm,10.441mm)(40.386mm,11.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C13-2(41.278mm,10.987mm) on Top Layer And Track (40.386mm,11.786mm)(42.164mm,11.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C13-2(41.278mm,10.987mm) on Top Layer And Track (40.593mm,9.809mm)(40.593mm,10.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C13-2(41.278mm,10.987mm) on Top Layer And Track (41.964mm,9.809mm)(41.964mm,10.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C13-2(41.278mm,10.987mm) on Top Layer And Track (42.164mm,10.441mm)(42.164mm,11.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C14-1(28.124mm,17.275mm) on Top Layer And Track (26.945mm,16.59mm)(27.402mm,16.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C14-1(28.124mm,17.275mm) on Top Layer And Track (26.945mm,17.961mm)(27.402mm,17.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C14-1(28.124mm,17.275mm) on Top Layer And Track (27.545mm,16.383mm)(28.931mm,16.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C14-1(28.124mm,17.275mm) on Top Layer And Track (27.545mm,18.161mm)(28.931mm,18.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C14-1(28.124mm,17.275mm) on Top Layer And Track (28.931mm,16.383mm)(28.931mm,18.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-2(26.224mm,17.275mm) on Top Layer And Track (25.425mm,16.383mm)(25.425mm,18.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C14-2(26.224mm,17.275mm) on Top Layer And Track (25.425mm,16.383mm)(26.77mm,16.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C14-2(26.224mm,17.275mm) on Top Layer And Track (25.425mm,18.161mm)(26.77mm,18.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C14-2(26.224mm,17.275mm) on Top Layer And Track (26.945mm,16.59mm)(27.402mm,16.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C14-2(26.224mm,17.275mm) on Top Layer And Track (26.945mm,17.961mm)(27.402mm,17.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C15-1(22.101mm,12.768mm) on Top Layer And Track (21.209mm,11.961mm)(21.209mm,13.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C15-1(22.101mm,12.768mm) on Top Layer And Track (21.209mm,11.961mm)(22.987mm,11.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C15-1(22.101mm,12.768mm) on Top Layer And Track (21.416mm,13.489mm)(21.416mm,13.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C15-1(22.101mm,12.768mm) on Top Layer And Track (22.787mm,13.489mm)(22.787mm,13.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C15-1(22.101mm,12.768mm) on Top Layer And Track (22.987mm,11.961mm)(22.987mm,13.347mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C15-2(22.101mm,14.668mm) on Top Layer And Track (21.209mm,14.122mm)(21.209mm,15.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C15-2(22.101mm,14.668mm) on Top Layer And Track (21.209mm,15.466mm)(22.987mm,15.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C15-2(22.101mm,14.668mm) on Top Layer And Track (21.416mm,13.489mm)(21.416mm,13.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C15-2(22.101mm,14.668mm) on Top Layer And Track (22.787mm,13.489mm)(22.787mm,13.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C15-2(22.101mm,14.668mm) on Top Layer And Track (22.987mm,14.122mm)(22.987mm,15.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C16-1(12.57mm,14.659mm) on Top Layer And Track (11.684mm,14.08mm)(11.684mm,15.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C16-1(12.57mm,14.659mm) on Top Layer And Track (11.684mm,15.466mm)(13.462mm,15.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C16-1(12.57mm,14.659mm) on Top Layer And Track (11.884mm,13.481mm)(11.884mm,13.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C16-1(12.57mm,14.659mm) on Top Layer And Track (13.255mm,13.481mm)(13.255mm,13.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C16-1(12.57mm,14.659mm) on Top Layer And Track (13.462mm,14.08mm)(13.462mm,15.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C16-2(12.57mm,12.759mm) on Top Layer And Track (11.684mm,11.961mm)(11.684mm,13.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C16-2(12.57mm,12.759mm) on Top Layer And Track (11.684mm,11.961mm)(13.462mm,11.961mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C16-2(12.57mm,12.759mm) on Top Layer And Track (11.884mm,13.481mm)(11.884mm,13.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C16-2(12.57mm,12.759mm) on Top Layer And Track (13.255mm,13.481mm)(13.255mm,13.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C16-2(12.57mm,12.759mm) on Top Layer And Track (13.462mm,11.961mm)(13.462mm,13.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C17-1(82.674mm,44.761mm) on Top Layer And Track (81.788mm,44.182mm)(81.788mm,45.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C17-1(82.674mm,44.761mm) on Top Layer And Track (81.788mm,45.568mm)(83.566mm,45.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C17-1(82.674mm,44.761mm) on Top Layer And Track (81.988mm,43.582mm)(81.988mm,44.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C17-1(82.674mm,44.761mm) on Top Layer And Track (83.359mm,43.582mm)(83.359mm,44.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C17-1(82.674mm,44.761mm) on Top Layer And Track (83.566mm,44.182mm)(83.566mm,45.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C17-2(82.674mm,42.861mm) on Top Layer And Track (81.788mm,42.062mm)(81.788mm,43.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C17-2(82.674mm,42.861mm) on Top Layer And Track (81.788mm,42.062mm)(83.566mm,42.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C17-2(82.674mm,42.861mm) on Top Layer And Track (81.988mm,43.582mm)(81.988mm,44.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C17-2(82.674mm,42.861mm) on Top Layer And Track (83.359mm,43.582mm)(83.359mm,44.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C17-2(82.674mm,42.861mm) on Top Layer And Track (83.566mm,42.062mm)(83.566mm,43.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C18-1(62.027mm,34.039mm) on Top Layer And Track (60.849mm,33.354mm)(61.306mm,33.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C18-1(62.027mm,34.039mm) on Top Layer And Track (60.849mm,34.725mm)(61.306mm,34.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C18-1(62.027mm,34.039mm) on Top Layer And Track (61.449mm,33.147mm)(62.834mm,33.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C18-1(62.027mm,34.039mm) on Top Layer And Track (61.449mm,34.925mm)(62.834mm,34.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C18-1(62.027mm,34.039mm) on Top Layer And Track (62.834mm,33.147mm)(62.834mm,34.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C18-2(60.127mm,34.039mm) on Top Layer And Track (59.329mm,33.147mm)(59.329mm,34.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C18-2(60.127mm,34.039mm) on Top Layer And Track (59.329mm,33.147mm)(60.674mm,33.147mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C18-2(60.127mm,34.039mm) on Top Layer And Track (59.329mm,34.925mm)(60.674mm,34.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C18-2(60.127mm,34.039mm) on Top Layer And Track (60.849mm,33.354mm)(61.306mm,33.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C18-2(60.127mm,34.039mm) on Top Layer And Track (60.849mm,34.725mm)(61.306mm,34.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C19-1(46.479mm,27.994mm) on Top Layer And Track (45.593mm,27.415mm)(45.593mm,28.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C19-1(46.479mm,27.994mm) on Top Layer And Track (45.593mm,28.801mm)(47.371mm,28.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C19-1(46.479mm,27.994mm) on Top Layer And Track (45.793mm,26.816mm)(45.793mm,27.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C19-1(46.479mm,27.994mm) on Top Layer And Track (47.164mm,26.816mm)(47.164mm,27.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C19-1(46.479mm,27.994mm) on Top Layer And Track (47.371mm,27.415mm)(47.371mm,28.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C19-2(46.479mm,26.094mm) on Top Layer And Track (45.593mm,25.296mm)(45.593mm,26.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C19-2(46.479mm,26.094mm) on Top Layer And Track (45.593mm,25.296mm)(47.371mm,25.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C19-2(46.479mm,26.094mm) on Top Layer And Track (45.793mm,26.816mm)(45.793mm,27.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C19-2(46.479mm,26.094mm) on Top Layer And Track (47.164mm,26.816mm)(47.164mm,27.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C19-2(46.479mm,26.094mm) on Top Layer And Track (47.371mm,25.296mm)(47.371mm,26.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C2-1(81.35mm,39.367mm) on Top Layer And Track (80.543mm,38.481mm)(80.543mm,40.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C2-1(81.35mm,39.367mm) on Top Layer And Track (80.543mm,38.481mm)(81.929mm,38.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C2-1(81.35mm,39.367mm) on Top Layer And Track (80.543mm,40.259mm)(81.929mm,40.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C2-1(81.35mm,39.367mm) on Top Layer And Track (82.072mm,38.681mm)(82.529mm,38.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C2-1(81.35mm,39.367mm) on Top Layer And Track (82.072mm,40.052mm)(82.529mm,40.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C2-2(83.25mm,39.367mm) on Top Layer And Track (82.072mm,38.681mm)(82.529mm,38.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C2-2(83.25mm,39.367mm) on Top Layer And Track (82.072mm,40.052mm)(82.529mm,40.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C2-2(83.25mm,39.367mm) on Top Layer And Track (82.704mm,38.481mm)(84.049mm,38.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C2-2(83.25mm,39.367mm) on Top Layer And Track (82.704mm,40.259mm)(84.049mm,40.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-2(83.25mm,39.367mm) on Top Layer And Track (84.049mm,38.481mm)(84.049mm,40.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C4-1(26.232mm,20.19mm) on Top Layer And Track (25.425mm,19.304mm)(25.425mm,21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C4-1(26.232mm,20.19mm) on Top Layer And Track (25.425mm,19.304mm)(26.811mm,19.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C4-1(26.232mm,20.19mm) on Top Layer And Track (25.425mm,21.082mm)(26.811mm,21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C4-1(26.232mm,20.19mm) on Top Layer And Track (26.954mm,19.504mm)(27.411mm,19.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C4-1(26.232mm,20.19mm) on Top Layer And Track (26.954mm,20.875mm)(27.411mm,20.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C4-2(28.132mm,20.19mm) on Top Layer And Track (26.954mm,19.504mm)(27.411mm,19.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C4-2(28.132mm,20.19mm) on Top Layer And Track (26.954mm,20.875mm)(27.411mm,20.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C4-2(28.132mm,20.19mm) on Top Layer And Track (27.586mm,19.304mm)(28.931mm,19.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C4-2(28.132mm,20.19mm) on Top Layer And Track (27.586mm,21.082mm)(28.931mm,21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C4-2(28.132mm,20.19mm) on Top Layer And Track (28.931mm,19.304mm)(28.931mm,21.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(20.377mm,24.768mm) on Top Layer And Track (19.198mm,24.083mm)(19.655mm,24.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(20.377mm,24.768mm) on Top Layer And Track (19.198mm,25.454mm)(19.655mm,25.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-1(20.377mm,24.768mm) on Top Layer And Track (19.798mm,23.876mm)(21.184mm,23.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C5-1(20.377mm,24.768mm) on Top Layer And Track (19.798mm,25.654mm)(21.184mm,25.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C5-1(20.377mm,24.768mm) on Top Layer And Track (21.184mm,23.876mm)(21.184mm,25.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C5-2(18.477mm,24.768mm) on Top Layer And Track (17.678mm,23.876mm)(17.678mm,25.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-2(18.477mm,24.768mm) on Top Layer And Track (17.678mm,23.876mm)(19.023mm,23.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C5-2(18.477mm,24.768mm) on Top Layer And Track (17.678mm,25.654mm)(19.023mm,25.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C5-2(18.477mm,24.768mm) on Top Layer And Track (19.198mm,24.083mm)(19.655mm,24.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C5-2(18.477mm,24.768mm) on Top Layer And Track (19.198mm,25.454mm)(19.655mm,25.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C6-1(26.232mm,22.73mm) on Top Layer And Track (25.425mm,21.844mm)(25.425mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C6-1(26.232mm,22.73mm) on Top Layer And Track (25.425mm,21.844mm)(26.811mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C6-1(26.232mm,22.73mm) on Top Layer And Track (25.425mm,23.622mm)(26.811mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C6-1(26.232mm,22.73mm) on Top Layer And Track (26.954mm,22.044mm)(27.411mm,22.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C6-1(26.232mm,22.73mm) on Top Layer And Track (26.954mm,23.415mm)(27.411mm,23.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C6-2(28.132mm,22.73mm) on Top Layer And Track (26.954mm,22.044mm)(27.411mm,22.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C6-2(28.132mm,22.73mm) on Top Layer And Track (26.954mm,23.415mm)(27.411mm,23.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C6-2(28.132mm,22.73mm) on Top Layer And Track (27.586mm,21.844mm)(28.931mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C6-2(28.132mm,22.73mm) on Top Layer And Track (27.586mm,23.622mm)(28.931mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C6-2(28.132mm,22.73mm) on Top Layer And Track (28.931mm,21.844mm)(28.931mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(67.818mm,43.275mm) on Top Layer And Track (64.586mm,42.475mm)(71.05mm,42.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-2(67.818mm,51.975mm) on Top Layer And Track (62.668mm,52.775mm)(72.968mm,52.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C9-1(23.492mm,22.79mm) on Top Layer And Track (22.606mm,22.211mm)(22.606mm,23.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C9-1(23.492mm,22.79mm) on Top Layer And Track (22.606mm,23.597mm)(24.384mm,23.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C9-1(23.492mm,22.79mm) on Top Layer And Track (22.806mm,21.611mm)(22.806mm,22.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C9-1(23.492mm,22.79mm) on Top Layer And Track (24.177mm,21.611mm)(24.177mm,22.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C9-1(23.492mm,22.79mm) on Top Layer And Track (24.384mm,22.211mm)(24.384mm,23.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C9-2(23.492mm,20.89mm) on Top Layer And Track (22.606mm,20.091mm)(22.606mm,21.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C9-2(23.492mm,20.89mm) on Top Layer And Track (22.606mm,20.091mm)(24.384mm,20.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C9-2(23.492mm,20.89mm) on Top Layer And Track (22.806mm,21.611mm)(22.806mm,22.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C9-2(23.492mm,20.89mm) on Top Layer And Track (24.177mm,21.611mm)(24.177mm,22.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C9-2(23.492mm,20.89mm) on Top Layer And Track (24.384mm,20.091mm)(24.384mm,21.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-1(74.93mm,47.403mm) on Top Layer And Track (74.93mm,48.903mm)(74.93mm,49.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(74.93mm,51.403mm) on Top Layer And Track (73.279mm,52.959mm)(74.676mm,52.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(74.93mm,51.403mm) on Top Layer And Track (74.43mm,49.803mm)(75.43mm,49.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(74.93mm,51.403mm) on Top Layer And Track (74.53mm,49.103mm)(74.93mm,49.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(74.93mm,51.403mm) on Top Layer And Track (74.676mm,52.959mm)(74.676mm,53.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-2(74.93mm,51.403mm) on Top Layer And Track (74.93mm,49.803mm)(74.93mm,49.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(74.93mm,51.403mm) on Top Layer And Track (74.93mm,49.803mm)(75.43mm,49.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(74.93mm,51.403mm) on Top Layer And Track (75.184mm,52.959mm)(75.184mm,53.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(74.93mm,51.403mm) on Top Layer And Track (75.184mm,52.959mm)(76.581mm,52.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad F1-1(11.6mm,34.417mm) on Multi-Layer And Track (11.2mm,31.257mm)(11.2mm,33.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad F1-1(11.6mm,34.417mm) on Multi-Layer And Track (11.2mm,35.257mm)(11.2mm,42.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad F1-2(13.8mm,39.497mm) on Multi-Layer And Track (14.2mm,31.257mm)(14.2mm,38.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad F1-2(13.8mm,39.497mm) on Multi-Layer And Track (14.2mm,40.357mm)(14.2mm,42.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad L1-3(25.146mm,53.467mm) on Multi-Layer And Track (22.86mm,53.467mm)(23.622mm,53.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad L1-4(17.526mm,53.467mm) on Multi-Layer And Track (19.05mm,53.467mm)(19.812mm,53.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-1(70.485mm,39.624mm) on Top Layer And Track (68.199mm,38.735mm)(70.485mm,38.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-1(70.485mm,39.624mm) on Top Layer And Track (68.199mm,40.513mm)(70.485mm,40.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-1(70.485mm,39.624mm) on Top Layer And Track (70.485mm,38.735mm)(70.485mm,38.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-1(70.485mm,39.624mm) on Top Layer And Track (70.485mm,40.386mm)(70.485mm,40.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-2(68.199mm,39.624mm) on Top Layer And Track (68.199mm,38.735mm)(68.199mm,38.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-2(68.199mm,39.624mm) on Top Layer And Track (68.199mm,38.735mm)(70.485mm,38.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-2(68.199mm,39.624mm) on Top Layer And Track (68.199mm,40.386mm)(68.199mm,40.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-2(68.199mm,39.624mm) on Top Layer And Track (68.199mm,40.513mm)(70.485mm,40.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad L3-1(25.781mm,14.605mm) on Top Layer And Track (23.981mm,11.705mm)(23.981mm,15.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad L3-1(25.781mm,14.605mm) on Top Layer And Track (23.981mm,15.205mm)(27.581mm,15.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad L3-1(25.781mm,14.605mm) on Top Layer And Track (27.581mm,11.705mm)(27.581mm,15.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad L3-2(25.781mm,12.305mm) on Top Layer And Track (23.981mm,11.705mm)(23.981mm,15.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad L3-2(25.781mm,12.305mm) on Top Layer And Track (23.981mm,11.705mm)(27.581mm,11.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad L3-2(25.781mm,12.305mm) on Top Layer And Track (27.581mm,11.705mm)(27.581mm,15.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L5-1(6.604mm,6.985mm) on Top Layer And Track (4.318mm,6.096mm)(6.604mm,6.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L5-1(6.604mm,6.985mm) on Top Layer And Track (4.318mm,7.874mm)(6.604mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L5-1(6.604mm,6.985mm) on Top Layer And Track (6.604mm,6.096mm)(6.604mm,6.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L5-1(6.604mm,6.985mm) on Top Layer And Track (6.604mm,7.747mm)(6.604mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L5-2(4.318mm,6.985mm) on Top Layer And Track (4.318mm,6.096mm)(4.318mm,6.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L5-2(4.318mm,6.985mm) on Top Layer And Track (4.318mm,6.096mm)(6.604mm,6.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L5-2(4.318mm,6.985mm) on Top Layer And Track (4.318mm,7.747mm)(4.318mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L5-2(4.318mm,6.985mm) on Top Layer And Track (4.318mm,7.874mm)(6.604mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L6-1(4.318mm,10.795mm) on Top Layer And Track (4.318mm,11.557mm)(4.318mm,11.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L6-1(4.318mm,10.795mm) on Top Layer And Track (4.318mm,11.684mm)(6.604mm,11.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L6-1(4.318mm,10.795mm) on Top Layer And Track (4.318mm,9.906mm)(4.318mm,10.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L6-1(4.318mm,10.795mm) on Top Layer And Track (4.318mm,9.906mm)(6.604mm,9.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L6-2(6.604mm,10.795mm) on Top Layer And Track (4.318mm,11.684mm)(6.604mm,11.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L6-2(6.604mm,10.795mm) on Top Layer And Track (4.318mm,9.906mm)(6.604mm,9.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L6-2(6.604mm,10.795mm) on Top Layer And Track (6.604mm,11.557mm)(6.604mm,11.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L6-2(6.604mm,10.795mm) on Top Layer And Track (6.604mm,9.906mm)(6.604mm,10.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L7-1(6.604mm,14.605mm) on Top Layer And Track (4.318mm,13.716mm)(6.604mm,13.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L7-1(6.604mm,14.605mm) on Top Layer And Track (4.318mm,15.494mm)(6.604mm,15.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L7-1(6.604mm,14.605mm) on Top Layer And Track (6.604mm,13.716mm)(6.604mm,13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L7-1(6.604mm,14.605mm) on Top Layer And Track (6.604mm,15.367mm)(6.604mm,15.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L7-2(4.318mm,14.605mm) on Top Layer And Track (4.318mm,13.716mm)(4.318mm,13.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L7-2(4.318mm,14.605mm) on Top Layer And Track (4.318mm,13.716mm)(6.604mm,13.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L7-2(4.318mm,14.605mm) on Top Layer And Track (4.318mm,15.367mm)(4.318mm,15.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L7-2(4.318mm,14.605mm) on Top Layer And Track (4.318mm,15.494mm)(6.604mm,15.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L8-2(65.913mm,36.957mm) on Top Layer And Track (63.627mm,36.068mm)(65.913mm,36.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L8-2(65.913mm,36.957mm) on Top Layer And Track (63.627mm,37.846mm)(65.913mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L8-2(65.913mm,36.957mm) on Top Layer And Track (65.913mm,36.068mm)(65.913mm,36.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L8-2(65.913mm,36.957mm) on Top Layer And Track (65.913mm,37.719mm)(65.913mm,37.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L9-1(17.018mm,4.191mm) on Top Layer And Track (14.732mm,3.302mm)(17.018mm,3.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L9-1(17.018mm,4.191mm) on Top Layer And Track (14.732mm,5.08mm)(17.018mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L9-1(17.018mm,4.191mm) on Top Layer And Track (17.018mm,3.302mm)(17.018mm,3.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L9-1(17.018mm,4.191mm) on Top Layer And Track (17.018mm,4.953mm)(17.018mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L9-2(14.732mm,4.191mm) on Top Layer And Track (14.732mm,3.302mm)(14.732mm,3.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L9-2(14.732mm,4.191mm) on Top Layer And Track (14.732mm,3.302mm)(17.018mm,3.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L9-2(14.732mm,4.191mm) on Top Layer And Track (14.732mm,4.953mm)(14.732mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L9-2(14.732mm,4.191mm) on Top Layer And Track (14.732mm,5.08mm)(17.018mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R10-1(62.03mm,30.541mm) on Top Layer And Track (60.852mm,29.855mm)(61.309mm,29.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R10-1(62.03mm,30.541mm) on Top Layer And Track (60.852mm,31.227mm)(61.309mm,31.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-1(62.03mm,30.541mm) on Top Layer And Track (61.451mm,29.642mm)(62.834mm,29.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-1(62.03mm,30.541mm) on Top Layer And Track (61.451mm,31.445mm)(62.834mm,31.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-1(62.03mm,30.541mm) on Top Layer And Track (62.834mm,29.642mm)(62.834mm,31.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R10-2(60.13mm,30.541mm) on Top Layer And Track (59.334mm,29.642mm)(59.334mm,31.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-2(60.13mm,30.541mm) on Top Layer And Track (59.334mm,29.642mm)(60.676mm,29.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-2(60.13mm,30.541mm) on Top Layer And Track (59.334mm,31.445mm)(60.676mm,31.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R10-2(60.13mm,30.541mm) on Top Layer And Track (60.852mm,29.855mm)(61.309mm,29.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R10-2(60.13mm,30.541mm) on Top Layer And Track (60.852mm,31.227mm)(61.309mm,31.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(60.139mm,27.117mm) on Top Layer And Track (59.334mm,26.213mm)(59.334mm,28.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(60.139mm,27.117mm) on Top Layer And Track (59.334mm,26.213mm)(60.718mm,26.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-1(60.139mm,27.117mm) on Top Layer And Track (59.334mm,28.016mm)(60.718mm,28.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(60.139mm,27.117mm) on Top Layer And Track (60.86mm,26.431mm)(61.317mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(60.139mm,27.117mm) on Top Layer And Track (60.86mm,27.803mm)(61.317mm,27.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-1(18.862mm,14.662mm) on Top Layer And Track (17.958mm,14.083mm)(17.958mm,15.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-1(18.862mm,14.662mm) on Top Layer And Track (17.958mm,15.466mm)(19.761mm,15.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R11-1(18.862mm,14.662mm) on Top Layer And Track (18.176mm,13.483mm)(18.176mm,13.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R11-1(18.862mm,14.662mm) on Top Layer And Track (19.548mm,13.483mm)(19.548mm,13.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R11-1(18.862mm,14.662mm) on Top Layer And Track (19.761mm,14.083mm)(19.761mm,15.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-2(18.862mm,12.762mm) on Top Layer And Track (17.958mm,11.966mm)(17.958mm,13.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R11-2(18.862mm,12.762mm) on Top Layer And Track (17.958mm,11.966mm)(19.761mm,11.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R11-2(18.862mm,12.762mm) on Top Layer And Track (18.176mm,13.483mm)(18.176mm,13.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R11-2(18.862mm,12.762mm) on Top Layer And Track (19.548mm,13.483mm)(19.548mm,13.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R11-2(18.862mm,12.762mm) on Top Layer And Track (19.761mm,11.966mm)(19.761mm,13.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(62.039mm,27.117mm) on Top Layer And Track (60.86mm,26.431mm)(61.317mm,26.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(62.039mm,27.117mm) on Top Layer And Track (60.86mm,27.803mm)(61.317mm,27.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-2(62.039mm,27.117mm) on Top Layer And Track (61.493mm,26.213mm)(62.834mm,26.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-2(62.039mm,27.117mm) on Top Layer And Track (61.493mm,28.016mm)(62.834mm,28.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R1-2(62.039mm,27.117mm) on Top Layer And Track (62.834mm,26.213mm)(62.834mm,28.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R12-1(43.688mm,25.916mm) on Top Layer And Track (42.85mm,25.281mm)(42.85mm,28.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R12-1(43.688mm,25.916mm) on Top Layer And Track (42.85mm,25.281mm)(44.552mm,25.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-1(43.688mm,25.916mm) on Top Layer And Track (43.053mm,26.628mm)(43.053mm,27.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-1(43.688mm,25.916mm) on Top Layer And Track (44.323mm,26.628mm)(44.323mm,27.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R12-1(43.688mm,25.916mm) on Top Layer And Track (44.552mm,25.281mm)(44.552mm,28.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R12-2(43.688mm,28.202mm) on Top Layer And Track (42.85mm,25.281mm)(42.85mm,28.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R12-2(43.688mm,28.202mm) on Top Layer And Track (42.85mm,28.837mm)(44.552mm,28.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(43.688mm,28.202mm) on Top Layer And Track (43.053mm,26.628mm)(43.053mm,27.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(43.688mm,28.202mm) on Top Layer And Track (44.323mm,26.628mm)(44.323mm,27.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R12-2(43.688mm,28.202mm) on Top Layer And Track (44.552mm,25.281mm)(44.552mm,28.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R13-1(40.828mm,26.105mm) on Top Layer And Track (39.929mm,25.301mm)(39.929mm,26.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R13-1(40.828mm,26.105mm) on Top Layer And Track (39.929mm,25.301mm)(41.732mm,25.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R13-1(40.828mm,26.105mm) on Top Layer And Track (40.142mm,26.827mm)(40.142mm,27.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R13-1(40.828mm,26.105mm) on Top Layer And Track (41.732mm,25.301mm)(41.732mm,26.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R14-1(73.787mm,37.211mm) on Top Layer And Track (72.949mm,36.576mm)(72.949mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R14-1(73.787mm,37.211mm) on Top Layer And Track (72.949mm,36.576mm)(74.651mm,36.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-1(73.787mm,37.211mm) on Top Layer And Track (73.152mm,37.922mm)(73.152mm,38.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-1(73.787mm,37.211mm) on Top Layer And Track (74.422mm,37.922mm)(74.422mm,38.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R14-1(73.787mm,37.211mm) on Top Layer And Track (74.651mm,36.576mm)(74.651mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R14-2(73.787mm,39.497mm) on Top Layer And Track (72.949mm,36.576mm)(72.949mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R14-2(73.787mm,39.497mm) on Top Layer And Track (72.949mm,40.132mm)(74.651mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-2(73.787mm,39.497mm) on Top Layer And Track (73.152mm,37.922mm)(73.152mm,38.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-2(73.787mm,39.497mm) on Top Layer And Track (74.422mm,37.922mm)(74.422mm,38.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R14-2(73.787mm,39.497mm) on Top Layer And Track (74.651mm,36.576mm)(74.651mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R15-1(76.454mm,39.497mm) on Top Layer And Track (75.59mm,36.576mm)(75.59mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-1(76.454mm,39.497mm) on Top Layer And Track (75.819mm,37.922mm)(75.819mm,38.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-1(76.454mm,39.497mm) on Top Layer And Track (77.089mm,37.922mm)(77.089mm,38.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R15-1(76.454mm,39.497mm) on Top Layer And Track (77.292mm,36.576mm)(77.292mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R15-2(76.454mm,37.211mm) on Top Layer And Track (75.59mm,36.576mm)(75.59mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R15-2(76.454mm,37.211mm) on Top Layer And Track (75.59mm,36.576mm)(77.292mm,36.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-2(76.454mm,37.211mm) on Top Layer And Track (75.819mm,37.922mm)(75.819mm,38.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-2(76.454mm,37.211mm) on Top Layer And Track (77.089mm,37.922mm)(77.089mm,38.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R15-2(76.454mm,37.211mm) on Top Layer And Track (77.292mm,36.576mm)(77.292mm,40.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R16-1(78.994mm,37.465mm) on Top Layer And Track (78.156mm,36.83mm)(78.156mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R16-1(78.994mm,37.465mm) on Top Layer And Track (78.156mm,36.83mm)(79.858mm,36.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-1(78.994mm,37.465mm) on Top Layer And Track (78.359mm,38.176mm)(78.359mm,39.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-1(78.994mm,37.465mm) on Top Layer And Track (79.629mm,38.176mm)(79.629mm,39.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R16-1(78.994mm,37.465mm) on Top Layer And Track (79.858mm,36.83mm)(79.858mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R16-2(78.994mm,39.751mm) on Top Layer And Track (78.156mm,36.83mm)(78.156mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R16-2(78.994mm,39.751mm) on Top Layer And Track (78.156mm,40.386mm)(79.858mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-2(78.994mm,39.751mm) on Top Layer And Track (78.359mm,38.176mm)(78.359mm,39.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R16-2(78.994mm,39.751mm) on Top Layer And Track (79.629mm,38.176mm)(79.629mm,39.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R16-2(78.994mm,39.751mm) on Top Layer And Track (79.858mm,36.83mm)(79.858mm,40.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R17-1(15.875mm,14.868mm) on Top Layer And Track (15.011mm,11.946mm)(15.011mm,15.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R17-1(15.875mm,14.868mm) on Top Layer And Track (15.011mm,15.502mm)(16.713mm,15.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-1(15.875mm,14.868mm) on Top Layer And Track (15.24mm,13.293mm)(15.24mm,14.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-1(15.875mm,14.868mm) on Top Layer And Track (16.51mm,13.293mm)(16.51mm,14.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R17-1(15.875mm,14.868mm) on Top Layer And Track (16.713mm,11.946mm)(16.713mm,15.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R17-2(15.875mm,12.582mm) on Top Layer And Track (15.011mm,11.946mm)(15.011mm,15.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R17-2(15.875mm,12.582mm) on Top Layer And Track (15.011mm,11.946mm)(16.713mm,11.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-2(15.875mm,12.582mm) on Top Layer And Track (15.24mm,13.293mm)(15.24mm,14.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R17-2(15.875mm,12.582mm) on Top Layer And Track (16.51mm,13.293mm)(16.51mm,14.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R17-2(15.875mm,12.582mm) on Top Layer And Track (16.713mm,11.946mm)(16.713mm,15.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R18-1(62.03mm,20.889mm) on Top Layer And Track (60.852mm,20.203mm)(61.309mm,20.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R18-1(62.03mm,20.889mm) on Top Layer And Track (60.852mm,21.575mm)(61.309mm,21.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R18-1(62.03mm,20.889mm) on Top Layer And Track (61.451mm,19.99mm)(62.834mm,19.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R18-1(62.03mm,20.889mm) on Top Layer And Track (61.451mm,21.793mm)(62.834mm,21.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R18-1(62.03mm,20.889mm) on Top Layer And Track (62.834mm,19.99mm)(62.834mm,21.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R18-2(60.13mm,20.889mm) on Top Layer And Track (59.334mm,19.99mm)(59.334mm,21.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R18-2(60.13mm,20.889mm) on Top Layer And Track (59.334mm,19.99mm)(60.676mm,19.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R18-2(60.13mm,20.889mm) on Top Layer And Track (59.334mm,21.793mm)(60.676mm,21.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R18-2(60.13mm,20.889mm) on Top Layer And Track (60.852mm,20.203mm)(61.309mm,20.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R18-2(60.13mm,20.889mm) on Top Layer And Track (60.852mm,21.575mm)(61.309mm,21.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R19-1(80.452mm,6.293mm) on Top Layer And Track (79.553mm,5.489mm)(79.553mm,6.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-1(80.452mm,6.293mm) on Top Layer And Track (79.553mm,5.489mm)(81.356mm,5.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R19-1(80.452mm,6.293mm) on Top Layer And Track (79.766mm,7.015mm)(79.766mm,7.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R19-1(80.452mm,6.293mm) on Top Layer And Track (81.138mm,7.015mm)(81.138mm,7.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-1(80.452mm,6.293mm) on Top Layer And Track (81.356mm,5.489mm)(81.356mm,6.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R19-2(80.452mm,8.193mm) on Top Layer And Track (79.553mm,7.647mm)(79.553mm,8.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R19-2(80.452mm,8.193mm) on Top Layer And Track (79.553mm,8.989mm)(81.356mm,8.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R19-2(80.452mm,8.193mm) on Top Layer And Track (79.766mm,7.015mm)(79.766mm,7.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R19-2(80.452mm,8.193mm) on Top Layer And Track (81.138mm,7.015mm)(81.138mm,7.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-2(80.452mm,8.193mm) on Top Layer And Track (81.356mm,7.647mm)(81.356mm,8.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R20-1(76.642mm,6.293mm) on Top Layer And Track (75.743mm,5.489mm)(75.743mm,6.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-1(76.642mm,6.293mm) on Top Layer And Track (75.743mm,5.489mm)(77.546mm,5.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R20-1(76.642mm,6.293mm) on Top Layer And Track (75.956mm,7.015mm)(75.956mm,7.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R20-1(76.642mm,6.293mm) on Top Layer And Track (77.328mm,7.015mm)(77.328mm,7.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-1(76.642mm,6.293mm) on Top Layer And Track (77.546mm,5.489mm)(77.546mm,6.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R20-2(76.642mm,8.193mm) on Top Layer And Track (75.743mm,7.647mm)(75.743mm,8.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R20-2(76.642mm,8.193mm) on Top Layer And Track (75.743mm,8.989mm)(77.546mm,8.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R20-2(76.642mm,8.193mm) on Top Layer And Track (75.956mm,7.015mm)(75.956mm,7.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R20-2(76.642mm,8.193mm) on Top Layer And Track (77.328mm,7.015mm)(77.328mm,7.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-2(76.642mm,8.193mm) on Top Layer And Track (77.546mm,7.647mm)(77.546mm,8.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(65.094mm,6.416mm) on Top Layer And Track (64.29mm,5.512mm)(64.29mm,7.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(65.094mm,6.416mm) on Top Layer And Track (64.29mm,5.512mm)(65.673mm,5.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R2-1(65.094mm,6.416mm) on Top Layer And Track (64.29mm,7.315mm)(65.673mm,7.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R2-1(65.094mm,6.416mm) on Top Layer And Track (65.816mm,5.73mm)(66.273mm,5.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R2-1(65.094mm,6.416mm) on Top Layer And Track (65.816mm,7.102mm)(66.273mm,7.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-2(66.994mm,6.416mm) on Top Layer And Track (65.816mm,5.73mm)(66.273mm,5.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-2(66.994mm,6.416mm) on Top Layer And Track (65.816mm,7.102mm)(66.273mm,7.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-2(66.994mm,6.416mm) on Top Layer And Track (66.448mm,5.512mm)(67.79mm,5.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R2-2(66.994mm,6.416mm) on Top Layer And Track (66.448mm,7.315mm)(67.79mm,7.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R2-2(66.994mm,6.416mm) on Top Layer And Track (67.79mm,5.512mm)(67.79mm,7.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R3-1(65.151mm,9.271mm) on Top Layer And Track (64.347mm,10.17mm)(65.73mm,10.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(65.151mm,9.271mm) on Top Layer And Track (64.347mm,8.367mm)(64.347mm,10.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(65.151mm,9.271mm) on Top Layer And Track (64.347mm,8.367mm)(65.73mm,8.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R3-1(65.151mm,9.271mm) on Top Layer And Track (65.872mm,8.585mm)(66.329mm,8.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R3-1(65.151mm,9.271mm) on Top Layer And Track (65.872mm,9.957mm)(66.329mm,9.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(67.051mm,9.271mm) on Top Layer And Track (65.872mm,8.585mm)(66.329mm,8.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(67.051mm,9.271mm) on Top Layer And Track (65.872mm,9.957mm)(66.329mm,9.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R3-2(67.051mm,9.271mm) on Top Layer And Track (66.505mm,10.17mm)(67.847mm,10.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-2(67.051mm,9.271mm) on Top Layer And Track (66.505mm,8.367mm)(67.847mm,8.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R3-2(67.051mm,9.271mm) on Top Layer And Track (67.847mm,8.367mm)(67.847mm,10.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-1(42.992mm,21.647mm) on Top Layer And Track (42.088mm,21.068mm)(42.088mm,22.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-1(42.992mm,21.647mm) on Top Layer And Track (42.088mm,22.451mm)(43.891mm,22.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R4-1(42.992mm,21.647mm) on Top Layer And Track (42.306mm,20.468mm)(42.306mm,20.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R4-1(42.992mm,21.647mm) on Top Layer And Track (43.678mm,20.468mm)(43.678mm,20.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R4-1(42.992mm,21.647mm) on Top Layer And Track (43.891mm,21.068mm)(43.891mm,22.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-2(42.992mm,19.747mm) on Top Layer And Track (42.088mm,18.951mm)(42.088mm,20.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R4-2(42.992mm,19.747mm) on Top Layer And Track (42.088mm,18.951mm)(43.891mm,18.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-2(42.992mm,19.747mm) on Top Layer And Track (42.306mm,20.468mm)(42.306mm,20.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-2(42.992mm,19.747mm) on Top Layer And Track (43.678mm,20.468mm)(43.678mm,20.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R4-2(42.992mm,19.747mm) on Top Layer And Track (43.891mm,18.951mm)(43.891mm,20.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(51.247mm,21.393mm) on Top Layer And Track (50.343mm,20.814mm)(50.343mm,22.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(51.247mm,21.393mm) on Top Layer And Track (50.343mm,22.197mm)(52.146mm,22.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(51.247mm,21.393mm) on Top Layer And Track (50.561mm,20.214mm)(50.561mm,20.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(51.247mm,21.393mm) on Top Layer And Track (51.933mm,20.214mm)(51.933mm,20.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-1(51.247mm,21.393mm) on Top Layer And Track (52.146mm,20.814mm)(52.146mm,22.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-2(51.247mm,19.493mm) on Top Layer And Track (50.343mm,18.697mm)(50.343mm,20.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R5-2(51.247mm,19.493mm) on Top Layer And Track (50.343mm,18.697mm)(52.146mm,18.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(51.247mm,19.493mm) on Top Layer And Track (50.561mm,20.214mm)(50.561mm,20.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(51.247mm,19.493mm) on Top Layer And Track (51.933mm,20.214mm)(51.933mm,20.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-2(51.247mm,19.493mm) on Top Layer And Track (52.146mm,18.697mm)(52.146mm,20.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R6-1(24.441mm,24.775mm) on Top Layer And Track (23.262mm,24.089mm)(23.719mm,24.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R6-1(24.441mm,24.775mm) on Top Layer And Track (23.262mm,25.461mm)(23.719mm,25.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R6-1(24.441mm,24.775mm) on Top Layer And Track (23.862mm,23.876mm)(25.245mm,23.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-1(24.441mm,24.775mm) on Top Layer And Track (23.862mm,25.679mm)(25.245mm,25.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-1(24.441mm,24.775mm) on Top Layer And Track (25.245mm,23.876mm)(25.245mm,25.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R6-2(22.541mm,24.775mm) on Top Layer And Track (21.745mm,23.876mm)(21.745mm,25.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R6-2(22.541mm,24.775mm) on Top Layer And Track (21.745mm,23.876mm)(23.087mm,23.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R6-2(22.541mm,24.775mm) on Top Layer And Track (21.745mm,25.679mm)(23.087mm,25.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R6-2(22.541mm,24.775mm) on Top Layer And Track (23.262mm,24.089mm)(23.719mm,24.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R6-2(22.541mm,24.775mm) on Top Layer And Track (23.262mm,25.461mm)(23.719mm,25.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R7-1(65.716mm,39.685mm) on Top Layer And Track (64.537mm,38.999mm)(64.994mm,38.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R7-1(65.716mm,39.685mm) on Top Layer And Track (64.537mm,40.371mm)(64.994mm,40.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R7-1(65.716mm,39.685mm) on Top Layer And Track (65.137mm,38.786mm)(66.52mm,38.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(65.716mm,39.685mm) on Top Layer And Track (65.137mm,40.589mm)(66.52mm,40.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(65.716mm,39.685mm) on Top Layer And Track (66.52mm,38.786mm)(66.52mm,40.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R7-2(63.816mm,39.685mm) on Top Layer And Track (63.02mm,38.786mm)(63.02mm,40.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R7-2(63.816mm,39.685mm) on Top Layer And Track (63.02mm,38.786mm)(64.362mm,38.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-2(63.816mm,39.685mm) on Top Layer And Track (63.02mm,40.589mm)(64.362mm,40.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-2(63.816mm,39.685mm) on Top Layer And Track (64.537mm,38.999mm)(64.994mm,38.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-2(63.816mm,39.685mm) on Top Layer And Track (64.537mm,40.371mm)(64.994mm,40.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R8-1(9.459mm,12.77mm) on Top Layer And Track (10.145mm,13.492mm)(10.145mm,13.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-1(9.459mm,12.77mm) on Top Layer And Track (10.363mm,11.966mm)(10.363mm,13.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-1(9.459mm,12.77mm) on Top Layer And Track (8.56mm,11.966mm)(10.363mm,11.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R8-1(9.459mm,12.77mm) on Top Layer And Track (8.56mm,11.966mm)(8.56mm,13.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R8-1(9.459mm,12.77mm) on Top Layer And Track (8.773mm,13.492mm)(8.773mm,13.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-2(9.459mm,14.67mm) on Top Layer And Track (10.145mm,13.492mm)(10.145mm,13.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-2(9.459mm,14.67mm) on Top Layer And Track (10.363mm,14.124mm)(10.363mm,15.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R8-2(9.459mm,14.67mm) on Top Layer And Track (8.56mm,14.124mm)(8.56mm,15.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R8-2(9.459mm,14.67mm) on Top Layer And Track (8.56mm,15.466mm)(10.363mm,15.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-2(9.459mm,14.67mm) on Top Layer And Track (8.773mm,13.492mm)(8.773mm,13.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-1(20.39mm,4.257mm) on Top Layer And Track (19.586mm,3.353mm)(19.586mm,5.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-1(20.39mm,4.257mm) on Top Layer And Track (19.586mm,3.353mm)(20.969mm,3.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R9-1(20.39mm,4.257mm) on Top Layer And Track (19.586mm,5.156mm)(20.969mm,5.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R9-1(20.39mm,4.257mm) on Top Layer And Track (21.112mm,3.571mm)(21.569mm,3.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R9-1(20.39mm,4.257mm) on Top Layer And Track (21.112mm,4.943mm)(21.569mm,4.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R9-2(22.29mm,4.257mm) on Top Layer And Track (21.112mm,3.571mm)(21.569mm,3.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R9-2(22.29mm,4.257mm) on Top Layer And Track (21.112mm,4.943mm)(21.569mm,4.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R9-2(22.29mm,4.257mm) on Top Layer And Track (21.744mm,3.353mm)(23.086mm,3.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R9-2(22.29mm,4.257mm) on Top Layer And Track (21.744mm,5.156mm)(23.086mm,5.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R9-2(22.29mm,4.257mm) on Top Layer And Track (23.086mm,3.353mm)(23.086mm,5.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S1-1(16.962mm,7.747mm) on Top Layer And Track (16.281mm,5.893mm)(16.281mm,7.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S1-1(16.962mm,7.747mm) on Top Layer And Track (16.281mm,8.458mm)(16.281mm,9.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S1-2(9.962mm,7.747mm) on Top Layer And Track (10.643mm,5.893mm)(10.643mm,7.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S1-2(9.962mm,7.747mm) on Top Layer And Track (10.643mm,8.458mm)(10.643mm,9.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad S2-1(31.298mm,16.256mm) on Top Layer And Text "C14" (28.258mm,14.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S2-1(31.298mm,16.256mm) on Top Layer And Track (31.979mm,14.402mm)(31.979mm,15.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S2-1(31.298mm,16.256mm) on Top Layer And Track (31.979mm,16.967mm)(31.979mm,18.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S2-2(38.298mm,16.256mm) on Top Layer And Track (37.617mm,14.402mm)(37.617mm,15.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S2-2(38.298mm,16.256mm) on Top Layer And Track (37.617mm,16.967mm)(37.617mm,18.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad S3-1(31.298mm,10.795mm) on Top Layer And Text "S3" (28.448mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S3-1(31.298mm,10.795mm) on Top Layer And Track (31.979mm,11.506mm)(31.979mm,12.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S3-1(31.298mm,10.795mm) on Top Layer And Track (31.979mm,8.941mm)(31.979mm,10.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S3-2(38.298mm,10.795mm) on Top Layer And Track (37.617mm,11.506mm)(37.617mm,12.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S3-2(38.298mm,10.795mm) on Top Layer And Track (37.617mm,8.941mm)(37.617mm,10.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad T1-1(42.865mm,32.047mm) on Top Layer And Text "R12" (42.292mm,29.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.001mm < 0.254mm) Between Pad T1-2(44.765mm,32.047mm) on Top Layer And Text "R12" (42.292mm,29.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.001mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U1-1(45.645mm,12.802mm) on Top Layer And Text "1" (44.806mm,13.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-1(45.645mm,12.802mm) on Top Layer And Track (46.584mm,13.335mm)(46.584mm,13.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-16(52.145mm,12.802mm) on Top Layer And Text "16" (52.705mm,12.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-16(52.145mm,12.802mm) on Top Layer And Track (51.156mm,13.335mm)(51.156mm,13.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-8(45.645mm,3.912mm) on Top Layer And Track (46.584mm,3.087mm)(46.584mm,3.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad U1-9(52.145mm,3.912mm) on Top Layer And Text "9" (52.773mm,2.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-9(52.145mm,3.912mm) on Top Layer And Track (51.156mm,3.087mm)(51.156mm,3.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(78.345mm,46.736mm) on Top Layer And Track (77.47mm,48.006mm)(83.82mm,48.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(80.645mm,46.736mm) on Top Layer And Track (77.47mm,48.006mm)(83.82mm,48.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(80.645mm,52.832mm) on Top Layer And Text "JP3" (81.45mm,53.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(80.645mm,52.832mm) on Top Layer And Track (77.47mm,51.562mm)(83.82mm,51.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(82.945mm,46.736mm) on Top Layer And Track (77.47mm,48.006mm)(83.82mm,48.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(82.945mm,46.736mm) on Top Layer And Track (81.788mm,45.568mm)(83.566mm,45.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad U2-3(82.945mm,46.736mm) on Top Layer And Track (83.566mm,44.182mm)(83.566mm,45.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB1-1(35.684mm,5.08mm) on Top Layer And Track (34.884mm,5.355mm)(35.184mm,5.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad USB1-5(33.784mm,4.855mm) on Top Layer And Track (33.084mm,3.605mm)(33.084mm,3.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB1-5(33.784mm,4.855mm) on Top Layer And Track (34.884mm,5.355mm)(35.184mm,5.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad USB1-5(35.784mm,2.405mm) on Top Layer And Track (36.984mm,2.655mm)(36.984mm,2.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad USB1-5(38.184mm,2.405mm) on Top Layer And Track (36.984mm,2.655mm)(36.984mm,2.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB1-5(38.284mm,5.08mm) on Top Layer And Track (38.784mm,5.355mm)(39.084mm,5.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB1-5(40.184mm,4.855mm) on Top Layer And Track (38.784mm,5.355mm)(39.084mm,5.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad USB1-5(40.184mm,4.855mm) on Top Layer And Track (40.884mm,3.605mm)(40.884mm,3.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad USB1-5(40.284mm,2.405mm) on Multi-Layer And Track (40.884mm,3.605mm)(40.884mm,3.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
Rule Violations :461

Processing Rule : Silk to Silk (Clearance=0.254mm) (IsText),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01