# ğŸ§ª FPU FIFO UVM Testbench

This repository implements a **UVM (Universal Verification Methodology)** testbench for verifying the **FIFO Buffer** of the Floating Point Unit (FPU) project. The structure follows the provided verification architecture with agents, monitors, scoreboards, and randomized floating-point stimulus.

---

## ğŸ“‚ Directory Structure

fpu_uvm_tb/
â”œâ”€â”€ Makefile # Build & simulation automation
â”œâ”€â”€ README.md # Documentation
â”œâ”€â”€ fpu_uvm_pkg.sv # UVM package with all components
â”œâ”€â”€ tb_top.sv # Top-level simulation module
â”œâ”€â”€ fifo_buffer.sv # DUT (RTL FIFO)
â”œâ”€â”€ interfaces/ # SystemVerilog interface
â”‚ â””â”€â”€ fifo_interface.sv
â”œâ”€â”€ sequences/ # UVM sequences and items
â”‚ â”œâ”€â”€ fifo_seq_item.sv
â”‚ â”œâ”€â”€ fifo_seq.sv
â”‚ â”œâ”€â”€ clk_seq_item.sv
â”‚ â””â”€â”€ clk_seq.sv
â”œâ”€â”€ drivers/ # UVM drivers
â”‚ â”œâ”€â”€ fifo_driver.sv
â”‚ â””â”€â”€ clk_driver.sv
â”œâ”€â”€ monitors/ # UVM monitors
â”‚ â”œâ”€â”€ fifo_monitor.sv
â”‚ â””â”€â”€ flag_monitor.sv
â”œâ”€â”€ agents/ # UVM agents
â”‚ â”œâ”€â”€ fifo_agent.sv
â”‚ â””â”€â”€ clk_agent.sv
â”œâ”€â”€ scoreboards/ # UVM scoreboards
â”‚ â”œâ”€â”€ data_scoreboard.sv
â”‚ â””â”€â”€ flag_scoreboard.sv
â””â”€â”€ env/ # UVM environment
â””â”€â”€ environment.sv


---

## ğŸš€ How to Build and Run

### 1. **Prerequisites**
- A simulator with UVM support (e.g., QuestaSim/ModelSim, Synopsys VCS, Cadence Xcelium)
- Ensure the UVM library is available (`uvm_pkg`)

### 2. **Compile the Testbench**
```bash
make compile
3. Run the Simulation
make run
This will:

Compile all SystemVerilog sources
Run the UVM test
Exit after completion
4. Clean Build Artifacts
make clean
ğŸ›  Features

âœ… UVM Agents for FIFO and Clock stimulus
âœ… Scoreboards to validate data correctness and flag behavior
âœ… Monitors to collect transactions and send them to analysis ports
âœ… Randomized Floating-Point Stimulus
Generates special cases: NaN, +Inf, -Inf, Subnormal, and normal FP values
âœ… Config DB Integration for seamless virtual interface sharing
âœ… Makefile Automation for easy compilation & simulation
ğŸ“Œ How It Works

FIFO Agent: Drives random data and control signals to the DUT
Clock Agent: Generates clock and reset sequences
Monitors: Observe DUT signals and send transactions to scoreboards
Scoreboards: Compare observed results against expected outcomes
Environment: Instantiates and connects agents, monitors, and scoreboards
Test: Configures and launches the verification sequences
âœ… Example Simulation Output

When running, you should see UVM logs like:

UVM_INFO @ 50ns: uvm_test_top.env.d_sb [DATA_SB] Checking data: FP DATA=3F800000 WRITE=1 READ=0
UVM_INFO @ 55ns: uvm_test_top.env.f_sb [FLAG_SB] Checking flag: FP DATA=7FC00000 WRITE=0 READ=0
ğŸ§© Extending the Testbench

You can easily enhance this testbench by:

Adding functional coverage (e.g., cover special FP cases and FIFO depth usage)
Adding SystemVerilog Assertions (SVA) to check FIFO protocol correctness
Expanding sequences to include error injection and stress tests
ğŸ‘¨â€ğŸ’» Author Notes

This UVM environment is designed to be modular and scalable.
Simply place your FIFO RTL (fifo_buffer.sv) in the project folder and run.
Modify fifo_seq.sv to create new test scenarios.
âœ… Conclusion

With this setup, you have a ready-to-run UVM verification environment for your SoCET FPU FIFO.
Just build, run, and start enhancing it with coverage, assertions, and more verification scenarios!
