#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Apr 29 15:41:59 2018
# Process ID: 15088
# Current directory: U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper.vdi
# Journal file: U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Desktop/MP-4/Cpre488/Final_Project/ip_repo/sha256_hasher_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Desktop/MP-4/Cpre488/Final_Project/ip_repo/hash_sha256_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 311.742 ; gain = 42.277
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.dcp' for cell 'design_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_0_0/design_1_sha256_hasher_0_0.dcp' for cell 'design_1_i/sha256_hasher_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_1_0/design_1_sha256_hasher_1_0.dcp' for cell 'design_1_i/sha256_hasher_1'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_2_0/design_1_sha256_hasher_2_0.dcp' for cell 'design_1_i/sha256_hasher_2'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_3_0/design_1_sha256_hasher_3_0.dcp' for cell 'design_1_i/sha256_hasher_3'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_4_0/design_1_sha256_hasher_4_0.dcp' for cell 'design_1_i/sha256_hasher_4'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_5_0/design_1_sha256_hasher_5_0.dcp' for cell 'design_1_i/sha256_hasher_5'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_6_0/design_1_sha256_hasher_6_0.dcp' for cell 'design_1_i/sha256_hasher_6'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_7_0/design_1_sha256_hasher_7_0.dcp' for cell 'design_1_i/sha256_hasher_7'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_8_0/design_1_sha256_hasher_8_0.dcp' for cell 'design_1_i/sha256_hasher_8'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_hasher_9_0/design_1_sha256_hasher_9_0.dcp' for cell 'design_1_i/sha256_hasher_9'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1071 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [u:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:01:15 . Memory (MB): peak = 722.695 ; gain = 410.953
write_hwdef: Time (s): cpu = 00:00:02 ; elapsed = 00:01:33 . Memory (MB): peak = 722.695 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.911 . Memory (MB): peak = 731.063 ; gain = 8.367
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b640370f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1308.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 2142a0b5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 66 cells and removed 95 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25d971a56

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1308.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 193 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 25d971a56

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1308.871 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 25d971a56

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1308.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1308.871 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25d971a56

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1308.871 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cfaf8b4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1308.871 ; gain = 0.000
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.871 ; gain = 586.176
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.447 . Memory (MB): peak = 1308.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.871 ; gain = 0.000
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.871 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1308.871 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19bf6c032

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1308.871 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1308.871 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 121dcc503

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1308.871 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-770] High register utilization is forcing place_design to place up to 8 registers per slice which may impact placement success and/or routing congestion.
Phase 1.3 Build Placer Netlist Model | Checksum: 1af1c68fb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1af1c68fb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1678.137 ; gain = 369.266
Phase 1 Placer Initialization | Checksum: 1af1c68fb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 196d7443f

Time (s): cpu = 00:02:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 196d7443f

Time (s): cpu = 00:02:29 ; elapsed = 00:01:38 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 278debd57

Time (s): cpu = 00:02:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1aaeb31fa

Time (s): cpu = 00:02:50 ; elapsed = 00:01:52 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2380acc05

Time (s): cpu = 00:02:50 ; elapsed = 00:01:52 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18b141a20

Time (s): cpu = 00:02:57 ; elapsed = 00:01:57 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1e3e6789b

Time (s): cpu = 00:03:03 ; elapsed = 00:02:03 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15b34df5c

Time (s): cpu = 00:04:08 ; elapsed = 00:03:11 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: e494917c

Time (s): cpu = 00:04:11 ; elapsed = 00:03:14 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: e494917c

Time (s): cpu = 00:04:12 ; elapsed = 00:03:15 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1652304c9

Time (s): cpu = 00:04:24 ; elapsed = 00:03:24 . Memory (MB): peak = 1678.137 ; gain = 369.266
Phase 3 Detail Placement | Checksum: 1652304c9

Time (s): cpu = 00:04:25 ; elapsed = 00:03:25 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2261a1d02

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-38] Processed net design_1_i/sha256_hasher_9/U0/sha256_hasher_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net design_1_i/sha256_hasher_8/U0/sha256_hasher_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net design_1_i/sha256_hasher_7/U0/sha256_hasher_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net design_1_i/sha256_hasher_6/U0/sha256_hasher_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net design_1_i/sha256_hasher_5/U0/sha256_hasher_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net design_1_i/sha256_hasher_4/U0/sha256_hasher_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net design_1_i/sha256_hasher_3/U0/sha256_hasher_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net design_1_i/sha256_hasher_2/U0/sha256_hasher_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net design_1_i/sha256_hasher_1/U0/sha256_hasher_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 10 candidate nets, 0 success, 10 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2261a1d02

Time (s): cpu = 00:04:46 ; elapsed = 00:03:39 . Memory (MB): peak = 1678.137 ; gain = 369.266
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.833. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12a4897e0

Time (s): cpu = 00:05:58 ; elapsed = 00:04:42 . Memory (MB): peak = 1678.137 ; gain = 369.266
Phase 4.1 Post Commit Optimization | Checksum: 12a4897e0

Time (s): cpu = 00:05:59 ; elapsed = 00:04:43 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12a4897e0

Time (s): cpu = 00:06:00 ; elapsed = 00:04:44 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12a4897e0

Time (s): cpu = 00:06:00 ; elapsed = 00:04:44 . Memory (MB): peak = 1678.137 ; gain = 369.266

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 841b81cf

Time (s): cpu = 00:06:01 ; elapsed = 00:04:45 . Memory (MB): peak = 1678.137 ; gain = 369.266
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 841b81cf

Time (s): cpu = 00:06:01 ; elapsed = 00:04:45 . Memory (MB): peak = 1678.137 ; gain = 369.266
Ending Placer Task | Checksum: 24900098

Time (s): cpu = 00:06:01 ; elapsed = 00:04:45 . Memory (MB): peak = 1678.137 ; gain = 369.266
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:08 ; elapsed = 00:04:51 . Memory (MB): peak = 1678.137 ; gain = 369.266
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 1678.137 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1678.137 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.702 . Memory (MB): peak = 1678.137 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1678.137 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 197f94b8 ConstDB: 0 ShapeSum: b106be0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dd6635dd

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1678.137 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dd6635dd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.137 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dd6635dd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.137 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dd6635dd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.137 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b1978265

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 1784.395 ; gain = 106.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.776 | TNS=-8271.844| WHS=-0.151 | THS=-51.619|

Phase 2 Router Initialization | Checksum: 1a6ec5e29

Time (s): cpu = 00:01:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1784.395 ; gain = 106.258

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1abaa9399

Time (s): cpu = 00:02:07 ; elapsed = 00:01:16 . Memory (MB): peak = 1784.395 ; gain = 106.258

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 55760
 Number of Nodes with overlaps = 21207
 Number of Nodes with overlaps = 10145
 Number of Nodes with overlaps = 5066
 Number of Nodes with overlaps = 3530
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.725 | TNS=-102067.719| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: dc0e1179

Time (s): cpu = 00:11:50 ; elapsed = 00:06:20 . Memory (MB): peak = 1792.086 ; gain = 113.949

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 53301
 Number of Nodes with overlaps = 18726
 Number of Nodes with overlaps = 7710
 Number of Nodes with overlaps = 3610
 Number of Nodes with overlaps = 1940
 Number of Nodes with overlaps = 1182
 Number of Nodes with overlaps = 748
 Number of Nodes with overlaps = 473
 Number of Nodes with overlaps = 307
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.346 | TNS=-94692.914| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1df359605

Time (s): cpu = 00:29:39 ; elapsed = 00:16:23 . Memory (MB): peak = 1830.094 ; gain = 151.957

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1053
 Number of Nodes with overlaps = 2015
 Number of Nodes with overlaps = 2038
 Number of Nodes with overlaps = 1897
 Number of Nodes with overlaps = 1411
 Number of Nodes with overlaps = 987
 Number of Nodes with overlaps = 806
 Number of Nodes with overlaps = 635
 Number of Nodes with overlaps = 528
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 289
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.666 | TNS=-93588.164| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b1b01f32

Time (s): cpu = 00:51:45 ; elapsed = 00:29:12 . Memory (MB): peak = 1832.098 ; gain = 153.961

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 2395
 Number of Nodes with overlaps = 4101
 Number of Nodes with overlaps = 2821
 Number of Nodes with overlaps = 1920
 Number of Nodes with overlaps = 1539
 Number of Nodes with overlaps = 1389
 Number of Nodes with overlaps = 1210
 Number of Nodes with overlaps = 904
 Number of Nodes with overlaps = 532
 Number of Nodes with overlaps = 414
 Number of Nodes with overlaps = 280
Phase 4.4 Global Iteration 3 | Checksum: 128c4f92e

Time (s): cpu = 01:13:31 ; elapsed = 00:40:50 . Memory (MB): peak = 1832.098 ; gain = 153.961
Phase 4 Rip-up And Reroute | Checksum: 128c4f92e

Time (s): cpu = 01:13:32 ; elapsed = 00:40:50 . Memory (MB): peak = 1832.098 ; gain = 153.961

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1396ab652

Time (s): cpu = 01:13:39 ; elapsed = 00:40:54 . Memory (MB): peak = 1832.098 ; gain = 153.961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.571 | TNS=-90739.906| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e106c1c2

Time (s): cpu = 01:13:41 ; elapsed = 00:40:55 . Memory (MB): peak = 1832.098 ; gain = 153.961

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e106c1c2

Time (s): cpu = 01:13:41 ; elapsed = 00:40:55 . Memory (MB): peak = 1832.098 ; gain = 153.961
Phase 5 Delay and Skew Optimization | Checksum: 1e106c1c2

Time (s): cpu = 01:13:41 ; elapsed = 00:40:56 . Memory (MB): peak = 1832.098 ; gain = 153.961

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2628c6e4f

Time (s): cpu = 01:13:46 ; elapsed = 00:40:59 . Memory (MB): peak = 1832.098 ; gain = 153.961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.571 | TNS=-90279.555| WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2c5e9e505

Time (s): cpu = 01:13:47 ; elapsed = 00:40:59 . Memory (MB): peak = 1832.098 ; gain = 153.961
Phase 6 Post Hold Fix | Checksum: 2c5e9e505

Time (s): cpu = 01:13:47 ; elapsed = 00:40:59 . Memory (MB): peak = 1832.098 ; gain = 153.961

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 49.06 %
  Global Horizontal Routing Utilization  = 57.3382 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 16x16 Area, Max Cong = 85.1351%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y6 -> INT_R_X47Y21
South Dir 16x16 Area, Max Cong = 86.7188%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y1 -> INT_R_X47Y5
East Dir 16x16 Area, Max Cong = 86.8911%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y6 -> INT_R_X47Y21
   INT_L_X32Y1 -> INT_R_X47Y5
West Dir 32x32 Area, Max Cong = 90.3407%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y1 -> INT_R_X63Y21
Phase 7 Route finalize | Checksum: 2129a799e

Time (s): cpu = 01:13:48 ; elapsed = 00:41:00 . Memory (MB): peak = 1832.098 ; gain = 153.961

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2129a799e

Time (s): cpu = 01:13:48 ; elapsed = 00:41:00 . Memory (MB): peak = 1832.098 ; gain = 153.961

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1283983ae

Time (s): cpu = 01:13:54 ; elapsed = 00:41:06 . Memory (MB): peak = 1832.098 ; gain = 153.961

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.571 | TNS=-90279.555| WHS=0.035  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1283983ae

Time (s): cpu = 01:13:54 ; elapsed = 00:41:06 . Memory (MB): peak = 1832.098 ; gain = 153.961
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:13:54 ; elapsed = 00:41:06 . Memory (MB): peak = 1832.098 ; gain = 153.961

Routing Is Done.
85 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:14:03 ; elapsed = 00:41:12 . Memory (MB): peak = 1832.098 ; gain = 153.961
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1832.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1832.098 ; gain = 0.000
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1875.461 ; gain = 43.363
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2178.121 ; gain = 302.660
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2288.844 ; gain = 110.723
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'U:/Desktop/MP-4/Cpre488/Final_Project/Xilinx/premade_sha256.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Apr 29 16:35:02 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
103 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2799.352 ; gain = 451.641
write_sysdef: Time (s): cpu = 00:00:01 ; elapsed = 00:02:08 . Memory (MB): peak = 2799.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 29 16:37:10 2018...
