# ğŸš€ RISC-V CPU Simulator

A RISC-V CPU simulator implementing the Tomasulo algorithm for out-of-order execution and dynamic scheduling, written in C++.

## ğŸ“– Project Overview

This project implements a RISC-V RV32I instruction set CPU simulator using the Tomasulo algorithm. The simulator supports:

- âš¡ **Out-of-Order Execution**: Instruction-level parallelism through Tomasulo algorithm
- ğŸ”„ **Dynamic Scheduling**: Automatic resolution of data dependencies and resource conflicts
- ğŸ¯ **Branch Prediction**: Improved performance for branch instructions

- ğŸ”§ **Pipelined Execution**: Five-stage instruction pipeline (Fetch â†’ Issue â†’ Execute â†’ Write & Broadcast â†’ Commit)

## ğŸ“‚ Project Structure

```
RISC-V-CPU-Simulator/
â”œâ”€â”€ Headers/                   
â”‚   â”œâ”€â”€ ALU.hpp                
â”‚   â”œâ”€â”€ CPU.hpp               
â”‚   â”œâ”€â”€ Decoder.hpp           
â”‚   â”œâ”€â”€ LSB.hpp                
â”‚   â”œâ”€â”€ Memory.hpp            
â”‚   â”œâ”€â”€ Predictor.hpp         
â”‚   â”œâ”€â”€ RegisterFile.hpp      
â”‚   â”œâ”€â”€ ROB.hpp             
â”‚   â””â”€â”€ RS.hpp                 
â”œâ”€â”€ main.cpp                
â”œâ”€â”€ CMakeLists.txt         
â””â”€â”€ README.md               
```

## ğŸ—ï¸ Core Components

### 1. ğŸ¯ Tomasulo Algorithm Components

- **ğŸ”„ ROB (Reorder Buffer)**: Ensures in-order instruction commitment
- **ğŸ« RS (Reservation Station)**: Maintains instruction dependencies, enables out-of-order execution
- **ğŸ“¦ LSB (Load Store Buffer)**: Dedicated buffer for memory access instructions
- **ğŸ“‹ Register File**: Register file with register renaming support

### 2. ğŸ”§ Execution Units

- **ğŸ§® ALU**: Arithmetic Logic Unit for computational instructions
- **ğŸ’¾ Memory**: Memory system with 3-cycle access latency simulation
- **ğŸ” Decoder**: Instruction decoder for RISC-V instruction parsing

### 3. ğŸ® Control Units

- **ğŸ–¥ï¸ CPU**: Main controller coordinating all components
- **ğŸ”® Predictor**: Branch predictor for improved branch instruction performance

## ğŸ“ Supported Instruction Set

Implements 37 instructions from the RISC-V RV32I base integer instruction set, including:

- **ğŸ§® Arithmetic Instructions**: ADD, ADDI, SUB, AND, OR, XOR, SLL, SRL, SRA, etc.
- **ğŸ’¾ Memory Instructions**: LW, LH, LB, LBU, LHU, SW, SH, SB
- **ğŸ”„ Jump Instructions**: JAL, JALR, BEQ, BNE, BLT, BGE, BLTU, BGEU
- **ğŸ”¢ Immediate Instructions**: LUI, AUIPC

## ğŸ“¥ Input Format

The simulator reads binary machine instructions from standard input:
- Each instruction is 4 bytes in little-endian format ğŸ”„
- Program execution starts from memory address 0x0000 ğŸ“
- Terminates when encountering instruction `0x0ff00513` (li a0, 255) and outputs return value ğŸ

## â­ Design Features

### 1. ğŸ”§ Hardware Simulation
- Strictly follows hardware timing design with parallel component operation âš¡
- Uses double buffering to simulate clock-synchronized register updates ğŸ•°ï¸
- Avoids STL containers and dynamic memory allocation ğŸš«

### 2. âš ï¸ Hazard Handling
- **ğŸ“–â¡ï¸âœï¸ RAW (Read After Write)**: Resolved through forwarding and stalling
- **âœï¸â¡ï¸âœï¸ WAW (Write After Write)**: Resolved through register renaming  
- **ğŸ“–â¡ï¸âœï¸ WAR (Write After Read)**: Resolved through register renaming
- **ğŸ—ï¸ Structural Hazards**: Resolved through resource scheduling
- **ğŸ¯ Control Hazards**: Resolved through branch prediction and pipeline flushing

### 3. ğŸš€ Performance Optimizations
- Branch prediction reduces control hazard impact ğŸ¯
- Out-of-order execution improves instruction-level parallelism âš¡
- Forwarding techniques reduce data hazard delays ğŸ”„


## ğŸ“Š Performance Statistics

The simulator tracks and outputs:
- Total execution cycles â±ï¸
- Branch prediction accuracy ğŸ¯
- Number of committed instructions ğŸ“ˆ
- Distribution of instruction types ğŸ“Š

## ğŸ‘¤ Author

GranthyGu, independently.

## ğŸ«¶ Acknowledgement

Acuticalamum, Jane.Z, Yuchan.