
examples/c/td3/tp_rtos_15/rtos_02/out/rtos_02.elf:     file format elf32-littlearm
examples/c/td3/tp_rtos_15/rtos_02/out/rtos_02.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000475

Program Header:
0x70000001 off    0x00015528 vaddr 0x1a005528 paddr 0x1a005528 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x000100a4 vaddr 0x100000a4 paddr 0x100000a4 align 2**16
         filesz 0x00000000 memsz 0x00002b78 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00005530 memsz 0x00005530 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a005530 align 2**16
         filesz 0x000000a4 memsz 0x000000a4 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005524  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a4  10000000  1a005530  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
  6 .bss          00002b78  100000a4  100000a4  000100a4  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 11 .init_array   00000004  1a005524  1a005524  00015524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a005528  1a005528  00015528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200a4  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 18 .noinit       00000000  10002c1c  10002c1c  000200a4  2**2
                  CONTENTS
 19 .debug_info   000330ab  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00007795  00000000  00000000  0005314f  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000e00f  00000000  00000000  0005a8e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00001178  00000000  00000000  000688f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00001358  00000000  00000000  00069a70  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0000e8cc  00000000  00000000  0006adc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   000121b2  00000000  00000000  00079694  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    00030d98  00000000  00000000  0008b846  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000031  00000000  00000000  000bc5de  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000037  00000000  00000000  000bc60f  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00002bb8  00000000  00000000  000bc648  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000a4 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a005524 l    d  .init_array	00000000 .init_array
1a005528 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002c1c l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 main.c
1a000300 l     F .text	00000040 vConsumer
1a000340 l     F .text	00000048 vProducer
1a000388 l     F .text	0000000c vInitHardware
1a000394 l     F .text	0000001c vInitTimer
1a0003b0 l     F .text	00000024 vInitQueue
100000a8 l     O .bss	00000004 xQueue
00000000 l    df *ABS*	00000000 system.c
100000ac l     O .bss	00000004 heap_end.5622
00000000 l    df *ABS*	00000000 heap_4.c
1a0005c8 l     F .text	00000064 prvHeapInit
1a00062c l     F .text	00000058 prvInsertBlockIntoFreeList
100000b0 l     O .bss	00000004 pxEnd
100000b4 l     O .bss	00002000 ucHeap
100020b4 l     O .bss	00000004 xBlockAllocatedBit
100020b8 l     O .bss	00000004 xFreeBytesRemaining
100020bc l     O .bss	00000004 xMinimumEverFreeBytesRemaining
100020c0 l     O .bss	00000008 xStart
00000000 l    df *ABS*	00000000 queue.c
1a000804 l     F .text	00000012 prvGetDisinheritPriorityAfterTimeout
1a000816 l     F .text	0000001e prvIsQueueFull
1a000834 l     F .text	0000001a prvIsQueueEmpty
1a00084e l     F .text	00000076 prvCopyDataToQueue
1a0008c4 l     F .text	00000024 prvCopyDataFromQueue
1a0008e8 l     F .text	0000006e prvUnlockQueue
1a0009d8 l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
100020c8 l     O .bss	00000190 uxIdleTaskStack.10588
10002258 l     O .bss	00000640 uxTimerTaskStack.10595
10002898 l     O .bss	00000060 xIdleTaskTCB.10587
100028f8 l     O .bss	00000060 xTimerTaskTCB.10594
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a0012ac l     F .text	00000034 prvResetNextTaskUnblockTime
1a0012e0 l     F .text	00000092 prvInitialiseNewTask
1a001374 l     F .text	00000068 prvInitialiseTaskLists
1a0013dc l     F .text	000000ac prvAddNewTaskToReadyList
1a001488 l     F .text	0000003a prvDeleteTCB
1a0014c4 l     F .text	0000004c prvCheckTasksWaitingTermination
1a001510 l     F .text	00000028 prvIdleTask
1a001538 l     F .text	00000098 prvAddCurrentTaskToDelayedList
1000295c l     O .bss	00000004 pxDelayedTaskList
10002960 l     O .bss	00000004 pxOverflowDelayedTaskList
10002964 l     O .bss	0000008c pxReadyTasksLists
100029f0 l     O .bss	00000004 uxCurrentNumberOfTasks
100029f4 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
100029f8 l     O .bss	00000004 uxPendedTicks
100029fc l     O .bss	00000004 uxSchedulerSuspended
10002a00 l     O .bss	00000004 uxTaskNumber
10002a04 l     O .bss	00000004 uxTopReadyPriority
10002a08 l     O .bss	00000014 xDelayedTaskList1
10002a1c l     O .bss	00000014 xDelayedTaskList2
10002a30 l     O .bss	00000004 xNextTaskUnblockTime
10002a34 l     O .bss	00000004 xNumOfOverflows
10002a38 l     O .bss	00000014 xPendingReadyList
10002a4c l     O .bss	00000004 xSchedulerRunning
10002a50 l     O .bss	00000014 xSuspendedTaskList
10002a64 l     O .bss	00000014 xTasksWaitingTermination
10002a78 l     O .bss	00000004 xTickCount
10002a7c l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a001ed0 l     F .text	00000020 prvGetNextExpireTime
1a001ef0 l     F .text	00000048 prvInsertTimerInActiveList
1a001f38 l     F .text	00000070 prvCheckForValidListAndQueue
1a0022f8 l     F .text	00000016 prvTimerTask
1a002084 l     F .text	00000078 prvSwitchTimerLists
1a0020fc l     F .text	0000002c prvSampleTimeNow
1a002128 l     F .text	00000060 prvProcessExpiredTimer
1a002188 l     F .text	00000074 prvProcessTimerOrBlockTask
1a0021fc l     F .text	000000fc prvProcessReceivedCommands
10002a80 l     O .bss	00000004 pxCurrentTimerList
10002a84 l     O .bss	00000004 pxOverflowTimerList
10002a88 l     O .bss	000000a0 ucStaticTimerQueueStorage.11667
10002b28 l     O .bss	00000014 xActiveTimerList1
10002b3c l     O .bss	00000014 xActiveTimerList2
10002b50 l     O .bss	00000004 xLastTime.11616
10002b54 l     O .bss	00000050 xStaticTimerQueue.11666
10002ba4 l     O .bss	00000004 xTimerQueue
10002ba8 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a002310 l     F .text	00000040 prvTaskExitError
1a002350 l     F .text	00000022 prvPortStartFirstTask
1a002378 l     F .text	0000000e vPortEnableVFP
1a0023e0 l       .text	00000000 pxCurrentTCBConst2
1a0024e0 l       .text	00000000 pxCurrentTCBConst
10002bac l     O .bss	00000001 ucMaxSysCallPriority
10002bb0 l     O .bss	00000004 ulMaxPRIGROUPValue
10000000 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 conio.c
10002bb4 l     O .bss	00000004 keyIdx
1a005218 l     O .text	00000004 keys
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 supporting_functions.c
00000000 l    df *ABS*	00000000 board.c
1a002748 l     F .text	00000044 Board_LED_Init
1a00278c l     F .text	00000040 Board_TEC_Init
1a0027cc l     F .text	00000040 Board_GPIO_Init
1a00280c l     F .text	00000030 Board_ADC_Init
1a00283c l     F .text	00000038 Board_SPI_Init
1a002874 l     F .text	00000024 Board_I2C_Init
1a005224 l     O .text	00000008 GpioButtons
1a00522c l     O .text	0000000c GpioLeds
1a005238 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a005250 l     O .text	00000004 InitClkStates
1a005254 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 ritimer_18xx_43xx.c
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a002a9c l     F .text	0000002c Chip_UART_GetIndex
1a0052c8 l     O .text	00000008 UART_BClock
1a0052d0 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a002c04 l     F .text	00000014 Chip_ADC_GetClockIndex
1a002c18 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002ce0 l     F .text	000000a0 pll_calc_divs
1a002d80 l     F .text	0000010c pll_get_frac
1a002e8c l     F .text	0000004c Chip_Clock_FindBaseClock
1a003100 l     F .text	00000022 Chip_Clock_GetDivRate
10002bbc l     O .bss	00000008 audio_usb_pll_freq
1a0052e4 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a005350 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000008 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a003440 l     F .text	00000014 Chip_SSP_GetClockIndex
1a003454 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a003534 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002bc4 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a003aac l     F .text	00000004 __fp_unlock
1a003abc l     F .text	00000004 __fp_lock
1a003b78 l     F .text	00000110 __sinit.part.1
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a0040e8 l     F .text	00000032 __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 impure.c
10000044 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a005528 l       .init_array	00000000 __init_array_end
1a005524 l       .bss_RAM5	00000000 __preinit_array_end
1a005524 l       .init_array	00000000 __init_array_start
1a005524 l       .bss_RAM5	00000000 __preinit_array_start
1a0050d8 g     F .text	00000012 _malloc_usable_size_r
1a002f24 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000514 g     F .text	00000012 _isatty_r
1a004814 g     F .text	000000e0 _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a000526 g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a000444 g     F .text	0000002c RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00244c g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a0047e0 g     F .text	00000034 printf
1a002996 g     F .text	00000008 __stdio_init
1a004968 g     F .text	00000020 __sseek
1a003c9c g     F .text	00000008 __sinit
10000004 g     O .data	00000004 xKeyPressesStopApplication
1a004990 g     F .text	000000b4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a001134 g     F .text	00000052 vQueueWaitForMessageRestricted
1a003ac0 g     F .text	0000002e __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a002cbe g     F .text	0000000c Chip_ADC_SetResolution
1a0024e4 g     F .text	0000002c SysTick_Handler
1a000470  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0028d0 g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a004fc0 g     F .text	000000c6 memmove
1a003c88 g     F .text	00000014 _cleanup
1a002480 g     F .text	00000064 PendSV_Handler
1a000c70 g     F .text	000000de xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a005530 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
10002958 g     O .bss	00000004 pxCurrentTCB
1a00050a g     F .text	0000000a _fstat_r
53ff741a g       *ABS*	00000000 __valid_user_code_checksum
1a004928 g     F .text	00000004 __seofread
1a005530 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a001bb0 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a0031a2 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a002548 g     F .text	00000110 xPortStartScheduler
1a001744 g     F .text	00000024 vTaskEndScheduler
1a003dcc g     F .text	00000134 memcpy
1a001abc g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a003ab0 g     F .text	0000000c _cleanup_r
1a002510  w    F .text	00000038 vPortSetupTimerInterrupt
1a0035ec g     F .text	00000000 .hidden __aeabi_uldivmod
10002c1c g       .noinit	00000000 _noinit
1a0048f4 g     F .text	00000010 puts
1a000794 g     F .text	00000070 vPortFree
10002c14 g     O .bss	00000004 SystemCoreClock
1a002ac8 g     F .text	00000054 Chip_UART_Init
1a000f68 g     F .text	000001a4 xQueueSemaphoreTake
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002658 g     F .text	0000005c vPortValidateInterruptPriority
1a0047b4 g     F .text	0000002c _printf_r
1a000180  w    F .text	00000002 UsageFault_Handler
1a003220 g     F .text	0000004c Chip_Clock_GetRate
1a0011a2 g     F .text	00000018 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a0029d8 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a004b48 g     F .text	000002f0 __sfvwrite_r
1a00361c g     F .text	000002dc .hidden __udivmoddi4
1a0005a8 g     F .text	00000020 _sbrk_r
1a005220 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000530 g     F .text	00000050 _read_r
1a00119c g     F .text	00000006 vListInitialiseItem
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a000e0c g     F .text	0000015c xQueueReceive
10002bd4 g     O .bss	00000040 xQueueRegistry
1a003a88 g     F .text	00000024 fflush
1a001230 g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a005528 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a0054e0 g     O .text	00000004 _global_impure_ptr
1a005088 g     F .text	00000050 _realloc_r
1a003d7c g     F .text	00000050 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000684 g     F .text	00000110 pvPortMalloc
1a003cb4 g     F .text	00000014 __fp_lock_all
1a002954 g     F .text	00000030 Board_Init
1a0004fe  w    F .text	00000002 _init
1a0023e4 g     F .text	00000024 vPortEndScheduler
1a001186 g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a001778 g     F .text	0000000c xTaskGetTickCount
1a000ae8 g     F .text	00000188 xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10002c1c g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a000474 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a003408 g     F .text	00000038 Chip_I2C_SetClockRate
1a001d34 g     F .text	000000b4 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a002ed8 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a001b24 g     F .text	0000008c xTaskRemoveFromEventList
1a001274  w    F .text	0000001c vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a005480 g     O .text	00000020 __sf_fake_stderr
1a0033e4 g     F .text	00000024 Chip_I2C_Init
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a003094 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a005398 g     O .text	000000e6 gpioPinsInit
1a001248  w    F .text	0000002c vAssertCalled
1a001eb4 g     F .text	0000001c pvTaskIncrementMutexHeldCount
1a00346c g     F .text	00000012 Chip_SSP_SetClockRate
1a00411c g     F .text	0000002c __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a002700 g     F .text	00000048 vPrintString
1a003ca4 g     F .text	00000002 __sfp_lock_acquire
1a004f20 g     F .text	00000000 memchr
1a001bc8 g     F .text	00000080 xTaskCheckForTimeOut
1a003f9c g     F .text	00000090 _free_r
1a00317c g     F .text	00000026 Chip_Clock_GetBaseClock
1a001c74 g     F .text	000000c0 xTaskPriorityInherit
10002bd0 g     O .bss	00000004 xBinarySemaphore
100000a4 g       .bss	00000000 _bss
1a002c8c g     F .text	00000032 Chip_ADC_SetSampleRate
10002bb8 g     O .bss	00000004 freeRtosInterruptCallback
1a001768 g     F .text	00000010 vTaskSuspendAll
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a00347e g     F .text	0000003e Chip_SSP_SetBitRate
1a0011ee g     F .text	00000028 uxListRemove
1a0033c0 g     F .text	00000002 Chip_GPIO_Init
1a00524c g     O .text	00000004 OscRateIn
1a0015d0 g     F .text	00000072 xTaskCreateStatic
10002c1c g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0019f0 g     F .text	000000cc vTaskSwitchContext
1a0047b4 g     F .text	0000002c _iprintf_r
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a0009fa g     F .text	000000a0 xQueueGenericCreateStatic
1a001aec g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a000500 g     F .text	0000000a _close_r
1a001218 g     F .text	00000018 vApplicationGetIdleTaskMemory
1a002018 g     F .text	0000006c xTimerGenericCommand
1a004a54 g     F .text	000000f4 __swsetup_r
1a001290  w    F .text	0000001c vApplicationStackOverflowHook
1a0038f8  w    F .text	00000002 .hidden __aeabi_ldiv0
1a003af0 g     F .text	00000088 __sfp
1a003cb0 g     F .text	00000002 __sinit_lock_release
1a0026b4 g     F .text	0000002c _kbhit
1a004904 g     F .text	00000022 __sread
1a0035d0 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0028bc g     F .text	00000014 Board_UARTPutChar
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a003a24 g     F .text	00000064 _fflush_r
1a0054c0 g     O .text	00000020 __sf_fake_stdin
1a002f40 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a003f00 g     F .text	0000009a memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a0003d4 g     F .text	00000070 main
1a004a44 g     F .text	00000010 __swbuf
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a0011ba g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
100000a4 g     O .bss	00000002 sElement
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a0023c0 g     F .text	00000024 SVC_Handler
1a004988 g     F .text	00000008 __sclose
1a001fa8 g     F .text	00000070 xTimerCreateTimerTask
1a00293c g     F .text	00000016 Board_LED_Toggle
1a00402c g     F .text	000000bc _malloc_r
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a0031b0 g     F .text	0000003c Chip_Clock_EnableOpts
1a00298e g     F .text	00000008 __stdio_getchar
1a003cdc g     F .text	0000004a _fwalk
1a000a9a g     F .text	0000004e xQueueGenericCreate
1a002f5c g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a002910 g     F .text	0000002c Board_LED_Test
1a003014 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a0043c8 g     F .text	00000018 vfiprintf
1a0034f4 g     F .text	00000040 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a0004fc  w    F .text	00000002 _fini
1a0047e0 g     F .text	00000034 iprintf
1a0018a4 g     F .text	000000fc xTaskResumeAll
1a0016a8 g     F .text	0000009c vTaskStartScheduler
1a002c4c g     F .text	00000040 Chip_ADC_Init
10002c18 g     O .bss	00000004 g_pUsbApi
1a0029a0 g     F .text	00000038 Board_SetupMuxing
1a002b1c g     F .text	000000e8 Chip_UART_SetBaudFDR
1a000580 g     F .text	00000028 _write_r
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a0043e0 g     F .text	00000132 _printf_common
10000040 g     O .data	00000004 _impure_ptr
1a0038fc g     F .text	00000128 __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a003cc8 g     F .text	00000014 __fp_unlock_all
1a001c48 g     F .text	0000000c vTaskMissedYield
10002c1c g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a0034bc g     F .text	00000038 Chip_SSP_Init
1a00110c g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a001784 g     F .text	00000120 xTaskIncrementTick
1a004e38 g     F .text	0000005a __swhatbuf_r
1a0026e0 g     F .text	00000020 DAC_IRQHandler
1a002898 g     F .text	00000024 Board_Debug_Init
1a002984 g     F .text	0000000a __stdio_putchar
1a000958 g     F .text	00000080 xQueueGenericReset
100000a4 g       .data	00000000 _edata
1a0033c4 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a001642 g     F .text	00000066 xTaskCreate
1a00326c g     F .text	00000154 Chip_SetupCoreClock
1a00492c g     F .text	0000003c __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a004164 g     F .text	00000264 _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a003d28 g     F .text	00000052 _fwalk_reent
1a002ccc g     F .text	00000014 SystemCoreClockUpdate
1a002a50 g     F .text	00000022 Chip_RIT_Init
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0019a0 g     F .text	00000050 vTaskDelay
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a003ca8 g     F .text	00000002 __sfp_lock_release
1a0054a0 g     O .text	00000020 __sf_fake_stdout
1a001c54 g     F .text	00000020 xTaskGetSchedulerState
1a001de8 g     F .text	000000cc vTaskPriorityDisinheritAfterTimeout
1a0038f8  w    F .text	00000002 .hidden __aeabi_idiv0
1a002a74 g     F .text	00000028 Chip_RIT_SetTimerInterval
1a00017e  w    F .text	00000002 BusFault_Handler
1a004e94 g     F .text	00000088 __smakebuf_r
1a00238c g     F .text	0000002c pxPortInitialiseStack
1a004514 g     F .text	000002a0 _printf_i
1a0031ec g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10002bcc g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a004148 g     F .text	0000001a __sprint_r
1a0028ec g     F .text	00000024 Board_LED_Set
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a003568 g     F .text	00000068 gpioRead
1a002408 g     F .text	00000044 vPortEnterCritical
10002bc8 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a004164 g     F .text	00000264 _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a003124 g     F .text	00000058 Chip_Clock_SetBaseClock
1a0043c8 g     F .text	00000018 vfprintf
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a000d4e g     F .text	000000bc xQueueGiveFromISR
1a003cac g     F .text	00000002 __sinit_lock_acquire
1a002a44 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 75 04 00 1a 79 01 00 1a 7b 01 00 1a     ....u...y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 1a 74 ff 53     }............t.S
	...
1a00002c:	c1 23 00 1a 85 01 00 1a 00 00 00 00 81 24 00 1a     .#...........$..
1a00003c:	e5 24 00 1a                                         .$..

1a000040 <g_pfnVendorVectors>:
1a000040:	e1 26 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     .&..............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	d1 35 00 1a bb 01 00 1a bb 01 00 1a 45 04 00 1a     .5..........E...
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a005530 	.word	0x1a005530
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000a4 	.word	0x000000a4
1a000120:	1a005530 	.word	0x1a005530
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a005530 	.word	0x1a005530
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a005530 	.word	0x1a005530
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a005530 	.word	0x1a005530
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000a4 	.word	0x100000a4
1a000154:	00002b78 	.word	0x00002b78
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:


}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <vConsumer>:
    vTaskDelay( xDelay100ms );
  }
}

static void vConsumer(void *pvParameters)
{
1a000300:	b500      	push	{lr}
1a000302:	b083      	sub	sp, #12
    uint16_t sElementConsumed;

    for( ;; ) {
     xSemaphoreTake( xBinarySemaphore, portMAX_DELAY );
1a000304:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000308:	4b0a      	ldr	r3, [pc, #40]	; (1a000334 <vConsumer+0x34>)
1a00030a:	6818      	ldr	r0, [r3, #0]
1a00030c:	f000 fe2c 	bl	1a000f68 <xQueueSemaphoreTake>
     if(xQueueReceive ( xQueue, &sElementConsumed, 0 ) == pdTRUE )
1a000310:	2200      	movs	r2, #0
1a000312:	f10d 0106 	add.w	r1, sp, #6
1a000316:	4b08      	ldr	r3, [pc, #32]	; (1a000338 <vConsumer+0x38>)
1a000318:	6818      	ldr	r0, [r3, #0]
1a00031a:	f000 fd77 	bl	1a000e0c <xQueueReceive>
1a00031e:	2801      	cmp	r0, #1
1a000320:	d1f0      	bne.n	1a000304 <vConsumer+0x4>
     {
       printf( "Element %d has been consumed", sElementConsumed );
1a000322:	f8bd 1006 	ldrh.w	r1, [sp, #6]
1a000326:	4805      	ldr	r0, [pc, #20]	; (1a00033c <vConsumer+0x3c>)
1a000328:	f004 fa5a 	bl	1a0047e0 <iprintf>
       Board_LED_Toggle( 3 ); /* Yellow */
1a00032c:	2003      	movs	r0, #3
1a00032e:	f002 fb05 	bl	1a00293c <Board_LED_Toggle>
1a000332:	e7e7      	b.n	1a000304 <vConsumer+0x4>
1a000334:	10002bd0 	.word	0x10002bd0
1a000338:	100000a8 	.word	0x100000a8
1a00033c:	1a0050ec 	.word	0x1a0050ec

1a000340 <vProducer>:
{
1a000340:	b508      	push	{r3, lr}
1a000342:	e007      	b.n	1a000354 <vProducer+0x14>
    printf( "Element %d has been produced\r\n", sElement );
1a000344:	4b0c      	ldr	r3, [pc, #48]	; (1a000378 <vProducer+0x38>)
1a000346:	8819      	ldrh	r1, [r3, #0]
1a000348:	480c      	ldr	r0, [pc, #48]	; (1a00037c <vProducer+0x3c>)
1a00034a:	f004 fa49 	bl	1a0047e0 <iprintf>
    vTaskDelay( xDelay100ms );
1a00034e:	200a      	movs	r0, #10
1a000350:	f001 fb26 	bl	1a0019a0 <vTaskDelay>
    sElement = sElement + 1;
1a000354:	4908      	ldr	r1, [pc, #32]	; (1a000378 <vProducer+0x38>)
1a000356:	880b      	ldrh	r3, [r1, #0]
1a000358:	3301      	adds	r3, #1
1a00035a:	800b      	strh	r3, [r1, #0]
    xStatus = xQueueSend( xQueue, &sElement, portMAX_DELAY );
1a00035c:	2300      	movs	r3, #0
1a00035e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000362:	4807      	ldr	r0, [pc, #28]	; (1a000380 <vProducer+0x40>)
1a000364:	6800      	ldr	r0, [r0, #0]
1a000366:	f000 fbbf 	bl	1a000ae8 <xQueueGenericSend>
    if( xStatus != pdPASS )
1a00036a:	2801      	cmp	r0, #1
1a00036c:	d0ea      	beq.n	1a000344 <vProducer+0x4>
      vPrintString( "Could not send to the queue.\r\n" );
1a00036e:	4805      	ldr	r0, [pc, #20]	; (1a000384 <vProducer+0x44>)
1a000370:	f002 f9c6 	bl	1a002700 <vPrintString>
1a000374:	e7e6      	b.n	1a000344 <vProducer+0x4>
1a000376:	bf00      	nop
1a000378:	100000a4 	.word	0x100000a4
1a00037c:	1a00512c 	.word	0x1a00512c
1a000380:	100000a8 	.word	0x100000a8
1a000384:	1a00510c 	.word	0x1a00510c

1a000388 <vInitHardware>:
    for( ;; );
  }
}

static void vInitHardware(void)
{
1a000388:	b508      	push	{r3, lr}
    SystemCoreClockUpdate();
1a00038a:	f002 fc9f 	bl	1a002ccc <SystemCoreClockUpdate>
    Board_Init();
1a00038e:	f002 fae1 	bl	1a002954 <Board_Init>
1a000392:	bd08      	pop	{r3, pc}

1a000394 <vInitTimer>:
}

static void vInitTimer( void )
{
1a000394:	b510      	push	{r4, lr}
	Chip_RIT_Init( LPC_RITIMER );
1a000396:	4c05      	ldr	r4, [pc, #20]	; (1a0003ac <vInitTimer+0x18>)
1a000398:	4620      	mov	r0, r4
1a00039a:	f002 fb59 	bl	1a002a50 <Chip_RIT_Init>
	Chip_RIT_SetTimerInterval( LPC_RITIMER, 3000 );
1a00039e:	f640 31b8 	movw	r1, #3000	; 0xbb8
1a0003a2:	4620      	mov	r0, r4
1a0003a4:	f002 fb66 	bl	1a002a74 <Chip_RIT_SetTimerInterval>
1a0003a8:	bd10      	pop	{r4, pc}
1a0003aa:	bf00      	nop
1a0003ac:	400c0000 	.word	0x400c0000

1a0003b0 <vInitQueue>:
{
1a0003b0:	b508      	push	{r3, lr}
  xQueue = xQueueCreate ( TAM_COLA, sizeof( uint16_t ) );
1a0003b2:	2200      	movs	r2, #0
1a0003b4:	2102      	movs	r1, #2
1a0003b6:	2064      	movs	r0, #100	; 0x64
1a0003b8:	f000 fb6f 	bl	1a000a9a <xQueueGenericCreate>
1a0003bc:	4b04      	ldr	r3, [pc, #16]	; (1a0003d0 <vInitQueue+0x20>)
1a0003be:	6018      	str	r0, [r3, #0]
  if( xQueue == NULL ){
1a0003c0:	b100      	cbz	r0, 1a0003c4 <vInitQueue+0x14>
1a0003c2:	bd08      	pop	{r3, pc}
    Board_LED_Set( 5, TRUE ); /* RED */
1a0003c4:	2101      	movs	r1, #1
1a0003c6:	2005      	movs	r0, #5
1a0003c8:	f002 fa90 	bl	1a0028ec <Board_LED_Set>
1a0003cc:	e7fe      	b.n	1a0003cc <vInitQueue+0x1c>
1a0003ce:	bf00      	nop
1a0003d0:	100000a8 	.word	0x100000a8

1a0003d4 <main>:
{
1a0003d4:	b530      	push	{r4, r5, lr}
1a0003d6:	b083      	sub	sp, #12
  vInitHardware(); 
1a0003d8:	f7ff ffd6 	bl	1a000388 <vInitHardware>
	vInitTimer();
1a0003dc:	f7ff ffda 	bl	1a000394 <vInitTimer>
  vInitQueue();
1a0003e0:	f7ff ffe6 	bl	1a0003b0 <vInitQueue>
  vSemaphoreCreateBinary ( xBinarySemaphore );
1a0003e4:	2203      	movs	r2, #3
1a0003e6:	2100      	movs	r1, #0
1a0003e8:	2001      	movs	r0, #1
1a0003ea:	f000 fb56 	bl	1a000a9a <xQueueGenericCreate>
1a0003ee:	4b12      	ldr	r3, [pc, #72]	; (1a000438 <main+0x64>)
1a0003f0:	6018      	str	r0, [r3, #0]
1a0003f2:	b120      	cbz	r0, 1a0003fe <main+0x2a>
1a0003f4:	2300      	movs	r3, #0
1a0003f6:	461a      	mov	r2, r3
1a0003f8:	4619      	mov	r1, r3
1a0003fa:	f000 fb75 	bl	1a000ae8 <xQueueGenericSend>
  xSemaphoreTake( xBinarySemaphore, 0 );
1a0003fe:	2100      	movs	r1, #0
1a000400:	4b0d      	ldr	r3, [pc, #52]	; (1a000438 <main+0x64>)
1a000402:	6818      	ldr	r0, [r3, #0]
1a000404:	f000 fdb0 	bl	1a000f68 <xQueueSemaphoreTake>
  xTaskCreate( vProducer, NULL, configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+1, NULL );
1a000408:	2400      	movs	r4, #0
1a00040a:	9401      	str	r4, [sp, #4]
1a00040c:	2501      	movs	r5, #1
1a00040e:	9500      	str	r5, [sp, #0]
1a000410:	4623      	mov	r3, r4
1a000412:	2264      	movs	r2, #100	; 0x64
1a000414:	4621      	mov	r1, r4
1a000416:	4809      	ldr	r0, [pc, #36]	; (1a00043c <main+0x68>)
1a000418:	f001 f913 	bl	1a001642 <xTaskCreate>
  xTaskCreate( vConsumer, NULL, configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+1, NULL );
1a00041c:	9401      	str	r4, [sp, #4]
1a00041e:	9500      	str	r5, [sp, #0]
1a000420:	4623      	mov	r3, r4
1a000422:	2264      	movs	r2, #100	; 0x64
1a000424:	4621      	mov	r1, r4
1a000426:	4806      	ldr	r0, [pc, #24]	; (1a000440 <main+0x6c>)
1a000428:	f001 f90b 	bl	1a001642 <xTaskCreate>
  vTaskStartScheduler ();
1a00042c:	f001 f93c 	bl	1a0016a8 <vTaskStartScheduler>
}
1a000430:	4620      	mov	r0, r4
1a000432:	b003      	add	sp, #12
1a000434:	bd30      	pop	{r4, r5, pc}
1a000436:	bf00      	nop
1a000438:	10002bd0 	.word	0x10002bd0
1a00043c:	1a000341 	.word	0x1a000341
1a000440:	1a000301 	.word	0x1a000301

1a000444 <RIT_IRQHandler>:
}

void RIT_IRQHandler( void )
{
1a000444:	b500      	push	{lr}
1a000446:	b083      	sub	sp, #12
	portBASE_TYPE xTaskWoken = pdFALSE ;
1a000448:	a902      	add	r1, sp, #8
1a00044a:	2300      	movs	r3, #0
1a00044c:	f841 3d04 	str.w	r3, [r1, #-4]!

	xTaskWoken = xSemaphoreGiveFromISR ( xBinarySemaphore, &xTaskWoken );
1a000450:	4b05      	ldr	r3, [pc, #20]	; (1a000468 <RIT_IRQHandler+0x24>)
1a000452:	6818      	ldr	r0, [r3, #0]
1a000454:	f000 fc7b 	bl	1a000d4e <xQueueGiveFromISR>
 * @param	pRITimer	: RITimer peripheral selected
 * @return	None
 */
STATIC INLINE void Chip_RIT_ClearInt(LPC_RITIMER_T *pRITimer)
{
	pRITimer->CTRL |= RIT_CTRL_INT;
1a000458:	4a04      	ldr	r2, [pc, #16]	; (1a00046c <RIT_IRQHandler+0x28>)
1a00045a:	6893      	ldr	r3, [r2, #8]
1a00045c:	f043 0301 	orr.w	r3, r3, #1
1a000460:	6093      	str	r3, [r2, #8]

	Chip_RIT_ClearInt( LPC_RITIMER );
}
1a000462:	b003      	add	sp, #12
1a000464:	f85d fb04 	ldr.w	pc, [sp], #4
1a000468:	10002bd0 	.word	0x10002bd0
1a00046c:	400c0000 	.word	0x400c0000

1a000470 <initialise_monitor_handles>:
{
1a000470:	4770      	bx	lr
1a000472:	Address 0x000000001a000472 is out of bounds.


1a000474 <Reset_Handler>:
void Reset_Handler(void) {
1a000474:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a000476:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000478:	4a19      	ldr	r2, [pc, #100]	; (1a0004e0 <Reset_Handler+0x6c>)
1a00047a:	4b1a      	ldr	r3, [pc, #104]	; (1a0004e4 <Reset_Handler+0x70>)
1a00047c:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a00047e:	4a1a      	ldr	r2, [pc, #104]	; (1a0004e8 <Reset_Handler+0x74>)
1a000480:	3304      	adds	r3, #4
1a000482:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000484:	2300      	movs	r3, #0
1a000486:	e005      	b.n	1a000494 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000488:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a00048c:	4a17      	ldr	r2, [pc, #92]	; (1a0004ec <Reset_Handler+0x78>)
1a00048e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000492:	3301      	adds	r3, #1
1a000494:	2b07      	cmp	r3, #7
1a000496:	d9f7      	bls.n	1a000488 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a000498:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a00049a:	4b15      	ldr	r3, [pc, #84]	; (1a0004f0 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a00049c:	e007      	b.n	1a0004ae <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a00049e:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0004a2:	689a      	ldr	r2, [r3, #8]
1a0004a4:	6859      	ldr	r1, [r3, #4]
1a0004a6:	6818      	ldr	r0, [r3, #0]
1a0004a8:	f7ff fe6f 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a0004ac:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0004ae:	4a11      	ldr	r2, [pc, #68]	; (1a0004f4 <Reset_Handler+0x80>)
1a0004b0:	4293      	cmp	r3, r2
1a0004b2:	d3f4      	bcc.n	1a00049e <Reset_Handler+0x2a>
1a0004b4:	e006      	b.n	1a0004c4 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a0004b6:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a0004b8:	6859      	ldr	r1, [r3, #4]
1a0004ba:	f854 0b08 	ldr.w	r0, [r4], #8
1a0004be:	f7ff fe73 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a0004c2:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a0004c4:	4a0c      	ldr	r2, [pc, #48]	; (1a0004f8 <Reset_Handler+0x84>)
1a0004c6:	4293      	cmp	r3, r2
1a0004c8:	d3f5      	bcc.n	1a0004b6 <Reset_Handler+0x42>
    SystemInit();
1a0004ca:	f003 f813 	bl	1a0034f4 <SystemInit>
    __libc_init_array();
1a0004ce:	f003 fc55 	bl	1a003d7c <__libc_init_array>
    initialise_monitor_handles();
1a0004d2:	f7ff ffcd 	bl	1a000470 <initialise_monitor_handles>
    main();
1a0004d6:	f7ff ff7d 	bl	1a0003d4 <main>
        __asm__ volatile("wfi");
1a0004da:	bf30      	wfi
1a0004dc:	e7fd      	b.n	1a0004da <Reset_Handler+0x66>
1a0004de:	bf00      	nop
1a0004e0:	10df1000 	.word	0x10df1000
1a0004e4:	40053100 	.word	0x40053100
1a0004e8:	01dff7ff 	.word	0x01dff7ff
1a0004ec:	e000e280 	.word	0xe000e280
1a0004f0:	1a000114 	.word	0x1a000114
1a0004f4:	1a000150 	.word	0x1a000150
1a0004f8:	1a000178 	.word	0x1a000178

1a0004fc <_fini>:
void _fini(void) {}
1a0004fc:	4770      	bx	lr

1a0004fe <_init>:
void _init(void) {}
1a0004fe:	4770      	bx	lr

1a000500 <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000500:	2309      	movs	r3, #9
1a000502:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000504:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000508:	4770      	bx	lr

1a00050a <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a00050a:	2358      	movs	r3, #88	; 0x58
1a00050c:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00050e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000512:	4770      	bx	lr

1a000514 <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000514:	2902      	cmp	r1, #2
1a000516:	d801      	bhi.n	1a00051c <_isatty_r+0x8>
   case 0:
   case 1:
   case 2:
       return 1;
1a000518:	2001      	movs	r0, #1
   default:
       SET_ERR(EBADF);
       return -1;
   }
}
1a00051a:	4770      	bx	lr
       SET_ERR(EBADF);
1a00051c:	2309      	movs	r3, #9
1a00051e:	6003      	str	r3, [r0, #0]
       return -1;
1a000520:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000524:	4770      	bx	lr

1a000526 <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a000526:	2358      	movs	r3, #88	; 0x58
1a000528:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00052a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00052e:	4770      	bx	lr

1a000530 <_read_r>:
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a000530:	2902      	cmp	r1, #2
1a000532:	d820      	bhi.n	1a000576 <_read_r+0x46>
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000538:	461d      	mov	r5, r3
1a00053a:	4617      	mov	r7, r2
1a00053c:	4606      	mov	r6, r0
  switch (fd) {
1a00053e:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000540:	42ac      	cmp	r4, r5
1a000542:	d212      	bcs.n	1a00056a <_read_r+0x3a>
         int c = __stdio_getchar();
1a000544:	f002 fa23 	bl	1a00298e <__stdio_getchar>
         if( c != -1 ){
1a000548:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00054c:	d0f8      	beq.n	1a000540 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a00054e:	f104 0801 	add.w	r8, r4, #1
1a000552:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a000554:	280d      	cmp	r0, #13
1a000556:	d003      	beq.n	1a000560 <_read_r+0x30>
1a000558:	280a      	cmp	r0, #10
1a00055a:	d001      	beq.n	1a000560 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a00055c:	4644      	mov	r4, r8
1a00055e:	e7ef      	b.n	1a000540 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a000560:	f002 fa15 	bl	1a00298e <__stdio_getchar>
               return i;
1a000564:	4640      	mov	r0, r8
1a000566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            }
         }
      }
      SET_ERR(ENODEV);
1a00056a:	2313      	movs	r3, #19
1a00056c:	6033      	str	r3, [r6, #0]
      return -1;
1a00056e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000572:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  default:
      SET_ERR(ENODEV);
1a000576:	2313      	movs	r3, #19
1a000578:	6003      	str	r3, [r0, #0]
      return -1;
1a00057a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00057e:	4770      	bx	lr

1a000580 <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a000580:	2902      	cmp	r1, #2
1a000582:	d80c      	bhi.n	1a00059e <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a000584:	b570      	push	{r4, r5, r6, lr}
1a000586:	461d      	mov	r5, r3
1a000588:	4616      	mov	r6, r2
   switch (fd) {
1a00058a:	2400      	movs	r4, #0
1a00058c:	e003      	b.n	1a000596 <_write_r+0x16>
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
           __stdio_putchar(((char*) b)[i]);
1a00058e:	5d30      	ldrb	r0, [r6, r4]
1a000590:	f002 f9f8 	bl	1a002984 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a000594:	3401      	adds	r4, #1
1a000596:	42ac      	cmp	r4, r5
1a000598:	d3f9      	bcc.n	1a00058e <_write_r+0xe>
       return n;
1a00059a:	4628      	mov	r0, r5
1a00059c:	bd70      	pop	{r4, r5, r6, pc}
   default:
       SET_ERR(ENODEV);
1a00059e:	2313      	movs	r3, #19
1a0005a0:	6003      	str	r3, [r0, #0]
       return -1;
1a0005a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0005a6:	4770      	bx	lr

1a0005a8 <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0005a8:	4b05      	ldr	r3, [pc, #20]	; (1a0005c0 <_sbrk_r+0x18>)
1a0005aa:	681b      	ldr	r3, [r3, #0]
1a0005ac:	b123      	cbz	r3, 1a0005b8 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0005ae:	4b04      	ldr	r3, [pc, #16]	; (1a0005c0 <_sbrk_r+0x18>)
1a0005b0:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a0005b2:	4401      	add	r1, r0
1a0005b4:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a0005b6:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a0005b8:	4a02      	ldr	r2, [pc, #8]	; (1a0005c4 <_sbrk_r+0x1c>)
1a0005ba:	4b01      	ldr	r3, [pc, #4]	; (1a0005c0 <_sbrk_r+0x18>)
1a0005bc:	601a      	str	r2, [r3, #0]
1a0005be:	e7f6      	b.n	1a0005ae <_sbrk_r+0x6>
1a0005c0:	100000ac 	.word	0x100000ac
1a0005c4:	10002c1c 	.word	0x10002c1c

1a0005c8 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a0005c8:	4a12      	ldr	r2, [pc, #72]	; (1a000614 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a0005ca:	f012 0f07 	tst.w	r2, #7
1a0005ce:	d01e      	beq.n	1a00060e <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a0005d0:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0005d2:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a0005d6:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
1a0005da:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0005dc:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a0005de:	480e      	ldr	r0, [pc, #56]	; (1a000618 <prvHeapInit+0x50>)
1a0005e0:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a0005e2:	2100      	movs	r1, #0
1a0005e4:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a0005e6:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a0005e8:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0005ea:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a0005ee:	480b      	ldr	r0, [pc, #44]	; (1a00061c <prvHeapInit+0x54>)
1a0005f0:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a0005f2:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a0005f4:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a0005f6:	1a99      	subs	r1, r3, r2
1a0005f8:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a0005fa:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a0005fc:	4b08      	ldr	r3, [pc, #32]	; (1a000620 <prvHeapInit+0x58>)
1a0005fe:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000600:	4b08      	ldr	r3, [pc, #32]	; (1a000624 <prvHeapInit+0x5c>)
1a000602:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a000604:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a000608:	4b07      	ldr	r3, [pc, #28]	; (1a000628 <prvHeapInit+0x60>)
1a00060a:	601a      	str	r2, [r3, #0]
1a00060c:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a00060e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a000612:	e7e4      	b.n	1a0005de <prvHeapInit+0x16>
1a000614:	100000b4 	.word	0x100000b4
1a000618:	100020c0 	.word	0x100020c0
1a00061c:	100000b0 	.word	0x100000b0
1a000620:	100020bc 	.word	0x100020bc
1a000624:	100020b8 	.word	0x100020b8
1a000628:	100020b4 	.word	0x100020b4

1a00062c <prvInsertBlockIntoFreeList>:
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a00062c:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a00062e:	4b13      	ldr	r3, [pc, #76]	; (1a00067c <prvInsertBlockIntoFreeList+0x50>)
1a000630:	681a      	ldr	r2, [r3, #0]
1a000632:	4282      	cmp	r2, r0
1a000634:	d31b      	bcc.n	1a00066e <prvInsertBlockIntoFreeList+0x42>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a000636:	6859      	ldr	r1, [r3, #4]
1a000638:	185c      	adds	r4, r3, r1
1a00063a:	42a0      	cmp	r0, r4
1a00063c:	d103      	bne.n	1a000646 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a00063e:	6840      	ldr	r0, [r0, #4]
1a000640:	4401      	add	r1, r0
1a000642:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
1a000644:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a000646:	6841      	ldr	r1, [r0, #4]
1a000648:	1844      	adds	r4, r0, r1
1a00064a:	42a2      	cmp	r2, r4
1a00064c:	d113      	bne.n	1a000676 <prvInsertBlockIntoFreeList+0x4a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a00064e:	4c0c      	ldr	r4, [pc, #48]	; (1a000680 <prvInsertBlockIntoFreeList+0x54>)
1a000650:	6824      	ldr	r4, [r4, #0]
1a000652:	42a2      	cmp	r2, r4
1a000654:	d00d      	beq.n	1a000672 <prvInsertBlockIntoFreeList+0x46>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a000656:	6852      	ldr	r2, [r2, #4]
1a000658:	4411      	add	r1, r2
1a00065a:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a00065c:	681a      	ldr	r2, [r3, #0]
1a00065e:	6812      	ldr	r2, [r2, #0]
1a000660:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a000662:	4298      	cmp	r0, r3
1a000664:	d000      	beq.n	1a000668 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a000666:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a000668:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00066c:	4770      	bx	lr
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a00066e:	4613      	mov	r3, r2
1a000670:	e7de      	b.n	1a000630 <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a000672:	6004      	str	r4, [r0, #0]
1a000674:	e7f5      	b.n	1a000662 <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a000676:	6002      	str	r2, [r0, #0]
1a000678:	e7f3      	b.n	1a000662 <prvInsertBlockIntoFreeList+0x36>
1a00067a:	bf00      	nop
1a00067c:	100020c0 	.word	0x100020c0
1a000680:	100000b0 	.word	0x100000b0

1a000684 <pvPortMalloc>:
{
1a000684:	b570      	push	{r4, r5, r6, lr}
1a000686:	4604      	mov	r4, r0
	vTaskSuspendAll();
1a000688:	f001 f86e 	bl	1a001768 <vTaskSuspendAll>
		if( pxEnd == NULL )
1a00068c:	4b3c      	ldr	r3, [pc, #240]	; (1a000780 <pvPortMalloc+0xfc>)
1a00068e:	681b      	ldr	r3, [r3, #0]
1a000690:	b1bb      	cbz	r3, 1a0006c2 <pvPortMalloc+0x3e>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a000692:	4b3c      	ldr	r3, [pc, #240]	; (1a000784 <pvPortMalloc+0x100>)
1a000694:	681b      	ldr	r3, [r3, #0]
1a000696:	421c      	tst	r4, r3
1a000698:	d164      	bne.n	1a000764 <pvPortMalloc+0xe0>
			if( xWantedSize > 0 )
1a00069a:	b1ac      	cbz	r4, 1a0006c8 <pvPortMalloc+0x44>
				xWantedSize += xHeapStructSize;
1a00069c:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a00069e:	f014 0f07 	tst.w	r4, #7
1a0006a2:	d011      	beq.n	1a0006c8 <pvPortMalloc+0x44>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a0006a4:	f024 0407 	bic.w	r4, r4, #7
1a0006a8:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
1a0006aa:	f004 0307 	and.w	r3, r4, #7
1a0006ae:	b15b      	cbz	r3, 1a0006c8 <pvPortMalloc+0x44>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a0006b0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0006b4:	f383 8811 	msr	BASEPRI, r3
1a0006b8:	f3bf 8f6f 	isb	sy
1a0006bc:	f3bf 8f4f 	dsb	sy
1a0006c0:	e7fe      	b.n	1a0006c0 <pvPortMalloc+0x3c>
			prvHeapInit();
1a0006c2:	f7ff ff81 	bl	1a0005c8 <prvHeapInit>
1a0006c6:	e7e4      	b.n	1a000692 <pvPortMalloc+0xe>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a0006c8:	2c00      	cmp	r4, #0
1a0006ca:	d04d      	beq.n	1a000768 <pvPortMalloc+0xe4>
1a0006cc:	4b2e      	ldr	r3, [pc, #184]	; (1a000788 <pvPortMalloc+0x104>)
1a0006ce:	681b      	ldr	r3, [r3, #0]
1a0006d0:	429c      	cmp	r4, r3
1a0006d2:	d84b      	bhi.n	1a00076c <pvPortMalloc+0xe8>
				pxBlock = xStart.pxNextFreeBlock;
1a0006d4:	4b2d      	ldr	r3, [pc, #180]	; (1a00078c <pvPortMalloc+0x108>)
1a0006d6:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a0006d8:	e001      	b.n	1a0006de <pvPortMalloc+0x5a>
					pxPreviousBlock = pxBlock;
1a0006da:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a0006dc:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a0006de:	686a      	ldr	r2, [r5, #4]
1a0006e0:	4294      	cmp	r4, r2
1a0006e2:	d902      	bls.n	1a0006ea <pvPortMalloc+0x66>
1a0006e4:	682a      	ldr	r2, [r5, #0]
1a0006e6:	2a00      	cmp	r2, #0
1a0006e8:	d1f7      	bne.n	1a0006da <pvPortMalloc+0x56>
				if( pxBlock != pxEnd )
1a0006ea:	4a25      	ldr	r2, [pc, #148]	; (1a000780 <pvPortMalloc+0xfc>)
1a0006ec:	6812      	ldr	r2, [r2, #0]
1a0006ee:	4295      	cmp	r5, r2
1a0006f0:	d03e      	beq.n	1a000770 <pvPortMalloc+0xec>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a0006f2:	681e      	ldr	r6, [r3, #0]
1a0006f4:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a0006f6:	682a      	ldr	r2, [r5, #0]
1a0006f8:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a0006fa:	686b      	ldr	r3, [r5, #4]
1a0006fc:	1b1b      	subs	r3, r3, r4
1a0006fe:	2b10      	cmp	r3, #16
1a000700:	d910      	bls.n	1a000724 <pvPortMalloc+0xa0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a000702:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000704:	f010 0f07 	tst.w	r0, #7
1a000708:	d008      	beq.n	1a00071c <pvPortMalloc+0x98>
1a00070a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00070e:	f383 8811 	msr	BASEPRI, r3
1a000712:	f3bf 8f6f 	isb	sy
1a000716:	f3bf 8f4f 	dsb	sy
1a00071a:	e7fe      	b.n	1a00071a <pvPortMalloc+0x96>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a00071c:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a00071e:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a000720:	f7ff ff84 	bl	1a00062c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a000724:	686a      	ldr	r2, [r5, #4]
1a000726:	4918      	ldr	r1, [pc, #96]	; (1a000788 <pvPortMalloc+0x104>)
1a000728:	680b      	ldr	r3, [r1, #0]
1a00072a:	1a9b      	subs	r3, r3, r2
1a00072c:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a00072e:	4918      	ldr	r1, [pc, #96]	; (1a000790 <pvPortMalloc+0x10c>)
1a000730:	6809      	ldr	r1, [r1, #0]
1a000732:	428b      	cmp	r3, r1
1a000734:	d201      	bcs.n	1a00073a <pvPortMalloc+0xb6>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a000736:	4916      	ldr	r1, [pc, #88]	; (1a000790 <pvPortMalloc+0x10c>)
1a000738:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a00073a:	4b12      	ldr	r3, [pc, #72]	; (1a000784 <pvPortMalloc+0x100>)
1a00073c:	681b      	ldr	r3, [r3, #0]
1a00073e:	4313      	orrs	r3, r2
1a000740:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a000742:	2300      	movs	r3, #0
1a000744:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
1a000746:	f001 f8ad 	bl	1a0018a4 <xTaskResumeAll>
		if( pvReturn == NULL )
1a00074a:	b19e      	cbz	r6, 1a000774 <pvPortMalloc+0xf0>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a00074c:	f016 0f07 	tst.w	r6, #7
1a000750:	d013      	beq.n	1a00077a <pvPortMalloc+0xf6>
1a000752:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000756:	f383 8811 	msr	BASEPRI, r3
1a00075a:	f3bf 8f6f 	isb	sy
1a00075e:	f3bf 8f4f 	dsb	sy
1a000762:	e7fe      	b.n	1a000762 <pvPortMalloc+0xde>
void *pvReturn = NULL;
1a000764:	2600      	movs	r6, #0
1a000766:	e7ee      	b.n	1a000746 <pvPortMalloc+0xc2>
1a000768:	2600      	movs	r6, #0
1a00076a:	e7ec      	b.n	1a000746 <pvPortMalloc+0xc2>
1a00076c:	2600      	movs	r6, #0
1a00076e:	e7ea      	b.n	1a000746 <pvPortMalloc+0xc2>
1a000770:	2600      	movs	r6, #0
1a000772:	e7e8      	b.n	1a000746 <pvPortMalloc+0xc2>
			vApplicationMallocFailedHook();
1a000774:	f000 fd7e 	bl	1a001274 <vApplicationMallocFailedHook>
1a000778:	e7e8      	b.n	1a00074c <pvPortMalloc+0xc8>
}
1a00077a:	4630      	mov	r0, r6
1a00077c:	bd70      	pop	{r4, r5, r6, pc}
1a00077e:	bf00      	nop
1a000780:	100000b0 	.word	0x100000b0
1a000784:	100020b4 	.word	0x100020b4
1a000788:	100020b8 	.word	0x100020b8
1a00078c:	100020c0 	.word	0x100020c0
1a000790:	100020bc 	.word	0x100020bc

1a000794 <vPortFree>:
	if( pv != NULL )
1a000794:	b380      	cbz	r0, 1a0007f8 <vPortFree+0x64>
{
1a000796:	b538      	push	{r3, r4, r5, lr}
1a000798:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
1a00079a:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a00079e:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a0007a2:	4916      	ldr	r1, [pc, #88]	; (1a0007fc <vPortFree+0x68>)
1a0007a4:	6809      	ldr	r1, [r1, #0]
1a0007a6:	420a      	tst	r2, r1
1a0007a8:	d108      	bne.n	1a0007bc <vPortFree+0x28>
1a0007aa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007ae:	f383 8811 	msr	BASEPRI, r3
1a0007b2:	f3bf 8f6f 	isb	sy
1a0007b6:	f3bf 8f4f 	dsb	sy
1a0007ba:	e7fe      	b.n	1a0007ba <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a0007bc:	f850 0c08 	ldr.w	r0, [r0, #-8]
1a0007c0:	b140      	cbz	r0, 1a0007d4 <vPortFree+0x40>
1a0007c2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007c6:	f383 8811 	msr	BASEPRI, r3
1a0007ca:	f3bf 8f6f 	isb	sy
1a0007ce:	f3bf 8f4f 	dsb	sy
1a0007d2:	e7fe      	b.n	1a0007d2 <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a0007d4:	ea22 0201 	bic.w	r2, r2, r1
1a0007d8:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
1a0007dc:	f000 ffc4 	bl	1a001768 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
1a0007e0:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a0007e4:	4a06      	ldr	r2, [pc, #24]	; (1a000800 <vPortFree+0x6c>)
1a0007e6:	6813      	ldr	r3, [r2, #0]
1a0007e8:	440b      	add	r3, r1
1a0007ea:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a0007ec:	4628      	mov	r0, r5
1a0007ee:	f7ff ff1d 	bl	1a00062c <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
1a0007f2:	f001 f857 	bl	1a0018a4 <xTaskResumeAll>
1a0007f6:	bd38      	pop	{r3, r4, r5, pc}
1a0007f8:	4770      	bx	lr
1a0007fa:	bf00      	nop
1a0007fc:	100020b4 	.word	0x100020b4
1a000800:	100020b8 	.word	0x100020b8

1a000804 <prvGetDisinheritPriorityAfterTimeout>:
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
1a000804:	6a43      	ldr	r3, [r0, #36]	; 0x24
1a000806:	b123      	cbz	r3, 1a000812 <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
1a000808:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a00080a:	6818      	ldr	r0, [r3, #0]
1a00080c:	f1c0 0007 	rsb	r0, r0, #7
1a000810:	4770      	bx	lr
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
1a000812:	2000      	movs	r0, #0
		}

		return uxHighestPriorityOfWaitingTasks;
	}
1a000814:	4770      	bx	lr

1a000816 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a000816:	b510      	push	{r4, lr}
1a000818:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a00081a:	f001 fdf5 	bl	1a002408 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a00081e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000820:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000822:	429a      	cmp	r2, r3
1a000824:	d004      	beq.n	1a000830 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a000826:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a000828:	f001 fe10 	bl	1a00244c <vPortExitCritical>

	return xReturn;
}
1a00082c:	4620      	mov	r0, r4
1a00082e:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a000830:	2401      	movs	r4, #1
1a000832:	e7f9      	b.n	1a000828 <prvIsQueueFull+0x12>

1a000834 <prvIsQueueEmpty>:
{
1a000834:	b510      	push	{r4, lr}
1a000836:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000838:	f001 fde6 	bl	1a002408 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a00083c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a00083e:	b123      	cbz	r3, 1a00084a <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
1a000840:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a000842:	f001 fe03 	bl	1a00244c <vPortExitCritical>
}
1a000846:	4620      	mov	r0, r4
1a000848:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a00084a:	2401      	movs	r4, #1
1a00084c:	e7f9      	b.n	1a000842 <prvIsQueueEmpty+0xe>

1a00084e <prvCopyDataToQueue>:
{
1a00084e:	b570      	push	{r4, r5, r6, lr}
1a000850:	4604      	mov	r4, r0
1a000852:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000854:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a000856:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000858:	b94a      	cbnz	r2, 1a00086e <prvCopyDataToQueue+0x20>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a00085a:	6803      	ldr	r3, [r0, #0]
1a00085c:	bb53      	cbnz	r3, 1a0008b4 <prvCopyDataToQueue+0x66>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a00085e:	6840      	ldr	r0, [r0, #4]
1a000860:	f001 fa68 	bl	1a001d34 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a000864:	2300      	movs	r3, #0
1a000866:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a000868:	3501      	adds	r5, #1
1a00086a:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a00086c:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
1a00086e:	b96e      	cbnz	r6, 1a00088c <prvCopyDataToQueue+0x3e>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a000870:	6880      	ldr	r0, [r0, #8]
1a000872:	f003 faab 	bl	1a003dcc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a000876:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000878:	68a3      	ldr	r3, [r4, #8]
1a00087a:	4413      	add	r3, r2
1a00087c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a00087e:	6862      	ldr	r2, [r4, #4]
1a000880:	4293      	cmp	r3, r2
1a000882:	d319      	bcc.n	1a0008b8 <prvCopyDataToQueue+0x6a>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a000884:	6823      	ldr	r3, [r4, #0]
1a000886:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a000888:	2000      	movs	r0, #0
1a00088a:	e7ed      	b.n	1a000868 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00088c:	68c0      	ldr	r0, [r0, #12]
1a00088e:	f003 fa9d 	bl	1a003dcc <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a000892:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a000894:	425b      	negs	r3, r3
1a000896:	68e2      	ldr	r2, [r4, #12]
1a000898:	441a      	add	r2, r3
1a00089a:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a00089c:	6821      	ldr	r1, [r4, #0]
1a00089e:	428a      	cmp	r2, r1
1a0008a0:	d202      	bcs.n	1a0008a8 <prvCopyDataToQueue+0x5a>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a0008a2:	6862      	ldr	r2, [r4, #4]
1a0008a4:	4413      	add	r3, r2
1a0008a6:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a0008a8:	2e02      	cmp	r6, #2
1a0008aa:	d107      	bne.n	1a0008bc <prvCopyDataToQueue+0x6e>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a0008ac:	b145      	cbz	r5, 1a0008c0 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a0008ae:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a0008b0:	2000      	movs	r0, #0
1a0008b2:	e7d9      	b.n	1a000868 <prvCopyDataToQueue+0x1a>
1a0008b4:	2000      	movs	r0, #0
1a0008b6:	e7d7      	b.n	1a000868 <prvCopyDataToQueue+0x1a>
1a0008b8:	2000      	movs	r0, #0
1a0008ba:	e7d5      	b.n	1a000868 <prvCopyDataToQueue+0x1a>
1a0008bc:	2000      	movs	r0, #0
1a0008be:	e7d3      	b.n	1a000868 <prvCopyDataToQueue+0x1a>
1a0008c0:	2000      	movs	r0, #0
1a0008c2:	e7d1      	b.n	1a000868 <prvCopyDataToQueue+0x1a>

1a0008c4 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a0008c4:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0008c6:	b172      	cbz	r2, 1a0008e6 <prvCopyDataFromQueue+0x22>
{
1a0008c8:	b510      	push	{r4, lr}
1a0008ca:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a0008cc:	68c4      	ldr	r4, [r0, #12]
1a0008ce:	4414      	add	r4, r2
1a0008d0:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a0008d2:	6840      	ldr	r0, [r0, #4]
1a0008d4:	4284      	cmp	r4, r0
1a0008d6:	d301      	bcc.n	1a0008dc <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a0008d8:	6818      	ldr	r0, [r3, #0]
1a0008da:	60d8      	str	r0, [r3, #12]
1a0008dc:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a0008de:	68d9      	ldr	r1, [r3, #12]
1a0008e0:	f003 fa74 	bl	1a003dcc <memcpy>
1a0008e4:	bd10      	pop	{r4, pc}
1a0008e6:	4770      	bx	lr

1a0008e8 <prvUnlockQueue>:
{
1a0008e8:	b538      	push	{r3, r4, r5, lr}
1a0008ea:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a0008ec:	f001 fd8c 	bl	1a002408 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a0008f0:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a0008f4:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a0008f6:	e001      	b.n	1a0008fc <prvUnlockQueue+0x14>
			--cTxLock;
1a0008f8:	3c01      	subs	r4, #1
1a0008fa:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a0008fc:	2c00      	cmp	r4, #0
1a0008fe:	dd0a      	ble.n	1a000916 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000900:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a000902:	b143      	cbz	r3, 1a000916 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000904:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a000908:	f001 f90c 	bl	1a001b24 <xTaskRemoveFromEventList>
1a00090c:	2800      	cmp	r0, #0
1a00090e:	d0f3      	beq.n	1a0008f8 <prvUnlockQueue+0x10>
						vTaskMissedYield();
1a000910:	f001 f99a 	bl	1a001c48 <vTaskMissedYield>
1a000914:	e7f0      	b.n	1a0008f8 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a000916:	23ff      	movs	r3, #255	; 0xff
1a000918:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a00091c:	f001 fd96 	bl	1a00244c <vPortExitCritical>
	taskENTER_CRITICAL();
1a000920:	f001 fd72 	bl	1a002408 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a000924:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a000928:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a00092a:	e001      	b.n	1a000930 <prvUnlockQueue+0x48>
				--cRxLock;
1a00092c:	3c01      	subs	r4, #1
1a00092e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000930:	2c00      	cmp	r4, #0
1a000932:	dd0a      	ble.n	1a00094a <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000934:	692b      	ldr	r3, [r5, #16]
1a000936:	b143      	cbz	r3, 1a00094a <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000938:	f105 0010 	add.w	r0, r5, #16
1a00093c:	f001 f8f2 	bl	1a001b24 <xTaskRemoveFromEventList>
1a000940:	2800      	cmp	r0, #0
1a000942:	d0f3      	beq.n	1a00092c <prvUnlockQueue+0x44>
					vTaskMissedYield();
1a000944:	f001 f980 	bl	1a001c48 <vTaskMissedYield>
1a000948:	e7f0      	b.n	1a00092c <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a00094a:	23ff      	movs	r3, #255	; 0xff
1a00094c:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a000950:	f001 fd7c 	bl	1a00244c <vPortExitCritical>
1a000954:	bd38      	pop	{r3, r4, r5, pc}
1a000956:	Address 0x000000001a000956 is out of bounds.


1a000958 <xQueueGenericReset>:
{
1a000958:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a00095a:	b330      	cbz	r0, 1a0009aa <xQueueGenericReset+0x52>
1a00095c:	4604      	mov	r4, r0
1a00095e:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a000960:	f001 fd52 	bl	1a002408 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a000964:	6821      	ldr	r1, [r4, #0]
1a000966:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000968:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a00096a:	fb03 1002 	mla	r0, r3, r2, r1
1a00096e:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a000970:	2000      	movs	r0, #0
1a000972:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a000974:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a000976:	3a01      	subs	r2, #1
1a000978:	fb02 1303 	mla	r3, r2, r3, r1
1a00097c:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a00097e:	23ff      	movs	r3, #255	; 0xff
1a000980:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a000984:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a000988:	b9c5      	cbnz	r5, 1a0009bc <xQueueGenericReset+0x64>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a00098a:	6923      	ldr	r3, [r4, #16]
1a00098c:	b1f3      	cbz	r3, 1a0009cc <xQueueGenericReset+0x74>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a00098e:	f104 0010 	add.w	r0, r4, #16
1a000992:	f001 f8c7 	bl	1a001b24 <xTaskRemoveFromEventList>
1a000996:	b1c8      	cbz	r0, 1a0009cc <xQueueGenericReset+0x74>
					queueYIELD_IF_USING_PREEMPTION();
1a000998:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00099c:	4b0d      	ldr	r3, [pc, #52]	; (1a0009d4 <xQueueGenericReset+0x7c>)
1a00099e:	601a      	str	r2, [r3, #0]
1a0009a0:	f3bf 8f4f 	dsb	sy
1a0009a4:	f3bf 8f6f 	isb	sy
1a0009a8:	e010      	b.n	1a0009cc <xQueueGenericReset+0x74>
1a0009aa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009ae:	f383 8811 	msr	BASEPRI, r3
1a0009b2:	f3bf 8f6f 	isb	sy
1a0009b6:	f3bf 8f4f 	dsb	sy
1a0009ba:	e7fe      	b.n	1a0009ba <xQueueGenericReset+0x62>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a0009bc:	f104 0010 	add.w	r0, r4, #16
1a0009c0:	f000 fbe1 	bl	1a001186 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a0009c4:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0009c8:	f000 fbdd 	bl	1a001186 <vListInitialise>
	taskEXIT_CRITICAL();
1a0009cc:	f001 fd3e 	bl	1a00244c <vPortExitCritical>
}
1a0009d0:	2001      	movs	r0, #1
1a0009d2:	bd38      	pop	{r3, r4, r5, pc}
1a0009d4:	e000ed04 	.word	0xe000ed04

1a0009d8 <prvInitialiseNewQueue>:
{
1a0009d8:	b538      	push	{r3, r4, r5, lr}
1a0009da:	461d      	mov	r5, r3
1a0009dc:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a0009de:	460b      	mov	r3, r1
1a0009e0:	b149      	cbz	r1, 1a0009f6 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a0009e2:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a0009e4:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a0009e6:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a0009e8:	2101      	movs	r1, #1
1a0009ea:	4620      	mov	r0, r4
1a0009ec:	f7ff ffb4 	bl	1a000958 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a0009f0:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
1a0009f4:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a0009f6:	6024      	str	r4, [r4, #0]
1a0009f8:	e7f4      	b.n	1a0009e4 <prvInitialiseNewQueue+0xc>

1a0009fa <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a0009fa:	b940      	cbnz	r0, 1a000a0e <xQueueGenericCreateStatic+0x14>
1a0009fc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a00:	f383 8811 	msr	BASEPRI, r3
1a000a04:	f3bf 8f6f 	isb	sy
1a000a08:	f3bf 8f4f 	dsb	sy
1a000a0c:	e7fe      	b.n	1a000a0c <xQueueGenericCreateStatic+0x12>
	{
1a000a0e:	b510      	push	{r4, lr}
1a000a10:	b084      	sub	sp, #16
1a000a12:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
1a000a14:	b163      	cbz	r3, 1a000a30 <xQueueGenericCreateStatic+0x36>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a000a16:	b1a2      	cbz	r2, 1a000a42 <xQueueGenericCreateStatic+0x48>
1a000a18:	b1a9      	cbz	r1, 1a000a46 <xQueueGenericCreateStatic+0x4c>
1a000a1a:	2001      	movs	r0, #1
1a000a1c:	b9a8      	cbnz	r0, 1a000a4a <xQueueGenericCreateStatic+0x50>
1a000a1e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a22:	f383 8811 	msr	BASEPRI, r3
1a000a26:	f3bf 8f6f 	isb	sy
1a000a2a:	f3bf 8f4f 	dsb	sy
1a000a2e:	e7fe      	b.n	1a000a2e <xQueueGenericCreateStatic+0x34>
1a000a30:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a34:	f383 8811 	msr	BASEPRI, r3
1a000a38:	f3bf 8f6f 	isb	sy
1a000a3c:	f3bf 8f4f 	dsb	sy
1a000a40:	e7fe      	b.n	1a000a40 <xQueueGenericCreateStatic+0x46>
1a000a42:	2001      	movs	r0, #1
1a000a44:	e7ea      	b.n	1a000a1c <xQueueGenericCreateStatic+0x22>
1a000a46:	2000      	movs	r0, #0
1a000a48:	e7e8      	b.n	1a000a1c <xQueueGenericCreateStatic+0x22>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a000a4a:	b90a      	cbnz	r2, 1a000a50 <xQueueGenericCreateStatic+0x56>
1a000a4c:	b101      	cbz	r1, 1a000a50 <xQueueGenericCreateStatic+0x56>
1a000a4e:	2000      	movs	r0, #0
1a000a50:	b940      	cbnz	r0, 1a000a64 <xQueueGenericCreateStatic+0x6a>
1a000a52:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a56:	f383 8811 	msr	BASEPRI, r3
1a000a5a:	f3bf 8f6f 	isb	sy
1a000a5e:	f3bf 8f4f 	dsb	sy
1a000a62:	e7fe      	b.n	1a000a62 <xQueueGenericCreateStatic+0x68>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a000a64:	2050      	movs	r0, #80	; 0x50
1a000a66:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a000a68:	9803      	ldr	r0, [sp, #12]
1a000a6a:	2850      	cmp	r0, #80	; 0x50
1a000a6c:	d008      	beq.n	1a000a80 <xQueueGenericCreateStatic+0x86>
1a000a6e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a72:	f383 8811 	msr	BASEPRI, r3
1a000a76:	f3bf 8f6f 	isb	sy
1a000a7a:	f3bf 8f4f 	dsb	sy
1a000a7e:	e7fe      	b.n	1a000a7e <xQueueGenericCreateStatic+0x84>
1a000a80:	4620      	mov	r0, r4
1a000a82:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a000a84:	2301      	movs	r3, #1
1a000a86:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000a8a:	9400      	str	r4, [sp, #0]
1a000a8c:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a000a90:	f7ff ffa2 	bl	1a0009d8 <prvInitialiseNewQueue>
	}
1a000a94:	4620      	mov	r0, r4
1a000a96:	b004      	add	sp, #16
1a000a98:	bd10      	pop	{r4, pc}

1a000a9a <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000a9a:	b940      	cbnz	r0, 1a000aae <xQueueGenericCreate+0x14>
1a000a9c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000aa0:	f383 8811 	msr	BASEPRI, r3
1a000aa4:	f3bf 8f6f 	isb	sy
1a000aa8:	f3bf 8f4f 	dsb	sy
1a000aac:	e7fe      	b.n	1a000aac <xQueueGenericCreate+0x12>
	{
1a000aae:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000ab0:	b083      	sub	sp, #12
1a000ab2:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
1a000ab4:	b111      	cbz	r1, 1a000abc <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000ab6:	fb01 f000 	mul.w	r0, r1, r0
1a000aba:	e000      	b.n	1a000abe <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
1a000abc:	2000      	movs	r0, #0
1a000abe:	4617      	mov	r7, r2
1a000ac0:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a000ac2:	3050      	adds	r0, #80	; 0x50
1a000ac4:	f7ff fdde 	bl	1a000684 <pvPortMalloc>
		if( pxNewQueue != NULL )
1a000ac8:	4605      	mov	r5, r0
1a000aca:	b150      	cbz	r0, 1a000ae2 <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
1a000acc:	2300      	movs	r3, #0
1a000ace:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000ad2:	9000      	str	r0, [sp, #0]
1a000ad4:	463b      	mov	r3, r7
1a000ad6:	f100 0250 	add.w	r2, r0, #80	; 0x50
1a000ada:	4621      	mov	r1, r4
1a000adc:	4630      	mov	r0, r6
1a000ade:	f7ff ff7b 	bl	1a0009d8 <prvInitialiseNewQueue>
	}
1a000ae2:	4628      	mov	r0, r5
1a000ae4:	b003      	add	sp, #12
1a000ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}

1a000ae8 <xQueueGenericSend>:
{
1a000ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000aea:	b085      	sub	sp, #20
1a000aec:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a000aee:	b160      	cbz	r0, 1a000b0a <xQueueGenericSend+0x22>
1a000af0:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000af2:	b199      	cbz	r1, 1a000b1c <xQueueGenericSend+0x34>
1a000af4:	2501      	movs	r5, #1
1a000af6:	b9bd      	cbnz	r5, 1a000b28 <xQueueGenericSend+0x40>
1a000af8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000afc:	f383 8811 	msr	BASEPRI, r3
1a000b00:	f3bf 8f6f 	isb	sy
1a000b04:	f3bf 8f4f 	dsb	sy
1a000b08:	e7fe      	b.n	1a000b08 <xQueueGenericSend+0x20>
1a000b0a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b0e:	f383 8811 	msr	BASEPRI, r3
1a000b12:	f3bf 8f6f 	isb	sy
1a000b16:	f3bf 8f4f 	dsb	sy
1a000b1a:	e7fe      	b.n	1a000b1a <xQueueGenericSend+0x32>
1a000b1c:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000b1e:	b90a      	cbnz	r2, 1a000b24 <xQueueGenericSend+0x3c>
1a000b20:	2501      	movs	r5, #1
1a000b22:	e7e8      	b.n	1a000af6 <xQueueGenericSend+0xe>
1a000b24:	2500      	movs	r5, #0
1a000b26:	e7e6      	b.n	1a000af6 <xQueueGenericSend+0xe>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000b28:	2b02      	cmp	r3, #2
1a000b2a:	d009      	beq.n	1a000b40 <xQueueGenericSend+0x58>
1a000b2c:	b96d      	cbnz	r5, 1a000b4a <xQueueGenericSend+0x62>
1a000b2e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b32:	f383 8811 	msr	BASEPRI, r3
1a000b36:	f3bf 8f6f 	isb	sy
1a000b3a:	f3bf 8f4f 	dsb	sy
1a000b3e:	e7fe      	b.n	1a000b3e <xQueueGenericSend+0x56>
1a000b40:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000b42:	2a01      	cmp	r2, #1
1a000b44:	d0f2      	beq.n	1a000b2c <xQueueGenericSend+0x44>
1a000b46:	2500      	movs	r5, #0
1a000b48:	e7f0      	b.n	1a000b2c <xQueueGenericSend+0x44>
1a000b4a:	461e      	mov	r6, r3
1a000b4c:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000b4e:	f001 f881 	bl	1a001c54 <xTaskGetSchedulerState>
1a000b52:	b910      	cbnz	r0, 1a000b5a <xQueueGenericSend+0x72>
1a000b54:	9b01      	ldr	r3, [sp, #4]
1a000b56:	b103      	cbz	r3, 1a000b5a <xQueueGenericSend+0x72>
1a000b58:	2500      	movs	r5, #0
1a000b5a:	b945      	cbnz	r5, 1a000b6e <xQueueGenericSend+0x86>
1a000b5c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b60:	f383 8811 	msr	BASEPRI, r3
1a000b64:	f3bf 8f6f 	isb	sy
1a000b68:	f3bf 8f4f 	dsb	sy
1a000b6c:	e7fe      	b.n	1a000b6c <xQueueGenericSend+0x84>
1a000b6e:	2500      	movs	r5, #0
1a000b70:	e02c      	b.n	1a000bcc <xQueueGenericSend+0xe4>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000b72:	4632      	mov	r2, r6
1a000b74:	4639      	mov	r1, r7
1a000b76:	4620      	mov	r0, r4
1a000b78:	f7ff fe69 	bl	1a00084e <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000b7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000b7e:	b18b      	cbz	r3, 1a000ba4 <xQueueGenericSend+0xbc>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000b80:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000b84:	f000 ffce 	bl	1a001b24 <xTaskRemoveFromEventList>
1a000b88:	b138      	cbz	r0, 1a000b9a <xQueueGenericSend+0xb2>
							queueYIELD_IF_USING_PREEMPTION();
1a000b8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000b8e:	4b37      	ldr	r3, [pc, #220]	; (1a000c6c <xQueueGenericSend+0x184>)
1a000b90:	601a      	str	r2, [r3, #0]
1a000b92:	f3bf 8f4f 	dsb	sy
1a000b96:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a000b9a:	f001 fc57 	bl	1a00244c <vPortExitCritical>
				return pdPASS;
1a000b9e:	2001      	movs	r0, #1
}
1a000ba0:	b005      	add	sp, #20
1a000ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
					else if( xYieldRequired != pdFALSE )
1a000ba4:	2800      	cmp	r0, #0
1a000ba6:	d0f8      	beq.n	1a000b9a <xQueueGenericSend+0xb2>
						queueYIELD_IF_USING_PREEMPTION();
1a000ba8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000bac:	4b2f      	ldr	r3, [pc, #188]	; (1a000c6c <xQueueGenericSend+0x184>)
1a000bae:	601a      	str	r2, [r3, #0]
1a000bb0:	f3bf 8f4f 	dsb	sy
1a000bb4:	f3bf 8f6f 	isb	sy
1a000bb8:	e7ef      	b.n	1a000b9a <xQueueGenericSend+0xb2>
					taskEXIT_CRITICAL();
1a000bba:	f001 fc47 	bl	1a00244c <vPortExitCritical>
					return errQUEUE_FULL;
1a000bbe:	2000      	movs	r0, #0
1a000bc0:	e7ee      	b.n	1a000ba0 <xQueueGenericSend+0xb8>
				prvUnlockQueue( pxQueue );
1a000bc2:	4620      	mov	r0, r4
1a000bc4:	f7ff fe90 	bl	1a0008e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000bc8:	f000 fe6c 	bl	1a0018a4 <xTaskResumeAll>
		taskENTER_CRITICAL();
1a000bcc:	f001 fc1c 	bl	1a002408 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000bd0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000bd2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000bd4:	429a      	cmp	r2, r3
1a000bd6:	d3cc      	bcc.n	1a000b72 <xQueueGenericSend+0x8a>
1a000bd8:	2e02      	cmp	r6, #2
1a000bda:	d0ca      	beq.n	1a000b72 <xQueueGenericSend+0x8a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000bdc:	9b01      	ldr	r3, [sp, #4]
1a000bde:	2b00      	cmp	r3, #0
1a000be0:	d0eb      	beq.n	1a000bba <xQueueGenericSend+0xd2>
				else if( xEntryTimeSet == pdFALSE )
1a000be2:	b91d      	cbnz	r5, 1a000bec <xQueueGenericSend+0x104>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000be4:	a802      	add	r0, sp, #8
1a000be6:	f000 ffe3 	bl	1a001bb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000bea:	2501      	movs	r5, #1
		taskEXIT_CRITICAL();
1a000bec:	f001 fc2e 	bl	1a00244c <vPortExitCritical>
		vTaskSuspendAll();
1a000bf0:	f000 fdba 	bl	1a001768 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000bf4:	f001 fc08 	bl	1a002408 <vPortEnterCritical>
1a000bf8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000bfc:	b25b      	sxtb	r3, r3
1a000bfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000c02:	d102      	bne.n	1a000c0a <xQueueGenericSend+0x122>
1a000c04:	2300      	movs	r3, #0
1a000c06:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000c0a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000c0e:	b25b      	sxtb	r3, r3
1a000c10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000c14:	d102      	bne.n	1a000c1c <xQueueGenericSend+0x134>
1a000c16:	2300      	movs	r3, #0
1a000c18:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000c1c:	f001 fc16 	bl	1a00244c <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000c20:	a901      	add	r1, sp, #4
1a000c22:	a802      	add	r0, sp, #8
1a000c24:	f000 ffd0 	bl	1a001bc8 <xTaskCheckForTimeOut>
1a000c28:	b9c8      	cbnz	r0, 1a000c5e <xQueueGenericSend+0x176>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a000c2a:	4620      	mov	r0, r4
1a000c2c:	f7ff fdf3 	bl	1a000816 <prvIsQueueFull>
1a000c30:	2800      	cmp	r0, #0
1a000c32:	d0c6      	beq.n	1a000bc2 <xQueueGenericSend+0xda>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a000c34:	9901      	ldr	r1, [sp, #4]
1a000c36:	f104 0010 	add.w	r0, r4, #16
1a000c3a:	f000 ff3f 	bl	1a001abc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000c3e:	4620      	mov	r0, r4
1a000c40:	f7ff fe52 	bl	1a0008e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000c44:	f000 fe2e 	bl	1a0018a4 <xTaskResumeAll>
1a000c48:	2800      	cmp	r0, #0
1a000c4a:	d1bf      	bne.n	1a000bcc <xQueueGenericSend+0xe4>
					portYIELD_WITHIN_API();
1a000c4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000c50:	4b06      	ldr	r3, [pc, #24]	; (1a000c6c <xQueueGenericSend+0x184>)
1a000c52:	601a      	str	r2, [r3, #0]
1a000c54:	f3bf 8f4f 	dsb	sy
1a000c58:	f3bf 8f6f 	isb	sy
1a000c5c:	e7b6      	b.n	1a000bcc <xQueueGenericSend+0xe4>
			prvUnlockQueue( pxQueue );
1a000c5e:	4620      	mov	r0, r4
1a000c60:	f7ff fe42 	bl	1a0008e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000c64:	f000 fe1e 	bl	1a0018a4 <xTaskResumeAll>
			return errQUEUE_FULL;
1a000c68:	2000      	movs	r0, #0
1a000c6a:	e799      	b.n	1a000ba0 <xQueueGenericSend+0xb8>
1a000c6c:	e000ed04 	.word	0xe000ed04

1a000c70 <xQueueGenericSendFromISR>:
{
1a000c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a000c74:	b160      	cbz	r0, 1a000c90 <xQueueGenericSendFromISR+0x20>
1a000c76:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000c78:	b199      	cbz	r1, 1a000ca2 <xQueueGenericSendFromISR+0x32>
1a000c7a:	2001      	movs	r0, #1
1a000c7c:	b9b8      	cbnz	r0, 1a000cae <xQueueGenericSendFromISR+0x3e>
1a000c7e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c82:	f383 8811 	msr	BASEPRI, r3
1a000c86:	f3bf 8f6f 	isb	sy
1a000c8a:	f3bf 8f4f 	dsb	sy
1a000c8e:	e7fe      	b.n	1a000c8e <xQueueGenericSendFromISR+0x1e>
1a000c90:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c94:	f383 8811 	msr	BASEPRI, r3
1a000c98:	f3bf 8f6f 	isb	sy
1a000c9c:	f3bf 8f4f 	dsb	sy
1a000ca0:	e7fe      	b.n	1a000ca0 <xQueueGenericSendFromISR+0x30>
1a000ca2:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a000ca4:	b908      	cbnz	r0, 1a000caa <xQueueGenericSendFromISR+0x3a>
1a000ca6:	2001      	movs	r0, #1
1a000ca8:	e7e8      	b.n	1a000c7c <xQueueGenericSendFromISR+0xc>
1a000caa:	2000      	movs	r0, #0
1a000cac:	e7e6      	b.n	1a000c7c <xQueueGenericSendFromISR+0xc>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000cae:	2b02      	cmp	r3, #2
1a000cb0:	d009      	beq.n	1a000cc6 <xQueueGenericSendFromISR+0x56>
1a000cb2:	b968      	cbnz	r0, 1a000cd0 <xQueueGenericSendFromISR+0x60>
1a000cb4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000cb8:	f383 8811 	msr	BASEPRI, r3
1a000cbc:	f3bf 8f6f 	isb	sy
1a000cc0:	f3bf 8f4f 	dsb	sy
1a000cc4:	e7fe      	b.n	1a000cc4 <xQueueGenericSendFromISR+0x54>
1a000cc6:	6be5      	ldr	r5, [r4, #60]	; 0x3c
1a000cc8:	2d01      	cmp	r5, #1
1a000cca:	d0f2      	beq.n	1a000cb2 <xQueueGenericSendFromISR+0x42>
1a000ccc:	2000      	movs	r0, #0
1a000cce:	e7f0      	b.n	1a000cb2 <xQueueGenericSendFromISR+0x42>
1a000cd0:	461f      	mov	r7, r3
1a000cd2:	4690      	mov	r8, r2
1a000cd4:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a000cd6:	f001 fcbf 	bl	1a002658 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a000cda:	f3ef 8611 	mrs	r6, BASEPRI
1a000cde:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ce2:	f383 8811 	msr	BASEPRI, r3
1a000ce6:	f3bf 8f6f 	isb	sy
1a000cea:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000cee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000cf0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000cf2:	429a      	cmp	r2, r3
1a000cf4:	d301      	bcc.n	1a000cfa <xQueueGenericSendFromISR+0x8a>
1a000cf6:	2f02      	cmp	r7, #2
1a000cf8:	d121      	bne.n	1a000d3e <xQueueGenericSendFromISR+0xce>
			const int8_t cTxLock = pxQueue->cTxLock;
1a000cfa:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a000cfe:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000d00:	463a      	mov	r2, r7
1a000d02:	4649      	mov	r1, r9
1a000d04:	4620      	mov	r0, r4
1a000d06:	f7ff fda2 	bl	1a00084e <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a000d0a:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000d0e:	d110      	bne.n	1a000d32 <xQueueGenericSendFromISR+0xc2>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000d10:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000d12:	b1b3      	cbz	r3, 1a000d42 <xQueueGenericSendFromISR+0xd2>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000d14:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000d18:	f000 ff04 	bl	1a001b24 <xTaskRemoveFromEventList>
1a000d1c:	b198      	cbz	r0, 1a000d46 <xQueueGenericSendFromISR+0xd6>
							if( pxHigherPriorityTaskWoken != NULL )
1a000d1e:	f1b8 0f00 	cmp.w	r8, #0
1a000d22:	d012      	beq.n	1a000d4a <xQueueGenericSendFromISR+0xda>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a000d24:	2001      	movs	r0, #1
1a000d26:	f8c8 0000 	str.w	r0, [r8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a000d2a:	f386 8811 	msr	BASEPRI, r6
}
1a000d2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a000d32:	1c6b      	adds	r3, r5, #1
1a000d34:	b25b      	sxtb	r3, r3
1a000d36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a000d3a:	2001      	movs	r0, #1
1a000d3c:	e7f5      	b.n	1a000d2a <xQueueGenericSendFromISR+0xba>
			xReturn = errQUEUE_FULL;
1a000d3e:	2000      	movs	r0, #0
1a000d40:	e7f3      	b.n	1a000d2a <xQueueGenericSendFromISR+0xba>
			xReturn = pdPASS;
1a000d42:	2001      	movs	r0, #1
1a000d44:	e7f1      	b.n	1a000d2a <xQueueGenericSendFromISR+0xba>
1a000d46:	2001      	movs	r0, #1
1a000d48:	e7ef      	b.n	1a000d2a <xQueueGenericSendFromISR+0xba>
1a000d4a:	2001      	movs	r0, #1
1a000d4c:	e7ed      	b.n	1a000d2a <xQueueGenericSendFromISR+0xba>

1a000d4e <xQueueGiveFromISR>:
	configASSERT( pxQueue );
1a000d4e:	b160      	cbz	r0, 1a000d6a <xQueueGiveFromISR+0x1c>
{
1a000d50:	b570      	push	{r4, r5, r6, lr}
1a000d52:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
1a000d54:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000d56:	b18b      	cbz	r3, 1a000d7c <xQueueGiveFromISR+0x2e>
	__asm volatile
1a000d58:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d5c:	f383 8811 	msr	BASEPRI, r3
1a000d60:	f3bf 8f6f 	isb	sy
1a000d64:	f3bf 8f4f 	dsb	sy
1a000d68:	e7fe      	b.n	1a000d68 <xQueueGiveFromISR+0x1a>
1a000d6a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d6e:	f383 8811 	msr	BASEPRI, r3
1a000d72:	f3bf 8f6f 	isb	sy
1a000d76:	f3bf 8f4f 	dsb	sy
1a000d7a:	e7fe      	b.n	1a000d7a <xQueueGiveFromISR+0x2c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
1a000d7c:	6803      	ldr	r3, [r0, #0]
1a000d7e:	b153      	cbz	r3, 1a000d96 <xQueueGiveFromISR+0x48>
1a000d80:	2301      	movs	r3, #1
1a000d82:	b973      	cbnz	r3, 1a000da2 <xQueueGiveFromISR+0x54>
1a000d84:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d88:	f383 8811 	msr	BASEPRI, r3
1a000d8c:	f3bf 8f6f 	isb	sy
1a000d90:	f3bf 8f4f 	dsb	sy
1a000d94:	e7fe      	b.n	1a000d94 <xQueueGiveFromISR+0x46>
1a000d96:	6843      	ldr	r3, [r0, #4]
1a000d98:	b90b      	cbnz	r3, 1a000d9e <xQueueGiveFromISR+0x50>
1a000d9a:	2301      	movs	r3, #1
1a000d9c:	e7f1      	b.n	1a000d82 <xQueueGiveFromISR+0x34>
1a000d9e:	2300      	movs	r3, #0
1a000da0:	e7ef      	b.n	1a000d82 <xQueueGiveFromISR+0x34>
1a000da2:	460e      	mov	r6, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a000da4:	f001 fc58 	bl	1a002658 <vPortValidateInterruptPriority>
	__asm volatile
1a000da8:	f3ef 8511 	mrs	r5, BASEPRI
1a000dac:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000db0:	f383 8811 	msr	BASEPRI, r3
1a000db4:	f3bf 8f6f 	isb	sy
1a000db8:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000dbc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
1a000dbe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000dc0:	429a      	cmp	r2, r3
1a000dc2:	d21a      	bcs.n	1a000dfa <xQueueGiveFromISR+0xac>
			const int8_t cTxLock = pxQueue->cTxLock;
1a000dc4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000dc8:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a000dca:	3201      	adds	r2, #1
1a000dcc:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
1a000dce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000dd2:	d10c      	bne.n	1a000dee <xQueueGiveFromISR+0xa0>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000dd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000dd6:	b193      	cbz	r3, 1a000dfe <xQueueGiveFromISR+0xb0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000dd8:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000ddc:	f000 fea2 	bl	1a001b24 <xTaskRemoveFromEventList>
1a000de0:	b178      	cbz	r0, 1a000e02 <xQueueGiveFromISR+0xb4>
							if( pxHigherPriorityTaskWoken != NULL )
1a000de2:	b186      	cbz	r6, 1a000e06 <xQueueGiveFromISR+0xb8>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a000de4:	2001      	movs	r0, #1
1a000de6:	6030      	str	r0, [r6, #0]
	__asm volatile
1a000de8:	f385 8811 	msr	BASEPRI, r5
}
1a000dec:	bd70      	pop	{r4, r5, r6, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a000dee:	3301      	adds	r3, #1
1a000df0:	b25b      	sxtb	r3, r3
1a000df2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a000df6:	2001      	movs	r0, #1
1a000df8:	e7f6      	b.n	1a000de8 <xQueueGiveFromISR+0x9a>
			xReturn = errQUEUE_FULL;
1a000dfa:	2000      	movs	r0, #0
1a000dfc:	e7f4      	b.n	1a000de8 <xQueueGiveFromISR+0x9a>
			xReturn = pdPASS;
1a000dfe:	2001      	movs	r0, #1
1a000e00:	e7f2      	b.n	1a000de8 <xQueueGiveFromISR+0x9a>
1a000e02:	2001      	movs	r0, #1
1a000e04:	e7f0      	b.n	1a000de8 <xQueueGiveFromISR+0x9a>
1a000e06:	2001      	movs	r0, #1
1a000e08:	e7ee      	b.n	1a000de8 <xQueueGiveFromISR+0x9a>
1a000e0a:	Address 0x000000001a000e0a is out of bounds.


1a000e0c <xQueueReceive>:
{
1a000e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000e0e:	b085      	sub	sp, #20
1a000e10:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a000e12:	b160      	cbz	r0, 1a000e2e <xQueueReceive+0x22>
1a000e14:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000e16:	b199      	cbz	r1, 1a000e40 <xQueueReceive+0x34>
1a000e18:	2501      	movs	r5, #1
1a000e1a:	b9bd      	cbnz	r5, 1a000e4c <xQueueReceive+0x40>
	__asm volatile
1a000e1c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e20:	f383 8811 	msr	BASEPRI, r3
1a000e24:	f3bf 8f6f 	isb	sy
1a000e28:	f3bf 8f4f 	dsb	sy
1a000e2c:	e7fe      	b.n	1a000e2c <xQueueReceive+0x20>
1a000e2e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e32:	f383 8811 	msr	BASEPRI, r3
1a000e36:	f3bf 8f6f 	isb	sy
1a000e3a:	f3bf 8f4f 	dsb	sy
1a000e3e:	e7fe      	b.n	1a000e3e <xQueueReceive+0x32>
1a000e40:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000e42:	b90b      	cbnz	r3, 1a000e48 <xQueueReceive+0x3c>
1a000e44:	2501      	movs	r5, #1
1a000e46:	e7e8      	b.n	1a000e1a <xQueueReceive+0xe>
1a000e48:	2500      	movs	r5, #0
1a000e4a:	e7e6      	b.n	1a000e1a <xQueueReceive+0xe>
1a000e4c:	460e      	mov	r6, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000e4e:	f000 ff01 	bl	1a001c54 <xTaskGetSchedulerState>
1a000e52:	b910      	cbnz	r0, 1a000e5a <xQueueReceive+0x4e>
1a000e54:	9b01      	ldr	r3, [sp, #4]
1a000e56:	b103      	cbz	r3, 1a000e5a <xQueueReceive+0x4e>
1a000e58:	2500      	movs	r5, #0
1a000e5a:	b945      	cbnz	r5, 1a000e6e <xQueueReceive+0x62>
1a000e5c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e60:	f383 8811 	msr	BASEPRI, r3
1a000e64:	f3bf 8f6f 	isb	sy
1a000e68:	f3bf 8f4f 	dsb	sy
1a000e6c:	e7fe      	b.n	1a000e6c <xQueueReceive+0x60>
1a000e6e:	2700      	movs	r7, #0
1a000e70:	e02f      	b.n	1a000ed2 <xQueueReceive+0xc6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a000e72:	4631      	mov	r1, r6
1a000e74:	4620      	mov	r0, r4
1a000e76:	f7ff fd25 	bl	1a0008c4 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a000e7a:	3d01      	subs	r5, #1
1a000e7c:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000e7e:	6923      	ldr	r3, [r4, #16]
1a000e80:	b163      	cbz	r3, 1a000e9c <xQueueReceive+0x90>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000e82:	f104 0010 	add.w	r0, r4, #16
1a000e86:	f000 fe4d 	bl	1a001b24 <xTaskRemoveFromEventList>
1a000e8a:	b138      	cbz	r0, 1a000e9c <xQueueReceive+0x90>
						queueYIELD_IF_USING_PREEMPTION();
1a000e8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000e90:	4b34      	ldr	r3, [pc, #208]	; (1a000f64 <xQueueReceive+0x158>)
1a000e92:	601a      	str	r2, [r3, #0]
1a000e94:	f3bf 8f4f 	dsb	sy
1a000e98:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a000e9c:	f001 fad6 	bl	1a00244c <vPortExitCritical>
				return pdPASS;
1a000ea0:	2001      	movs	r0, #1
}
1a000ea2:	b005      	add	sp, #20
1a000ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
1a000ea6:	f001 fad1 	bl	1a00244c <vPortExitCritical>
					return errQUEUE_EMPTY;
1a000eaa:	2000      	movs	r0, #0
1a000eac:	e7f9      	b.n	1a000ea2 <xQueueReceive+0x96>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000eae:	a802      	add	r0, sp, #8
1a000eb0:	f000 fe7e 	bl	1a001bb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000eb4:	2701      	movs	r7, #1
1a000eb6:	e016      	b.n	1a000ee6 <xQueueReceive+0xda>
		prvLockQueue( pxQueue );
1a000eb8:	2300      	movs	r3, #0
1a000eba:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000ebe:	e01e      	b.n	1a000efe <xQueueReceive+0xf2>
1a000ec0:	2300      	movs	r3, #0
1a000ec2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000ec6:	e020      	b.n	1a000f0a <xQueueReceive+0xfe>
				prvUnlockQueue( pxQueue );
1a000ec8:	4620      	mov	r0, r4
1a000eca:	f7ff fd0d 	bl	1a0008e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000ece:	f000 fce9 	bl	1a0018a4 <xTaskResumeAll>
		taskENTER_CRITICAL();
1a000ed2:	f001 fa99 	bl	1a002408 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000ed6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000ed8:	2d00      	cmp	r5, #0
1a000eda:	d1ca      	bne.n	1a000e72 <xQueueReceive+0x66>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000edc:	9b01      	ldr	r3, [sp, #4]
1a000ede:	2b00      	cmp	r3, #0
1a000ee0:	d0e1      	beq.n	1a000ea6 <xQueueReceive+0x9a>
				else if( xEntryTimeSet == pdFALSE )
1a000ee2:	2f00      	cmp	r7, #0
1a000ee4:	d0e3      	beq.n	1a000eae <xQueueReceive+0xa2>
		taskEXIT_CRITICAL();
1a000ee6:	f001 fab1 	bl	1a00244c <vPortExitCritical>
		vTaskSuspendAll();
1a000eea:	f000 fc3d 	bl	1a001768 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000eee:	f001 fa8b 	bl	1a002408 <vPortEnterCritical>
1a000ef2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000ef6:	b25b      	sxtb	r3, r3
1a000ef8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000efc:	d0dc      	beq.n	1a000eb8 <xQueueReceive+0xac>
1a000efe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000f02:	b25b      	sxtb	r3, r3
1a000f04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000f08:	d0da      	beq.n	1a000ec0 <xQueueReceive+0xb4>
1a000f0a:	f001 fa9f 	bl	1a00244c <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000f0e:	a901      	add	r1, sp, #4
1a000f10:	a802      	add	r0, sp, #8
1a000f12:	f000 fe59 	bl	1a001bc8 <xTaskCheckForTimeOut>
1a000f16:	b9c8      	cbnz	r0, 1a000f4c <xQueueReceive+0x140>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000f18:	4620      	mov	r0, r4
1a000f1a:	f7ff fc8b 	bl	1a000834 <prvIsQueueEmpty>
1a000f1e:	2800      	cmp	r0, #0
1a000f20:	d0d2      	beq.n	1a000ec8 <xQueueReceive+0xbc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a000f22:	9901      	ldr	r1, [sp, #4]
1a000f24:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000f28:	f000 fdc8 	bl	1a001abc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000f2c:	4620      	mov	r0, r4
1a000f2e:	f7ff fcdb 	bl	1a0008e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000f32:	f000 fcb7 	bl	1a0018a4 <xTaskResumeAll>
1a000f36:	2800      	cmp	r0, #0
1a000f38:	d1cb      	bne.n	1a000ed2 <xQueueReceive+0xc6>
					portYIELD_WITHIN_API();
1a000f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000f3e:	4b09      	ldr	r3, [pc, #36]	; (1a000f64 <xQueueReceive+0x158>)
1a000f40:	601a      	str	r2, [r3, #0]
1a000f42:	f3bf 8f4f 	dsb	sy
1a000f46:	f3bf 8f6f 	isb	sy
1a000f4a:	e7c2      	b.n	1a000ed2 <xQueueReceive+0xc6>
			prvUnlockQueue( pxQueue );
1a000f4c:	4620      	mov	r0, r4
1a000f4e:	f7ff fccb 	bl	1a0008e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000f52:	f000 fca7 	bl	1a0018a4 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000f56:	4620      	mov	r0, r4
1a000f58:	f7ff fc6c 	bl	1a000834 <prvIsQueueEmpty>
1a000f5c:	2800      	cmp	r0, #0
1a000f5e:	d0b8      	beq.n	1a000ed2 <xQueueReceive+0xc6>
				return errQUEUE_EMPTY;
1a000f60:	2000      	movs	r0, #0
1a000f62:	e79e      	b.n	1a000ea2 <xQueueReceive+0x96>
1a000f64:	e000ed04 	.word	0xe000ed04

1a000f68 <xQueueSemaphoreTake>:
{
1a000f68:	b570      	push	{r4, r5, r6, lr}
1a000f6a:	b084      	sub	sp, #16
1a000f6c:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
1a000f6e:	b158      	cbz	r0, 1a000f88 <xQueueSemaphoreTake+0x20>
1a000f70:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
1a000f72:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000f74:	b18b      	cbz	r3, 1a000f9a <xQueueSemaphoreTake+0x32>
1a000f76:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f7a:	f383 8811 	msr	BASEPRI, r3
1a000f7e:	f3bf 8f6f 	isb	sy
1a000f82:	f3bf 8f4f 	dsb	sy
1a000f86:	e7fe      	b.n	1a000f86 <xQueueSemaphoreTake+0x1e>
1a000f88:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f8c:	f383 8811 	msr	BASEPRI, r3
1a000f90:	f3bf 8f6f 	isb	sy
1a000f94:	f3bf 8f4f 	dsb	sy
1a000f98:	e7fe      	b.n	1a000f98 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000f9a:	f000 fe5b 	bl	1a001c54 <xTaskGetSchedulerState>
1a000f9e:	b960      	cbnz	r0, 1a000fba <xQueueSemaphoreTake+0x52>
1a000fa0:	9b01      	ldr	r3, [sp, #4]
1a000fa2:	b963      	cbnz	r3, 1a000fbe <xQueueSemaphoreTake+0x56>
1a000fa4:	2301      	movs	r3, #1
1a000fa6:	b963      	cbnz	r3, 1a000fc2 <xQueueSemaphoreTake+0x5a>
1a000fa8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000fac:	f383 8811 	msr	BASEPRI, r3
1a000fb0:	f3bf 8f6f 	isb	sy
1a000fb4:	f3bf 8f4f 	dsb	sy
1a000fb8:	e7fe      	b.n	1a000fb8 <xQueueSemaphoreTake+0x50>
1a000fba:	2301      	movs	r3, #1
1a000fbc:	e7f3      	b.n	1a000fa6 <xQueueSemaphoreTake+0x3e>
1a000fbe:	2300      	movs	r3, #0
1a000fc0:	e7f1      	b.n	1a000fa6 <xQueueSemaphoreTake+0x3e>
1a000fc2:	2500      	movs	r5, #0
1a000fc4:	462e      	mov	r6, r5
1a000fc6:	e04e      	b.n	1a001066 <xQueueSemaphoreTake+0xfe>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
1a000fc8:	3b01      	subs	r3, #1
1a000fca:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a000fcc:	6823      	ldr	r3, [r4, #0]
1a000fce:	b913      	cbnz	r3, 1a000fd6 <xQueueSemaphoreTake+0x6e>
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
1a000fd0:	f000 ff70 	bl	1a001eb4 <pvTaskIncrementMutexHeldCount>
1a000fd4:	6060      	str	r0, [r4, #4]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000fd6:	6923      	ldr	r3, [r4, #16]
1a000fd8:	b163      	cbz	r3, 1a000ff4 <xQueueSemaphoreTake+0x8c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000fda:	f104 0010 	add.w	r0, r4, #16
1a000fde:	f000 fda1 	bl	1a001b24 <xTaskRemoveFromEventList>
1a000fe2:	b138      	cbz	r0, 1a000ff4 <xQueueSemaphoreTake+0x8c>
						queueYIELD_IF_USING_PREEMPTION();
1a000fe4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000fe8:	4b47      	ldr	r3, [pc, #284]	; (1a001108 <xQueueSemaphoreTake+0x1a0>)
1a000fea:	601a      	str	r2, [r3, #0]
1a000fec:	f3bf 8f4f 	dsb	sy
1a000ff0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a000ff4:	f001 fa2a 	bl	1a00244c <vPortExitCritical>
				return pdPASS;
1a000ff8:	2501      	movs	r5, #1
}
1a000ffa:	4628      	mov	r0, r5
1a000ffc:	b004      	add	sp, #16
1a000ffe:	bd70      	pop	{r4, r5, r6, pc}
						configASSERT( xInheritanceOccurred == pdFALSE );
1a001000:	b145      	cbz	r5, 1a001014 <xQueueSemaphoreTake+0xac>
1a001002:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001006:	f383 8811 	msr	BASEPRI, r3
1a00100a:	f3bf 8f6f 	isb	sy
1a00100e:	f3bf 8f4f 	dsb	sy
1a001012:	e7fe      	b.n	1a001012 <xQueueSemaphoreTake+0xaa>
					taskEXIT_CRITICAL();
1a001014:	f001 fa1a 	bl	1a00244c <vPortExitCritical>
					return errQUEUE_EMPTY;
1a001018:	e7ef      	b.n	1a000ffa <xQueueSemaphoreTake+0x92>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a00101a:	a802      	add	r0, sp, #8
1a00101c:	f000 fdc8 	bl	1a001bb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a001020:	2601      	movs	r6, #1
1a001022:	e02a      	b.n	1a00107a <xQueueSemaphoreTake+0x112>
		prvLockQueue( pxQueue );
1a001024:	2300      	movs	r3, #0
1a001026:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a00102a:	e032      	b.n	1a001092 <xQueueSemaphoreTake+0x12a>
1a00102c:	2300      	movs	r3, #0
1a00102e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001032:	e034      	b.n	1a00109e <xQueueSemaphoreTake+0x136>
						taskENTER_CRITICAL();
1a001034:	f001 f9e8 	bl	1a002408 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
1a001038:	6860      	ldr	r0, [r4, #4]
1a00103a:	f000 fe1b 	bl	1a001c74 <xTaskPriorityInherit>
1a00103e:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
1a001040:	f001 fa04 	bl	1a00244c <vPortExitCritical>
1a001044:	e03b      	b.n	1a0010be <xQueueSemaphoreTake+0x156>
				prvUnlockQueue( pxQueue );
1a001046:	4620      	mov	r0, r4
1a001048:	f7ff fc4e 	bl	1a0008e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a00104c:	f000 fc2a 	bl	1a0018a4 <xTaskResumeAll>
1a001050:	e009      	b.n	1a001066 <xQueueSemaphoreTake+0xfe>
			prvUnlockQueue( pxQueue );
1a001052:	4620      	mov	r0, r4
1a001054:	f7ff fc48 	bl	1a0008e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001058:	f000 fc24 	bl	1a0018a4 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a00105c:	4620      	mov	r0, r4
1a00105e:	f7ff fbe9 	bl	1a000834 <prvIsQueueEmpty>
1a001062:	2800      	cmp	r0, #0
1a001064:	d140      	bne.n	1a0010e8 <xQueueSemaphoreTake+0x180>
		taskENTER_CRITICAL();
1a001066:	f001 f9cf 	bl	1a002408 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
1a00106a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
1a00106c:	2b00      	cmp	r3, #0
1a00106e:	d1ab      	bne.n	1a000fc8 <xQueueSemaphoreTake+0x60>
				if( xTicksToWait == ( TickType_t ) 0 )
1a001070:	9b01      	ldr	r3, [sp, #4]
1a001072:	2b00      	cmp	r3, #0
1a001074:	d0c4      	beq.n	1a001000 <xQueueSemaphoreTake+0x98>
				else if( xEntryTimeSet == pdFALSE )
1a001076:	2e00      	cmp	r6, #0
1a001078:	d0cf      	beq.n	1a00101a <xQueueSemaphoreTake+0xb2>
		taskEXIT_CRITICAL();
1a00107a:	f001 f9e7 	bl	1a00244c <vPortExitCritical>
		vTaskSuspendAll();
1a00107e:	f000 fb73 	bl	1a001768 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001082:	f001 f9c1 	bl	1a002408 <vPortEnterCritical>
1a001086:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a00108a:	b25b      	sxtb	r3, r3
1a00108c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001090:	d0c8      	beq.n	1a001024 <xQueueSemaphoreTake+0xbc>
1a001092:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001096:	b25b      	sxtb	r3, r3
1a001098:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00109c:	d0c6      	beq.n	1a00102c <xQueueSemaphoreTake+0xc4>
1a00109e:	f001 f9d5 	bl	1a00244c <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a0010a2:	a901      	add	r1, sp, #4
1a0010a4:	a802      	add	r0, sp, #8
1a0010a6:	f000 fd8f 	bl	1a001bc8 <xTaskCheckForTimeOut>
1a0010aa:	2800      	cmp	r0, #0
1a0010ac:	d1d1      	bne.n	1a001052 <xQueueSemaphoreTake+0xea>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a0010ae:	4620      	mov	r0, r4
1a0010b0:	f7ff fbc0 	bl	1a000834 <prvIsQueueEmpty>
1a0010b4:	2800      	cmp	r0, #0
1a0010b6:	d0c6      	beq.n	1a001046 <xQueueSemaphoreTake+0xde>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a0010b8:	6823      	ldr	r3, [r4, #0]
1a0010ba:	2b00      	cmp	r3, #0
1a0010bc:	d0ba      	beq.n	1a001034 <xQueueSemaphoreTake+0xcc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a0010be:	9901      	ldr	r1, [sp, #4]
1a0010c0:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0010c4:	f000 fcfa 	bl	1a001abc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0010c8:	4620      	mov	r0, r4
1a0010ca:	f7ff fc0d 	bl	1a0008e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0010ce:	f000 fbe9 	bl	1a0018a4 <xTaskResumeAll>
1a0010d2:	2800      	cmp	r0, #0
1a0010d4:	d1c7      	bne.n	1a001066 <xQueueSemaphoreTake+0xfe>
					portYIELD_WITHIN_API();
1a0010d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0010da:	4b0b      	ldr	r3, [pc, #44]	; (1a001108 <xQueueSemaphoreTake+0x1a0>)
1a0010dc:	601a      	str	r2, [r3, #0]
1a0010de:	f3bf 8f4f 	dsb	sy
1a0010e2:	f3bf 8f6f 	isb	sy
1a0010e6:	e7be      	b.n	1a001066 <xQueueSemaphoreTake+0xfe>
					if( xInheritanceOccurred != pdFALSE )
1a0010e8:	2d00      	cmp	r5, #0
1a0010ea:	d086      	beq.n	1a000ffa <xQueueSemaphoreTake+0x92>
						taskENTER_CRITICAL();
1a0010ec:	f001 f98c 	bl	1a002408 <vPortEnterCritical>
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
1a0010f0:	4620      	mov	r0, r4
1a0010f2:	f7ff fb87 	bl	1a000804 <prvGetDisinheritPriorityAfterTimeout>
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
1a0010f6:	4601      	mov	r1, r0
1a0010f8:	6860      	ldr	r0, [r4, #4]
1a0010fa:	f000 fe75 	bl	1a001de8 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
1a0010fe:	f001 f9a5 	bl	1a00244c <vPortExitCritical>
				return errQUEUE_EMPTY;
1a001102:	2500      	movs	r5, #0
1a001104:	e779      	b.n	1a000ffa <xQueueSemaphoreTake+0x92>
1a001106:	bf00      	nop
1a001108:	e000ed04 	.word	0xe000ed04

1a00110c <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a00110c:	2300      	movs	r3, #0
1a00110e:	2b07      	cmp	r3, #7
1a001110:	d80c      	bhi.n	1a00112c <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a001112:	4a07      	ldr	r2, [pc, #28]	; (1a001130 <vQueueAddToRegistry+0x24>)
1a001114:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a001118:	b10a      	cbz	r2, 1a00111e <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a00111a:	3301      	adds	r3, #1
1a00111c:	e7f7      	b.n	1a00110e <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a00111e:	4a04      	ldr	r2, [pc, #16]	; (1a001130 <vQueueAddToRegistry+0x24>)
1a001120:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a001124:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a001128:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a00112a:	4770      	bx	lr
1a00112c:	4770      	bx	lr
1a00112e:	bf00      	nop
1a001130:	10002bd4 	.word	0x10002bd4

1a001134 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a001134:	b570      	push	{r4, r5, r6, lr}
1a001136:	4604      	mov	r4, r0
1a001138:	460d      	mov	r5, r1
1a00113a:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a00113c:	f001 f964 	bl	1a002408 <vPortEnterCritical>
1a001140:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001144:	b25b      	sxtb	r3, r3
1a001146:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00114a:	d00d      	beq.n	1a001168 <vQueueWaitForMessageRestricted+0x34>
1a00114c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001150:	b25b      	sxtb	r3, r3
1a001152:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001156:	d00b      	beq.n	1a001170 <vQueueWaitForMessageRestricted+0x3c>
1a001158:	f001 f978 	bl	1a00244c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a00115c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a00115e:	b15b      	cbz	r3, 1a001178 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a001160:	4620      	mov	r0, r4
1a001162:	f7ff fbc1 	bl	1a0008e8 <prvUnlockQueue>
1a001166:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a001168:	2300      	movs	r3, #0
1a00116a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a00116e:	e7ed      	b.n	1a00114c <vQueueWaitForMessageRestricted+0x18>
1a001170:	2300      	movs	r3, #0
1a001172:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001176:	e7ef      	b.n	1a001158 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a001178:	4632      	mov	r2, r6
1a00117a:	4629      	mov	r1, r5
1a00117c:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001180:	f000 fcb4 	bl	1a001aec <vTaskPlaceOnEventListRestricted>
1a001184:	e7ec      	b.n	1a001160 <vQueueWaitForMessageRestricted+0x2c>

1a001186 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001186:	f100 0308 	add.w	r3, r0, #8
1a00118a:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a00118c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001190:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001192:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001194:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a001196:	2300      	movs	r3, #0
1a001198:	6003      	str	r3, [r0, #0]
1a00119a:	4770      	bx	lr

1a00119c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a00119c:	2300      	movs	r3, #0
1a00119e:	6103      	str	r3, [r0, #16]
1a0011a0:	4770      	bx	lr

1a0011a2 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a0011a2:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a0011a4:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a0011a6:	689a      	ldr	r2, [r3, #8]
1a0011a8:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a0011aa:	689a      	ldr	r2, [r3, #8]
1a0011ac:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a0011ae:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a0011b0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a0011b2:	6803      	ldr	r3, [r0, #0]
1a0011b4:	3301      	adds	r3, #1
1a0011b6:	6003      	str	r3, [r0, #0]
1a0011b8:	4770      	bx	lr

1a0011ba <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a0011ba:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a0011bc:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a0011be:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a0011c2:	d002      	beq.n	1a0011ca <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0011c4:	f100 0208 	add.w	r2, r0, #8
1a0011c8:	e002      	b.n	1a0011d0 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a0011ca:	6902      	ldr	r2, [r0, #16]
1a0011cc:	e004      	b.n	1a0011d8 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a0011ce:	461a      	mov	r2, r3
1a0011d0:	6853      	ldr	r3, [r2, #4]
1a0011d2:	681c      	ldr	r4, [r3, #0]
1a0011d4:	42a5      	cmp	r5, r4
1a0011d6:	d2fa      	bcs.n	1a0011ce <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a0011d8:	6853      	ldr	r3, [r2, #4]
1a0011da:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a0011dc:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a0011de:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a0011e0:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a0011e2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a0011e4:	6803      	ldr	r3, [r0, #0]
1a0011e6:	3301      	adds	r3, #1
1a0011e8:	6003      	str	r3, [r0, #0]
}
1a0011ea:	bc30      	pop	{r4, r5}
1a0011ec:	4770      	bx	lr

1a0011ee <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a0011ee:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a0011f0:	6842      	ldr	r2, [r0, #4]
1a0011f2:	6881      	ldr	r1, [r0, #8]
1a0011f4:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a0011f6:	6882      	ldr	r2, [r0, #8]
1a0011f8:	6841      	ldr	r1, [r0, #4]
1a0011fa:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a0011fc:	685a      	ldr	r2, [r3, #4]
1a0011fe:	4290      	cmp	r0, r2
1a001200:	d006      	beq.n	1a001210 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a001202:	2200      	movs	r2, #0
1a001204:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a001206:	681a      	ldr	r2, [r3, #0]
1a001208:	3a01      	subs	r2, #1
1a00120a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a00120c:	6818      	ldr	r0, [r3, #0]
}
1a00120e:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a001210:	6882      	ldr	r2, [r0, #8]
1a001212:	605a      	str	r2, [r3, #4]
1a001214:	e7f5      	b.n	1a001202 <uxListRemove+0x14>
1a001216:	Address 0x000000001a001216 is out of bounds.


1a001218 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a001218:	4b03      	ldr	r3, [pc, #12]	; (1a001228 <vApplicationGetIdleTaskMemory+0x10>)
1a00121a:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a00121c:	4b03      	ldr	r3, [pc, #12]	; (1a00122c <vApplicationGetIdleTaskMemory+0x14>)
1a00121e:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a001220:	2364      	movs	r3, #100	; 0x64
1a001222:	6013      	str	r3, [r2, #0]
1a001224:	4770      	bx	lr
1a001226:	bf00      	nop
1a001228:	10002898 	.word	0x10002898
1a00122c:	100020c8 	.word	0x100020c8

1a001230 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a001230:	4b03      	ldr	r3, [pc, #12]	; (1a001240 <vApplicationGetTimerTaskMemory+0x10>)
1a001232:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a001234:	4b03      	ldr	r3, [pc, #12]	; (1a001244 <vApplicationGetTimerTaskMemory+0x14>)
1a001236:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a001238:	f44f 73c8 	mov.w	r3, #400	; 0x190
1a00123c:	6013      	str	r3, [r2, #0]
1a00123e:	4770      	bx	lr
1a001240:	100028f8 	.word	0x100028f8
1a001244:	10002258 	.word	0x10002258

1a001248 <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a001248:	b510      	push	{r4, lr}
1a00124a:	b082      	sub	sp, #8
1a00124c:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a00124e:	9001      	str	r0, [sp, #4]
1a001250:	2300      	movs	r3, #0
1a001252:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a001254:	f001 f8d8 	bl	1a002408 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a001258:	9901      	ldr	r1, [sp, #4]
1a00125a:	4622      	mov	r2, r4
1a00125c:	4804      	ldr	r0, [pc, #16]	; (1a001270 <vAssertCalled+0x28>)
1a00125e:	f003 fabf 	bl	1a0047e0 <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a001262:	9b00      	ldr	r3, [sp, #0]
1a001264:	2b00      	cmp	r3, #0
1a001266:	d0fc      	beq.n	1a001262 <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a001268:	f001 f8f0 	bl	1a00244c <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a00126c:	b002      	add	sp, #8
1a00126e:	bd10      	pop	{r4, pc}
1a001270:	1a0051c0 	.word	0x1a0051c0

1a001274 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a001274:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a001276:	4804      	ldr	r0, [pc, #16]	; (1a001288 <vApplicationMallocFailedHook+0x14>)
1a001278:	f003 fb3c 	bl	1a0048f4 <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a00127c:	4903      	ldr	r1, [pc, #12]	; (1a00128c <vApplicationMallocFailedHook+0x18>)
1a00127e:	202c      	movs	r0, #44	; 0x2c
1a001280:	f7ff ffe2 	bl	1a001248 <vAssertCalled>
1a001284:	bd08      	pop	{r3, pc}
1a001286:	bf00      	nop
1a001288:	1a00514c 	.word	0x1a00514c
1a00128c:	1a005170 	.word	0x1a005170

1a001290 <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a001290:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a001292:	4804      	ldr	r0, [pc, #16]	; (1a0012a4 <vApplicationStackOverflowHook+0x14>)
1a001294:	f003 faa4 	bl	1a0047e0 <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a001298:	4903      	ldr	r1, [pc, #12]	; (1a0012a8 <vApplicationStackOverflowHook+0x18>)
1a00129a:	2050      	movs	r0, #80	; 0x50
1a00129c:	f7ff ffd4 	bl	1a001248 <vAssertCalled>
1a0012a0:	bd08      	pop	{r3, pc}
1a0012a2:	bf00      	nop
1a0012a4:	1a005190 	.word	0x1a005190
1a0012a8:	1a005170 	.word	0x1a005170

1a0012ac <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a0012ac:	4b0a      	ldr	r3, [pc, #40]	; (1a0012d8 <prvResetNextTaskUnblockTime+0x2c>)
1a0012ae:	681b      	ldr	r3, [r3, #0]
1a0012b0:	681b      	ldr	r3, [r3, #0]
1a0012b2:	b94b      	cbnz	r3, 1a0012c8 <prvResetNextTaskUnblockTime+0x1c>
1a0012b4:	2301      	movs	r3, #1
1a0012b6:	b94b      	cbnz	r3, 1a0012cc <prvResetNextTaskUnblockTime+0x20>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a0012b8:	4b07      	ldr	r3, [pc, #28]	; (1a0012d8 <prvResetNextTaskUnblockTime+0x2c>)
1a0012ba:	681b      	ldr	r3, [r3, #0]
1a0012bc:	68db      	ldr	r3, [r3, #12]
1a0012be:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a0012c0:	685a      	ldr	r2, [r3, #4]
1a0012c2:	4b06      	ldr	r3, [pc, #24]	; (1a0012dc <prvResetNextTaskUnblockTime+0x30>)
1a0012c4:	601a      	str	r2, [r3, #0]
1a0012c6:	4770      	bx	lr
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a0012c8:	2300      	movs	r3, #0
1a0012ca:	e7f4      	b.n	1a0012b6 <prvResetNextTaskUnblockTime+0xa>
		xNextTaskUnblockTime = portMAX_DELAY;
1a0012cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0012d0:	4b02      	ldr	r3, [pc, #8]	; (1a0012dc <prvResetNextTaskUnblockTime+0x30>)
1a0012d2:	601a      	str	r2, [r3, #0]
1a0012d4:	4770      	bx	lr
1a0012d6:	bf00      	nop
1a0012d8:	1000295c 	.word	0x1000295c
1a0012dc:	10002a30 	.word	0x10002a30

1a0012e0 <prvInitialiseNewTask>:
{
1a0012e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0012e4:	4681      	mov	r9, r0
1a0012e6:	460d      	mov	r5, r1
1a0012e8:	4617      	mov	r7, r2
1a0012ea:	469a      	mov	sl, r3
1a0012ec:	9e08      	ldr	r6, [sp, #32]
1a0012ee:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a0012f2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a0012f4:	0092      	lsls	r2, r2, #2
1a0012f6:	21a5      	movs	r1, #165	; 0xa5
1a0012f8:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a0012fa:	f002 fe01 	bl	1a003f00 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a0012fe:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a001300:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a001304:	3a01      	subs	r2, #1
1a001306:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a00130a:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a00130e:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a001310:	2300      	movs	r3, #0
1a001312:	2b0f      	cmp	r3, #15
1a001314:	d807      	bhi.n	1a001326 <prvInitialiseNewTask+0x46>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a001316:	5ce9      	ldrb	r1, [r5, r3]
1a001318:	18e2      	adds	r2, r4, r3
1a00131a:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a00131e:	5cea      	ldrb	r2, [r5, r3]
1a001320:	b10a      	cbz	r2, 1a001326 <prvInitialiseNewTask+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a001322:	3301      	adds	r3, #1
1a001324:	e7f5      	b.n	1a001312 <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a001326:	2300      	movs	r3, #0
1a001328:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a00132c:	2e06      	cmp	r6, #6
1a00132e:	d900      	bls.n	1a001332 <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a001330:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a001332:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a001334:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a001336:	2500      	movs	r5, #0
1a001338:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a00133a:	1d20      	adds	r0, r4, #4
1a00133c:	f7ff ff2e 	bl	1a00119c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a001340:	f104 0018 	add.w	r0, r4, #24
1a001344:	f7ff ff2a 	bl	1a00119c <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a001348:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00134a:	f1c6 0607 	rsb	r6, r6, #7
1a00134e:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a001350:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a001352:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a001354:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a001358:	4652      	mov	r2, sl
1a00135a:	4649      	mov	r1, r9
1a00135c:	4638      	mov	r0, r7
1a00135e:	f001 f815 	bl	1a00238c <pxPortInitialiseStack>
1a001362:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a001364:	f1b8 0f00 	cmp.w	r8, #0
1a001368:	d001      	beq.n	1a00136e <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a00136a:	f8c8 4000 	str.w	r4, [r8]
1a00136e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001372:	Address 0x000000001a001372 is out of bounds.


1a001374 <prvInitialiseTaskLists>:
{
1a001374:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a001376:	2400      	movs	r4, #0
1a001378:	e007      	b.n	1a00138a <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a00137a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a00137e:	0093      	lsls	r3, r2, #2
1a001380:	480e      	ldr	r0, [pc, #56]	; (1a0013bc <prvInitialiseTaskLists+0x48>)
1a001382:	4418      	add	r0, r3
1a001384:	f7ff feff 	bl	1a001186 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a001388:	3401      	adds	r4, #1
1a00138a:	2c06      	cmp	r4, #6
1a00138c:	d9f5      	bls.n	1a00137a <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
1a00138e:	4d0c      	ldr	r5, [pc, #48]	; (1a0013c0 <prvInitialiseTaskLists+0x4c>)
1a001390:	4628      	mov	r0, r5
1a001392:	f7ff fef8 	bl	1a001186 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a001396:	4c0b      	ldr	r4, [pc, #44]	; (1a0013c4 <prvInitialiseTaskLists+0x50>)
1a001398:	4620      	mov	r0, r4
1a00139a:	f7ff fef4 	bl	1a001186 <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a00139e:	480a      	ldr	r0, [pc, #40]	; (1a0013c8 <prvInitialiseTaskLists+0x54>)
1a0013a0:	f7ff fef1 	bl	1a001186 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a0013a4:	4809      	ldr	r0, [pc, #36]	; (1a0013cc <prvInitialiseTaskLists+0x58>)
1a0013a6:	f7ff feee 	bl	1a001186 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a0013aa:	4809      	ldr	r0, [pc, #36]	; (1a0013d0 <prvInitialiseTaskLists+0x5c>)
1a0013ac:	f7ff feeb 	bl	1a001186 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a0013b0:	4b08      	ldr	r3, [pc, #32]	; (1a0013d4 <prvInitialiseTaskLists+0x60>)
1a0013b2:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a0013b4:	4b08      	ldr	r3, [pc, #32]	; (1a0013d8 <prvInitialiseTaskLists+0x64>)
1a0013b6:	601c      	str	r4, [r3, #0]
1a0013b8:	bd38      	pop	{r3, r4, r5, pc}
1a0013ba:	bf00      	nop
1a0013bc:	10002964 	.word	0x10002964
1a0013c0:	10002a08 	.word	0x10002a08
1a0013c4:	10002a1c 	.word	0x10002a1c
1a0013c8:	10002a38 	.word	0x10002a38
1a0013cc:	10002a64 	.word	0x10002a64
1a0013d0:	10002a50 	.word	0x10002a50
1a0013d4:	1000295c 	.word	0x1000295c
1a0013d8:	10002960 	.word	0x10002960

1a0013dc <prvAddNewTaskToReadyList>:
{
1a0013dc:	b510      	push	{r4, lr}
1a0013de:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a0013e0:	f001 f812 	bl	1a002408 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a0013e4:	4a21      	ldr	r2, [pc, #132]	; (1a00146c <prvAddNewTaskToReadyList+0x90>)
1a0013e6:	6813      	ldr	r3, [r2, #0]
1a0013e8:	3301      	adds	r3, #1
1a0013ea:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a0013ec:	4b20      	ldr	r3, [pc, #128]	; (1a001470 <prvAddNewTaskToReadyList+0x94>)
1a0013ee:	681b      	ldr	r3, [r3, #0]
1a0013f0:	2b00      	cmp	r3, #0
1a0013f2:	d032      	beq.n	1a00145a <prvAddNewTaskToReadyList+0x7e>
			if( xSchedulerRunning == pdFALSE )
1a0013f4:	4b1f      	ldr	r3, [pc, #124]	; (1a001474 <prvAddNewTaskToReadyList+0x98>)
1a0013f6:	681b      	ldr	r3, [r3, #0]
1a0013f8:	b93b      	cbnz	r3, 1a00140a <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a0013fa:	4b1d      	ldr	r3, [pc, #116]	; (1a001470 <prvAddNewTaskToReadyList+0x94>)
1a0013fc:	681b      	ldr	r3, [r3, #0]
1a0013fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001400:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001402:	429a      	cmp	r2, r3
1a001404:	d801      	bhi.n	1a00140a <prvAddNewTaskToReadyList+0x2e>
					pxCurrentTCB = pxNewTCB;
1a001406:	4b1a      	ldr	r3, [pc, #104]	; (1a001470 <prvAddNewTaskToReadyList+0x94>)
1a001408:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
1a00140a:	4a1b      	ldr	r2, [pc, #108]	; (1a001478 <prvAddNewTaskToReadyList+0x9c>)
1a00140c:	6813      	ldr	r3, [r2, #0]
1a00140e:	3301      	adds	r3, #1
1a001410:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a001412:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a001414:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001416:	2201      	movs	r2, #1
1a001418:	409a      	lsls	r2, r3
1a00141a:	4918      	ldr	r1, [pc, #96]	; (1a00147c <prvAddNewTaskToReadyList+0xa0>)
1a00141c:	6808      	ldr	r0, [r1, #0]
1a00141e:	4302      	orrs	r2, r0
1a001420:	600a      	str	r2, [r1, #0]
1a001422:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001426:	009a      	lsls	r2, r3, #2
1a001428:	1d21      	adds	r1, r4, #4
1a00142a:	4815      	ldr	r0, [pc, #84]	; (1a001480 <prvAddNewTaskToReadyList+0xa4>)
1a00142c:	4410      	add	r0, r2
1a00142e:	f7ff feb8 	bl	1a0011a2 <vListInsertEnd>
	taskEXIT_CRITICAL();
1a001432:	f001 f80b 	bl	1a00244c <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a001436:	4b0f      	ldr	r3, [pc, #60]	; (1a001474 <prvAddNewTaskToReadyList+0x98>)
1a001438:	681b      	ldr	r3, [r3, #0]
1a00143a:	b16b      	cbz	r3, 1a001458 <prvAddNewTaskToReadyList+0x7c>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a00143c:	4b0c      	ldr	r3, [pc, #48]	; (1a001470 <prvAddNewTaskToReadyList+0x94>)
1a00143e:	681b      	ldr	r3, [r3, #0]
1a001440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001442:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001444:	429a      	cmp	r2, r3
1a001446:	d207      	bcs.n	1a001458 <prvAddNewTaskToReadyList+0x7c>
			taskYIELD_IF_USING_PREEMPTION();
1a001448:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00144c:	4b0d      	ldr	r3, [pc, #52]	; (1a001484 <prvAddNewTaskToReadyList+0xa8>)
1a00144e:	601a      	str	r2, [r3, #0]
1a001450:	f3bf 8f4f 	dsb	sy
1a001454:	f3bf 8f6f 	isb	sy
1a001458:	bd10      	pop	{r4, pc}
			pxCurrentTCB = pxNewTCB;
1a00145a:	4b05      	ldr	r3, [pc, #20]	; (1a001470 <prvAddNewTaskToReadyList+0x94>)
1a00145c:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a00145e:	6813      	ldr	r3, [r2, #0]
1a001460:	2b01      	cmp	r3, #1
1a001462:	d1d2      	bne.n	1a00140a <prvAddNewTaskToReadyList+0x2e>
				prvInitialiseTaskLists();
1a001464:	f7ff ff86 	bl	1a001374 <prvInitialiseTaskLists>
1a001468:	e7cf      	b.n	1a00140a <prvAddNewTaskToReadyList+0x2e>
1a00146a:	bf00      	nop
1a00146c:	100029f0 	.word	0x100029f0
1a001470:	10002958 	.word	0x10002958
1a001474:	10002a4c 	.word	0x10002a4c
1a001478:	10002a00 	.word	0x10002a00
1a00147c:	10002a04 	.word	0x10002a04
1a001480:	10002964 	.word	0x10002964
1a001484:	e000ed04 	.word	0xe000ed04

1a001488 <prvDeleteTCB>:
	{
1a001488:	b510      	push	{r4, lr}
1a00148a:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a00148c:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a001490:	b163      	cbz	r3, 1a0014ac <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a001492:	2b01      	cmp	r3, #1
1a001494:	d011      	beq.n	1a0014ba <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a001496:	2b02      	cmp	r3, #2
1a001498:	d012      	beq.n	1a0014c0 <prvDeleteTCB+0x38>
1a00149a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00149e:	f383 8811 	msr	BASEPRI, r3
1a0014a2:	f3bf 8f6f 	isb	sy
1a0014a6:	f3bf 8f4f 	dsb	sy
1a0014aa:	e7fe      	b.n	1a0014aa <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
1a0014ac:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0014ae:	f7ff f971 	bl	1a000794 <vPortFree>
				vPortFree( pxTCB );
1a0014b2:	4620      	mov	r0, r4
1a0014b4:	f7ff f96e 	bl	1a000794 <vPortFree>
1a0014b8:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
1a0014ba:	f7ff f96b 	bl	1a000794 <vPortFree>
1a0014be:	bd10      	pop	{r4, pc}
1a0014c0:	bd10      	pop	{r4, pc}
1a0014c2:	Address 0x000000001a0014c2 is out of bounds.


1a0014c4 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a0014c4:	4b0f      	ldr	r3, [pc, #60]	; (1a001504 <prvCheckTasksWaitingTermination+0x40>)
1a0014c6:	681b      	ldr	r3, [r3, #0]
1a0014c8:	b1d3      	cbz	r3, 1a001500 <prvCheckTasksWaitingTermination+0x3c>
{
1a0014ca:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a0014cc:	f000 ff9c 	bl	1a002408 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a0014d0:	4b0d      	ldr	r3, [pc, #52]	; (1a001508 <prvCheckTasksWaitingTermination+0x44>)
1a0014d2:	68db      	ldr	r3, [r3, #12]
1a0014d4:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0014d6:	1d20      	adds	r0, r4, #4
1a0014d8:	f7ff fe89 	bl	1a0011ee <uxListRemove>
				--uxCurrentNumberOfTasks;
1a0014dc:	4a0b      	ldr	r2, [pc, #44]	; (1a00150c <prvCheckTasksWaitingTermination+0x48>)
1a0014de:	6813      	ldr	r3, [r2, #0]
1a0014e0:	3b01      	subs	r3, #1
1a0014e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a0014e4:	4a07      	ldr	r2, [pc, #28]	; (1a001504 <prvCheckTasksWaitingTermination+0x40>)
1a0014e6:	6813      	ldr	r3, [r2, #0]
1a0014e8:	3b01      	subs	r3, #1
1a0014ea:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a0014ec:	f000 ffae 	bl	1a00244c <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a0014f0:	4620      	mov	r0, r4
1a0014f2:	f7ff ffc9 	bl	1a001488 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a0014f6:	4b03      	ldr	r3, [pc, #12]	; (1a001504 <prvCheckTasksWaitingTermination+0x40>)
1a0014f8:	681b      	ldr	r3, [r3, #0]
1a0014fa:	2b00      	cmp	r3, #0
1a0014fc:	d1e6      	bne.n	1a0014cc <prvCheckTasksWaitingTermination+0x8>
}
1a0014fe:	bd10      	pop	{r4, pc}
1a001500:	4770      	bx	lr
1a001502:	bf00      	nop
1a001504:	100029f4 	.word	0x100029f4
1a001508:	10002a64 	.word	0x10002a64
1a00150c:	100029f0 	.word	0x100029f0

1a001510 <prvIdleTask>:
{
1a001510:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a001512:	f7ff ffd7 	bl	1a0014c4 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a001516:	4b06      	ldr	r3, [pc, #24]	; (1a001530 <prvIdleTask+0x20>)
1a001518:	681b      	ldr	r3, [r3, #0]
1a00151a:	2b01      	cmp	r3, #1
1a00151c:	d9f9      	bls.n	1a001512 <prvIdleTask+0x2>
				taskYIELD();
1a00151e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001522:	4b04      	ldr	r3, [pc, #16]	; (1a001534 <prvIdleTask+0x24>)
1a001524:	601a      	str	r2, [r3, #0]
1a001526:	f3bf 8f4f 	dsb	sy
1a00152a:	f3bf 8f6f 	isb	sy
1a00152e:	e7f0      	b.n	1a001512 <prvIdleTask+0x2>
1a001530:	10002964 	.word	0x10002964
1a001534:	e000ed04 	.word	0xe000ed04

1a001538 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a001538:	b570      	push	{r4, r5, r6, lr}
1a00153a:	4604      	mov	r4, r0
1a00153c:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a00153e:	4b1d      	ldr	r3, [pc, #116]	; (1a0015b4 <prvAddCurrentTaskToDelayedList+0x7c>)
1a001540:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001542:	4b1d      	ldr	r3, [pc, #116]	; (1a0015b8 <prvAddCurrentTaskToDelayedList+0x80>)
1a001544:	6818      	ldr	r0, [r3, #0]
1a001546:	3004      	adds	r0, #4
1a001548:	f7ff fe51 	bl	1a0011ee <uxListRemove>
1a00154c:	b950      	cbnz	r0, 1a001564 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a00154e:	4b1a      	ldr	r3, [pc, #104]	; (1a0015b8 <prvAddCurrentTaskToDelayedList+0x80>)
1a001550:	681b      	ldr	r3, [r3, #0]
1a001552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001554:	2301      	movs	r3, #1
1a001556:	fa03 f202 	lsl.w	r2, r3, r2
1a00155a:	4918      	ldr	r1, [pc, #96]	; (1a0015bc <prvAddCurrentTaskToDelayedList+0x84>)
1a00155c:	680b      	ldr	r3, [r1, #0]
1a00155e:	ea23 0302 	bic.w	r3, r3, r2
1a001562:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a001564:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a001568:	d013      	beq.n	1a001592 <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a00156a:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a00156c:	4b12      	ldr	r3, [pc, #72]	; (1a0015b8 <prvAddCurrentTaskToDelayedList+0x80>)
1a00156e:	681b      	ldr	r3, [r3, #0]
1a001570:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a001572:	42a5      	cmp	r5, r4
1a001574:	d816      	bhi.n	1a0015a4 <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001576:	4b12      	ldr	r3, [pc, #72]	; (1a0015c0 <prvAddCurrentTaskToDelayedList+0x88>)
1a001578:	6818      	ldr	r0, [r3, #0]
1a00157a:	4b0f      	ldr	r3, [pc, #60]	; (1a0015b8 <prvAddCurrentTaskToDelayedList+0x80>)
1a00157c:	6819      	ldr	r1, [r3, #0]
1a00157e:	3104      	adds	r1, #4
1a001580:	f7ff fe1b 	bl	1a0011ba <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
1a001584:	4b0f      	ldr	r3, [pc, #60]	; (1a0015c4 <prvAddCurrentTaskToDelayedList+0x8c>)
1a001586:	681b      	ldr	r3, [r3, #0]
1a001588:	429c      	cmp	r4, r3
1a00158a:	d201      	bcs.n	1a001590 <prvAddCurrentTaskToDelayedList+0x58>
				{
					xNextTaskUnblockTime = xTimeToWake;
1a00158c:	4b0d      	ldr	r3, [pc, #52]	; (1a0015c4 <prvAddCurrentTaskToDelayedList+0x8c>)
1a00158e:	601c      	str	r4, [r3, #0]
1a001590:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a001592:	2e00      	cmp	r6, #0
1a001594:	d0e9      	beq.n	1a00156a <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001596:	4b08      	ldr	r3, [pc, #32]	; (1a0015b8 <prvAddCurrentTaskToDelayedList+0x80>)
1a001598:	6819      	ldr	r1, [r3, #0]
1a00159a:	3104      	adds	r1, #4
1a00159c:	480a      	ldr	r0, [pc, #40]	; (1a0015c8 <prvAddCurrentTaskToDelayedList+0x90>)
1a00159e:	f7ff fe00 	bl	1a0011a2 <vListInsertEnd>
1a0015a2:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0015a4:	4b09      	ldr	r3, [pc, #36]	; (1a0015cc <prvAddCurrentTaskToDelayedList+0x94>)
1a0015a6:	6818      	ldr	r0, [r3, #0]
1a0015a8:	4b03      	ldr	r3, [pc, #12]	; (1a0015b8 <prvAddCurrentTaskToDelayedList+0x80>)
1a0015aa:	6819      	ldr	r1, [r3, #0]
1a0015ac:	3104      	adds	r1, #4
1a0015ae:	f7ff fe04 	bl	1a0011ba <vListInsert>
1a0015b2:	bd70      	pop	{r4, r5, r6, pc}
1a0015b4:	10002a78 	.word	0x10002a78
1a0015b8:	10002958 	.word	0x10002958
1a0015bc:	10002a04 	.word	0x10002a04
1a0015c0:	1000295c 	.word	0x1000295c
1a0015c4:	10002a30 	.word	0x10002a30
1a0015c8:	10002a50 	.word	0x10002a50
1a0015cc:	10002960 	.word	0x10002960

1a0015d0 <xTaskCreateStatic>:
	{
1a0015d0:	b570      	push	{r4, r5, r6, lr}
1a0015d2:	b086      	sub	sp, #24
1a0015d4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a0015d6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a0015d8:	b175      	cbz	r5, 1a0015f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
1a0015da:	b1b4      	cbz	r4, 1a00160a <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
1a0015dc:	2660      	movs	r6, #96	; 0x60
1a0015de:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a0015e0:	9e04      	ldr	r6, [sp, #16]
1a0015e2:	2e60      	cmp	r6, #96	; 0x60
1a0015e4:	d01a      	beq.n	1a00161c <xTaskCreateStatic+0x4c>
1a0015e6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015ea:	f383 8811 	msr	BASEPRI, r3
1a0015ee:	f3bf 8f6f 	isb	sy
1a0015f2:	f3bf 8f4f 	dsb	sy
1a0015f6:	e7fe      	b.n	1a0015f6 <xTaskCreateStatic+0x26>
1a0015f8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015fc:	f383 8811 	msr	BASEPRI, r3
1a001600:	f3bf 8f6f 	isb	sy
1a001604:	f3bf 8f4f 	dsb	sy
1a001608:	e7fe      	b.n	1a001608 <xTaskCreateStatic+0x38>
1a00160a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00160e:	f383 8811 	msr	BASEPRI, r3
1a001612:	f3bf 8f6f 	isb	sy
1a001616:	f3bf 8f4f 	dsb	sy
1a00161a:	e7fe      	b.n	1a00161a <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a00161c:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a00161e:	2502      	movs	r5, #2
1a001620:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a001624:	2500      	movs	r5, #0
1a001626:	9503      	str	r5, [sp, #12]
1a001628:	9402      	str	r4, [sp, #8]
1a00162a:	ad05      	add	r5, sp, #20
1a00162c:	9501      	str	r5, [sp, #4]
1a00162e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a001630:	9500      	str	r5, [sp, #0]
1a001632:	f7ff fe55 	bl	1a0012e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001636:	4620      	mov	r0, r4
1a001638:	f7ff fed0 	bl	1a0013dc <prvAddNewTaskToReadyList>
	}
1a00163c:	9805      	ldr	r0, [sp, #20]
1a00163e:	b006      	add	sp, #24
1a001640:	bd70      	pop	{r4, r5, r6, pc}

1a001642 <xTaskCreate>:
	{
1a001642:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a001646:	b085      	sub	sp, #20
1a001648:	4606      	mov	r6, r0
1a00164a:	460f      	mov	r7, r1
1a00164c:	4615      	mov	r5, r2
1a00164e:	4698      	mov	r8, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001650:	0090      	lsls	r0, r2, #2
1a001652:	f7ff f817 	bl	1a000684 <pvPortMalloc>
			if( pxStack != NULL )
1a001656:	b310      	cbz	r0, 1a00169e <xTaskCreate+0x5c>
1a001658:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a00165a:	2060      	movs	r0, #96	; 0x60
1a00165c:	f7ff f812 	bl	1a000684 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a001660:	4604      	mov	r4, r0
1a001662:	b1c0      	cbz	r0, 1a001696 <xTaskCreate+0x54>
					pxNewTCB->pxStack = pxStack;
1a001664:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a001668:	b1dc      	cbz	r4, 1a0016a2 <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a00166a:	2300      	movs	r3, #0
1a00166c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a001670:	9303      	str	r3, [sp, #12]
1a001672:	9402      	str	r4, [sp, #8]
1a001674:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a001676:	9301      	str	r3, [sp, #4]
1a001678:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a00167a:	9300      	str	r3, [sp, #0]
1a00167c:	4643      	mov	r3, r8
1a00167e:	462a      	mov	r2, r5
1a001680:	4639      	mov	r1, r7
1a001682:	4630      	mov	r0, r6
1a001684:	f7ff fe2c 	bl	1a0012e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001688:	4620      	mov	r0, r4
1a00168a:	f7ff fea7 	bl	1a0013dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a00168e:	2001      	movs	r0, #1
	}
1a001690:	b005      	add	sp, #20
1a001692:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
1a001696:	4648      	mov	r0, r9
1a001698:	f7ff f87c 	bl	1a000794 <vPortFree>
1a00169c:	e7e4      	b.n	1a001668 <xTaskCreate+0x26>
				pxNewTCB = NULL;
1a00169e:	2400      	movs	r4, #0
1a0016a0:	e7e2      	b.n	1a001668 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a0016a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
1a0016a6:	e7f3      	b.n	1a001690 <xTaskCreate+0x4e>

1a0016a8 <vTaskStartScheduler>:
{
1a0016a8:	b510      	push	{r4, lr}
1a0016aa:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a0016ac:	2400      	movs	r4, #0
1a0016ae:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a0016b0:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a0016b2:	aa07      	add	r2, sp, #28
1a0016b4:	a906      	add	r1, sp, #24
1a0016b6:	a805      	add	r0, sp, #20
1a0016b8:	f7ff fdae 	bl	1a001218 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a0016bc:	9b05      	ldr	r3, [sp, #20]
1a0016be:	9302      	str	r3, [sp, #8]
1a0016c0:	9b06      	ldr	r3, [sp, #24]
1a0016c2:	9301      	str	r3, [sp, #4]
1a0016c4:	9400      	str	r4, [sp, #0]
1a0016c6:	4623      	mov	r3, r4
1a0016c8:	9a07      	ldr	r2, [sp, #28]
1a0016ca:	4919      	ldr	r1, [pc, #100]	; (1a001730 <vTaskStartScheduler+0x88>)
1a0016cc:	4819      	ldr	r0, [pc, #100]	; (1a001734 <vTaskStartScheduler+0x8c>)
1a0016ce:	f7ff ff7f 	bl	1a0015d0 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a0016d2:	b148      	cbz	r0, 1a0016e8 <vTaskStartScheduler+0x40>
			xReturn = pdPASS;
1a0016d4:	2001      	movs	r0, #1
		if( xReturn == pdPASS )
1a0016d6:	2801      	cmp	r0, #1
1a0016d8:	d008      	beq.n	1a0016ec <vTaskStartScheduler+0x44>
	if( xReturn == pdPASS )
1a0016da:	2801      	cmp	r0, #1
1a0016dc:	d009      	beq.n	1a0016f2 <vTaskStartScheduler+0x4a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a0016de:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0016e2:	d01b      	beq.n	1a00171c <vTaskStartScheduler+0x74>
}
1a0016e4:	b008      	add	sp, #32
1a0016e6:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a0016e8:	2000      	movs	r0, #0
1a0016ea:	e7f4      	b.n	1a0016d6 <vTaskStartScheduler+0x2e>
			xReturn = xTimerCreateTimerTask();
1a0016ec:	f000 fc5c 	bl	1a001fa8 <xTimerCreateTimerTask>
1a0016f0:	e7f3      	b.n	1a0016da <vTaskStartScheduler+0x32>
1a0016f2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016f6:	f383 8811 	msr	BASEPRI, r3
1a0016fa:	f3bf 8f6f 	isb	sy
1a0016fe:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a001702:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001706:	4b0c      	ldr	r3, [pc, #48]	; (1a001738 <vTaskStartScheduler+0x90>)
1a001708:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a00170a:	2201      	movs	r2, #1
1a00170c:	4b0b      	ldr	r3, [pc, #44]	; (1a00173c <vTaskStartScheduler+0x94>)
1a00170e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a001710:	2200      	movs	r2, #0
1a001712:	4b0b      	ldr	r3, [pc, #44]	; (1a001740 <vTaskStartScheduler+0x98>)
1a001714:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a001716:	f000 ff17 	bl	1a002548 <xPortStartScheduler>
1a00171a:	e7e3      	b.n	1a0016e4 <vTaskStartScheduler+0x3c>
1a00171c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001720:	f383 8811 	msr	BASEPRI, r3
1a001724:	f3bf 8f6f 	isb	sy
1a001728:	f3bf 8f4f 	dsb	sy
1a00172c:	e7fe      	b.n	1a00172c <vTaskStartScheduler+0x84>
1a00172e:	bf00      	nop
1a001730:	1a005200 	.word	0x1a005200
1a001734:	1a001511 	.word	0x1a001511
1a001738:	10002a30 	.word	0x10002a30
1a00173c:	10002a4c 	.word	0x10002a4c
1a001740:	10002a78 	.word	0x10002a78

1a001744 <vTaskEndScheduler>:
{
1a001744:	b508      	push	{r3, lr}
1a001746:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00174a:	f383 8811 	msr	BASEPRI, r3
1a00174e:	f3bf 8f6f 	isb	sy
1a001752:	f3bf 8f4f 	dsb	sy
	xSchedulerRunning = pdFALSE;
1a001756:	2200      	movs	r2, #0
1a001758:	4b02      	ldr	r3, [pc, #8]	; (1a001764 <vTaskEndScheduler+0x20>)
1a00175a:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
1a00175c:	f000 fe42 	bl	1a0023e4 <vPortEndScheduler>
1a001760:	bd08      	pop	{r3, pc}
1a001762:	bf00      	nop
1a001764:	10002a4c 	.word	0x10002a4c

1a001768 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a001768:	4a02      	ldr	r2, [pc, #8]	; (1a001774 <vTaskSuspendAll+0xc>)
1a00176a:	6813      	ldr	r3, [r2, #0]
1a00176c:	3301      	adds	r3, #1
1a00176e:	6013      	str	r3, [r2, #0]
1a001770:	4770      	bx	lr
1a001772:	bf00      	nop
1a001774:	100029fc 	.word	0x100029fc

1a001778 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a001778:	4b01      	ldr	r3, [pc, #4]	; (1a001780 <xTaskGetTickCount+0x8>)
1a00177a:	6818      	ldr	r0, [r3, #0]
}
1a00177c:	4770      	bx	lr
1a00177e:	bf00      	nop
1a001780:	10002a78 	.word	0x10002a78

1a001784 <xTaskIncrementTick>:
{
1a001784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001786:	4b3c      	ldr	r3, [pc, #240]	; (1a001878 <xTaskIncrementTick+0xf4>)
1a001788:	681b      	ldr	r3, [r3, #0]
1a00178a:	2b00      	cmp	r3, #0
1a00178c:	d168      	bne.n	1a001860 <xTaskIncrementTick+0xdc>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a00178e:	4b3b      	ldr	r3, [pc, #236]	; (1a00187c <xTaskIncrementTick+0xf8>)
1a001790:	681d      	ldr	r5, [r3, #0]
1a001792:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a001794:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a001796:	b9c5      	cbnz	r5, 1a0017ca <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a001798:	4b39      	ldr	r3, [pc, #228]	; (1a001880 <xTaskIncrementTick+0xfc>)
1a00179a:	681b      	ldr	r3, [r3, #0]
1a00179c:	681b      	ldr	r3, [r3, #0]
1a00179e:	b143      	cbz	r3, 1a0017b2 <xTaskIncrementTick+0x2e>
1a0017a0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017a4:	f383 8811 	msr	BASEPRI, r3
1a0017a8:	f3bf 8f6f 	isb	sy
1a0017ac:	f3bf 8f4f 	dsb	sy
1a0017b0:	e7fe      	b.n	1a0017b0 <xTaskIncrementTick+0x2c>
1a0017b2:	4a33      	ldr	r2, [pc, #204]	; (1a001880 <xTaskIncrementTick+0xfc>)
1a0017b4:	6811      	ldr	r1, [r2, #0]
1a0017b6:	4b33      	ldr	r3, [pc, #204]	; (1a001884 <xTaskIncrementTick+0x100>)
1a0017b8:	6818      	ldr	r0, [r3, #0]
1a0017ba:	6010      	str	r0, [r2, #0]
1a0017bc:	6019      	str	r1, [r3, #0]
1a0017be:	4a32      	ldr	r2, [pc, #200]	; (1a001888 <xTaskIncrementTick+0x104>)
1a0017c0:	6813      	ldr	r3, [r2, #0]
1a0017c2:	3301      	adds	r3, #1
1a0017c4:	6013      	str	r3, [r2, #0]
1a0017c6:	f7ff fd71 	bl	1a0012ac <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a0017ca:	4b30      	ldr	r3, [pc, #192]	; (1a00188c <xTaskIncrementTick+0x108>)
1a0017cc:	681b      	ldr	r3, [r3, #0]
1a0017ce:	429d      	cmp	r5, r3
1a0017d0:	d23a      	bcs.n	1a001848 <xTaskIncrementTick+0xc4>
BaseType_t xSwitchRequired = pdFALSE;
1a0017d2:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a0017d4:	4b2e      	ldr	r3, [pc, #184]	; (1a001890 <xTaskIncrementTick+0x10c>)
1a0017d6:	681b      	ldr	r3, [r3, #0]
1a0017d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0017da:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0017de:	009a      	lsls	r2, r3, #2
1a0017e0:	4b2c      	ldr	r3, [pc, #176]	; (1a001894 <xTaskIncrementTick+0x110>)
1a0017e2:	589b      	ldr	r3, [r3, r2]
1a0017e4:	2b01      	cmp	r3, #1
1a0017e6:	d940      	bls.n	1a00186a <xTaskIncrementTick+0xe6>
				xSwitchRequired = pdTRUE;
1a0017e8:	2401      	movs	r4, #1
1a0017ea:	e03e      	b.n	1a00186a <xTaskIncrementTick+0xe6>
							xSwitchRequired = pdTRUE;
1a0017ec:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a0017ee:	4b24      	ldr	r3, [pc, #144]	; (1a001880 <xTaskIncrementTick+0xfc>)
1a0017f0:	681b      	ldr	r3, [r3, #0]
1a0017f2:	681b      	ldr	r3, [r3, #0]
1a0017f4:	b353      	cbz	r3, 1a00184c <xTaskIncrementTick+0xc8>
1a0017f6:	2300      	movs	r3, #0
1a0017f8:	bb53      	cbnz	r3, 1a001850 <xTaskIncrementTick+0xcc>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a0017fa:	4b21      	ldr	r3, [pc, #132]	; (1a001880 <xTaskIncrementTick+0xfc>)
1a0017fc:	681b      	ldr	r3, [r3, #0]
1a0017fe:	68db      	ldr	r3, [r3, #12]
1a001800:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a001802:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a001804:	429d      	cmp	r5, r3
1a001806:	d328      	bcc.n	1a00185a <xTaskIncrementTick+0xd6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001808:	1d37      	adds	r7, r6, #4
1a00180a:	4638      	mov	r0, r7
1a00180c:	f7ff fcef 	bl	1a0011ee <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a001810:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a001812:	b11b      	cbz	r3, 1a00181c <xTaskIncrementTick+0x98>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001814:	f106 0018 	add.w	r0, r6, #24
1a001818:	f7ff fce9 	bl	1a0011ee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a00181c:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a00181e:	2201      	movs	r2, #1
1a001820:	409a      	lsls	r2, r3
1a001822:	491d      	ldr	r1, [pc, #116]	; (1a001898 <xTaskIncrementTick+0x114>)
1a001824:	6808      	ldr	r0, [r1, #0]
1a001826:	4302      	orrs	r2, r0
1a001828:	600a      	str	r2, [r1, #0]
1a00182a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00182e:	009a      	lsls	r2, r3, #2
1a001830:	4639      	mov	r1, r7
1a001832:	4818      	ldr	r0, [pc, #96]	; (1a001894 <xTaskIncrementTick+0x110>)
1a001834:	4410      	add	r0, r2
1a001836:	f7ff fcb4 	bl	1a0011a2 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a00183a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a00183c:	4b14      	ldr	r3, [pc, #80]	; (1a001890 <xTaskIncrementTick+0x10c>)
1a00183e:	681b      	ldr	r3, [r3, #0]
1a001840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001842:	429a      	cmp	r2, r3
1a001844:	d2d2      	bcs.n	1a0017ec <xTaskIncrementTick+0x68>
1a001846:	e7d2      	b.n	1a0017ee <xTaskIncrementTick+0x6a>
1a001848:	2400      	movs	r4, #0
1a00184a:	e7d0      	b.n	1a0017ee <xTaskIncrementTick+0x6a>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a00184c:	2301      	movs	r3, #1
1a00184e:	e7d3      	b.n	1a0017f8 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001850:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001854:	4b0d      	ldr	r3, [pc, #52]	; (1a00188c <xTaskIncrementTick+0x108>)
1a001856:	601a      	str	r2, [r3, #0]
					break;
1a001858:	e7bc      	b.n	1a0017d4 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a00185a:	4a0c      	ldr	r2, [pc, #48]	; (1a00188c <xTaskIncrementTick+0x108>)
1a00185c:	6013      	str	r3, [r2, #0]
						break;
1a00185e:	e7b9      	b.n	1a0017d4 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a001860:	4a0e      	ldr	r2, [pc, #56]	; (1a00189c <xTaskIncrementTick+0x118>)
1a001862:	6813      	ldr	r3, [r2, #0]
1a001864:	3301      	adds	r3, #1
1a001866:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a001868:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a00186a:	4b0d      	ldr	r3, [pc, #52]	; (1a0018a0 <xTaskIncrementTick+0x11c>)
1a00186c:	681b      	ldr	r3, [r3, #0]
1a00186e:	b103      	cbz	r3, 1a001872 <xTaskIncrementTick+0xee>
			xSwitchRequired = pdTRUE;
1a001870:	2401      	movs	r4, #1
}
1a001872:	4620      	mov	r0, r4
1a001874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001876:	bf00      	nop
1a001878:	100029fc 	.word	0x100029fc
1a00187c:	10002a78 	.word	0x10002a78
1a001880:	1000295c 	.word	0x1000295c
1a001884:	10002960 	.word	0x10002960
1a001888:	10002a34 	.word	0x10002a34
1a00188c:	10002a30 	.word	0x10002a30
1a001890:	10002958 	.word	0x10002958
1a001894:	10002964 	.word	0x10002964
1a001898:	10002a04 	.word	0x10002a04
1a00189c:	100029f8 	.word	0x100029f8
1a0018a0:	10002a7c 	.word	0x10002a7c

1a0018a4 <xTaskResumeAll>:
{
1a0018a4:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a0018a6:	4b35      	ldr	r3, [pc, #212]	; (1a00197c <xTaskResumeAll+0xd8>)
1a0018a8:	681b      	ldr	r3, [r3, #0]
1a0018aa:	b943      	cbnz	r3, 1a0018be <xTaskResumeAll+0x1a>
1a0018ac:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018b0:	f383 8811 	msr	BASEPRI, r3
1a0018b4:	f3bf 8f6f 	isb	sy
1a0018b8:	f3bf 8f4f 	dsb	sy
1a0018bc:	e7fe      	b.n	1a0018bc <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a0018be:	f000 fda3 	bl	1a002408 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a0018c2:	4b2e      	ldr	r3, [pc, #184]	; (1a00197c <xTaskResumeAll+0xd8>)
1a0018c4:	681a      	ldr	r2, [r3, #0]
1a0018c6:	3a01      	subs	r2, #1
1a0018c8:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0018ca:	681b      	ldr	r3, [r3, #0]
1a0018cc:	2b00      	cmp	r3, #0
1a0018ce:	d150      	bne.n	1a001972 <xTaskResumeAll+0xce>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a0018d0:	4b2b      	ldr	r3, [pc, #172]	; (1a001980 <xTaskResumeAll+0xdc>)
1a0018d2:	681b      	ldr	r3, [r3, #0]
1a0018d4:	b923      	cbnz	r3, 1a0018e0 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
1a0018d6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a0018d8:	f000 fdb8 	bl	1a00244c <vPortExitCritical>
}
1a0018dc:	4620      	mov	r0, r4
1a0018de:	bd38      	pop	{r3, r4, r5, pc}
1a0018e0:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a0018e2:	4b28      	ldr	r3, [pc, #160]	; (1a001984 <xTaskResumeAll+0xe0>)
1a0018e4:	681b      	ldr	r3, [r3, #0]
1a0018e6:	b31b      	cbz	r3, 1a001930 <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a0018e8:	4b26      	ldr	r3, [pc, #152]	; (1a001984 <xTaskResumeAll+0xe0>)
1a0018ea:	68db      	ldr	r3, [r3, #12]
1a0018ec:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a0018ee:	f104 0018 	add.w	r0, r4, #24
1a0018f2:	f7ff fc7c 	bl	1a0011ee <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0018f6:	1d25      	adds	r5, r4, #4
1a0018f8:	4628      	mov	r0, r5
1a0018fa:	f7ff fc78 	bl	1a0011ee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a0018fe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001900:	2201      	movs	r2, #1
1a001902:	409a      	lsls	r2, r3
1a001904:	4920      	ldr	r1, [pc, #128]	; (1a001988 <xTaskResumeAll+0xe4>)
1a001906:	6808      	ldr	r0, [r1, #0]
1a001908:	4302      	orrs	r2, r0
1a00190a:	600a      	str	r2, [r1, #0]
1a00190c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001910:	009a      	lsls	r2, r3, #2
1a001912:	4629      	mov	r1, r5
1a001914:	481d      	ldr	r0, [pc, #116]	; (1a00198c <xTaskResumeAll+0xe8>)
1a001916:	4410      	add	r0, r2
1a001918:	f7ff fc43 	bl	1a0011a2 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a00191c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00191e:	4b1c      	ldr	r3, [pc, #112]	; (1a001990 <xTaskResumeAll+0xec>)
1a001920:	681b      	ldr	r3, [r3, #0]
1a001922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001924:	429a      	cmp	r2, r3
1a001926:	d3dc      	bcc.n	1a0018e2 <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
1a001928:	2201      	movs	r2, #1
1a00192a:	4b1a      	ldr	r3, [pc, #104]	; (1a001994 <xTaskResumeAll+0xf0>)
1a00192c:	601a      	str	r2, [r3, #0]
1a00192e:	e7d8      	b.n	1a0018e2 <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
1a001930:	b10c      	cbz	r4, 1a001936 <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
1a001932:	f7ff fcbb 	bl	1a0012ac <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a001936:	4b18      	ldr	r3, [pc, #96]	; (1a001998 <xTaskResumeAll+0xf4>)
1a001938:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a00193a:	b974      	cbnz	r4, 1a00195a <xTaskResumeAll+0xb6>
				if( xYieldPending != pdFALSE )
1a00193c:	4b15      	ldr	r3, [pc, #84]	; (1a001994 <xTaskResumeAll+0xf0>)
1a00193e:	681b      	ldr	r3, [r3, #0]
1a001940:	b1cb      	cbz	r3, 1a001976 <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
1a001942:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001946:	4b15      	ldr	r3, [pc, #84]	; (1a00199c <xTaskResumeAll+0xf8>)
1a001948:	601a      	str	r2, [r3, #0]
1a00194a:	f3bf 8f4f 	dsb	sy
1a00194e:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a001952:	2401      	movs	r4, #1
1a001954:	e7c0      	b.n	1a0018d8 <xTaskResumeAll+0x34>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a001956:	3c01      	subs	r4, #1
1a001958:	d007      	beq.n	1a00196a <xTaskResumeAll+0xc6>
							if( xTaskIncrementTick() != pdFALSE )
1a00195a:	f7ff ff13 	bl	1a001784 <xTaskIncrementTick>
1a00195e:	2800      	cmp	r0, #0
1a001960:	d0f9      	beq.n	1a001956 <xTaskResumeAll+0xb2>
								xYieldPending = pdTRUE;
1a001962:	2201      	movs	r2, #1
1a001964:	4b0b      	ldr	r3, [pc, #44]	; (1a001994 <xTaskResumeAll+0xf0>)
1a001966:	601a      	str	r2, [r3, #0]
1a001968:	e7f5      	b.n	1a001956 <xTaskResumeAll+0xb2>
						uxPendedTicks = 0;
1a00196a:	2200      	movs	r2, #0
1a00196c:	4b0a      	ldr	r3, [pc, #40]	; (1a001998 <xTaskResumeAll+0xf4>)
1a00196e:	601a      	str	r2, [r3, #0]
1a001970:	e7e4      	b.n	1a00193c <xTaskResumeAll+0x98>
BaseType_t xAlreadyYielded = pdFALSE;
1a001972:	2400      	movs	r4, #0
1a001974:	e7b0      	b.n	1a0018d8 <xTaskResumeAll+0x34>
1a001976:	2400      	movs	r4, #0
1a001978:	e7ae      	b.n	1a0018d8 <xTaskResumeAll+0x34>
1a00197a:	bf00      	nop
1a00197c:	100029fc 	.word	0x100029fc
1a001980:	100029f0 	.word	0x100029f0
1a001984:	10002a38 	.word	0x10002a38
1a001988:	10002a04 	.word	0x10002a04
1a00198c:	10002964 	.word	0x10002964
1a001990:	10002958 	.word	0x10002958
1a001994:	10002a7c 	.word	0x10002a7c
1a001998:	100029f8 	.word	0x100029f8
1a00199c:	e000ed04 	.word	0xe000ed04

1a0019a0 <vTaskDelay>:
	{
1a0019a0:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
1a0019a2:	b1a8      	cbz	r0, 1a0019d0 <vTaskDelay+0x30>
1a0019a4:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
1a0019a6:	4b10      	ldr	r3, [pc, #64]	; (1a0019e8 <vTaskDelay+0x48>)
1a0019a8:	681b      	ldr	r3, [r3, #0]
1a0019aa:	b143      	cbz	r3, 1a0019be <vTaskDelay+0x1e>
1a0019ac:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0019b0:	f383 8811 	msr	BASEPRI, r3
1a0019b4:	f3bf 8f6f 	isb	sy
1a0019b8:	f3bf 8f4f 	dsb	sy
1a0019bc:	e7fe      	b.n	1a0019bc <vTaskDelay+0x1c>
			vTaskSuspendAll();
1a0019be:	f7ff fed3 	bl	1a001768 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
1a0019c2:	2100      	movs	r1, #0
1a0019c4:	4620      	mov	r0, r4
1a0019c6:	f7ff fdb7 	bl	1a001538 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
1a0019ca:	f7ff ff6b 	bl	1a0018a4 <xTaskResumeAll>
1a0019ce:	e000      	b.n	1a0019d2 <vTaskDelay+0x32>
	BaseType_t xAlreadyYielded = pdFALSE;
1a0019d0:	2000      	movs	r0, #0
		if( xAlreadyYielded == pdFALSE )
1a0019d2:	b938      	cbnz	r0, 1a0019e4 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
1a0019d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0019d8:	4b04      	ldr	r3, [pc, #16]	; (1a0019ec <vTaskDelay+0x4c>)
1a0019da:	601a      	str	r2, [r3, #0]
1a0019dc:	f3bf 8f4f 	dsb	sy
1a0019e0:	f3bf 8f6f 	isb	sy
1a0019e4:	bd10      	pop	{r4, pc}
1a0019e6:	bf00      	nop
1a0019e8:	100029fc 	.word	0x100029fc
1a0019ec:	e000ed04 	.word	0xe000ed04

1a0019f0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a0019f0:	4b2d      	ldr	r3, [pc, #180]	; (1a001aa8 <vTaskSwitchContext+0xb8>)
1a0019f2:	681b      	ldr	r3, [r3, #0]
1a0019f4:	bb53      	cbnz	r3, 1a001a4c <vTaskSwitchContext+0x5c>
{
1a0019f6:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a0019f8:	2200      	movs	r2, #0
1a0019fa:	4b2c      	ldr	r3, [pc, #176]	; (1a001aac <vTaskSwitchContext+0xbc>)
1a0019fc:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a0019fe:	4b2c      	ldr	r3, [pc, #176]	; (1a001ab0 <vTaskSwitchContext+0xc0>)
1a001a00:	681b      	ldr	r3, [r3, #0]
1a001a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a001a04:	681a      	ldr	r2, [r3, #0]
1a001a06:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001a0a:	d103      	bne.n	1a001a14 <vTaskSwitchContext+0x24>
1a001a0c:	685a      	ldr	r2, [r3, #4]
1a001a0e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001a12:	d01f      	beq.n	1a001a54 <vTaskSwitchContext+0x64>
1a001a14:	4b26      	ldr	r3, [pc, #152]	; (1a001ab0 <vTaskSwitchContext+0xc0>)
1a001a16:	6818      	ldr	r0, [r3, #0]
1a001a18:	6819      	ldr	r1, [r3, #0]
1a001a1a:	3134      	adds	r1, #52	; 0x34
1a001a1c:	f7ff fc38 	bl	1a001290 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001a20:	4b24      	ldr	r3, [pc, #144]	; (1a001ab4 <vTaskSwitchContext+0xc4>)
1a001a22:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a001a24:	fab3 f383 	clz	r3, r3
1a001a28:	b2db      	uxtb	r3, r3
1a001a2a:	f1c3 031f 	rsb	r3, r3, #31
1a001a2e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a001a32:	008a      	lsls	r2, r1, #2
1a001a34:	4920      	ldr	r1, [pc, #128]	; (1a001ab8 <vTaskSwitchContext+0xc8>)
1a001a36:	588a      	ldr	r2, [r1, r2]
1a001a38:	b9aa      	cbnz	r2, 1a001a66 <vTaskSwitchContext+0x76>
	__asm volatile
1a001a3a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a3e:	f383 8811 	msr	BASEPRI, r3
1a001a42:	f3bf 8f6f 	isb	sy
1a001a46:	f3bf 8f4f 	dsb	sy
1a001a4a:	e7fe      	b.n	1a001a4a <vTaskSwitchContext+0x5a>
		xYieldPending = pdTRUE;
1a001a4c:	2201      	movs	r2, #1
1a001a4e:	4b17      	ldr	r3, [pc, #92]	; (1a001aac <vTaskSwitchContext+0xbc>)
1a001a50:	601a      	str	r2, [r3, #0]
1a001a52:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
1a001a54:	689a      	ldr	r2, [r3, #8]
1a001a56:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001a5a:	d1db      	bne.n	1a001a14 <vTaskSwitchContext+0x24>
1a001a5c:	68db      	ldr	r3, [r3, #12]
1a001a5e:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a001a62:	d1d7      	bne.n	1a001a14 <vTaskSwitchContext+0x24>
1a001a64:	e7dc      	b.n	1a001a20 <vTaskSwitchContext+0x30>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001a66:	4814      	ldr	r0, [pc, #80]	; (1a001ab8 <vTaskSwitchContext+0xc8>)
1a001a68:	009a      	lsls	r2, r3, #2
1a001a6a:	18d4      	adds	r4, r2, r3
1a001a6c:	00a1      	lsls	r1, r4, #2
1a001a6e:	4401      	add	r1, r0
1a001a70:	684c      	ldr	r4, [r1, #4]
1a001a72:	6864      	ldr	r4, [r4, #4]
1a001a74:	604c      	str	r4, [r1, #4]
1a001a76:	441a      	add	r2, r3
1a001a78:	0091      	lsls	r1, r2, #2
1a001a7a:	3108      	adds	r1, #8
1a001a7c:	4408      	add	r0, r1
1a001a7e:	4284      	cmp	r4, r0
1a001a80:	d009      	beq.n	1a001a96 <vTaskSwitchContext+0xa6>
1a001a82:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001a86:	009a      	lsls	r2, r3, #2
1a001a88:	4b0b      	ldr	r3, [pc, #44]	; (1a001ab8 <vTaskSwitchContext+0xc8>)
1a001a8a:	4413      	add	r3, r2
1a001a8c:	685b      	ldr	r3, [r3, #4]
1a001a8e:	68da      	ldr	r2, [r3, #12]
1a001a90:	4b07      	ldr	r3, [pc, #28]	; (1a001ab0 <vTaskSwitchContext+0xc0>)
1a001a92:	601a      	str	r2, [r3, #0]
1a001a94:	bd10      	pop	{r4, pc}
1a001a96:	6860      	ldr	r0, [r4, #4]
1a001a98:	eb03 0283 	add.w	r2, r3, r3, lsl #2
1a001a9c:	0091      	lsls	r1, r2, #2
1a001a9e:	4a06      	ldr	r2, [pc, #24]	; (1a001ab8 <vTaskSwitchContext+0xc8>)
1a001aa0:	440a      	add	r2, r1
1a001aa2:	6050      	str	r0, [r2, #4]
1a001aa4:	e7ed      	b.n	1a001a82 <vTaskSwitchContext+0x92>
1a001aa6:	bf00      	nop
1a001aa8:	100029fc 	.word	0x100029fc
1a001aac:	10002a7c 	.word	0x10002a7c
1a001ab0:	10002958 	.word	0x10002958
1a001ab4:	10002a04 	.word	0x10002a04
1a001ab8:	10002964 	.word	0x10002964

1a001abc <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a001abc:	b940      	cbnz	r0, 1a001ad0 <vTaskPlaceOnEventList+0x14>
1a001abe:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ac2:	f383 8811 	msr	BASEPRI, r3
1a001ac6:	f3bf 8f6f 	isb	sy
1a001aca:	f3bf 8f4f 	dsb	sy
1a001ace:	e7fe      	b.n	1a001ace <vTaskPlaceOnEventList+0x12>
{
1a001ad0:	b510      	push	{r4, lr}
1a001ad2:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001ad4:	4b04      	ldr	r3, [pc, #16]	; (1a001ae8 <vTaskPlaceOnEventList+0x2c>)
1a001ad6:	6819      	ldr	r1, [r3, #0]
1a001ad8:	3118      	adds	r1, #24
1a001ada:	f7ff fb6e 	bl	1a0011ba <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a001ade:	2101      	movs	r1, #1
1a001ae0:	4620      	mov	r0, r4
1a001ae2:	f7ff fd29 	bl	1a001538 <prvAddCurrentTaskToDelayedList>
1a001ae6:	bd10      	pop	{r4, pc}
1a001ae8:	10002958 	.word	0x10002958

1a001aec <vTaskPlaceOnEventListRestricted>:
	{
1a001aec:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a001aee:	b170      	cbz	r0, 1a001b0e <vTaskPlaceOnEventListRestricted+0x22>
1a001af0:	460c      	mov	r4, r1
1a001af2:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001af4:	4a0a      	ldr	r2, [pc, #40]	; (1a001b20 <vTaskPlaceOnEventListRestricted+0x34>)
1a001af6:	6811      	ldr	r1, [r2, #0]
1a001af8:	3118      	adds	r1, #24
1a001afa:	f7ff fb52 	bl	1a0011a2 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a001afe:	b10d      	cbz	r5, 1a001b04 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
1a001b00:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a001b04:	4629      	mov	r1, r5
1a001b06:	4620      	mov	r0, r4
1a001b08:	f7ff fd16 	bl	1a001538 <prvAddCurrentTaskToDelayedList>
1a001b0c:	bd38      	pop	{r3, r4, r5, pc}
1a001b0e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b12:	f383 8811 	msr	BASEPRI, r3
1a001b16:	f3bf 8f6f 	isb	sy
1a001b1a:	f3bf 8f4f 	dsb	sy
1a001b1e:	e7fe      	b.n	1a001b1e <vTaskPlaceOnEventListRestricted+0x32>
1a001b20:	10002958 	.word	0x10002958

1a001b24 <xTaskRemoveFromEventList>:
{
1a001b24:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a001b26:	68c3      	ldr	r3, [r0, #12]
1a001b28:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a001b2a:	b324      	cbz	r4, 1a001b76 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a001b2c:	f104 0518 	add.w	r5, r4, #24
1a001b30:	4628      	mov	r0, r5
1a001b32:	f7ff fb5c 	bl	1a0011ee <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001b36:	4b18      	ldr	r3, [pc, #96]	; (1a001b98 <xTaskRemoveFromEventList+0x74>)
1a001b38:	681b      	ldr	r3, [r3, #0]
1a001b3a:	bb2b      	cbnz	r3, 1a001b88 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a001b3c:	1d25      	adds	r5, r4, #4
1a001b3e:	4628      	mov	r0, r5
1a001b40:	f7ff fb55 	bl	1a0011ee <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a001b44:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001b46:	2201      	movs	r2, #1
1a001b48:	409a      	lsls	r2, r3
1a001b4a:	4914      	ldr	r1, [pc, #80]	; (1a001b9c <xTaskRemoveFromEventList+0x78>)
1a001b4c:	6808      	ldr	r0, [r1, #0]
1a001b4e:	4302      	orrs	r2, r0
1a001b50:	600a      	str	r2, [r1, #0]
1a001b52:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001b56:	009a      	lsls	r2, r3, #2
1a001b58:	4629      	mov	r1, r5
1a001b5a:	4811      	ldr	r0, [pc, #68]	; (1a001ba0 <xTaskRemoveFromEventList+0x7c>)
1a001b5c:	4410      	add	r0, r2
1a001b5e:	f7ff fb20 	bl	1a0011a2 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a001b62:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001b64:	4b0f      	ldr	r3, [pc, #60]	; (1a001ba4 <xTaskRemoveFromEventList+0x80>)
1a001b66:	681b      	ldr	r3, [r3, #0]
1a001b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001b6a:	429a      	cmp	r2, r3
1a001b6c:	d911      	bls.n	1a001b92 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a001b6e:	2001      	movs	r0, #1
1a001b70:	4b0d      	ldr	r3, [pc, #52]	; (1a001ba8 <xTaskRemoveFromEventList+0x84>)
1a001b72:	6018      	str	r0, [r3, #0]
1a001b74:	bd38      	pop	{r3, r4, r5, pc}
1a001b76:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b7a:	f383 8811 	msr	BASEPRI, r3
1a001b7e:	f3bf 8f6f 	isb	sy
1a001b82:	f3bf 8f4f 	dsb	sy
1a001b86:	e7fe      	b.n	1a001b86 <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a001b88:	4629      	mov	r1, r5
1a001b8a:	4808      	ldr	r0, [pc, #32]	; (1a001bac <xTaskRemoveFromEventList+0x88>)
1a001b8c:	f7ff fb09 	bl	1a0011a2 <vListInsertEnd>
1a001b90:	e7e7      	b.n	1a001b62 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
1a001b92:	2000      	movs	r0, #0
}
1a001b94:	bd38      	pop	{r3, r4, r5, pc}
1a001b96:	bf00      	nop
1a001b98:	100029fc 	.word	0x100029fc
1a001b9c:	10002a04 	.word	0x10002a04
1a001ba0:	10002964 	.word	0x10002964
1a001ba4:	10002958 	.word	0x10002958
1a001ba8:	10002a7c 	.word	0x10002a7c
1a001bac:	10002a38 	.word	0x10002a38

1a001bb0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001bb0:	4b03      	ldr	r3, [pc, #12]	; (1a001bc0 <vTaskInternalSetTimeOutState+0x10>)
1a001bb2:	681b      	ldr	r3, [r3, #0]
1a001bb4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a001bb6:	4b03      	ldr	r3, [pc, #12]	; (1a001bc4 <vTaskInternalSetTimeOutState+0x14>)
1a001bb8:	681b      	ldr	r3, [r3, #0]
1a001bba:	6043      	str	r3, [r0, #4]
1a001bbc:	4770      	bx	lr
1a001bbe:	bf00      	nop
1a001bc0:	10002a34 	.word	0x10002a34
1a001bc4:	10002a78 	.word	0x10002a78

1a001bc8 <xTaskCheckForTimeOut>:
{
1a001bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a001bca:	b1e0      	cbz	r0, 1a001c06 <xTaskCheckForTimeOut+0x3e>
1a001bcc:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001bce:	b319      	cbz	r1, 1a001c18 <xTaskCheckForTimeOut+0x50>
1a001bd0:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a001bd2:	f000 fc19 	bl	1a002408 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a001bd6:	4b1a      	ldr	r3, [pc, #104]	; (1a001c40 <xTaskCheckForTimeOut+0x78>)
1a001bd8:	6818      	ldr	r0, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a001bda:	6869      	ldr	r1, [r5, #4]
1a001bdc:	1a42      	subs	r2, r0, r1
			if( *pxTicksToWait == portMAX_DELAY )
1a001bde:	6823      	ldr	r3, [r4, #0]
1a001be0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001be4:	d028      	beq.n	1a001c38 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a001be6:	682f      	ldr	r7, [r5, #0]
1a001be8:	4e16      	ldr	r6, [pc, #88]	; (1a001c44 <xTaskCheckForTimeOut+0x7c>)
1a001bea:	6836      	ldr	r6, [r6, #0]
1a001bec:	42b7      	cmp	r7, r6
1a001bee:	d001      	beq.n	1a001bf4 <xTaskCheckForTimeOut+0x2c>
1a001bf0:	4288      	cmp	r0, r1
1a001bf2:	d223      	bcs.n	1a001c3c <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a001bf4:	429a      	cmp	r2, r3
1a001bf6:	d318      	bcc.n	1a001c2a <xTaskCheckForTimeOut+0x62>
			*pxTicksToWait = 0;
1a001bf8:	2300      	movs	r3, #0
1a001bfa:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a001bfc:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
1a001bfe:	f000 fc25 	bl	1a00244c <vPortExitCritical>
}
1a001c02:	4620      	mov	r0, r4
1a001c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001c06:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c0a:	f383 8811 	msr	BASEPRI, r3
1a001c0e:	f3bf 8f6f 	isb	sy
1a001c12:	f3bf 8f4f 	dsb	sy
1a001c16:	e7fe      	b.n	1a001c16 <xTaskCheckForTimeOut+0x4e>
1a001c18:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c1c:	f383 8811 	msr	BASEPRI, r3
1a001c20:	f3bf 8f6f 	isb	sy
1a001c24:	f3bf 8f4f 	dsb	sy
1a001c28:	e7fe      	b.n	1a001c28 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= xElapsedTime;
1a001c2a:	1a9b      	subs	r3, r3, r2
1a001c2c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a001c2e:	4628      	mov	r0, r5
1a001c30:	f7ff ffbe 	bl	1a001bb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a001c34:	2400      	movs	r4, #0
1a001c36:	e7e2      	b.n	1a001bfe <xTaskCheckForTimeOut+0x36>
				xReturn = pdFALSE;
1a001c38:	2400      	movs	r4, #0
1a001c3a:	e7e0      	b.n	1a001bfe <xTaskCheckForTimeOut+0x36>
			xReturn = pdTRUE;
1a001c3c:	2401      	movs	r4, #1
1a001c3e:	e7de      	b.n	1a001bfe <xTaskCheckForTimeOut+0x36>
1a001c40:	10002a78 	.word	0x10002a78
1a001c44:	10002a34 	.word	0x10002a34

1a001c48 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a001c48:	2201      	movs	r2, #1
1a001c4a:	4b01      	ldr	r3, [pc, #4]	; (1a001c50 <vTaskMissedYield+0x8>)
1a001c4c:	601a      	str	r2, [r3, #0]
1a001c4e:	4770      	bx	lr
1a001c50:	10002a7c 	.word	0x10002a7c

1a001c54 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a001c54:	4b05      	ldr	r3, [pc, #20]	; (1a001c6c <xTaskGetSchedulerState+0x18>)
1a001c56:	681b      	ldr	r3, [r3, #0]
1a001c58:	b123      	cbz	r3, 1a001c64 <xTaskGetSchedulerState+0x10>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001c5a:	4b05      	ldr	r3, [pc, #20]	; (1a001c70 <xTaskGetSchedulerState+0x1c>)
1a001c5c:	681b      	ldr	r3, [r3, #0]
1a001c5e:	b91b      	cbnz	r3, 1a001c68 <xTaskGetSchedulerState+0x14>
				xReturn = taskSCHEDULER_RUNNING;
1a001c60:	2002      	movs	r0, #2
1a001c62:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a001c64:	2001      	movs	r0, #1
1a001c66:	4770      	bx	lr
				xReturn = taskSCHEDULER_SUSPENDED;
1a001c68:	2000      	movs	r0, #0
	}
1a001c6a:	4770      	bx	lr
1a001c6c:	10002a4c 	.word	0x10002a4c
1a001c70:	100029fc 	.word	0x100029fc

1a001c74 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
1a001c74:	2800      	cmp	r0, #0
1a001c76:	d054      	beq.n	1a001d22 <xTaskPriorityInherit+0xae>
	{
1a001c78:	b538      	push	{r3, r4, r5, lr}
1a001c7a:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
1a001c7c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
1a001c7e:	492a      	ldr	r1, [pc, #168]	; (1a001d28 <xTaskPriorityInherit+0xb4>)
1a001c80:	6809      	ldr	r1, [r1, #0]
1a001c82:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
1a001c84:	428a      	cmp	r2, r1
1a001c86:	d242      	bcs.n	1a001d0e <xTaskPriorityInherit+0x9a>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a001c88:	6981      	ldr	r1, [r0, #24]
1a001c8a:	2900      	cmp	r1, #0
1a001c8c:	db05      	blt.n	1a001c9a <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001c8e:	4926      	ldr	r1, [pc, #152]	; (1a001d28 <xTaskPriorityInherit+0xb4>)
1a001c90:	6809      	ldr	r1, [r1, #0]
1a001c92:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
1a001c94:	f1c1 0107 	rsb	r1, r1, #7
1a001c98:	6181      	str	r1, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
1a001c9a:	6960      	ldr	r0, [r4, #20]
1a001c9c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a001ca0:	0091      	lsls	r1, r2, #2
1a001ca2:	4a22      	ldr	r2, [pc, #136]	; (1a001d2c <xTaskPriorityInherit+0xb8>)
1a001ca4:	440a      	add	r2, r1
1a001ca6:	4290      	cmp	r0, r2
1a001ca8:	d007      	beq.n	1a001cba <xTaskPriorityInherit+0x46>
1a001caa:	2200      	movs	r2, #0
1a001cac:	b93a      	cbnz	r2, 1a001cbe <xTaskPriorityInherit+0x4a>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a001cae:	4a1e      	ldr	r2, [pc, #120]	; (1a001d28 <xTaskPriorityInherit+0xb4>)
1a001cb0:	6812      	ldr	r2, [r2, #0]
1a001cb2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
1a001cb4:	62e2      	str	r2, [r4, #44]	; 0x2c
				xReturn = pdTRUE;
1a001cb6:	2001      	movs	r0, #1
1a001cb8:	bd38      	pop	{r3, r4, r5, pc}
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
1a001cba:	2201      	movs	r2, #1
1a001cbc:	e7f6      	b.n	1a001cac <xTaskPriorityInherit+0x38>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001cbe:	1d25      	adds	r5, r4, #4
1a001cc0:	4628      	mov	r0, r5
1a001cc2:	f7ff fa94 	bl	1a0011ee <uxListRemove>
1a001cc6:	b968      	cbnz	r0, 1a001ce4 <xTaskPriorityInherit+0x70>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
1a001cc8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001cca:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a001cce:	008a      	lsls	r2, r1, #2
1a001cd0:	4916      	ldr	r1, [pc, #88]	; (1a001d2c <xTaskPriorityInherit+0xb8>)
1a001cd2:	588a      	ldr	r2, [r1, r2]
1a001cd4:	b932      	cbnz	r2, 1a001ce4 <xTaskPriorityInherit+0x70>
1a001cd6:	2201      	movs	r2, #1
1a001cd8:	409a      	lsls	r2, r3
1a001cda:	4915      	ldr	r1, [pc, #84]	; (1a001d30 <xTaskPriorityInherit+0xbc>)
1a001cdc:	680b      	ldr	r3, [r1, #0]
1a001cde:	ea23 0302 	bic.w	r3, r3, r2
1a001ce2:	600b      	str	r3, [r1, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a001ce4:	4b10      	ldr	r3, [pc, #64]	; (1a001d28 <xTaskPriorityInherit+0xb4>)
1a001ce6:	681b      	ldr	r3, [r3, #0]
1a001ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001cea:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
1a001cec:	2401      	movs	r4, #1
1a001cee:	fa04 f203 	lsl.w	r2, r4, r3
1a001cf2:	490f      	ldr	r1, [pc, #60]	; (1a001d30 <xTaskPriorityInherit+0xbc>)
1a001cf4:	6808      	ldr	r0, [r1, #0]
1a001cf6:	4302      	orrs	r2, r0
1a001cf8:	600a      	str	r2, [r1, #0]
1a001cfa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001cfe:	009a      	lsls	r2, r3, #2
1a001d00:	4629      	mov	r1, r5
1a001d02:	480a      	ldr	r0, [pc, #40]	; (1a001d2c <xTaskPriorityInherit+0xb8>)
1a001d04:	4410      	add	r0, r2
1a001d06:	f7ff fa4c 	bl	1a0011a2 <vListInsertEnd>
				xReturn = pdTRUE;
1a001d0a:	4620      	mov	r0, r4
1a001d0c:	bd38      	pop	{r3, r4, r5, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
1a001d0e:	6d02      	ldr	r2, [r0, #80]	; 0x50
1a001d10:	4b05      	ldr	r3, [pc, #20]	; (1a001d28 <xTaskPriorityInherit+0xb4>)
1a001d12:	681b      	ldr	r3, [r3, #0]
1a001d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001d16:	429a      	cmp	r2, r3
1a001d18:	d201      	bcs.n	1a001d1e <xTaskPriorityInherit+0xaa>
					xReturn = pdTRUE;
1a001d1a:	2001      	movs	r0, #1
	}
1a001d1c:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
1a001d1e:	2000      	movs	r0, #0
1a001d20:	bd38      	pop	{r3, r4, r5, pc}
1a001d22:	2000      	movs	r0, #0
1a001d24:	4770      	bx	lr
1a001d26:	bf00      	nop
1a001d28:	10002958 	.word	0x10002958
1a001d2c:	10002964 	.word	0x10002964
1a001d30:	10002a04 	.word	0x10002a04

1a001d34 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a001d34:	2800      	cmp	r0, #0
1a001d36:	d04a      	beq.n	1a001dce <xTaskPriorityDisinherit+0x9a>
	{
1a001d38:	b538      	push	{r3, r4, r5, lr}
1a001d3a:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a001d3c:	4a27      	ldr	r2, [pc, #156]	; (1a001ddc <xTaskPriorityDisinherit+0xa8>)
1a001d3e:	6812      	ldr	r2, [r2, #0]
1a001d40:	4290      	cmp	r0, r2
1a001d42:	d008      	beq.n	1a001d56 <xTaskPriorityDisinherit+0x22>
1a001d44:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d48:	f383 8811 	msr	BASEPRI, r3
1a001d4c:	f3bf 8f6f 	isb	sy
1a001d50:	f3bf 8f4f 	dsb	sy
1a001d54:	e7fe      	b.n	1a001d54 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a001d56:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a001d58:	b942      	cbnz	r2, 1a001d6c <xTaskPriorityDisinherit+0x38>
1a001d5a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d5e:	f383 8811 	msr	BASEPRI, r3
1a001d62:	f3bf 8f6f 	isb	sy
1a001d66:	f3bf 8f4f 	dsb	sy
1a001d6a:	e7fe      	b.n	1a001d6a <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001d6c:	3a01      	subs	r2, #1
1a001d6e:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a001d70:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a001d72:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a001d74:	4288      	cmp	r0, r1
1a001d76:	d02c      	beq.n	1a001dd2 <xTaskPriorityDisinherit+0x9e>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a001d78:	bb6a      	cbnz	r2, 1a001dd6 <xTaskPriorityDisinherit+0xa2>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001d7a:	1d25      	adds	r5, r4, #4
1a001d7c:	4628      	mov	r0, r5
1a001d7e:	f7ff fa36 	bl	1a0011ee <uxListRemove>
1a001d82:	b970      	cbnz	r0, 1a001da2 <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001d84:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001d86:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a001d8a:	008b      	lsls	r3, r1, #2
1a001d8c:	4914      	ldr	r1, [pc, #80]	; (1a001de0 <xTaskPriorityDisinherit+0xac>)
1a001d8e:	58cb      	ldr	r3, [r1, r3]
1a001d90:	b93b      	cbnz	r3, 1a001da2 <xTaskPriorityDisinherit+0x6e>
1a001d92:	2301      	movs	r3, #1
1a001d94:	fa03 f202 	lsl.w	r2, r3, r2
1a001d98:	4912      	ldr	r1, [pc, #72]	; (1a001de4 <xTaskPriorityDisinherit+0xb0>)
1a001d9a:	680b      	ldr	r3, [r1, #0]
1a001d9c:	ea23 0302 	bic.w	r3, r3, r2
1a001da0:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a001da2:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a001da4:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001da6:	f1c3 0207 	rsb	r2, r3, #7
1a001daa:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a001dac:	2401      	movs	r4, #1
1a001dae:	fa04 f203 	lsl.w	r2, r4, r3
1a001db2:	490c      	ldr	r1, [pc, #48]	; (1a001de4 <xTaskPriorityDisinherit+0xb0>)
1a001db4:	6808      	ldr	r0, [r1, #0]
1a001db6:	4302      	orrs	r2, r0
1a001db8:	600a      	str	r2, [r1, #0]
1a001dba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001dbe:	009a      	lsls	r2, r3, #2
1a001dc0:	4629      	mov	r1, r5
1a001dc2:	4807      	ldr	r0, [pc, #28]	; (1a001de0 <xTaskPriorityDisinherit+0xac>)
1a001dc4:	4410      	add	r0, r2
1a001dc6:	f7ff f9ec 	bl	1a0011a2 <vListInsertEnd>
					xReturn = pdTRUE;
1a001dca:	4620      	mov	r0, r4
1a001dcc:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
1a001dce:	2000      	movs	r0, #0
1a001dd0:	4770      	bx	lr
1a001dd2:	2000      	movs	r0, #0
1a001dd4:	bd38      	pop	{r3, r4, r5, pc}
1a001dd6:	2000      	movs	r0, #0
	}
1a001dd8:	bd38      	pop	{r3, r4, r5, pc}
1a001dda:	bf00      	nop
1a001ddc:	10002958 	.word	0x10002958
1a001de0:	10002964 	.word	0x10002964
1a001de4:	10002a04 	.word	0x10002a04

1a001de8 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
1a001de8:	2800      	cmp	r0, #0
1a001dea:	d05b      	beq.n	1a001ea4 <vTaskPriorityDisinheritAfterTimeout+0xbc>
	{
1a001dec:	b538      	push	{r3, r4, r5, lr}
1a001dee:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
1a001df0:	6d40      	ldr	r0, [r0, #84]	; 0x54
1a001df2:	b940      	cbnz	r0, 1a001e06 <vTaskPriorityDisinheritAfterTimeout+0x1e>
1a001df4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001df8:	f383 8811 	msr	BASEPRI, r3
1a001dfc:	f3bf 8f6f 	isb	sy
1a001e00:	f3bf 8f4f 	dsb	sy
1a001e04:	e7fe      	b.n	1a001e04 <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
1a001e06:	6d22      	ldr	r2, [r4, #80]	; 0x50
1a001e08:	428a      	cmp	r2, r1
1a001e0a:	d200      	bcs.n	1a001e0e <vTaskPriorityDisinheritAfterTimeout+0x26>
				uxPriorityToUse = uxHighestPriorityWaitingTask;
1a001e0c:	460a      	mov	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
1a001e0e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
1a001e10:	428a      	cmp	r2, r1
1a001e12:	d001      	beq.n	1a001e18 <vTaskPriorityDisinheritAfterTimeout+0x30>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
1a001e14:	2801      	cmp	r0, #1
1a001e16:	d000      	beq.n	1a001e1a <vTaskPriorityDisinheritAfterTimeout+0x32>
1a001e18:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
1a001e1a:	4823      	ldr	r0, [pc, #140]	; (1a001ea8 <vTaskPriorityDisinheritAfterTimeout+0xc0>)
1a001e1c:	6800      	ldr	r0, [r0, #0]
1a001e1e:	4284      	cmp	r4, r0
1a001e20:	d108      	bne.n	1a001e34 <vTaskPriorityDisinheritAfterTimeout+0x4c>
1a001e22:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e26:	f383 8811 	msr	BASEPRI, r3
1a001e2a:	f3bf 8f6f 	isb	sy
1a001e2e:	f3bf 8f4f 	dsb	sy
1a001e32:	e7fe      	b.n	1a001e32 <vTaskPriorityDisinheritAfterTimeout+0x4a>
					pxTCB->uxPriority = uxPriorityToUse;
1a001e34:	62e2      	str	r2, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a001e36:	69a0      	ldr	r0, [r4, #24]
1a001e38:	2800      	cmp	r0, #0
1a001e3a:	db02      	blt.n	1a001e42 <vTaskPriorityDisinheritAfterTimeout+0x5a>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001e3c:	f1c2 0207 	rsb	r2, r2, #7
1a001e40:	61a2      	str	r2, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
1a001e42:	6963      	ldr	r3, [r4, #20]
1a001e44:	eb01 0181 	add.w	r1, r1, r1, lsl #2
1a001e48:	0088      	lsls	r0, r1, #2
1a001e4a:	4a18      	ldr	r2, [pc, #96]	; (1a001eac <vTaskPriorityDisinheritAfterTimeout+0xc4>)
1a001e4c:	4402      	add	r2, r0
1a001e4e:	4293      	cmp	r3, r2
1a001e50:	d126      	bne.n	1a001ea0 <vTaskPriorityDisinheritAfterTimeout+0xb8>
1a001e52:	2201      	movs	r2, #1
1a001e54:	2a00      	cmp	r2, #0
1a001e56:	d0df      	beq.n	1a001e18 <vTaskPriorityDisinheritAfterTimeout+0x30>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001e58:	1d25      	adds	r5, r4, #4
1a001e5a:	4628      	mov	r0, r5
1a001e5c:	f7ff f9c7 	bl	1a0011ee <uxListRemove>
1a001e60:	b970      	cbnz	r0, 1a001e80 <vTaskPriorityDisinheritAfterTimeout+0x98>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001e62:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001e64:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a001e68:	008b      	lsls	r3, r1, #2
1a001e6a:	4910      	ldr	r1, [pc, #64]	; (1a001eac <vTaskPriorityDisinheritAfterTimeout+0xc4>)
1a001e6c:	58cb      	ldr	r3, [r1, r3]
1a001e6e:	b93b      	cbnz	r3, 1a001e80 <vTaskPriorityDisinheritAfterTimeout+0x98>
1a001e70:	2301      	movs	r3, #1
1a001e72:	fa03 f202 	lsl.w	r2, r3, r2
1a001e76:	490e      	ldr	r1, [pc, #56]	; (1a001eb0 <vTaskPriorityDisinheritAfterTimeout+0xc8>)
1a001e78:	680b      	ldr	r3, [r1, #0]
1a001e7a:	ea23 0302 	bic.w	r3, r3, r2
1a001e7e:	600b      	str	r3, [r1, #0]
						prvAddTaskToReadyList( pxTCB );
1a001e80:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001e82:	2201      	movs	r2, #1
1a001e84:	409a      	lsls	r2, r3
1a001e86:	490a      	ldr	r1, [pc, #40]	; (1a001eb0 <vTaskPriorityDisinheritAfterTimeout+0xc8>)
1a001e88:	6808      	ldr	r0, [r1, #0]
1a001e8a:	4302      	orrs	r2, r0
1a001e8c:	600a      	str	r2, [r1, #0]
1a001e8e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001e92:	009a      	lsls	r2, r3, #2
1a001e94:	4629      	mov	r1, r5
1a001e96:	4805      	ldr	r0, [pc, #20]	; (1a001eac <vTaskPriorityDisinheritAfterTimeout+0xc4>)
1a001e98:	4410      	add	r0, r2
1a001e9a:	f7ff f982 	bl	1a0011a2 <vListInsertEnd>
	}
1a001e9e:	e7bb      	b.n	1a001e18 <vTaskPriorityDisinheritAfterTimeout+0x30>
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
1a001ea0:	2200      	movs	r2, #0
1a001ea2:	e7d7      	b.n	1a001e54 <vTaskPriorityDisinheritAfterTimeout+0x6c>
1a001ea4:	4770      	bx	lr
1a001ea6:	bf00      	nop
1a001ea8:	10002958 	.word	0x10002958
1a001eac:	10002964 	.word	0x10002964
1a001eb0:	10002a04 	.word	0x10002a04

1a001eb4 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
1a001eb4:	4b05      	ldr	r3, [pc, #20]	; (1a001ecc <pvTaskIncrementMutexHeldCount+0x18>)
1a001eb6:	681b      	ldr	r3, [r3, #0]
1a001eb8:	b123      	cbz	r3, 1a001ec4 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
1a001eba:	4b04      	ldr	r3, [pc, #16]	; (1a001ecc <pvTaskIncrementMutexHeldCount+0x18>)
1a001ebc:	681a      	ldr	r2, [r3, #0]
1a001ebe:	6d53      	ldr	r3, [r2, #84]	; 0x54
1a001ec0:	3301      	adds	r3, #1
1a001ec2:	6553      	str	r3, [r2, #84]	; 0x54
		return pxCurrentTCB;
1a001ec4:	4b01      	ldr	r3, [pc, #4]	; (1a001ecc <pvTaskIncrementMutexHeldCount+0x18>)
1a001ec6:	6818      	ldr	r0, [r3, #0]
	}
1a001ec8:	4770      	bx	lr
1a001eca:	bf00      	nop
1a001ecc:	10002958 	.word	0x10002958

1a001ed0 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a001ed0:	4b06      	ldr	r3, [pc, #24]	; (1a001eec <prvGetNextExpireTime+0x1c>)
1a001ed2:	681a      	ldr	r2, [r3, #0]
1a001ed4:	6813      	ldr	r3, [r2, #0]
1a001ed6:	fab3 f383 	clz	r3, r3
1a001eda:	095b      	lsrs	r3, r3, #5
1a001edc:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a001ede:	b913      	cbnz	r3, 1a001ee6 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001ee0:	68d3      	ldr	r3, [r2, #12]
1a001ee2:	6818      	ldr	r0, [r3, #0]
1a001ee4:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a001ee6:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a001ee8:	4770      	bx	lr
1a001eea:	bf00      	nop
1a001eec:	10002a80 	.word	0x10002a80

1a001ef0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a001ef0:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a001ef2:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001ef4:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a001ef6:	4291      	cmp	r1, r2
1a001ef8:	d80c      	bhi.n	1a001f14 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001efa:	1ad2      	subs	r2, r2, r3
1a001efc:	6983      	ldr	r3, [r0, #24]
1a001efe:	429a      	cmp	r2, r3
1a001f00:	d301      	bcc.n	1a001f06 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a001f02:	2001      	movs	r0, #1
1a001f04:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a001f06:	1d01      	adds	r1, r0, #4
1a001f08:	4b09      	ldr	r3, [pc, #36]	; (1a001f30 <prvInsertTimerInActiveList+0x40>)
1a001f0a:	6818      	ldr	r0, [r3, #0]
1a001f0c:	f7ff f955 	bl	1a0011ba <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001f10:	2000      	movs	r0, #0
1a001f12:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a001f14:	429a      	cmp	r2, r3
1a001f16:	d201      	bcs.n	1a001f1c <prvInsertTimerInActiveList+0x2c>
1a001f18:	4299      	cmp	r1, r3
1a001f1a:	d206      	bcs.n	1a001f2a <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001f1c:	1d01      	adds	r1, r0, #4
1a001f1e:	4b05      	ldr	r3, [pc, #20]	; (1a001f34 <prvInsertTimerInActiveList+0x44>)
1a001f20:	6818      	ldr	r0, [r3, #0]
1a001f22:	f7ff f94a 	bl	1a0011ba <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001f26:	2000      	movs	r0, #0
1a001f28:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
1a001f2a:	2001      	movs	r0, #1
		}
	}

	return xProcessTimerNow;
}
1a001f2c:	bd08      	pop	{r3, pc}
1a001f2e:	bf00      	nop
1a001f30:	10002a84 	.word	0x10002a84
1a001f34:	10002a80 	.word	0x10002a80

1a001f38 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a001f38:	b530      	push	{r4, r5, lr}
1a001f3a:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a001f3c:	f000 fa64 	bl	1a002408 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a001f40:	4b11      	ldr	r3, [pc, #68]	; (1a001f88 <prvCheckForValidListAndQueue+0x50>)
1a001f42:	681b      	ldr	r3, [r3, #0]
1a001f44:	b11b      	cbz	r3, 1a001f4e <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a001f46:	f000 fa81 	bl	1a00244c <vPortExitCritical>
}
1a001f4a:	b003      	add	sp, #12
1a001f4c:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a001f4e:	4d0f      	ldr	r5, [pc, #60]	; (1a001f8c <prvCheckForValidListAndQueue+0x54>)
1a001f50:	4628      	mov	r0, r5
1a001f52:	f7ff f918 	bl	1a001186 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a001f56:	4c0e      	ldr	r4, [pc, #56]	; (1a001f90 <prvCheckForValidListAndQueue+0x58>)
1a001f58:	4620      	mov	r0, r4
1a001f5a:	f7ff f914 	bl	1a001186 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a001f5e:	4b0d      	ldr	r3, [pc, #52]	; (1a001f94 <prvCheckForValidListAndQueue+0x5c>)
1a001f60:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a001f62:	4b0d      	ldr	r3, [pc, #52]	; (1a001f98 <prvCheckForValidListAndQueue+0x60>)
1a001f64:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a001f66:	2300      	movs	r3, #0
1a001f68:	9300      	str	r3, [sp, #0]
1a001f6a:	4b0c      	ldr	r3, [pc, #48]	; (1a001f9c <prvCheckForValidListAndQueue+0x64>)
1a001f6c:	4a0c      	ldr	r2, [pc, #48]	; (1a001fa0 <prvCheckForValidListAndQueue+0x68>)
1a001f6e:	2110      	movs	r1, #16
1a001f70:	200a      	movs	r0, #10
1a001f72:	f7fe fd42 	bl	1a0009fa <xQueueGenericCreateStatic>
1a001f76:	4b04      	ldr	r3, [pc, #16]	; (1a001f88 <prvCheckForValidListAndQueue+0x50>)
1a001f78:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a001f7a:	2800      	cmp	r0, #0
1a001f7c:	d0e3      	beq.n	1a001f46 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a001f7e:	4909      	ldr	r1, [pc, #36]	; (1a001fa4 <prvCheckForValidListAndQueue+0x6c>)
1a001f80:	f7ff f8c4 	bl	1a00110c <vQueueAddToRegistry>
1a001f84:	e7df      	b.n	1a001f46 <prvCheckForValidListAndQueue+0xe>
1a001f86:	bf00      	nop
1a001f88:	10002ba4 	.word	0x10002ba4
1a001f8c:	10002b28 	.word	0x10002b28
1a001f90:	10002b3c 	.word	0x10002b3c
1a001f94:	10002a80 	.word	0x10002a80
1a001f98:	10002a84 	.word	0x10002a84
1a001f9c:	10002b54 	.word	0x10002b54
1a001fa0:	10002a88 	.word	0x10002a88
1a001fa4:	1a005208 	.word	0x1a005208

1a001fa8 <xTimerCreateTimerTask>:
{
1a001fa8:	b510      	push	{r4, lr}
1a001faa:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a001fac:	f7ff ffc4 	bl	1a001f38 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a001fb0:	4b15      	ldr	r3, [pc, #84]	; (1a002008 <xTimerCreateTimerTask+0x60>)
1a001fb2:	681b      	ldr	r3, [r3, #0]
1a001fb4:	b31b      	cbz	r3, 1a001ffe <xTimerCreateTimerTask+0x56>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a001fb6:	2400      	movs	r4, #0
1a001fb8:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a001fba:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a001fbc:	aa07      	add	r2, sp, #28
1a001fbe:	a906      	add	r1, sp, #24
1a001fc0:	a805      	add	r0, sp, #20
1a001fc2:	f7ff f935 	bl	1a001230 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a001fc6:	9b05      	ldr	r3, [sp, #20]
1a001fc8:	9302      	str	r3, [sp, #8]
1a001fca:	9b06      	ldr	r3, [sp, #24]
1a001fcc:	9301      	str	r3, [sp, #4]
1a001fce:	2304      	movs	r3, #4
1a001fd0:	9300      	str	r3, [sp, #0]
1a001fd2:	4623      	mov	r3, r4
1a001fd4:	9a07      	ldr	r2, [sp, #28]
1a001fd6:	490d      	ldr	r1, [pc, #52]	; (1a00200c <xTimerCreateTimerTask+0x64>)
1a001fd8:	480d      	ldr	r0, [pc, #52]	; (1a002010 <xTimerCreateTimerTask+0x68>)
1a001fda:	f7ff faf9 	bl	1a0015d0 <xTaskCreateStatic>
1a001fde:	4b0d      	ldr	r3, [pc, #52]	; (1a002014 <xTimerCreateTimerTask+0x6c>)
1a001fe0:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
1a001fe2:	b150      	cbz	r0, 1a001ffa <xTimerCreateTimerTask+0x52>
				xReturn = pdPASS;
1a001fe4:	2001      	movs	r0, #1
	configASSERT( xReturn );
1a001fe6:	b960      	cbnz	r0, 1a002002 <xTimerCreateTimerTask+0x5a>
1a001fe8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001fec:	f383 8811 	msr	BASEPRI, r3
1a001ff0:	f3bf 8f6f 	isb	sy
1a001ff4:	f3bf 8f4f 	dsb	sy
1a001ff8:	e7fe      	b.n	1a001ff8 <xTimerCreateTimerTask+0x50>
BaseType_t xReturn = pdFAIL;
1a001ffa:	4620      	mov	r0, r4
1a001ffc:	e7f3      	b.n	1a001fe6 <xTimerCreateTimerTask+0x3e>
1a001ffe:	2000      	movs	r0, #0
1a002000:	e7f1      	b.n	1a001fe6 <xTimerCreateTimerTask+0x3e>
}
1a002002:	b008      	add	sp, #32
1a002004:	bd10      	pop	{r4, pc}
1a002006:	bf00      	nop
1a002008:	10002ba4 	.word	0x10002ba4
1a00200c:	1a005210 	.word	0x1a005210
1a002010:	1a0022f9 	.word	0x1a0022f9
1a002014:	10002ba8 	.word	0x10002ba8

1a002018 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a002018:	b1c0      	cbz	r0, 1a00204c <xTimerGenericCommand+0x34>
{
1a00201a:	b530      	push	{r4, r5, lr}
1a00201c:	b085      	sub	sp, #20
1a00201e:	4615      	mov	r5, r2
1a002020:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a002022:	4a17      	ldr	r2, [pc, #92]	; (1a002080 <xTimerGenericCommand+0x68>)
1a002024:	6810      	ldr	r0, [r2, #0]
1a002026:	b340      	cbz	r0, 1a00207a <xTimerGenericCommand+0x62>
1a002028:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a00202a:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a00202c:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a00202e:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a002030:	2905      	cmp	r1, #5
1a002032:	dc1c      	bgt.n	1a00206e <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a002034:	f7ff fe0e 	bl	1a001c54 <xTaskGetSchedulerState>
1a002038:	2802      	cmp	r0, #2
1a00203a:	d010      	beq.n	1a00205e <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a00203c:	2300      	movs	r3, #0
1a00203e:	461a      	mov	r2, r3
1a002040:	4669      	mov	r1, sp
1a002042:	480f      	ldr	r0, [pc, #60]	; (1a002080 <xTimerGenericCommand+0x68>)
1a002044:	6800      	ldr	r0, [r0, #0]
1a002046:	f7fe fd4f 	bl	1a000ae8 <xQueueGenericSend>
1a00204a:	e014      	b.n	1a002076 <xTimerGenericCommand+0x5e>
1a00204c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002050:	f383 8811 	msr	BASEPRI, r3
1a002054:	f3bf 8f6f 	isb	sy
1a002058:	f3bf 8f4f 	dsb	sy
1a00205c:	e7fe      	b.n	1a00205c <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a00205e:	2300      	movs	r3, #0
1a002060:	9a08      	ldr	r2, [sp, #32]
1a002062:	4669      	mov	r1, sp
1a002064:	4806      	ldr	r0, [pc, #24]	; (1a002080 <xTimerGenericCommand+0x68>)
1a002066:	6800      	ldr	r0, [r0, #0]
1a002068:	f7fe fd3e 	bl	1a000ae8 <xQueueGenericSend>
1a00206c:	e003      	b.n	1a002076 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a00206e:	2300      	movs	r3, #0
1a002070:	4669      	mov	r1, sp
1a002072:	f7fe fdfd 	bl	1a000c70 <xQueueGenericSendFromISR>
}
1a002076:	b005      	add	sp, #20
1a002078:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
1a00207a:	2000      	movs	r0, #0
	return xReturn;
1a00207c:	e7fb      	b.n	1a002076 <xTimerGenericCommand+0x5e>
1a00207e:	bf00      	nop
1a002080:	10002ba4 	.word	0x10002ba4

1a002084 <prvSwitchTimerLists>:
{
1a002084:	b570      	push	{r4, r5, r6, lr}
1a002086:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a002088:	4b1a      	ldr	r3, [pc, #104]	; (1a0020f4 <prvSwitchTimerLists+0x70>)
1a00208a:	681b      	ldr	r3, [r3, #0]
1a00208c:	681a      	ldr	r2, [r3, #0]
1a00208e:	b352      	cbz	r2, 1a0020e6 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002090:	68db      	ldr	r3, [r3, #12]
1a002092:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002094:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a002096:	1d25      	adds	r5, r4, #4
1a002098:	4628      	mov	r0, r5
1a00209a:	f7ff f8a8 	bl	1a0011ee <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a00209e:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0020a0:	4620      	mov	r0, r4
1a0020a2:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a0020a4:	69e3      	ldr	r3, [r4, #28]
1a0020a6:	2b01      	cmp	r3, #1
1a0020a8:	d1ee      	bne.n	1a002088 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a0020aa:	69a3      	ldr	r3, [r4, #24]
1a0020ac:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a0020ae:	429e      	cmp	r6, r3
1a0020b0:	d207      	bcs.n	1a0020c2 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a0020b2:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a0020b4:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a0020b6:	4629      	mov	r1, r5
1a0020b8:	4b0e      	ldr	r3, [pc, #56]	; (1a0020f4 <prvSwitchTimerLists+0x70>)
1a0020ba:	6818      	ldr	r0, [r3, #0]
1a0020bc:	f7ff f87d 	bl	1a0011ba <vListInsert>
1a0020c0:	e7e2      	b.n	1a002088 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a0020c2:	2100      	movs	r1, #0
1a0020c4:	9100      	str	r1, [sp, #0]
1a0020c6:	460b      	mov	r3, r1
1a0020c8:	4632      	mov	r2, r6
1a0020ca:	4620      	mov	r0, r4
1a0020cc:	f7ff ffa4 	bl	1a002018 <xTimerGenericCommand>
				configASSERT( xResult );
1a0020d0:	2800      	cmp	r0, #0
1a0020d2:	d1d9      	bne.n	1a002088 <prvSwitchTimerLists+0x4>
1a0020d4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0020d8:	f383 8811 	msr	BASEPRI, r3
1a0020dc:	f3bf 8f6f 	isb	sy
1a0020e0:	f3bf 8f4f 	dsb	sy
1a0020e4:	e7fe      	b.n	1a0020e4 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a0020e6:	4a04      	ldr	r2, [pc, #16]	; (1a0020f8 <prvSwitchTimerLists+0x74>)
1a0020e8:	6810      	ldr	r0, [r2, #0]
1a0020ea:	4902      	ldr	r1, [pc, #8]	; (1a0020f4 <prvSwitchTimerLists+0x70>)
1a0020ec:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a0020ee:	6013      	str	r3, [r2, #0]
}
1a0020f0:	b002      	add	sp, #8
1a0020f2:	bd70      	pop	{r4, r5, r6, pc}
1a0020f4:	10002a80 	.word	0x10002a80
1a0020f8:	10002a84 	.word	0x10002a84

1a0020fc <prvSampleTimeNow>:
{
1a0020fc:	b538      	push	{r3, r4, r5, lr}
1a0020fe:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a002100:	f7ff fb3a 	bl	1a001778 <xTaskGetTickCount>
1a002104:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a002106:	4b07      	ldr	r3, [pc, #28]	; (1a002124 <prvSampleTimeNow+0x28>)
1a002108:	681b      	ldr	r3, [r3, #0]
1a00210a:	4298      	cmp	r0, r3
1a00210c:	d305      	bcc.n	1a00211a <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a00210e:	2300      	movs	r3, #0
1a002110:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a002112:	4b04      	ldr	r3, [pc, #16]	; (1a002124 <prvSampleTimeNow+0x28>)
1a002114:	601c      	str	r4, [r3, #0]
}
1a002116:	4620      	mov	r0, r4
1a002118:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a00211a:	f7ff ffb3 	bl	1a002084 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a00211e:	2301      	movs	r3, #1
1a002120:	602b      	str	r3, [r5, #0]
1a002122:	e7f6      	b.n	1a002112 <prvSampleTimeNow+0x16>
1a002124:	10002b50 	.word	0x10002b50

1a002128 <prvProcessExpiredTimer>:
{
1a002128:	b570      	push	{r4, r5, r6, lr}
1a00212a:	b082      	sub	sp, #8
1a00212c:	4605      	mov	r5, r0
1a00212e:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002130:	4b14      	ldr	r3, [pc, #80]	; (1a002184 <prvProcessExpiredTimer+0x5c>)
1a002132:	681b      	ldr	r3, [r3, #0]
1a002134:	68db      	ldr	r3, [r3, #12]
1a002136:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a002138:	1d20      	adds	r0, r4, #4
1a00213a:	f7ff f858 	bl	1a0011ee <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a00213e:	69e3      	ldr	r3, [r4, #28]
1a002140:	2b01      	cmp	r3, #1
1a002142:	d004      	beq.n	1a00214e <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a002144:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002146:	4620      	mov	r0, r4
1a002148:	4798      	blx	r3
}
1a00214a:	b002      	add	sp, #8
1a00214c:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a00214e:	69a1      	ldr	r1, [r4, #24]
1a002150:	462b      	mov	r3, r5
1a002152:	4632      	mov	r2, r6
1a002154:	4429      	add	r1, r5
1a002156:	4620      	mov	r0, r4
1a002158:	f7ff feca 	bl	1a001ef0 <prvInsertTimerInActiveList>
1a00215c:	2800      	cmp	r0, #0
1a00215e:	d0f1      	beq.n	1a002144 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a002160:	2100      	movs	r1, #0
1a002162:	9100      	str	r1, [sp, #0]
1a002164:	460b      	mov	r3, r1
1a002166:	462a      	mov	r2, r5
1a002168:	4620      	mov	r0, r4
1a00216a:	f7ff ff55 	bl	1a002018 <xTimerGenericCommand>
			configASSERT( xResult );
1a00216e:	2800      	cmp	r0, #0
1a002170:	d1e8      	bne.n	1a002144 <prvProcessExpiredTimer+0x1c>
1a002172:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002176:	f383 8811 	msr	BASEPRI, r3
1a00217a:	f3bf 8f6f 	isb	sy
1a00217e:	f3bf 8f4f 	dsb	sy
1a002182:	e7fe      	b.n	1a002182 <prvProcessExpiredTimer+0x5a>
1a002184:	10002a80 	.word	0x10002a80

1a002188 <prvProcessTimerOrBlockTask>:
{
1a002188:	b570      	push	{r4, r5, r6, lr}
1a00218a:	b082      	sub	sp, #8
1a00218c:	4606      	mov	r6, r0
1a00218e:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a002190:	f7ff faea 	bl	1a001768 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a002194:	a801      	add	r0, sp, #4
1a002196:	f7ff ffb1 	bl	1a0020fc <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a00219a:	9b01      	ldr	r3, [sp, #4]
1a00219c:	bb23      	cbnz	r3, 1a0021e8 <prvProcessTimerOrBlockTask+0x60>
1a00219e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a0021a0:	b90c      	cbnz	r4, 1a0021a6 <prvProcessTimerOrBlockTask+0x1e>
1a0021a2:	42b0      	cmp	r0, r6
1a0021a4:	d219      	bcs.n	1a0021da <prvProcessTimerOrBlockTask+0x52>
				if( xListWasEmpty != pdFALSE )
1a0021a6:	b12c      	cbz	r4, 1a0021b4 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a0021a8:	4b11      	ldr	r3, [pc, #68]	; (1a0021f0 <prvProcessTimerOrBlockTask+0x68>)
1a0021aa:	681b      	ldr	r3, [r3, #0]
1a0021ac:	681c      	ldr	r4, [r3, #0]
1a0021ae:	fab4 f484 	clz	r4, r4
1a0021b2:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a0021b4:	4622      	mov	r2, r4
1a0021b6:	1b71      	subs	r1, r6, r5
1a0021b8:	4b0e      	ldr	r3, [pc, #56]	; (1a0021f4 <prvProcessTimerOrBlockTask+0x6c>)
1a0021ba:	6818      	ldr	r0, [r3, #0]
1a0021bc:	f7fe ffba 	bl	1a001134 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a0021c0:	f7ff fb70 	bl	1a0018a4 <xTaskResumeAll>
1a0021c4:	b938      	cbnz	r0, 1a0021d6 <prvProcessTimerOrBlockTask+0x4e>
					portYIELD_WITHIN_API();
1a0021c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0021ca:	4b0b      	ldr	r3, [pc, #44]	; (1a0021f8 <prvProcessTimerOrBlockTask+0x70>)
1a0021cc:	601a      	str	r2, [r3, #0]
1a0021ce:	f3bf 8f4f 	dsb	sy
1a0021d2:	f3bf 8f6f 	isb	sy
}
1a0021d6:	b002      	add	sp, #8
1a0021d8:	bd70      	pop	{r4, r5, r6, pc}
				( void ) xTaskResumeAll();
1a0021da:	f7ff fb63 	bl	1a0018a4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a0021de:	4629      	mov	r1, r5
1a0021e0:	4630      	mov	r0, r6
1a0021e2:	f7ff ffa1 	bl	1a002128 <prvProcessExpiredTimer>
1a0021e6:	e7f6      	b.n	1a0021d6 <prvProcessTimerOrBlockTask+0x4e>
			( void ) xTaskResumeAll();
1a0021e8:	f7ff fb5c 	bl	1a0018a4 <xTaskResumeAll>
}
1a0021ec:	e7f3      	b.n	1a0021d6 <prvProcessTimerOrBlockTask+0x4e>
1a0021ee:	bf00      	nop
1a0021f0:	10002a84 	.word	0x10002a84
1a0021f4:	10002ba4 	.word	0x10002ba4
1a0021f8:	e000ed04 	.word	0xe000ed04

1a0021fc <prvProcessReceivedCommands>:
{
1a0021fc:	b530      	push	{r4, r5, lr}
1a0021fe:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a002200:	e002      	b.n	1a002208 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a002202:	9b04      	ldr	r3, [sp, #16]
1a002204:	2b00      	cmp	r3, #0
1a002206:	da0f      	bge.n	1a002228 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a002208:	2200      	movs	r2, #0
1a00220a:	a904      	add	r1, sp, #16
1a00220c:	4b39      	ldr	r3, [pc, #228]	; (1a0022f4 <prvProcessReceivedCommands+0xf8>)
1a00220e:	6818      	ldr	r0, [r3, #0]
1a002210:	f7fe fdfc 	bl	1a000e0c <xQueueReceive>
1a002214:	2800      	cmp	r0, #0
1a002216:	d06a      	beq.n	1a0022ee <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a002218:	9b04      	ldr	r3, [sp, #16]
1a00221a:	2b00      	cmp	r3, #0
1a00221c:	daf1      	bge.n	1a002202 <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a00221e:	9907      	ldr	r1, [sp, #28]
1a002220:	9806      	ldr	r0, [sp, #24]
1a002222:	9b05      	ldr	r3, [sp, #20]
1a002224:	4798      	blx	r3
1a002226:	e7ec      	b.n	1a002202 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a002228:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a00222a:	6963      	ldr	r3, [r4, #20]
1a00222c:	b113      	cbz	r3, 1a002234 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a00222e:	1d20      	adds	r0, r4, #4
1a002230:	f7fe ffdd 	bl	1a0011ee <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a002234:	a803      	add	r0, sp, #12
1a002236:	f7ff ff61 	bl	1a0020fc <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a00223a:	9b04      	ldr	r3, [sp, #16]
1a00223c:	2b09      	cmp	r3, #9
1a00223e:	d8e3      	bhi.n	1a002208 <prvProcessReceivedCommands+0xc>
1a002240:	a201      	add	r2, pc, #4	; (adr r2, 1a002248 <prvProcessReceivedCommands+0x4c>)
1a002242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a002246:	bf00      	nop
1a002248:	1a002271 	.word	0x1a002271
1a00224c:	1a002271 	.word	0x1a002271
1a002250:	1a002271 	.word	0x1a002271
1a002254:	1a002209 	.word	0x1a002209
1a002258:	1a0022b9 	.word	0x1a0022b9
1a00225c:	1a0022df 	.word	0x1a0022df
1a002260:	1a002271 	.word	0x1a002271
1a002264:	1a002271 	.word	0x1a002271
1a002268:	1a002209 	.word	0x1a002209
1a00226c:	1a0022b9 	.word	0x1a0022b9
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a002270:	9905      	ldr	r1, [sp, #20]
1a002272:	69a5      	ldr	r5, [r4, #24]
1a002274:	460b      	mov	r3, r1
1a002276:	4602      	mov	r2, r0
1a002278:	4429      	add	r1, r5
1a00227a:	4620      	mov	r0, r4
1a00227c:	f7ff fe38 	bl	1a001ef0 <prvInsertTimerInActiveList>
1a002280:	2800      	cmp	r0, #0
1a002282:	d0c1      	beq.n	1a002208 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a002284:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002286:	4620      	mov	r0, r4
1a002288:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a00228a:	69e3      	ldr	r3, [r4, #28]
1a00228c:	2b01      	cmp	r3, #1
1a00228e:	d1bb      	bne.n	1a002208 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a002290:	69a2      	ldr	r2, [r4, #24]
1a002292:	2100      	movs	r1, #0
1a002294:	9100      	str	r1, [sp, #0]
1a002296:	460b      	mov	r3, r1
1a002298:	9805      	ldr	r0, [sp, #20]
1a00229a:	4402      	add	r2, r0
1a00229c:	4620      	mov	r0, r4
1a00229e:	f7ff febb 	bl	1a002018 <xTimerGenericCommand>
							configASSERT( xResult );
1a0022a2:	2800      	cmp	r0, #0
1a0022a4:	d1b0      	bne.n	1a002208 <prvProcessReceivedCommands+0xc>
1a0022a6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0022aa:	f383 8811 	msr	BASEPRI, r3
1a0022ae:	f3bf 8f6f 	isb	sy
1a0022b2:	f3bf 8f4f 	dsb	sy
1a0022b6:	e7fe      	b.n	1a0022b6 <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a0022b8:	9905      	ldr	r1, [sp, #20]
1a0022ba:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a0022bc:	b131      	cbz	r1, 1a0022cc <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a0022be:	4603      	mov	r3, r0
1a0022c0:	4602      	mov	r2, r0
1a0022c2:	4401      	add	r1, r0
1a0022c4:	4620      	mov	r0, r4
1a0022c6:	f7ff fe13 	bl	1a001ef0 <prvInsertTimerInActiveList>
					break;
1a0022ca:	e79d      	b.n	1a002208 <prvProcessReceivedCommands+0xc>
1a0022cc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0022d0:	f383 8811 	msr	BASEPRI, r3
1a0022d4:	f3bf 8f6f 	isb	sy
1a0022d8:	f3bf 8f4f 	dsb	sy
1a0022dc:	e7fe      	b.n	1a0022dc <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a0022de:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a0022e2:	2b00      	cmp	r3, #0
1a0022e4:	d190      	bne.n	1a002208 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
1a0022e6:	4620      	mov	r0, r4
1a0022e8:	f7fe fa54 	bl	1a000794 <vPortFree>
1a0022ec:	e78c      	b.n	1a002208 <prvProcessReceivedCommands+0xc>
}
1a0022ee:	b009      	add	sp, #36	; 0x24
1a0022f0:	bd30      	pop	{r4, r5, pc}
1a0022f2:	bf00      	nop
1a0022f4:	10002ba4 	.word	0x10002ba4

1a0022f8 <prvTimerTask>:
{
1a0022f8:	b500      	push	{lr}
1a0022fa:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a0022fc:	a801      	add	r0, sp, #4
1a0022fe:	f7ff fde7 	bl	1a001ed0 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a002302:	9901      	ldr	r1, [sp, #4]
1a002304:	f7ff ff40 	bl	1a002188 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a002308:	f7ff ff78 	bl	1a0021fc <prvProcessReceivedCommands>
1a00230c:	e7f6      	b.n	1a0022fc <prvTimerTask+0x4>
1a00230e:	Address 0x000000001a00230e is out of bounds.


1a002310 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a002310:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a002312:	2300      	movs	r3, #0
1a002314:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a002316:	4b0d      	ldr	r3, [pc, #52]	; (1a00234c <prvTaskExitError+0x3c>)
1a002318:	681b      	ldr	r3, [r3, #0]
1a00231a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00231e:	d008      	beq.n	1a002332 <prvTaskExitError+0x22>
1a002320:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002324:	f383 8811 	msr	BASEPRI, r3
1a002328:	f3bf 8f6f 	isb	sy
1a00232c:	f3bf 8f4f 	dsb	sy
1a002330:	e7fe      	b.n	1a002330 <prvTaskExitError+0x20>
1a002332:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002336:	f383 8811 	msr	BASEPRI, r3
1a00233a:	f3bf 8f6f 	isb	sy
1a00233e:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a002342:	9b01      	ldr	r3, [sp, #4]
1a002344:	2b00      	cmp	r3, #0
1a002346:	d0fc      	beq.n	1a002342 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a002348:	b002      	add	sp, #8
1a00234a:	4770      	bx	lr
1a00234c:	10000000 	.word	0x10000000

1a002350 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a002350:	4808      	ldr	r0, [pc, #32]	; (1a002374 <prvPortStartFirstTask+0x24>)
1a002352:	6800      	ldr	r0, [r0, #0]
1a002354:	6800      	ldr	r0, [r0, #0]
1a002356:	f380 8808 	msr	MSP, r0
1a00235a:	f04f 0000 	mov.w	r0, #0
1a00235e:	f380 8814 	msr	CONTROL, r0
1a002362:	b662      	cpsie	i
1a002364:	b661      	cpsie	f
1a002366:	f3bf 8f4f 	dsb	sy
1a00236a:	f3bf 8f6f 	isb	sy
1a00236e:	df00      	svc	0
1a002370:	bf00      	nop
1a002372:	0000      	.short	0x0000
1a002374:	e000ed08 	.word	0xe000ed08

1a002378 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a002378:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a002388 <vPortEnableVFP+0x10>
1a00237c:	6801      	ldr	r1, [r0, #0]
1a00237e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a002382:	6001      	str	r1, [r0, #0]
1a002384:	4770      	bx	lr
1a002386:	0000      	.short	0x0000
1a002388:	e000ed88 	.word	0xe000ed88

1a00238c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a00238c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a002390:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a002394:	f021 0101 	bic.w	r1, r1, #1
1a002398:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a00239c:	4b05      	ldr	r3, [pc, #20]	; (1a0023b4 <pxPortInitialiseStack+0x28>)
1a00239e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a0023a2:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a0023a6:	f06f 0302 	mvn.w	r3, #2
1a0023aa:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a0023ae:	3844      	subs	r0, #68	; 0x44
1a0023b0:	4770      	bx	lr
1a0023b2:	bf00      	nop
1a0023b4:	1a002311 	.word	0x1a002311
1a0023b8:	ffffffff 	.word	0xffffffff
1a0023bc:	ffffffff 	.word	0xffffffff

1a0023c0 <SVC_Handler>:
	__asm volatile (
1a0023c0:	4b07      	ldr	r3, [pc, #28]	; (1a0023e0 <pxCurrentTCBConst2>)
1a0023c2:	6819      	ldr	r1, [r3, #0]
1a0023c4:	6808      	ldr	r0, [r1, #0]
1a0023c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0023ca:	f380 8809 	msr	PSP, r0
1a0023ce:	f3bf 8f6f 	isb	sy
1a0023d2:	f04f 0000 	mov.w	r0, #0
1a0023d6:	f380 8811 	msr	BASEPRI, r0
1a0023da:	4770      	bx	lr
1a0023dc:	f3af 8000 	nop.w

1a0023e0 <pxCurrentTCBConst2>:
1a0023e0:	10002958 	.word	0x10002958

1a0023e4 <vPortEndScheduler>:
	configASSERT( uxCriticalNesting == 1000UL );
1a0023e4:	4b07      	ldr	r3, [pc, #28]	; (1a002404 <vPortEndScheduler+0x20>)
1a0023e6:	681b      	ldr	r3, [r3, #0]
1a0023e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
1a0023ec:	d008      	beq.n	1a002400 <vPortEndScheduler+0x1c>
1a0023ee:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0023f2:	f383 8811 	msr	BASEPRI, r3
1a0023f6:	f3bf 8f6f 	isb	sy
1a0023fa:	f3bf 8f4f 	dsb	sy
1a0023fe:	e7fe      	b.n	1a0023fe <vPortEndScheduler+0x1a>
1a002400:	4770      	bx	lr
1a002402:	bf00      	nop
1a002404:	10000000 	.word	0x10000000

1a002408 <vPortEnterCritical>:
1a002408:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00240c:	f383 8811 	msr	BASEPRI, r3
1a002410:	f3bf 8f6f 	isb	sy
1a002414:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a002418:	4a0a      	ldr	r2, [pc, #40]	; (1a002444 <vPortEnterCritical+0x3c>)
1a00241a:	6813      	ldr	r3, [r2, #0]
1a00241c:	3301      	adds	r3, #1
1a00241e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a002420:	2b01      	cmp	r3, #1
1a002422:	d10d      	bne.n	1a002440 <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a002424:	4b08      	ldr	r3, [pc, #32]	; (1a002448 <vPortEnterCritical+0x40>)
1a002426:	681b      	ldr	r3, [r3, #0]
1a002428:	f013 0fff 	tst.w	r3, #255	; 0xff
1a00242c:	d008      	beq.n	1a002440 <vPortEnterCritical+0x38>
1a00242e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002432:	f383 8811 	msr	BASEPRI, r3
1a002436:	f3bf 8f6f 	isb	sy
1a00243a:	f3bf 8f4f 	dsb	sy
1a00243e:	e7fe      	b.n	1a00243e <vPortEnterCritical+0x36>
1a002440:	4770      	bx	lr
1a002442:	bf00      	nop
1a002444:	10000000 	.word	0x10000000
1a002448:	e000ed04 	.word	0xe000ed04

1a00244c <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a00244c:	4b09      	ldr	r3, [pc, #36]	; (1a002474 <vPortExitCritical+0x28>)
1a00244e:	681b      	ldr	r3, [r3, #0]
1a002450:	b943      	cbnz	r3, 1a002464 <vPortExitCritical+0x18>
1a002452:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002456:	f383 8811 	msr	BASEPRI, r3
1a00245a:	f3bf 8f6f 	isb	sy
1a00245e:	f3bf 8f4f 	dsb	sy
1a002462:	e7fe      	b.n	1a002462 <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a002464:	3b01      	subs	r3, #1
1a002466:	4a03      	ldr	r2, [pc, #12]	; (1a002474 <vPortExitCritical+0x28>)
1a002468:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a00246a:	b90b      	cbnz	r3, 1a002470 <vPortExitCritical+0x24>
	__asm volatile
1a00246c:	f383 8811 	msr	BASEPRI, r3
1a002470:	4770      	bx	lr
1a002472:	bf00      	nop
1a002474:	10000000 	.word	0x10000000
1a002478:	ffffffff 	.word	0xffffffff
1a00247c:	ffffffff 	.word	0xffffffff

1a002480 <PendSV_Handler>:
	__asm volatile
1a002480:	f3ef 8009 	mrs	r0, PSP
1a002484:	f3bf 8f6f 	isb	sy
1a002488:	4b15      	ldr	r3, [pc, #84]	; (1a0024e0 <pxCurrentTCBConst>)
1a00248a:	681a      	ldr	r2, [r3, #0]
1a00248c:	f01e 0f10 	tst.w	lr, #16
1a002490:	bf08      	it	eq
1a002492:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a002496:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00249a:	6010      	str	r0, [r2, #0]
1a00249c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a0024a0:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a0024a4:	f380 8811 	msr	BASEPRI, r0
1a0024a8:	f3bf 8f4f 	dsb	sy
1a0024ac:	f3bf 8f6f 	isb	sy
1a0024b0:	f7ff fa9e 	bl	1a0019f0 <vTaskSwitchContext>
1a0024b4:	f04f 0000 	mov.w	r0, #0
1a0024b8:	f380 8811 	msr	BASEPRI, r0
1a0024bc:	bc09      	pop	{r0, r3}
1a0024be:	6819      	ldr	r1, [r3, #0]
1a0024c0:	6808      	ldr	r0, [r1, #0]
1a0024c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0024c6:	f01e 0f10 	tst.w	lr, #16
1a0024ca:	bf08      	it	eq
1a0024cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a0024d0:	f380 8809 	msr	PSP, r0
1a0024d4:	f3bf 8f6f 	isb	sy
1a0024d8:	4770      	bx	lr
1a0024da:	bf00      	nop
1a0024dc:	f3af 8000 	nop.w

1a0024e0 <pxCurrentTCBConst>:
1a0024e0:	10002958 	.word	0x10002958

1a0024e4 <SysTick_Handler>:
{
1a0024e4:	b508      	push	{r3, lr}
	__asm volatile
1a0024e6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024ea:	f383 8811 	msr	BASEPRI, r3
1a0024ee:	f3bf 8f6f 	isb	sy
1a0024f2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a0024f6:	f7ff f945 	bl	1a001784 <xTaskIncrementTick>
1a0024fa:	b118      	cbz	r0, 1a002504 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a0024fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002500:	4b02      	ldr	r3, [pc, #8]	; (1a00250c <SysTick_Handler+0x28>)
1a002502:	601a      	str	r2, [r3, #0]
	__asm volatile
1a002504:	2300      	movs	r3, #0
1a002506:	f383 8811 	msr	BASEPRI, r3
1a00250a:	bd08      	pop	{r3, pc}
1a00250c:	e000ed04 	.word	0xe000ed04

1a002510 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a002510:	4a08      	ldr	r2, [pc, #32]	; (1a002534 <vPortSetupTimerInterrupt+0x24>)
1a002512:	2300      	movs	r3, #0
1a002514:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a002516:	4908      	ldr	r1, [pc, #32]	; (1a002538 <vPortSetupTimerInterrupt+0x28>)
1a002518:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a00251a:	4b08      	ldr	r3, [pc, #32]	; (1a00253c <vPortSetupTimerInterrupt+0x2c>)
1a00251c:	681b      	ldr	r3, [r3, #0]
1a00251e:	4908      	ldr	r1, [pc, #32]	; (1a002540 <vPortSetupTimerInterrupt+0x30>)
1a002520:	fba1 1303 	umull	r1, r3, r1, r3
1a002524:	095b      	lsrs	r3, r3, #5
1a002526:	3b01      	subs	r3, #1
1a002528:	4906      	ldr	r1, [pc, #24]	; (1a002544 <vPortSetupTimerInterrupt+0x34>)
1a00252a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a00252c:	2307      	movs	r3, #7
1a00252e:	6013      	str	r3, [r2, #0]
1a002530:	4770      	bx	lr
1a002532:	bf00      	nop
1a002534:	e000e010 	.word	0xe000e010
1a002538:	e000e018 	.word	0xe000e018
1a00253c:	10002c14 	.word	0x10002c14
1a002540:	51eb851f 	.word	0x51eb851f
1a002544:	e000e014 	.word	0xe000e014

1a002548 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002548:	4b3a      	ldr	r3, [pc, #232]	; (1a002634 <xPortStartScheduler+0xec>)
1a00254a:	681a      	ldr	r2, [r3, #0]
1a00254c:	4b3a      	ldr	r3, [pc, #232]	; (1a002638 <xPortStartScheduler+0xf0>)
1a00254e:	429a      	cmp	r2, r3
1a002550:	d108      	bne.n	1a002564 <xPortStartScheduler+0x1c>
	__asm volatile
1a002552:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002556:	f383 8811 	msr	BASEPRI, r3
1a00255a:	f3bf 8f6f 	isb	sy
1a00255e:	f3bf 8f4f 	dsb	sy
1a002562:	e7fe      	b.n	1a002562 <xPortStartScheduler+0x1a>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002564:	4b33      	ldr	r3, [pc, #204]	; (1a002634 <xPortStartScheduler+0xec>)
1a002566:	681a      	ldr	r2, [r3, #0]
1a002568:	4b34      	ldr	r3, [pc, #208]	; (1a00263c <xPortStartScheduler+0xf4>)
1a00256a:	429a      	cmp	r2, r3
1a00256c:	d108      	bne.n	1a002580 <xPortStartScheduler+0x38>
1a00256e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002572:	f383 8811 	msr	BASEPRI, r3
1a002576:	f3bf 8f6f 	isb	sy
1a00257a:	f3bf 8f4f 	dsb	sy
1a00257e:	e7fe      	b.n	1a00257e <xPortStartScheduler+0x36>
{
1a002580:	b510      	push	{r4, lr}
1a002582:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002584:	4b2e      	ldr	r3, [pc, #184]	; (1a002640 <xPortStartScheduler+0xf8>)
1a002586:	781a      	ldrb	r2, [r3, #0]
1a002588:	b2d2      	uxtb	r2, r2
1a00258a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a00258c:	22ff      	movs	r2, #255	; 0xff
1a00258e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a002590:	781b      	ldrb	r3, [r3, #0]
1a002592:	b2db      	uxtb	r3, r3
1a002594:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a002598:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a00259c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a0025a0:	4a28      	ldr	r2, [pc, #160]	; (1a002644 <xPortStartScheduler+0xfc>)
1a0025a2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a0025a4:	2207      	movs	r2, #7
1a0025a6:	4b28      	ldr	r3, [pc, #160]	; (1a002648 <xPortStartScheduler+0x100>)
1a0025a8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a0025aa:	e009      	b.n	1a0025c0 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
1a0025ac:	4a26      	ldr	r2, [pc, #152]	; (1a002648 <xPortStartScheduler+0x100>)
1a0025ae:	6813      	ldr	r3, [r2, #0]
1a0025b0:	3b01      	subs	r3, #1
1a0025b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a0025b4:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0025b8:	005b      	lsls	r3, r3, #1
1a0025ba:	b2db      	uxtb	r3, r3
1a0025bc:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a0025c0:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0025c4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0025c8:	d1f0      	bne.n	1a0025ac <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a0025ca:	4b1f      	ldr	r3, [pc, #124]	; (1a002648 <xPortStartScheduler+0x100>)
1a0025cc:	681b      	ldr	r3, [r3, #0]
1a0025ce:	2b04      	cmp	r3, #4
1a0025d0:	d008      	beq.n	1a0025e4 <xPortStartScheduler+0x9c>
1a0025d2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0025d6:	f383 8811 	msr	BASEPRI, r3
1a0025da:	f3bf 8f6f 	isb	sy
1a0025de:	f3bf 8f4f 	dsb	sy
1a0025e2:	e7fe      	b.n	1a0025e2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a0025e4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a0025e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a0025ea:	4a17      	ldr	r2, [pc, #92]	; (1a002648 <xPortStartScheduler+0x100>)
1a0025ec:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a0025ee:	9b01      	ldr	r3, [sp, #4]
1a0025f0:	b2db      	uxtb	r3, r3
1a0025f2:	4a13      	ldr	r2, [pc, #76]	; (1a002640 <xPortStartScheduler+0xf8>)
1a0025f4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a0025f6:	4b15      	ldr	r3, [pc, #84]	; (1a00264c <xPortStartScheduler+0x104>)
1a0025f8:	681a      	ldr	r2, [r3, #0]
1a0025fa:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a0025fe:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a002600:	681a      	ldr	r2, [r3, #0]
1a002602:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a002606:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a002608:	f7ff ff82 	bl	1a002510 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a00260c:	2400      	movs	r4, #0
1a00260e:	4b10      	ldr	r3, [pc, #64]	; (1a002650 <xPortStartScheduler+0x108>)
1a002610:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a002612:	f7ff feb1 	bl	1a002378 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a002616:	4a0f      	ldr	r2, [pc, #60]	; (1a002654 <xPortStartScheduler+0x10c>)
1a002618:	6813      	ldr	r3, [r2, #0]
1a00261a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a00261e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a002620:	f7ff fe96 	bl	1a002350 <prvPortStartFirstTask>
	vTaskSwitchContext();
1a002624:	f7ff f9e4 	bl	1a0019f0 <vTaskSwitchContext>
	prvTaskExitError();
1a002628:	f7ff fe72 	bl	1a002310 <prvTaskExitError>
}
1a00262c:	4620      	mov	r0, r4
1a00262e:	b002      	add	sp, #8
1a002630:	bd10      	pop	{r4, pc}
1a002632:	bf00      	nop
1a002634:	e000ed00 	.word	0xe000ed00
1a002638:	410fc271 	.word	0x410fc271
1a00263c:	410fc270 	.word	0x410fc270
1a002640:	e000e400 	.word	0xe000e400
1a002644:	10002bac 	.word	0x10002bac
1a002648:	10002bb0 	.word	0x10002bb0
1a00264c:	e000ed20 	.word	0xe000ed20
1a002650:	10000000 	.word	0x10000000
1a002654:	e000ef34 	.word	0xe000ef34

1a002658 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a002658:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a00265c:	2b0f      	cmp	r3, #15
1a00265e:	d90f      	bls.n	1a002680 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002660:	4a10      	ldr	r2, [pc, #64]	; (1a0026a4 <vPortValidateInterruptPriority+0x4c>)
1a002662:	5c9b      	ldrb	r3, [r3, r2]
1a002664:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a002666:	4a10      	ldr	r2, [pc, #64]	; (1a0026a8 <vPortValidateInterruptPriority+0x50>)
1a002668:	7812      	ldrb	r2, [r2, #0]
1a00266a:	4293      	cmp	r3, r2
1a00266c:	d208      	bcs.n	1a002680 <vPortValidateInterruptPriority+0x28>
1a00266e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002672:	f383 8811 	msr	BASEPRI, r3
1a002676:	f3bf 8f6f 	isb	sy
1a00267a:	f3bf 8f4f 	dsb	sy
1a00267e:	e7fe      	b.n	1a00267e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002680:	4b0a      	ldr	r3, [pc, #40]	; (1a0026ac <vPortValidateInterruptPriority+0x54>)
1a002682:	681b      	ldr	r3, [r3, #0]
1a002684:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002688:	4a09      	ldr	r2, [pc, #36]	; (1a0026b0 <vPortValidateInterruptPriority+0x58>)
1a00268a:	6812      	ldr	r2, [r2, #0]
1a00268c:	4293      	cmp	r3, r2
1a00268e:	d908      	bls.n	1a0026a2 <vPortValidateInterruptPriority+0x4a>
1a002690:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002694:	f383 8811 	msr	BASEPRI, r3
1a002698:	f3bf 8f6f 	isb	sy
1a00269c:	f3bf 8f4f 	dsb	sy
1a0026a0:	e7fe      	b.n	1a0026a0 <vPortValidateInterruptPriority+0x48>
1a0026a2:	4770      	bx	lr
1a0026a4:	e000e3f0 	.word	0xe000e3f0
1a0026a8:	10002bac 	.word	0x10002bac
1a0026ac:	e000ed0c 	.word	0xe000ed0c
1a0026b0:	10002bb0 	.word	0x10002bb0

1a0026b4 <_kbhit>:
#endif

static int keyIdx;

int _kbhit()
{
1a0026b4:	b510      	push	{r4, lr}
   for ( int i=0; i<CONIO_KEYS; i++ )
1a0026b6:	2400      	movs	r4, #0
1a0026b8:	2c03      	cmp	r4, #3
1a0026ba:	dc0a      	bgt.n	1a0026d2 <_kbhit+0x1e>
      if ( gpioRead(keys[i]) == 0 ) {
1a0026bc:	4b06      	ldr	r3, [pc, #24]	; (1a0026d8 <_kbhit+0x24>)
1a0026be:	5718      	ldrsb	r0, [r3, r4]
1a0026c0:	f000 ff52 	bl	1a003568 <gpioRead>
1a0026c4:	b108      	cbz	r0, 1a0026ca <_kbhit+0x16>
   for ( int i=0; i<CONIO_KEYS; i++ )
1a0026c6:	3401      	adds	r4, #1
1a0026c8:	e7f6      	b.n	1a0026b8 <_kbhit+0x4>
         keyIdx = i;
1a0026ca:	4b04      	ldr	r3, [pc, #16]	; (1a0026dc <_kbhit+0x28>)
1a0026cc:	601c      	str	r4, [r3, #0]
         return 1;
1a0026ce:	2001      	movs	r0, #1
1a0026d0:	bd10      	pop	{r4, pc}
      }
   return 0;
1a0026d2:	2000      	movs	r0, #0
}
1a0026d4:	bd10      	pop	{r4, pc}
1a0026d6:	bf00      	nop
1a0026d8:	1a005218 	.word	0x1a005218
1a0026dc:	10002bb4 	.word	0x10002bb4

1a0026e0 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a0026e0:	b508      	push	{r3, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0026e2:	2201      	movs	r2, #1
1a0026e4:	4b04      	ldr	r3, [pc, #16]	; (1a0026f8 <DAC_IRQHandler+0x18>)
1a0026e6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a0026ea:	4b04      	ldr	r3, [pc, #16]	; (1a0026fc <DAC_IRQHandler+0x1c>)
1a0026ec:	681b      	ldr	r3, [r3, #0]
1a0026ee:	b113      	cbz	r3, 1a0026f6 <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a0026f0:	4b02      	ldr	r3, [pc, #8]	; (1a0026fc <DAC_IRQHandler+0x1c>)
1a0026f2:	681b      	ldr	r3, [r3, #0]
1a0026f4:	4798      	blx	r3
1a0026f6:	bd08      	pop	{r3, pc}
1a0026f8:	e000e100 	.word	0xe000e100
1a0026fc:	10002bb8 	.word	0x10002bb8

1a002700 <vPrintString>:
BaseType_t xKeyPressesStopApplication = pdTRUE;

/*-----------------------------------------------------------*/

void vPrintString( const char *pcString )
{
1a002700:	b510      	push	{r4, lr}
1a002702:	4604      	mov	r4, r0
   BaseType_t xKeyHit = pdFALSE;

   // Print the string, using a critical section as a crude method of mutual
   // exclusion.
   taskENTER_CRITICAL();
1a002704:	f7ff fe80 	bl	1a002408 <vPortEnterCritical>
   {
      printf( "%s", pcString );
1a002708:	4621      	mov	r1, r4
1a00270a:	480c      	ldr	r0, [pc, #48]	; (1a00273c <vPrintString+0x3c>)
1a00270c:	f002 f868 	bl	1a0047e0 <iprintf>
      fflush( stdout );
1a002710:	4b0b      	ldr	r3, [pc, #44]	; (1a002740 <vPrintString+0x40>)
1a002712:	681b      	ldr	r3, [r3, #0]
1a002714:	6898      	ldr	r0, [r3, #8]
1a002716:	f001 f9b7 	bl	1a003a88 <fflush>

      // Allow any key to stop the application.
      if( xKeyPressesStopApplication == pdTRUE ) {
1a00271a:	4b0a      	ldr	r3, [pc, #40]	; (1a002744 <vPrintString+0x44>)
1a00271c:	681b      	ldr	r3, [r3, #0]
1a00271e:	2b01      	cmp	r3, #1
1a002720:	d004      	beq.n	1a00272c <vPrintString+0x2c>
   BaseType_t xKeyHit = pdFALSE;
1a002722:	2400      	movs	r4, #0
         xKeyHit = _kbhit();
      }
   }
   taskEXIT_CRITICAL();
1a002724:	f7ff fe92 	bl	1a00244c <vPortExitCritical>

   // Allow any key to stop the application running. A real application that
   // actually used the key value should protect access to the keyboard too.
   if( xKeyHit != pdFALSE ) {
1a002728:	b924      	cbnz	r4, 1a002734 <vPrintString+0x34>
1a00272a:	bd10      	pop	{r4, pc}
         xKeyHit = _kbhit();
1a00272c:	f7ff ffc2 	bl	1a0026b4 <_kbhit>
1a002730:	4604      	mov	r4, r0
1a002732:	e7f7      	b.n	1a002724 <vPrintString+0x24>
      vTaskEndScheduler();
1a002734:	f7ff f806 	bl	1a001744 <vTaskEndScheduler>
   }
}
1a002738:	e7f7      	b.n	1a00272a <vPrintString+0x2a>
1a00273a:	bf00      	nop
1a00273c:	1a00521c 	.word	0x1a00521c
1a002740:	10000040 	.word	0x10000040
1a002744:	10000004 	.word	0x10000004

1a002748 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002748:	2200      	movs	r2, #0
1a00274a:	2a05      	cmp	r2, #5
1a00274c:	d819      	bhi.n	1a002782 <Board_LED_Init+0x3a>
{
1a00274e:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a002750:	490c      	ldr	r1, [pc, #48]	; (1a002784 <Board_LED_Init+0x3c>)
1a002752:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a002756:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a00275a:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a00275c:	4b0a      	ldr	r3, [pc, #40]	; (1a002788 <Board_LED_Init+0x40>)
1a00275e:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a002762:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a002766:	2001      	movs	r0, #1
1a002768:	40a0      	lsls	r0, r4
1a00276a:	4301      	orrs	r1, r0
1a00276c:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a002770:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a002774:	2100      	movs	r1, #0
1a002776:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002778:	3201      	adds	r2, #1
1a00277a:	2a05      	cmp	r2, #5
1a00277c:	d9e8      	bls.n	1a002750 <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a00277e:	bc70      	pop	{r4, r5, r6}
1a002780:	4770      	bx	lr
1a002782:	4770      	bx	lr
1a002784:	1a00522c 	.word	0x1a00522c
1a002788:	400f4000 	.word	0x400f4000

1a00278c <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a00278c:	2300      	movs	r3, #0
1a00278e:	2b03      	cmp	r3, #3
1a002790:	d816      	bhi.n	1a0027c0 <Board_TEC_Init+0x34>
{
1a002792:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002794:	490b      	ldr	r1, [pc, #44]	; (1a0027c4 <Board_TEC_Init+0x38>)
1a002796:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00279a:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00279e:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a0027a0:	4c09      	ldr	r4, [pc, #36]	; (1a0027c8 <Board_TEC_Init+0x3c>)
1a0027a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0027a6:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0027aa:	2001      	movs	r0, #1
1a0027ac:	40a8      	lsls	r0, r5
1a0027ae:	ea21 0100 	bic.w	r1, r1, r0
1a0027b2:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0027b6:	3301      	adds	r3, #1
1a0027b8:	2b03      	cmp	r3, #3
1a0027ba:	d9eb      	bls.n	1a002794 <Board_TEC_Init+0x8>
   }
}
1a0027bc:	bc30      	pop	{r4, r5}
1a0027be:	4770      	bx	lr
1a0027c0:	4770      	bx	lr
1a0027c2:	bf00      	nop
1a0027c4:	1a005224 	.word	0x1a005224
1a0027c8:	400f4000 	.word	0x400f4000

1a0027cc <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0027cc:	2300      	movs	r3, #0
1a0027ce:	2b08      	cmp	r3, #8
1a0027d0:	d816      	bhi.n	1a002800 <Board_GPIO_Init+0x34>
{
1a0027d2:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0027d4:	490b      	ldr	r1, [pc, #44]	; (1a002804 <Board_GPIO_Init+0x38>)
1a0027d6:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0027da:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0027de:	784d      	ldrb	r5, [r1, #1]
1a0027e0:	4c09      	ldr	r4, [pc, #36]	; (1a002808 <Board_GPIO_Init+0x3c>)
1a0027e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0027e6:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0027ea:	2001      	movs	r0, #1
1a0027ec:	40a8      	lsls	r0, r5
1a0027ee:	ea21 0100 	bic.w	r1, r1, r0
1a0027f2:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0027f6:	3301      	adds	r3, #1
1a0027f8:	2b08      	cmp	r3, #8
1a0027fa:	d9eb      	bls.n	1a0027d4 <Board_GPIO_Init+0x8>
   }
}
1a0027fc:	bc30      	pop	{r4, r5}
1a0027fe:	4770      	bx	lr
1a002800:	4770      	bx	lr
1a002802:	bf00      	nop
1a002804:	1a005238 	.word	0x1a005238
1a002808:	400f4000 	.word	0x400f4000

1a00280c <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a00280c:	b510      	push	{r4, lr}
1a00280e:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a002810:	4c08      	ldr	r4, [pc, #32]	; (1a002834 <Board_ADC_Init+0x28>)
1a002812:	4669      	mov	r1, sp
1a002814:	4620      	mov	r0, r4
1a002816:	f000 fa19 	bl	1a002c4c <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a00281a:	4a07      	ldr	r2, [pc, #28]	; (1a002838 <Board_ADC_Init+0x2c>)
1a00281c:	4669      	mov	r1, sp
1a00281e:	4620      	mov	r0, r4
1a002820:	f000 fa34 	bl	1a002c8c <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a002824:	2200      	movs	r2, #0
1a002826:	4669      	mov	r1, sp
1a002828:	4620      	mov	r0, r4
1a00282a:	f000 fa48 	bl	1a002cbe <Chip_ADC_SetResolution>
}
1a00282e:	b002      	add	sp, #8
1a002830:	bd10      	pop	{r4, pc}
1a002832:	bf00      	nop
1a002834:	400e3000 	.word	0x400e3000
1a002838:	00061a80 	.word	0x00061a80

1a00283c <Board_SPI_Init>:
{
1a00283c:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a00283e:	4c0b      	ldr	r4, [pc, #44]	; (1a00286c <Board_SPI_Init+0x30>)
1a002840:	4620      	mov	r0, r4
1a002842:	f000 fe3b 	bl	1a0034bc <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002846:	6863      	ldr	r3, [r4, #4]
1a002848:	f023 0304 	bic.w	r3, r3, #4
1a00284c:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00284e:	6823      	ldr	r3, [r4, #0]
1a002850:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002854:	f043 0307 	orr.w	r3, r3, #7
1a002858:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a00285a:	4905      	ldr	r1, [pc, #20]	; (1a002870 <Board_SPI_Init+0x34>)
1a00285c:	4620      	mov	r0, r4
1a00285e:	f000 fe0e 	bl	1a00347e <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a002862:	6863      	ldr	r3, [r4, #4]
1a002864:	f043 0302 	orr.w	r3, r3, #2
1a002868:	6063      	str	r3, [r4, #4]
1a00286a:	bd10      	pop	{r4, pc}
1a00286c:	400c5000 	.word	0x400c5000
1a002870:	000186a0 	.word	0x000186a0

1a002874 <Board_I2C_Init>:
{
1a002874:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a002876:	2000      	movs	r0, #0
1a002878:	f000 fdb4 	bl	1a0033e4 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a00287c:	f640 0208 	movw	r2, #2056	; 0x808
1a002880:	4b03      	ldr	r3, [pc, #12]	; (1a002890 <Board_I2C_Init+0x1c>)
1a002882:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a002886:	4903      	ldr	r1, [pc, #12]	; (1a002894 <Board_I2C_Init+0x20>)
1a002888:	2000      	movs	r0, #0
1a00288a:	f000 fdbd 	bl	1a003408 <Chip_I2C_SetClockRate>
1a00288e:	bd08      	pop	{r3, pc}
1a002890:	40086000 	.word	0x40086000
1a002894:	000f4240 	.word	0x000f4240

1a002898 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002898:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a00289a:	4c07      	ldr	r4, [pc, #28]	; (1a0028b8 <Board_Debug_Init+0x20>)
1a00289c:	4620      	mov	r0, r4
1a00289e:	f000 f913 	bl	1a002ac8 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a0028a2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0028a6:	4620      	mov	r0, r4
1a0028a8:	f000 f938 	bl	1a002b1c <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0028ac:	2303      	movs	r3, #3
1a0028ae:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a0028b0:	2301      	movs	r3, #1
1a0028b2:	65e3      	str	r3, [r4, #92]	; 0x5c
1a0028b4:	bd10      	pop	{r4, pc}
1a0028b6:	bf00      	nop
1a0028b8:	400c1000 	.word	0x400c1000

1a0028bc <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a0028bc:	4b03      	ldr	r3, [pc, #12]	; (1a0028cc <Board_UARTPutChar+0x10>)
1a0028be:	695b      	ldr	r3, [r3, #20]
}


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a0028c0:	f013 0f20 	tst.w	r3, #32
1a0028c4:	d0fa      	beq.n	1a0028bc <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a0028c6:	4b01      	ldr	r3, [pc, #4]	; (1a0028cc <Board_UARTPutChar+0x10>)
1a0028c8:	6018      	str	r0, [r3, #0]
1a0028ca:	4770      	bx	lr
1a0028cc:	400c1000 	.word	0x400c1000

1a0028d0 <Board_UARTGetChar>:
	return pUART->LSR;
1a0028d0:	4b05      	ldr	r3, [pc, #20]	; (1a0028e8 <Board_UARTGetChar+0x18>)
1a0028d2:	695b      	ldr	r3, [r3, #20]
}


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a0028d4:	f013 0f01 	tst.w	r3, #1
1a0028d8:	d003      	beq.n	1a0028e2 <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0028da:	4b03      	ldr	r3, [pc, #12]	; (1a0028e8 <Board_UARTGetChar+0x18>)
1a0028dc:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a0028de:	b2c0      	uxtb	r0, r0
1a0028e0:	4770      	bx	lr
   }
   return EOF;
1a0028e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0028e6:	4770      	bx	lr
1a0028e8:	400c1000 	.word	0x400c1000

1a0028ec <Board_LED_Set>:
}


void Board_LED_Set(uint8_t LEDNumber, bool On)
{
   if (LEDNumber >= GPIO_LEDS_SIZE) {
1a0028ec:	2805      	cmp	r0, #5
1a0028ee:	d80b      	bhi.n	1a002908 <Board_LED_Set+0x1c>
      return;
   }

   const struct gpio_t *io = &GpioLeds[LEDNumber];
   Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, On);
1a0028f0:	4a06      	ldr	r2, [pc, #24]	; (1a00290c <Board_LED_Set+0x20>)
1a0028f2:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
1a0028f6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
1a0028fa:	7842      	ldrb	r2, [r0, #1]
	pGPIO->B[port][pin] = setting;
1a0028fc:	015b      	lsls	r3, r3, #5
1a0028fe:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a002902:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a002906:	5499      	strb	r1, [r3, r2]
1a002908:	4770      	bx	lr
1a00290a:	bf00      	nop
1a00290c:	1a00522c 	.word	0x1a00522c

1a002910 <Board_LED_Test>:
}


bool Board_LED_Test(uint8_t LEDNumber)
{
   if (LEDNumber >= GPIO_LEDS_SIZE) {
1a002910:	2805      	cmp	r0, #5
1a002912:	d80f      	bhi.n	1a002934 <Board_LED_Test+0x24>
      return false;
   }

   const struct gpio_t *io = &GpioLeds[LEDNumber];
   return Chip_GPIO_GetPinState(LPC_GPIO_PORT, io->port, io->pin);
1a002914:	4a08      	ldr	r2, [pc, #32]	; (1a002938 <Board_LED_Test+0x28>)
1a002916:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
1a00291a:	eb02 0040 	add.w	r0, r2, r0, lsl #1
1a00291e:	7842      	ldrb	r2, [r0, #1]
	return (bool) pGPIO->B[port][pin];
1a002920:	015b      	lsls	r3, r3, #5
1a002922:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a002926:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00292a:	5c98      	ldrb	r0, [r3, r2]
1a00292c:	3000      	adds	r0, #0
1a00292e:	bf18      	it	ne
1a002930:	2001      	movne	r0, #1
1a002932:	4770      	bx	lr
      return false;
1a002934:	2000      	movs	r0, #0
}
1a002936:	4770      	bx	lr
1a002938:	1a00522c 	.word	0x1a00522c

1a00293c <Board_LED_Toggle>:


void Board_LED_Toggle(uint8_t LEDNumber)
{
1a00293c:	b510      	push	{r4, lr}
1a00293e:	4604      	mov	r4, r0
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
1a002940:	f7ff ffe6 	bl	1a002910 <Board_LED_Test>
1a002944:	f080 0101 	eor.w	r1, r0, #1
1a002948:	b2c9      	uxtb	r1, r1
1a00294a:	4620      	mov	r0, r4
1a00294c:	f7ff ffce 	bl	1a0028ec <Board_LED_Set>
1a002950:	bd10      	pop	{r4, pc}
1a002952:	Address 0x000000001a002952 is out of bounds.


1a002954 <Board_Init>:
}


void Board_Init(void)
{
1a002954:	b508      	push	{r3, lr}
   DEBUGINIT();
1a002956:	f7ff ff9f 	bl	1a002898 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00295a:	4809      	ldr	r0, [pc, #36]	; (1a002980 <Board_Init+0x2c>)
1a00295c:	f000 fd30 	bl	1a0033c0 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a002960:	f7ff ff34 	bl	1a0027cc <Board_GPIO_Init>
   Board_ADC_Init();
1a002964:	f7ff ff52 	bl	1a00280c <Board_ADC_Init>
   Board_SPI_Init();
1a002968:	f7ff ff68 	bl	1a00283c <Board_SPI_Init>
   Board_I2C_Init();
1a00296c:	f7ff ff82 	bl	1a002874 <Board_I2C_Init>

   Board_LED_Init();
1a002970:	f7ff feea 	bl	1a002748 <Board_LED_Init>
   Board_TEC_Init();
1a002974:	f7ff ff0a 	bl	1a00278c <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a002978:	f000 f9a8 	bl	1a002ccc <SystemCoreClockUpdate>
1a00297c:	bd08      	pop	{r3, pc}
1a00297e:	bf00      	nop
1a002980:	400f4000 	.word	0x400f4000

1a002984 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a002984:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a002986:	b2c0      	uxtb	r0, r0
1a002988:	f7ff ff98 	bl	1a0028bc <Board_UARTPutChar>
1a00298c:	bd08      	pop	{r3, pc}

1a00298e <__stdio_getchar>:
}

int __stdio_getchar()
{
1a00298e:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a002990:	f7ff ff9e 	bl	1a0028d0 <Board_UARTGetChar>
}
1a002994:	bd08      	pop	{r3, pc}

1a002996 <__stdio_init>:

void __stdio_init()
{
1a002996:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a002998:	f7ff ff7e 	bl	1a002898 <Board_Debug_Init>
1a00299c:	bd08      	pop	{r3, pc}
1a00299e:	Address 0x000000001a00299e is out of bounds.


1a0029a0 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0029a0:	2300      	movs	r3, #0
1a0029a2:	2b1c      	cmp	r3, #28
1a0029a4:	d812      	bhi.n	1a0029cc <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0029a6:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0029a8:	4a09      	ldr	r2, [pc, #36]	; (1a0029d0 <Board_SetupMuxing+0x30>)
1a0029aa:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0029ae:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0029b2:	784a      	ldrb	r2, [r1, #1]
1a0029b4:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0029b6:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0029ba:	4906      	ldr	r1, [pc, #24]	; (1a0029d4 <Board_SetupMuxing+0x34>)
1a0029bc:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0029c0:	3301      	adds	r3, #1
1a0029c2:	2b1c      	cmp	r3, #28
1a0029c4:	d9f0      	bls.n	1a0029a8 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0029c6:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0029ca:	4770      	bx	lr
1a0029cc:	4770      	bx	lr
1a0029ce:	bf00      	nop
1a0029d0:	1a005254 	.word	0x1a005254
1a0029d4:	40086000 	.word	0x40086000

1a0029d8 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0029d8:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0029da:	4a17      	ldr	r2, [pc, #92]	; (1a002a38 <Board_SetupClocking+0x60>)
1a0029dc:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0029e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0029e4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0029e8:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0029ec:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0029f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0029f4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0029f8:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a0029fc:	2201      	movs	r2, #1
1a0029fe:	490f      	ldr	r1, [pc, #60]	; (1a002a3c <Board_SetupClocking+0x64>)
1a002a00:	2006      	movs	r0, #6
1a002a02:	f000 fc33 	bl	1a00326c <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002a06:	2400      	movs	r4, #0
1a002a08:	b14c      	cbz	r4, 1a002a1e <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a002a0a:	4b0b      	ldr	r3, [pc, #44]	; (1a002a38 <Board_SetupClocking+0x60>)
1a002a0c:	685a      	ldr	r2, [r3, #4]
1a002a0e:	f022 020c 	bic.w	r2, r2, #12
1a002a12:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002a14:	685a      	ldr	r2, [r3, #4]
1a002a16:	f042 0203 	orr.w	r2, r2, #3
1a002a1a:	605a      	str	r2, [r3, #4]
1a002a1c:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a002a1e:	4808      	ldr	r0, [pc, #32]	; (1a002a40 <Board_SetupClocking+0x68>)
1a002a20:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002a24:	2301      	movs	r3, #1
1a002a26:	788a      	ldrb	r2, [r1, #2]
1a002a28:	7849      	ldrb	r1, [r1, #1]
1a002a2a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002a2e:	f000 fb79 	bl	1a003124 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002a32:	3401      	adds	r4, #1
1a002a34:	e7e8      	b.n	1a002a08 <Board_SetupClocking+0x30>
1a002a36:	bf00      	nop
1a002a38:	40043000 	.word	0x40043000
1a002a3c:	0c28cb00 	.word	0x0c28cb00
1a002a40:	1a005250 	.word	0x1a005250

1a002a44 <Board_SystemInit>:
}


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002a44:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a002a46:	f7ff ffab 	bl	1a0029a0 <Board_SetupMuxing>
    Board_SetupClocking();
1a002a4a:	f7ff ffc5 	bl	1a0029d8 <Board_SetupClocking>
1a002a4e:	bd08      	pop	{r3, pc}

1a002a50 <Chip_RIT_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the RIT */
void Chip_RIT_Init(LPC_RITIMER_T *pRITimer)
{
1a002a50:	b510      	push	{r4, lr}
1a002a52:	4604      	mov	r4, r0
	Chip_Clock_EnableOpts(CLK_MX_RITIMER, true, true, 1);
1a002a54:	2301      	movs	r3, #1
1a002a56:	461a      	mov	r2, r3
1a002a58:	4619      	mov	r1, r3
1a002a5a:	20a0      	movs	r0, #160	; 0xa0
1a002a5c:	f000 fba8 	bl	1a0031b0 <Chip_Clock_EnableOpts>
	pRITimer->COMPVAL = 0xFFFFFFFF;
1a002a60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
1a002a64:	6023      	str	r3, [r4, #0]
	pRITimer->MASK  = 0x00000000;
1a002a66:	2300      	movs	r3, #0
1a002a68:	6063      	str	r3, [r4, #4]
	pRITimer->CTRL  = 0x0C;
1a002a6a:	220c      	movs	r2, #12
1a002a6c:	60a2      	str	r2, [r4, #8]
	pRITimer->COUNTER   = 0x00000000;
1a002a6e:	60e3      	str	r3, [r4, #12]
1a002a70:	bd10      	pop	{r4, pc}
1a002a72:	Address 0x000000001a002a72 is out of bounds.


1a002a74 <Chip_RIT_SetTimerInterval>:
	Chip_Clock_Disable(CLK_MX_RITIMER);
}

/* Set timer interval value */
void Chip_RIT_SetTimerInterval(LPC_RITIMER_T *pRITimer, uint32_t time_interval)
{
1a002a74:	b538      	push	{r3, r4, r5, lr}
1a002a76:	4604      	mov	r4, r0
1a002a78:	460d      	mov	r5, r1
	uint32_t cmp_value;

	/* Determine aapproximate compare value based on clock rate and passed interval */
	cmp_value = (Chip_Clock_GetRate(CLK_MX_RITIMER) / 1000) * time_interval;
1a002a7a:	20a0      	movs	r0, #160	; 0xa0
1a002a7c:	f000 fbd0 	bl	1a003220 <Chip_Clock_GetRate>
1a002a80:	4b05      	ldr	r3, [pc, #20]	; (1a002a98 <Chip_RIT_SetTimerInterval+0x24>)
1a002a82:	fba3 3000 	umull	r3, r0, r3, r0
1a002a86:	0980      	lsrs	r0, r0, #6
1a002a88:	fb05 f000 	mul.w	r0, r5, r0
	pRITimer->COMPVAL = val;
1a002a8c:	6020      	str	r0, [r4, #0]
	pRITimer->CTRL |= val;
1a002a8e:	68a3      	ldr	r3, [r4, #8]
1a002a90:	f043 0302 	orr.w	r3, r3, #2
1a002a94:	60a3      	str	r3, [r4, #8]
1a002a96:	bd38      	pop	{r3, r4, r5, pc}
1a002a98:	10624dd3 	.word	0x10624dd3

1a002a9c <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a002a9c:	4b09      	ldr	r3, [pc, #36]	; (1a002ac4 <Chip_UART_GetIndex+0x28>)
1a002a9e:	4298      	cmp	r0, r3
1a002aa0:	d009      	beq.n	1a002ab6 <Chip_UART_GetIndex+0x1a>
1a002aa2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a002aa6:	4298      	cmp	r0, r3
1a002aa8:	d007      	beq.n	1a002aba <Chip_UART_GetIndex+0x1e>
1a002aaa:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a002aae:	4298      	cmp	r0, r3
1a002ab0:	d005      	beq.n	1a002abe <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a002ab2:	2000      	movs	r0, #0
1a002ab4:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a002ab6:	2002      	movs	r0, #2
1a002ab8:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a002aba:	2003      	movs	r0, #3
1a002abc:	4770      	bx	lr
			return 1;
1a002abe:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a002ac0:	4770      	bx	lr
1a002ac2:	bf00      	nop
1a002ac4:	400c1000 	.word	0x400c1000

1a002ac8 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a002ac8:	b530      	push	{r4, r5, lr}
1a002aca:	b083      	sub	sp, #12
1a002acc:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a002ace:	f7ff ffe5 	bl	1a002a9c <Chip_UART_GetIndex>
1a002ad2:	2301      	movs	r3, #1
1a002ad4:	461a      	mov	r2, r3
1a002ad6:	4619      	mov	r1, r3
1a002ad8:	4d0e      	ldr	r5, [pc, #56]	; (1a002b14 <Chip_UART_Init+0x4c>)
1a002ada:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a002ade:	f000 fb67 	bl	1a0031b0 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a002ae2:	2307      	movs	r3, #7
1a002ae4:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a002ae6:	2300      	movs	r3, #0
1a002ae8:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a002aea:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a002aec:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a002aee:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a002af0:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a002af2:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a002af4:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a002af6:	4b08      	ldr	r3, [pc, #32]	; (1a002b18 <Chip_UART_Init+0x50>)
1a002af8:	429c      	cmp	r4, r3
1a002afa:	d006      	beq.n	1a002b0a <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a002afc:	2303      	movs	r3, #3
1a002afe:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a002b00:	2310      	movs	r3, #16
1a002b02:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a002b04:	9b01      	ldr	r3, [sp, #4]
}
1a002b06:	b003      	add	sp, #12
1a002b08:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a002b0a:	2300      	movs	r3, #0
1a002b0c:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a002b0e:	69a3      	ldr	r3, [r4, #24]
1a002b10:	9301      	str	r3, [sp, #4]
1a002b12:	e7f3      	b.n	1a002afc <Chip_UART_Init+0x34>
1a002b14:	1a0052d0 	.word	0x1a0052d0
1a002b18:	40082000 	.word	0x40082000

1a002b1c <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a002b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002b20:	b083      	sub	sp, #12
1a002b22:	4683      	mov	fp, r0
1a002b24:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002b26:	f7ff ffb9 	bl	1a002a9c <Chip_UART_GetIndex>
1a002b2a:	4b35      	ldr	r3, [pc, #212]	; (1a002c00 <Chip_UART_SetBaudFDR+0xe4>)
1a002b2c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002b30:	f000 fb76 	bl	1a003220 <Chip_Clock_GetRate>
1a002b34:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a002b36:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a002b3a:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a002b3c:	2300      	movs	r3, #0
1a002b3e:	9301      	str	r3, [sp, #4]
1a002b40:	46a2      	mov	sl, r4
1a002b42:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a002b44:	e02a      	b.n	1a002b9c <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a002b46:	4243      	negs	r3, r0
				div ++;
1a002b48:	1c4a      	adds	r2, r1, #1
1a002b4a:	e017      	b.n	1a002b7c <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a002b4c:	b30b      	cbz	r3, 1a002b92 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a002b4e:	461f      	mov	r7, r3
			sd = d;
1a002b50:	9501      	str	r5, [sp, #4]
			sm = m;
1a002b52:	46a2      	mov	sl, r4
			sdiv = div;
1a002b54:	4691      	mov	r9, r2
		for (d = 0; d < m; d++) {
1a002b56:	3501      	adds	r5, #1
1a002b58:	42ac      	cmp	r4, r5
1a002b5a:	d91e      	bls.n	1a002b9a <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a002b5c:	0933      	lsrs	r3, r6, #4
1a002b5e:	0730      	lsls	r0, r6, #28
1a002b60:	fba4 0100 	umull	r0, r1, r4, r0
1a002b64:	fb04 1103 	mla	r1, r4, r3, r1
1a002b68:	1962      	adds	r2, r4, r5
1a002b6a:	fb08 f202 	mul.w	r2, r8, r2
1a002b6e:	2300      	movs	r3, #0
1a002b70:	f000 fd3c 	bl	1a0035ec <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a002b74:	4603      	mov	r3, r0
			div = (uint32_t) (dval >> 32);
1a002b76:	460a      	mov	r2, r1
			if ((int)diff < 0) {
1a002b78:	2800      	cmp	r0, #0
1a002b7a:	dbe4      	blt.n	1a002b46 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a002b7c:	429f      	cmp	r7, r3
1a002b7e:	d3ea      	bcc.n	1a002b56 <Chip_UART_SetBaudFDR+0x3a>
1a002b80:	2a00      	cmp	r2, #0
1a002b82:	d0e8      	beq.n	1a002b56 <Chip_UART_SetBaudFDR+0x3a>
1a002b84:	0c11      	lsrs	r1, r2, #16
1a002b86:	d1e6      	bne.n	1a002b56 <Chip_UART_SetBaudFDR+0x3a>
1a002b88:	2a02      	cmp	r2, #2
1a002b8a:	d8df      	bhi.n	1a002b4c <Chip_UART_SetBaudFDR+0x30>
1a002b8c:	2d00      	cmp	r5, #0
1a002b8e:	d1e2      	bne.n	1a002b56 <Chip_UART_SetBaudFDR+0x3a>
1a002b90:	e7dc      	b.n	1a002b4c <Chip_UART_SetBaudFDR+0x30>
			odiff = diff;
1a002b92:	461f      	mov	r7, r3
			sd = d;
1a002b94:	9501      	str	r5, [sp, #4]
			sm = m;
1a002b96:	46a2      	mov	sl, r4
			sdiv = div;
1a002b98:	4691      	mov	r9, r2
	for (m = 1; odiff && m < 16; m++) {
1a002b9a:	3401      	adds	r4, #1
1a002b9c:	b11f      	cbz	r7, 1a002ba6 <Chip_UART_SetBaudFDR+0x8a>
1a002b9e:	2c0f      	cmp	r4, #15
1a002ba0:	d801      	bhi.n	1a002ba6 <Chip_UART_SetBaudFDR+0x8a>
1a002ba2:	2500      	movs	r5, #0
1a002ba4:	e7d8      	b.n	1a002b58 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a002ba6:	f1b9 0f00 	cmp.w	r9, #0
1a002baa:	d024      	beq.n	1a002bf6 <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002bac:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002bb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002bb4:	f8cb 300c 	str.w	r3, [fp, #12]
1a002bb8:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a002bbc:	f8cb 3000 	str.w	r3, [fp]
1a002bc0:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a002bc4:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002bc8:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002bcc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002bd0:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002bd4:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a002bd8:	b2db      	uxtb	r3, r3
1a002bda:	9901      	ldr	r1, [sp, #4]
1a002bdc:	f001 020f 	and.w	r2, r1, #15
1a002be0:	4313      	orrs	r3, r2
1a002be2:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a002be6:	0933      	lsrs	r3, r6, #4
1a002be8:	fb03 f30a 	mul.w	r3, r3, sl
1a002bec:	448a      	add	sl, r1
1a002bee:	fb0a f909 	mul.w	r9, sl, r9
1a002bf2:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a002bf6:	4648      	mov	r0, r9
1a002bf8:	b003      	add	sp, #12
1a002bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a002bfe:	bf00      	nop
1a002c00:	1a0052c8 	.word	0x1a0052c8

1a002c04 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a002c04:	4b03      	ldr	r3, [pc, #12]	; (1a002c14 <Chip_ADC_GetClockIndex+0x10>)
1a002c06:	4298      	cmp	r0, r3
1a002c08:	d001      	beq.n	1a002c0e <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a002c0a:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a002c0c:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a002c0e:	2004      	movs	r0, #4
1a002c10:	4770      	bx	lr
1a002c12:	bf00      	nop
1a002c14:	400e4000 	.word	0x400e4000

1a002c18 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a002c18:	b570      	push	{r4, r5, r6, lr}
1a002c1a:	460d      	mov	r5, r1
1a002c1c:	4614      	mov	r4, r2
1a002c1e:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a002c20:	f7ff fff0 	bl	1a002c04 <Chip_ADC_GetClockIndex>
1a002c24:	f000 fafc 	bl	1a003220 <Chip_Clock_GetRate>
	if (burstMode) {
1a002c28:	b965      	cbnz	r5, 1a002c44 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a002c2a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a002c2e:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a002c32:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a002c36:	0064      	lsls	r4, r4, #1
1a002c38:	fbb0 f0f4 	udiv	r0, r0, r4
1a002c3c:	b2c0      	uxtb	r0, r0
1a002c3e:	3801      	subs	r0, #1
	return div;
}
1a002c40:	b2c0      	uxtb	r0, r0
1a002c42:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a002c44:	fb04 f406 	mul.w	r4, r4, r6
1a002c48:	e7f3      	b.n	1a002c32 <getClkDiv+0x1a>
1a002c4a:	Address 0x000000001a002c4a is out of bounds.


1a002c4c <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a002c4c:	b538      	push	{r3, r4, r5, lr}
1a002c4e:	4605      	mov	r5, r0
1a002c50:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a002c52:	f7ff ffd7 	bl	1a002c04 <Chip_ADC_GetClockIndex>
1a002c56:	2301      	movs	r3, #1
1a002c58:	461a      	mov	r2, r3
1a002c5a:	4619      	mov	r1, r3
1a002c5c:	f000 faa8 	bl	1a0031b0 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a002c60:	2100      	movs	r1, #0
1a002c62:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a002c64:	4a08      	ldr	r2, [pc, #32]	; (1a002c88 <Chip_ADC_Init+0x3c>)
1a002c66:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a002c68:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a002c6a:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a002c6c:	230b      	movs	r3, #11
1a002c6e:	4628      	mov	r0, r5
1a002c70:	f7ff ffd2 	bl	1a002c18 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002c74:	0200      	lsls	r0, r0, #8
1a002c76:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002c7a:	7923      	ldrb	r3, [r4, #4]
1a002c7c:	045b      	lsls	r3, r3, #17
1a002c7e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a002c82:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a002c84:	6028      	str	r0, [r5, #0]
1a002c86:	bd38      	pop	{r3, r4, r5, pc}
1a002c88:	00061a80 	.word	0x00061a80

1a002c8c <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a002c8c:	b570      	push	{r4, r5, r6, lr}
1a002c8e:	4605      	mov	r5, r0
1a002c90:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a002c92:	6804      	ldr	r4, [r0, #0]
1a002c94:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a002c98:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002c9c:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a002c9e:	790b      	ldrb	r3, [r1, #4]
1a002ca0:	f1c3 030b 	rsb	r3, r3, #11
1a002ca4:	b2db      	uxtb	r3, r3
1a002ca6:	7949      	ldrb	r1, [r1, #5]
1a002ca8:	f7ff ffb6 	bl	1a002c18 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002cac:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002cb0:	7934      	ldrb	r4, [r6, #4]
1a002cb2:	0464      	lsls	r4, r4, #17
1a002cb4:	f404 2460 	and.w	r4, r4, #917504	; 0xe0000
1a002cb8:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a002cba:	6028      	str	r0, [r5, #0]
1a002cbc:	bd70      	pop	{r4, r5, r6, pc}

1a002cbe <Chip_ADC_SetResolution>:
}

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a002cbe:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a002cc0:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a002cc2:	680a      	ldr	r2, [r1, #0]
1a002cc4:	f7ff ffe2 	bl	1a002c8c <Chip_ADC_SetSampleRate>
1a002cc8:	bd08      	pop	{r3, pc}
1a002cca:	Address 0x000000001a002cca is out of bounds.


1a002ccc <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a002ccc:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a002cce:	2069      	movs	r0, #105	; 0x69
1a002cd0:	f000 faa6 	bl	1a003220 <Chip_Clock_GetRate>
1a002cd4:	4b01      	ldr	r3, [pc, #4]	; (1a002cdc <SystemCoreClockUpdate+0x10>)
1a002cd6:	6018      	str	r0, [r3, #0]
1a002cd8:	bd08      	pop	{r3, pc}
1a002cda:	bf00      	nop
1a002cdc:	10002c14 	.word	0x10002c14

1a002ce0 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002ce0:	b5f0      	push	{r4, r5, r6, r7, lr}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a002ce2:	680b      	ldr	r3, [r1, #0]
1a002ce4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002ce8:	d002      	beq.n	1a002cf0 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a002cea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002cee:	600b      	str	r3, [r1, #0]
1a002cf0:	4607      	mov	r7, r0
1a002cf2:	2501      	movs	r5, #1
1a002cf4:	e03b      	b.n	1a002d6e <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a002cf6:	694b      	ldr	r3, [r1, #20]
1a002cf8:	fb03 f302 	mul.w	r3, r3, r2
1a002cfc:	fbb3 f3f5 	udiv	r3, r3, r5
1a002d00:	e014      	b.n	1a002d2c <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a002d02:	461c      	mov	r4, r3
1a002d04:	e020      	b.n	1a002d48 <pll_calc_divs+0x68>
		return -val;
1a002d06:	f1ce 0e00 	rsb	lr, lr, #0
1a002d0a:	e020      	b.n	1a002d4e <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a002d0c:	3201      	adds	r2, #1
1a002d0e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a002d12:	dc26      	bgt.n	1a002d62 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a002d14:	680c      	ldr	r4, [r1, #0]
1a002d16:	f014 0f40 	tst.w	r4, #64	; 0x40
1a002d1a:	d0ec      	beq.n	1a002cf6 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a002d1c:	1c73      	adds	r3, r6, #1
1a002d1e:	fa02 fe03 	lsl.w	lr, r2, r3
1a002d22:	694b      	ldr	r3, [r1, #20]
1a002d24:	fb03 f30e 	mul.w	r3, r3, lr
1a002d28:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a002d2c:	f8df e048 	ldr.w	lr, [pc, #72]	; 1a002d78 <pll_calc_divs+0x98>
1a002d30:	4573      	cmp	r3, lr
1a002d32:	d9eb      	bls.n	1a002d0c <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a002d34:	f8df e044 	ldr.w	lr, [pc, #68]	; 1a002d7c <pll_calc_divs+0x9c>
1a002d38:	4573      	cmp	r3, lr
1a002d3a:	d812      	bhi.n	1a002d62 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a002d3c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002d40:	d1df      	bne.n	1a002d02 <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a002d42:	1c74      	adds	r4, r6, #1
1a002d44:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a002d48:	ebb0 0e04 	subs.w	lr, r0, r4
1a002d4c:	d4db      	bmi.n	1a002d06 <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a002d4e:	4577      	cmp	r7, lr
1a002d50:	d9dc      	bls.n	1a002d0c <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a002d52:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002d54:	1c77      	adds	r7, r6, #1
1a002d56:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a002d58:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a002d5a:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a002d5c:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a002d5e:	4677      	mov	r7, lr
1a002d60:	e7d4      	b.n	1a002d0c <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a002d62:	3601      	adds	r6, #1
1a002d64:	2e03      	cmp	r6, #3
1a002d66:	dc01      	bgt.n	1a002d6c <pll_calc_divs+0x8c>
1a002d68:	2201      	movs	r2, #1
1a002d6a:	e7d0      	b.n	1a002d0e <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a002d6c:	3501      	adds	r5, #1
1a002d6e:	2d04      	cmp	r5, #4
1a002d70:	dc01      	bgt.n	1a002d76 <pll_calc_divs+0x96>
1a002d72:	2600      	movs	r6, #0
1a002d74:	e7f6      	b.n	1a002d64 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a002d76:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a002d78:	094c5eff 	.word	0x094c5eff
1a002d7c:	1312d000 	.word	0x1312d000

1a002d80 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002d80:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002d82:	b099      	sub	sp, #100	; 0x64
1a002d84:	4605      	mov	r5, r0
1a002d86:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a002d88:	2260      	movs	r2, #96	; 0x60
1a002d8a:	2100      	movs	r1, #0
1a002d8c:	4668      	mov	r0, sp
1a002d8e:	f001 f8b7 	bl	1a003f00 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a002d92:	2380      	movs	r3, #128	; 0x80
1a002d94:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a002d96:	6963      	ldr	r3, [r4, #20]
1a002d98:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a002d9a:	7923      	ldrb	r3, [r4, #4]
1a002d9c:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002da0:	4669      	mov	r1, sp
1a002da2:	4628      	mov	r0, r5
1a002da4:	f7ff ff9c 	bl	1a002ce0 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a002da8:	9b06      	ldr	r3, [sp, #24]
1a002daa:	429d      	cmp	r5, r3
1a002dac:	d027      	beq.n	1a002dfe <pll_get_frac+0x7e>
	if (val < 0)
1a002dae:	1aeb      	subs	r3, r5, r3
1a002db0:	d42e      	bmi.n	1a002e10 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a002db2:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a002db4:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a002db6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002dba:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002dbc:	6963      	ldr	r3, [r4, #20]
1a002dbe:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a002dc0:	7923      	ldrb	r3, [r4, #4]
1a002dc2:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a002dc6:	a910      	add	r1, sp, #64	; 0x40
1a002dc8:	4628      	mov	r0, r5
1a002dca:	f7ff ff89 	bl	1a002ce0 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002dce:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002dd0:	429d      	cmp	r5, r3
1a002dd2:	d01f      	beq.n	1a002e14 <pll_get_frac+0x94>
	if (val < 0)
1a002dd4:	1aeb      	subs	r3, r5, r3
1a002dd6:	d425      	bmi.n	1a002e24 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a002dd8:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a002dda:	4b2b      	ldr	r3, [pc, #172]	; (1a002e88 <pll_get_frac+0x108>)
1a002ddc:	429d      	cmp	r5, r3
1a002dde:	d923      	bls.n	1a002e28 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a002de0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a002de2:	1aed      	subs	r5, r5, r3
1a002de4:	d433      	bmi.n	1a002e4e <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a002de6:	42ae      	cmp	r6, r5
1a002de8:	dc3b      	bgt.n	1a002e62 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a002dea:	42be      	cmp	r6, r7
1a002dec:	dc31      	bgt.n	1a002e52 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a002dee:	466d      	mov	r5, sp
1a002df0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002df2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002df4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002df8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002dfc:	e006      	b.n	1a002e0c <pll_get_frac+0x8c>
		*ppll = pll[0];
1a002dfe:	466d      	mov	r5, sp
1a002e00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e04:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a002e0c:	b019      	add	sp, #100	; 0x64
1a002e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a002e10:	425b      	negs	r3, r3
1a002e12:	e7ce      	b.n	1a002db2 <pll_get_frac+0x32>
		*ppll = pll[2];
1a002e14:	ad10      	add	r5, sp, #64	; 0x40
1a002e16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e1a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e1e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a002e22:	e7f3      	b.n	1a002e0c <pll_get_frac+0x8c>
		return -val;
1a002e24:	425b      	negs	r3, r3
1a002e26:	e7d7      	b.n	1a002dd8 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a002e28:	2340      	movs	r3, #64	; 0x40
1a002e2a:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a002e2c:	6963      	ldr	r3, [r4, #20]
1a002e2e:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a002e30:	a908      	add	r1, sp, #32
1a002e32:	4628      	mov	r0, r5
1a002e34:	f7ff ff54 	bl	1a002ce0 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a002e38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a002e3a:	429d      	cmp	r5, r3
1a002e3c:	d1d0      	bne.n	1a002de0 <pll_get_frac+0x60>
			*ppll = pll[1];
1a002e3e:	ad08      	add	r5, sp, #32
1a002e40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e44:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002e4c:	e7de      	b.n	1a002e0c <pll_get_frac+0x8c>
		return -val;
1a002e4e:	426d      	negs	r5, r5
1a002e50:	e7c9      	b.n	1a002de6 <pll_get_frac+0x66>
			*ppll = pll[2];
1a002e52:	ad10      	add	r5, sp, #64	; 0x40
1a002e54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e58:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002e60:	e7d4      	b.n	1a002e0c <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a002e62:	42af      	cmp	r7, r5
1a002e64:	db07      	blt.n	1a002e76 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a002e66:	ad08      	add	r5, sp, #32
1a002e68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e6c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002e74:	e7ca      	b.n	1a002e0c <pll_get_frac+0x8c>
			*ppll = pll[2];
1a002e76:	ad10      	add	r5, sp, #64	; 0x40
1a002e78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002e7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002e7c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002e80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002e84:	e7c2      	b.n	1a002e0c <pll_get_frac+0x8c>
1a002e86:	bf00      	nop
1a002e88:	068e7780 	.word	0x068e7780

1a002e8c <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002e8c:	b430      	push	{r4, r5}
1a002e8e:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002e90:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a002e92:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002e94:	e000      	b.n	1a002e98 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a002e96:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002e98:	281c      	cmp	r0, #28
1a002e9a:	d118      	bne.n	1a002ece <Chip_Clock_FindBaseClock+0x42>
1a002e9c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002ea0:	0051      	lsls	r1, r2, #1
1a002ea2:	4a0c      	ldr	r2, [pc, #48]	; (1a002ed4 <Chip_Clock_FindBaseClock+0x48>)
1a002ea4:	440a      	add	r2, r1
1a002ea6:	7914      	ldrb	r4, [r2, #4]
1a002ea8:	42a0      	cmp	r0, r4
1a002eaa:	d010      	beq.n	1a002ece <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002eac:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a002eb0:	004a      	lsls	r2, r1, #1
1a002eb2:	4908      	ldr	r1, [pc, #32]	; (1a002ed4 <Chip_Clock_FindBaseClock+0x48>)
1a002eb4:	5a8a      	ldrh	r2, [r1, r2]
1a002eb6:	42aa      	cmp	r2, r5
1a002eb8:	d8ed      	bhi.n	1a002e96 <Chip_Clock_FindBaseClock+0xa>
1a002eba:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002ebe:	0051      	lsls	r1, r2, #1
1a002ec0:	4a04      	ldr	r2, [pc, #16]	; (1a002ed4 <Chip_Clock_FindBaseClock+0x48>)
1a002ec2:	440a      	add	r2, r1
1a002ec4:	8852      	ldrh	r2, [r2, #2]
1a002ec6:	4295      	cmp	r5, r2
1a002ec8:	d8e5      	bhi.n	1a002e96 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a002eca:	4620      	mov	r0, r4
1a002ecc:	e7e4      	b.n	1a002e98 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a002ece:	bc30      	pop	{r4, r5}
1a002ed0:	4770      	bx	lr
1a002ed2:	bf00      	nop
1a002ed4:	1a0052e4 	.word	0x1a0052e4

1a002ed8 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a002ed8:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a002eda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002ede:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002ee0:	4a0d      	ldr	r2, [pc, #52]	; (1a002f18 <Chip_Clock_EnableCrystal+0x40>)
1a002ee2:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a002ee4:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a002ee8:	6992      	ldr	r2, [r2, #24]
1a002eea:	4291      	cmp	r1, r2
1a002eec:	d001      	beq.n	1a002ef2 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002eee:	4a0a      	ldr	r2, [pc, #40]	; (1a002f18 <Chip_Clock_EnableCrystal+0x40>)
1a002ef0:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a002ef2:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a002ef6:	4a09      	ldr	r2, [pc, #36]	; (1a002f1c <Chip_Clock_EnableCrystal+0x44>)
1a002ef8:	6811      	ldr	r1, [r2, #0]
1a002efa:	4a09      	ldr	r2, [pc, #36]	; (1a002f20 <Chip_Clock_EnableCrystal+0x48>)
1a002efc:	4291      	cmp	r1, r2
1a002efe:	d901      	bls.n	1a002f04 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a002f00:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002f04:	4a04      	ldr	r2, [pc, #16]	; (1a002f18 <Chip_Clock_EnableCrystal+0x40>)
1a002f06:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a002f08:	9b01      	ldr	r3, [sp, #4]
1a002f0a:	1e5a      	subs	r2, r3, #1
1a002f0c:	9201      	str	r2, [sp, #4]
1a002f0e:	2b00      	cmp	r3, #0
1a002f10:	d1fa      	bne.n	1a002f08 <Chip_Clock_EnableCrystal+0x30>
}
1a002f12:	b002      	add	sp, #8
1a002f14:	4770      	bx	lr
1a002f16:	bf00      	nop
1a002f18:	40050000 	.word	0x40050000
1a002f1c:	1a00524c 	.word	0x1a00524c
1a002f20:	01312cff 	.word	0x01312cff

1a002f24 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a002f24:	3012      	adds	r0, #18
1a002f26:	4b05      	ldr	r3, [pc, #20]	; (1a002f3c <Chip_Clock_GetDividerSource+0x18>)
1a002f28:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a002f2c:	f010 0f01 	tst.w	r0, #1
1a002f30:	d001      	beq.n	1a002f36 <Chip_Clock_GetDividerSource+0x12>
		return CLKINPUT_PD;
1a002f32:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a002f34:	4770      	bx	lr
	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002f36:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002f3a:	4770      	bx	lr
1a002f3c:	40050000 	.word	0x40050000

1a002f40 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002f40:	f100 0212 	add.w	r2, r0, #18
1a002f44:	4b03      	ldr	r3, [pc, #12]	; (1a002f54 <Chip_Clock_GetDividerDivisor+0x14>)
1a002f46:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002f4a:	4b03      	ldr	r3, [pc, #12]	; (1a002f58 <Chip_Clock_GetDividerDivisor+0x18>)
1a002f4c:	5c18      	ldrb	r0, [r3, r0]
}
1a002f4e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a002f52:	4770      	bx	lr
1a002f54:	40050000 	.word	0x40050000
1a002f58:	1a0052dc 	.word	0x1a0052dc

1a002f5c <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002f5c:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002f5e:	2810      	cmp	r0, #16
1a002f60:	d80a      	bhi.n	1a002f78 <Chip_Clock_GetClockInputHz+0x1c>
1a002f62:	e8df f000 	tbb	[pc, r0]
1a002f66:	0b44      	.short	0x0b44
1a002f68:	0921180d 	.word	0x0921180d
1a002f6c:	2d2a2724 	.word	0x2d2a2724
1a002f70:	34300909 	.word	0x34300909
1a002f74:	3c38      	.short	0x3c38
1a002f76:	40          	.byte	0x40
1a002f77:	00          	.byte	0x00
	uint32_t rate = 0;
1a002f78:	2000      	movs	r0, #0
1a002f7a:	bd08      	pop	{r3, pc}
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a002f7c:	481e      	ldr	r0, [pc, #120]	; (1a002ff8 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002f7e:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002f80:	4b1e      	ldr	r3, [pc, #120]	; (1a002ffc <Chip_Clock_GetClockInputHz+0xa0>)
1a002f82:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002f86:	f003 0307 	and.w	r3, r3, #7
1a002f8a:	2b04      	cmp	r3, #4
1a002f8c:	d001      	beq.n	1a002f92 <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a002f8e:	481c      	ldr	r0, [pc, #112]	; (1a003000 <Chip_Clock_GetClockInputHz+0xa4>)
1a002f90:	bd08      	pop	{r3, pc}
	uint32_t rate = 0;
1a002f92:	2000      	movs	r0, #0
1a002f94:	bd08      	pop	{r3, pc}
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002f96:	4b19      	ldr	r3, [pc, #100]	; (1a002ffc <Chip_Clock_GetClockInputHz+0xa0>)
1a002f98:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002f9c:	f003 0307 	and.w	r3, r3, #7
1a002fa0:	2b04      	cmp	r3, #4
1a002fa2:	d027      	beq.n	1a002ff4 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a002fa4:	4816      	ldr	r0, [pc, #88]	; (1a003000 <Chip_Clock_GetClockInputHz+0xa4>)
1a002fa6:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a002fa8:	4b16      	ldr	r3, [pc, #88]	; (1a003004 <Chip_Clock_GetClockInputHz+0xa8>)
1a002faa:	6818      	ldr	r0, [r3, #0]
		break;
1a002fac:	bd08      	pop	{r3, pc}

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a002fae:	4b16      	ldr	r3, [pc, #88]	; (1a003008 <Chip_Clock_GetClockInputHz+0xac>)
1a002fb0:	6818      	ldr	r0, [r3, #0]
		break;
1a002fb2:	bd08      	pop	{r3, pc}

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a002fb4:	4b15      	ldr	r3, [pc, #84]	; (1a00300c <Chip_Clock_GetClockInputHz+0xb0>)
1a002fb6:	6818      	ldr	r0, [r3, #0]
		break;
1a002fb8:	bd08      	pop	{r3, pc}

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a002fba:	4b14      	ldr	r3, [pc, #80]	; (1a00300c <Chip_Clock_GetClockInputHz+0xb0>)
1a002fbc:	6858      	ldr	r0, [r3, #4]
		break;
1a002fbe:	bd08      	pop	{r3, pc}

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a002fc0:	f000 f868 	bl	1a003094 <Chip_Clock_GetMainPLLHz>
		break;
1a002fc4:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a002fc6:	2100      	movs	r1, #0
1a002fc8:	f000 f89a 	bl	1a003100 <Chip_Clock_GetDivRate>
		break;
1a002fcc:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002fce:	2101      	movs	r1, #1
1a002fd0:	f000 f896 	bl	1a003100 <Chip_Clock_GetDivRate>
		break;
1a002fd4:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a002fd6:	2102      	movs	r1, #2
1a002fd8:	f000 f892 	bl	1a003100 <Chip_Clock_GetDivRate>
		break;
1a002fdc:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002fde:	2103      	movs	r1, #3
1a002fe0:	f000 f88e 	bl	1a003100 <Chip_Clock_GetDivRate>
		break;
1a002fe4:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a002fe6:	2104      	movs	r1, #4
1a002fe8:	f000 f88a 	bl	1a003100 <Chip_Clock_GetDivRate>
		break;
1a002fec:	bd08      	pop	{r3, pc}
		rate = CRYSTAL_32K_FREQ_IN;
1a002fee:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a002ff2:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a002ff4:	4806      	ldr	r0, [pc, #24]	; (1a003010 <Chip_Clock_GetClockInputHz+0xb4>)
	default:
		break;
	}

	return rate;
}
1a002ff6:	bd08      	pop	{r3, pc}
1a002ff8:	00b71b00 	.word	0x00b71b00
1a002ffc:	40043000 	.word	0x40043000
1a003000:	017d7840 	.word	0x017d7840
1a003004:	1a005220 	.word	0x1a005220
1a003008:	1a00524c 	.word	0x1a00524c
1a00300c:	10002bbc 	.word	0x10002bbc
1a003010:	02faf080 	.word	0x02faf080

1a003014 <Chip_Clock_CalcMainPLLValue>:
{
1a003014:	b538      	push	{r3, r4, r5, lr}
1a003016:	4605      	mov	r5, r0
1a003018:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a00301a:	7908      	ldrb	r0, [r1, #4]
1a00301c:	f7ff ff9e 	bl	1a002f5c <Chip_Clock_GetClockInputHz>
1a003020:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a003022:	4b19      	ldr	r3, [pc, #100]	; (1a003088 <Chip_Clock_CalcMainPLLValue+0x74>)
1a003024:	442b      	add	r3, r5
1a003026:	4a19      	ldr	r2, [pc, #100]	; (1a00308c <Chip_Clock_CalcMainPLLValue+0x78>)
1a003028:	4293      	cmp	r3, r2
1a00302a:	d821      	bhi.n	1a003070 <Chip_Clock_CalcMainPLLValue+0x5c>
1a00302c:	b318      	cbz	r0, 1a003076 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00302e:	2380      	movs	r3, #128	; 0x80
1a003030:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a003032:	2300      	movs	r3, #0
1a003034:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a003036:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a003038:	fbb5 f3f0 	udiv	r3, r5, r0
1a00303c:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00303e:	4a14      	ldr	r2, [pc, #80]	; (1a003090 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a003040:	4295      	cmp	r5, r2
1a003042:	d903      	bls.n	1a00304c <Chip_Clock_CalcMainPLLValue+0x38>
1a003044:	fb03 f000 	mul.w	r0, r3, r0
1a003048:	4285      	cmp	r5, r0
1a00304a:	d007      	beq.n	1a00305c <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a00304c:	4621      	mov	r1, r4
1a00304e:	4628      	mov	r0, r5
1a003050:	f7ff fe96 	bl	1a002d80 <pll_get_frac>
		if (!ppll->nsel) {
1a003054:	68a3      	ldr	r3, [r4, #8]
1a003056:	b18b      	cbz	r3, 1a00307c <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a003058:	3b01      	subs	r3, #1
1a00305a:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a00305c:	6923      	ldr	r3, [r4, #16]
1a00305e:	b183      	cbz	r3, 1a003082 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a003060:	68e2      	ldr	r2, [r4, #12]
1a003062:	b10a      	cbz	r2, 1a003068 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a003064:	3a01      	subs	r2, #1
1a003066:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a003068:	3b01      	subs	r3, #1
1a00306a:	6123      	str	r3, [r4, #16]
	return 0;
1a00306c:	2000      	movs	r0, #0
1a00306e:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a003070:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003074:	bd38      	pop	{r3, r4, r5, pc}
1a003076:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00307a:	bd38      	pop	{r3, r4, r5, pc}
			return -1;
1a00307c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003080:	bd38      	pop	{r3, r4, r5, pc}
		return - 1;
1a003082:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a003086:	bd38      	pop	{r3, r4, r5, pc}
1a003088:	ff6b3a10 	.word	0xff6b3a10
1a00308c:	0b940510 	.word	0x0b940510
1a003090:	094c5eff 	.word	0x094c5eff

1a003094 <Chip_Clock_GetMainPLLHz>:
{
1a003094:	b530      	push	{r4, r5, lr}
1a003096:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a003098:	4d17      	ldr	r5, [pc, #92]	; (1a0030f8 <Chip_Clock_GetMainPLLHz+0x64>)
1a00309a:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a00309c:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0030a0:	f7ff ff5c 	bl	1a002f5c <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a0030a4:	4b15      	ldr	r3, [pc, #84]	; (1a0030fc <Chip_Clock_GetMainPLLHz+0x68>)
1a0030a6:	681b      	ldr	r3, [r3, #0]
1a0030a8:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a0030aa:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0030ac:	f013 0f01 	tst.w	r3, #1
1a0030b0:	d01f      	beq.n	1a0030f2 <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a0030b2:	f3c4 4207 	ubfx	r2, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a0030b6:	f3c4 3301 	ubfx	r3, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a0030ba:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a0030be:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a0030c2:	3201      	adds	r2, #1
	n = nsel + 1;
1a0030c4:	3301      	adds	r3, #1
	p = ptab[psel];
1a0030c6:	f10d 0e08 	add.w	lr, sp, #8
1a0030ca:	4471      	add	r1, lr
1a0030cc:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a0030d0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0030d4:	d108      	bne.n	1a0030e8 <Chip_Clock_GetMainPLLHz+0x54>
1a0030d6:	b93d      	cbnz	r5, 1a0030e8 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a0030d8:	0049      	lsls	r1, r1, #1
1a0030da:	fbb2 f2f1 	udiv	r2, r2, r1
1a0030de:	fbb0 f0f3 	udiv	r0, r0, r3
1a0030e2:	fb00 f002 	mul.w	r0, r0, r2
1a0030e6:	e005      	b.n	1a0030f4 <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a0030e8:	fbb0 f0f3 	udiv	r0, r0, r3
1a0030ec:	fb00 f002 	mul.w	r0, r0, r2
1a0030f0:	e000      	b.n	1a0030f4 <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a0030f2:	2000      	movs	r0, #0
}
1a0030f4:	b003      	add	sp, #12
1a0030f6:	bd30      	pop	{r4, r5, pc}
1a0030f8:	40050000 	.word	0x40050000
1a0030fc:	1a0052d8 	.word	0x1a0052d8

1a003100 <Chip_Clock_GetDivRate>:
{
1a003100:	b538      	push	{r3, r4, r5, lr}
1a003102:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a003104:	4608      	mov	r0, r1
1a003106:	f7ff ff0d 	bl	1a002f24 <Chip_Clock_GetDividerSource>
1a00310a:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a00310c:	4620      	mov	r0, r4
1a00310e:	f7ff ff17 	bl	1a002f40 <Chip_Clock_GetDividerDivisor>
1a003112:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a003114:	4628      	mov	r0, r5
1a003116:	f7ff ff21 	bl	1a002f5c <Chip_Clock_GetClockInputHz>
1a00311a:	3401      	adds	r4, #1
}
1a00311c:	fbb0 f0f4 	udiv	r0, r0, r4
1a003120:	bd38      	pop	{r3, r4, r5, pc}
1a003122:	Address 0x000000001a003122 is out of bounds.


1a003124 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a003124:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a003126:	f100 0416 	add.w	r4, r0, #22
1a00312a:	00a4      	lsls	r4, r4, #2
1a00312c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a003130:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a003134:	6865      	ldr	r5, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a003136:	281b      	cmp	r0, #27
1a003138:	d813      	bhi.n	1a003162 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a00313a:	2911      	cmp	r1, #17
1a00313c:	d01a      	beq.n	1a003174 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00313e:	4c0e      	ldr	r4, [pc, #56]	; (1a003178 <Chip_Clock_SetBaseClock+0x54>)
1a003140:	402c      	ands	r4, r5

			if (autoblocken) {
1a003142:	b10a      	cbz	r2, 1a003148 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a003144:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
			}
			if (powerdn) {
1a003148:	b10b      	cbz	r3, 1a00314e <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a00314a:	f044 0401 	orr.w	r4, r4, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a00314e:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a003152:	3016      	adds	r0, #22
1a003154:	0080      	lsls	r0, r0, #2
1a003156:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00315a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00315e:	6044      	str	r4, [r0, #4]
1a003160:	e008      	b.n	1a003174 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a003162:	f045 0501 	orr.w	r5, r5, #1
1a003166:	3016      	adds	r0, #22
1a003168:	0080      	lsls	r0, r0, #2
1a00316a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00316e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a003172:	6045      	str	r5, [r0, #4]
	}
}
1a003174:	bc30      	pop	{r4, r5}
1a003176:	4770      	bx	lr
1a003178:	e0fff7fe 	.word	0xe0fff7fe

1a00317c <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a00317c:	281b      	cmp	r0, #27
1a00317e:	d901      	bls.n	1a003184 <Chip_Clock_GetBaseClock+0x8>
		return CLKINPUT_PD;
1a003180:	2011      	movs	r0, #17
1a003182:	4770      	bx	lr
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a003184:	3016      	adds	r0, #22
1a003186:	0080      	lsls	r0, r0, #2
1a003188:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00318c:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a003190:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a003192:	f010 0f01 	tst.w	r0, #1
1a003196:	d001      	beq.n	1a00319c <Chip_Clock_GetBaseClock+0x20>
		return CLKINPUT_PD;
1a003198:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a00319a:	4770      	bx	lr
	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00319c:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0031a0:	4770      	bx	lr

1a0031a2 <Chip_Clock_GetBaseClocktHz>:
{
1a0031a2:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0031a4:	f7ff ffea 	bl	1a00317c <Chip_Clock_GetBaseClock>
1a0031a8:	f7ff fed8 	bl	1a002f5c <Chip_Clock_GetClockInputHz>
}
1a0031ac:	bd08      	pop	{r3, pc}
1a0031ae:	Address 0x000000001a0031ae is out of bounds.


1a0031b0 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a0031b0:	b969      	cbnz	r1, 1a0031ce <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a0031b2:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a0031b4:	b10a      	cbz	r2, 1a0031ba <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a0031b6:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0031ba:	2b02      	cmp	r3, #2
1a0031bc:	d009      	beq.n	1a0031d2 <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0031be:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0031c2:	d209      	bcs.n	1a0031d8 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0031c4:	3020      	adds	r0, #32
1a0031c6:	4b07      	ldr	r3, [pc, #28]	; (1a0031e4 <Chip_Clock_EnableOpts+0x34>)
1a0031c8:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0031cc:	4770      	bx	lr
		reg |= (1 << 1);
1a0031ce:	2103      	movs	r1, #3
1a0031d0:	e7f0      	b.n	1a0031b4 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a0031d2:	f041 0120 	orr.w	r1, r1, #32
1a0031d6:	e7f2      	b.n	1a0031be <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0031d8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0031dc:	4b02      	ldr	r3, [pc, #8]	; (1a0031e8 <Chip_Clock_EnableOpts+0x38>)
1a0031de:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0031e2:	4770      	bx	lr
1a0031e4:	40051000 	.word	0x40051000
1a0031e8:	40052000 	.word	0x40052000

1a0031ec <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a0031ec:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0031f0:	d208      	bcs.n	1a003204 <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a0031f2:	4a09      	ldr	r2, [pc, #36]	; (1a003218 <Chip_Clock_Enable+0x2c>)
1a0031f4:	3020      	adds	r0, #32
1a0031f6:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0031fa:	f043 0301 	orr.w	r3, r3, #1
1a0031fe:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a003202:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a003204:	4a05      	ldr	r2, [pc, #20]	; (1a00321c <Chip_Clock_Enable+0x30>)
1a003206:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00320a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00320e:	f043 0301 	orr.w	r3, r3, #1
1a003212:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a003216:	4770      	bx	lr
1a003218:	40051000 	.word	0x40051000
1a00321c:	40052000 	.word	0x40052000

1a003220 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a003220:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a003222:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003226:	d309      	bcc.n	1a00323c <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a003228:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a00322c:	4a0d      	ldr	r2, [pc, #52]	; (1a003264 <Chip_Clock_GetRate+0x44>)
1a00322e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a003232:	f014 0f01 	tst.w	r4, #1
1a003236:	d107      	bne.n	1a003248 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a003238:	2000      	movs	r0, #0
	}

	return rate;
}
1a00323a:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a00323c:	f100 0320 	add.w	r3, r0, #32
1a003240:	4a09      	ldr	r2, [pc, #36]	; (1a003268 <Chip_Clock_GetRate+0x48>)
1a003242:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a003246:	e7f4      	b.n	1a003232 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a003248:	f7ff fe20 	bl	1a002e8c <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a00324c:	f7ff ffa9 	bl	1a0031a2 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a003250:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a003254:	d103      	bne.n	1a00325e <Chip_Clock_GetRate+0x3e>
			div = 1;
1a003256:	2301      	movs	r3, #1
		rate = rate / div;
1a003258:	fbb0 f0f3 	udiv	r0, r0, r3
1a00325c:	bd10      	pop	{r4, pc}
			div = 2;/* No other dividers supported */
1a00325e:	2302      	movs	r3, #2
1a003260:	e7fa      	b.n	1a003258 <Chip_Clock_GetRate+0x38>
1a003262:	bf00      	nop
1a003264:	40052000 	.word	0x40052000
1a003268:	40051000 	.word	0x40051000

1a00326c <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a00326c:	b570      	push	{r4, r5, r6, lr}
1a00326e:	b08a      	sub	sp, #40	; 0x28
1a003270:	4605      	mov	r5, r0
1a003272:	460e      	mov	r6, r1
1a003274:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a003276:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00327a:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a00327c:	2806      	cmp	r0, #6
1a00327e:	d018      	beq.n	1a0032b2 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a003280:	2300      	movs	r3, #0
1a003282:	2201      	movs	r2, #1
1a003284:	4629      	mov	r1, r5
1a003286:	2004      	movs	r0, #4
1a003288:	f7ff ff4c 	bl	1a003124 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a00328c:	4a49      	ldr	r2, [pc, #292]	; (1a0033b4 <Chip_SetupCoreClock+0x148>)
1a00328e:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a003290:	f043 0301 	orr.w	r3, r3, #1
1a003294:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a003296:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a00329a:	a901      	add	r1, sp, #4
1a00329c:	4630      	mov	r0, r6
1a00329e:	f7ff feb9 	bl	1a003014 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a0032a2:	4b45      	ldr	r3, [pc, #276]	; (1a0033b8 <Chip_SetupCoreClock+0x14c>)
1a0032a4:	429e      	cmp	r6, r3
1a0032a6:	d916      	bls.n	1a0032d6 <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a0032a8:	9b01      	ldr	r3, [sp, #4]
1a0032aa:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0032ae:	d003      	beq.n	1a0032b8 <Chip_SetupCoreClock+0x4c>
1a0032b0:	e7fe      	b.n	1a0032b0 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a0032b2:	f7ff fe11 	bl	1a002ed8 <Chip_Clock_EnableCrystal>
1a0032b6:	e7e3      	b.n	1a003280 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a0032b8:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0032bc:	d005      	beq.n	1a0032ca <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a0032be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0032c2:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a0032c4:	2500      	movs	r5, #0
			direct = 1;
1a0032c6:	2601      	movs	r6, #1
1a0032c8:	e007      	b.n	1a0032da <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a0032ca:	9b04      	ldr	r3, [sp, #16]
1a0032cc:	3301      	adds	r3, #1
1a0032ce:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a0032d0:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a0032d2:	2600      	movs	r6, #0
1a0032d4:	e001      	b.n	1a0032da <Chip_SetupCoreClock+0x6e>
1a0032d6:	2500      	movs	r5, #0
1a0032d8:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0032da:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0032de:	9b01      	ldr	r3, [sp, #4]
1a0032e0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0032e4:	9a05      	ldr	r2, [sp, #20]
1a0032e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0032ea:	9a03      	ldr	r2, [sp, #12]
1a0032ec:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0032f0:	9a04      	ldr	r2, [sp, #16]
1a0032f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0032f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0032fa:	4a2e      	ldr	r2, [pc, #184]	; (1a0033b4 <Chip_SetupCoreClock+0x148>)
1a0032fc:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a0032fe:	4b2d      	ldr	r3, [pc, #180]	; (1a0033b4 <Chip_SetupCoreClock+0x148>)
1a003300:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a003302:	f013 0f01 	tst.w	r3, #1
1a003306:	d0fa      	beq.n	1a0032fe <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a003308:	2300      	movs	r3, #0
1a00330a:	2201      	movs	r2, #1
1a00330c:	2109      	movs	r1, #9
1a00330e:	2004      	movs	r0, #4
1a003310:	f7ff ff08 	bl	1a003124 <Chip_Clock_SetBaseClock>

	if (direct) {
1a003314:	b1fe      	cbz	r6, 1a003356 <Chip_SetupCoreClock+0xea>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a003316:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00331a:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a00331c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00331e:	1e5a      	subs	r2, r3, #1
1a003320:	9209      	str	r2, [sp, #36]	; 0x24
1a003322:	2b00      	cmp	r3, #0
1a003324:	d1fa      	bne.n	1a00331c <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a003326:	9b01      	ldr	r3, [sp, #4]
1a003328:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00332c:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a00332e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a003332:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a003336:	9a05      	ldr	r2, [sp, #20]
1a003338:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00333c:	9a03      	ldr	r2, [sp, #12]
1a00333e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a003342:	9a04      	ldr	r2, [sp, #16]
1a003344:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a003348:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00334c:	4a19      	ldr	r2, [pc, #100]	; (1a0033b4 <Chip_SetupCoreClock+0x148>)
1a00334e:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a003350:	b36c      	cbz	r4, 1a0033ae <Chip_SetupCoreClock+0x142>
1a003352:	2400      	movs	r4, #0
1a003354:	e029      	b.n	1a0033aa <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a003356:	2d00      	cmp	r5, #0
1a003358:	d0fa      	beq.n	1a003350 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00335a:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00335e:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a003360:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003362:	1e5a      	subs	r2, r3, #1
1a003364:	9209      	str	r2, [sp, #36]	; 0x24
1a003366:	2b00      	cmp	r3, #0
1a003368:	d1fa      	bne.n	1a003360 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a00336a:	9b04      	ldr	r3, [sp, #16]
1a00336c:	1e5a      	subs	r2, r3, #1
1a00336e:	9204      	str	r2, [sp, #16]
1a003370:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a003374:	9b01      	ldr	r3, [sp, #4]
1a003376:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a00337a:	9905      	ldr	r1, [sp, #20]
1a00337c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a003380:	9903      	ldr	r1, [sp, #12]
1a003382:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a003386:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00338a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00338e:	4a09      	ldr	r2, [pc, #36]	; (1a0033b4 <Chip_SetupCoreClock+0x148>)
1a003390:	6453      	str	r3, [r2, #68]	; 0x44
1a003392:	e7dd      	b.n	1a003350 <Chip_SetupCoreClock+0xe4>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a003394:	4809      	ldr	r0, [pc, #36]	; (1a0033bc <Chip_SetupCoreClock+0x150>)
1a003396:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a00339a:	78cb      	ldrb	r3, [r1, #3]
1a00339c:	788a      	ldrb	r2, [r1, #2]
1a00339e:	7849      	ldrb	r1, [r1, #1]
1a0033a0:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0033a4:	f7ff febe 	bl	1a003124 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0033a8:	3401      	adds	r4, #1
1a0033aa:	2c11      	cmp	r4, #17
1a0033ac:	d9f2      	bls.n	1a003394 <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a0033ae:	b00a      	add	sp, #40	; 0x28
1a0033b0:	bd70      	pop	{r4, r5, r6, pc}
1a0033b2:	bf00      	nop
1a0033b4:	40050000 	.word	0x40050000
1a0033b8:	068e7780 	.word	0x068e7780
1a0033bc:	1a005350 	.word	0x1a005350

1a0033c0 <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a0033c0:	4770      	bx	lr
1a0033c2:	Address 0x000000001a0033c2 is out of bounds.


1a0033c4 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0033c4:	2901      	cmp	r1, #1
1a0033c6:	d000      	beq.n	1a0033ca <Chip_I2C_EventHandler+0x6>
1a0033c8:	4770      	bx	lr
		return;
	}

	stat = &iic->mXfer->status;
1a0033ca:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0033ce:	0082      	lsls	r2, r0, #2
1a0033d0:	4b03      	ldr	r3, [pc, #12]	; (1a0033e0 <Chip_I2C_EventHandler+0x1c>)
1a0033d2:	4413      	add	r3, r2
1a0033d4:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a0033d6:	7d13      	ldrb	r3, [r2, #20]
1a0033d8:	b2db      	uxtb	r3, r3
1a0033da:	2b04      	cmp	r3, #4
1a0033dc:	d0fb      	beq.n	1a0033d6 <Chip_I2C_EventHandler+0x12>
1a0033de:	e7f3      	b.n	1a0033c8 <Chip_I2C_EventHandler+0x4>
1a0033e0:	10000008 	.word	0x10000008

1a0033e4 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a0033e4:	b570      	push	{r4, r5, r6, lr}
1a0033e6:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a0033e8:	4e06      	ldr	r6, [pc, #24]	; (1a003404 <Chip_I2C_Init+0x20>)
1a0033ea:	00c4      	lsls	r4, r0, #3
1a0033ec:	1a22      	subs	r2, r4, r0
1a0033ee:	0093      	lsls	r3, r2, #2
1a0033f0:	4433      	add	r3, r6
1a0033f2:	8898      	ldrh	r0, [r3, #4]
1a0033f4:	f7ff fefa 	bl	1a0031ec <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a0033f8:	1b64      	subs	r4, r4, r5
1a0033fa:	00a3      	lsls	r3, r4, #2
1a0033fc:	58f3      	ldr	r3, [r6, r3]
1a0033fe:	226c      	movs	r2, #108	; 0x6c
1a003400:	619a      	str	r2, [r3, #24]
1a003402:	bd70      	pop	{r4, r5, r6, pc}
1a003404:	10000008 	.word	0x10000008

1a003408 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a003408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00340c:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a00340e:	4e0b      	ldr	r6, [pc, #44]	; (1a00343c <Chip_I2C_SetClockRate+0x34>)
1a003410:	00c5      	lsls	r5, r0, #3
1a003412:	1a2b      	subs	r3, r5, r0
1a003414:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a003418:	eb06 0308 	add.w	r3, r6, r8
1a00341c:	8898      	ldrh	r0, [r3, #4]
1a00341e:	f7ff feff 	bl	1a003220 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a003422:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a003426:	f856 3008 	ldr.w	r3, [r6, r8]
1a00342a:	0842      	lsrs	r2, r0, #1
1a00342c:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a00342e:	f856 3008 	ldr.w	r3, [r6, r8]
1a003432:	691a      	ldr	r2, [r3, #16]
1a003434:	1a80      	subs	r0, r0, r2
1a003436:	6158      	str	r0, [r3, #20]
1a003438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00343c:	10000008 	.word	0x10000008

1a003440 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a003440:	4b03      	ldr	r3, [pc, #12]	; (1a003450 <Chip_SSP_GetClockIndex+0x10>)
1a003442:	4298      	cmp	r0, r3
1a003444:	d001      	beq.n	1a00344a <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a003446:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a003448:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a00344a:	20a5      	movs	r0, #165	; 0xa5
1a00344c:	4770      	bx	lr
1a00344e:	bf00      	nop
1a003450:	400c5000 	.word	0x400c5000

1a003454 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a003454:	4b04      	ldr	r3, [pc, #16]	; (1a003468 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a003456:	4298      	cmp	r0, r3
1a003458:	d002      	beq.n	1a003460 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a00345a:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a00345e:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a003460:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a003464:	4770      	bx	lr
1a003466:	bf00      	nop
1a003468:	400c5000 	.word	0x400c5000

1a00346c <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a00346c:	6803      	ldr	r3, [r0, #0]
1a00346e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a003472:	0209      	lsls	r1, r1, #8
1a003474:	b289      	uxth	r1, r1
1a003476:	430b      	orrs	r3, r1
1a003478:	6003      	str	r3, [r0, #0]
	pSSP->CPSR = prescale;
1a00347a:	6102      	str	r2, [r0, #16]
1a00347c:	4770      	bx	lr

1a00347e <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a00347e:	b570      	push	{r4, r5, r6, lr}
1a003480:	4606      	mov	r6, r0
1a003482:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a003484:	f7ff ffe6 	bl	1a003454 <Chip_SSP_GetPeriphClockIndex>
1a003488:	f7ff feca 	bl	1a003220 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a00348c:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a00348e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a003492:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a003494:	e000      	b.n	1a003498 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a003496:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a003498:	42ab      	cmp	r3, r5
1a00349a:	d90b      	bls.n	1a0034b4 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a00349c:	1c4c      	adds	r4, r1, #1
1a00349e:	fb04 f302 	mul.w	r3, r4, r2
1a0034a2:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a0034a6:	429d      	cmp	r5, r3
1a0034a8:	d2f6      	bcs.n	1a003498 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a0034aa:	2cff      	cmp	r4, #255	; 0xff
1a0034ac:	d9f3      	bls.n	1a003496 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a0034ae:	3202      	adds	r2, #2
				cr0_div = 0;
1a0034b0:	2100      	movs	r1, #0
1a0034b2:	e7f1      	b.n	1a003498 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a0034b4:	4630      	mov	r0, r6
1a0034b6:	f7ff ffd9 	bl	1a00346c <Chip_SSP_SetClockRate>
1a0034ba:	bd70      	pop	{r4, r5, r6, pc}

1a0034bc <Chip_SSP_Init>:
}

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a0034bc:	b510      	push	{r4, lr}
1a0034be:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a0034c0:	f7ff ffbe 	bl	1a003440 <Chip_SSP_GetClockIndex>
1a0034c4:	f7ff fe92 	bl	1a0031ec <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0034c8:	4620      	mov	r0, r4
1a0034ca:	f7ff ffc3 	bl	1a003454 <Chip_SSP_GetPeriphClockIndex>
1a0034ce:	f7ff fe8d 	bl	1a0031ec <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0034d2:	6863      	ldr	r3, [r4, #4]
1a0034d4:	f023 0304 	bic.w	r3, r3, #4
1a0034d8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0034da:	6823      	ldr	r3, [r4, #0]
1a0034dc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0034e0:	f043 0307 	orr.w	r3, r3, #7
1a0034e4:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a0034e6:	4902      	ldr	r1, [pc, #8]	; (1a0034f0 <Chip_SSP_Init+0x34>)
1a0034e8:	4620      	mov	r0, r4
1a0034ea:	f7ff ffc8 	bl	1a00347e <Chip_SSP_SetBitRate>
1a0034ee:	bd10      	pop	{r4, pc}
1a0034f0:	000186a0 	.word	0x000186a0

1a0034f4 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a0034f4:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a0034f6:	4b0d      	ldr	r3, [pc, #52]	; (1a00352c <SystemInit+0x38>)
1a0034f8:	4a0d      	ldr	r2, [pc, #52]	; (1a003530 <SystemInit+0x3c>)
1a0034fa:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a0034fc:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a003500:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a003502:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a003506:	2b20      	cmp	r3, #32
1a003508:	d00d      	beq.n	1a003526 <SystemInit+0x32>
  {
    return 1U;           /* Single precision FPU */
  }
  else
  {
    return 0U;           /* No FPU */
1a00350a:	2300      	movs	r3, #0

   if (SCB_GetFPUType() > 0)
1a00350c:	b133      	cbz	r3, 1a00351c <SystemInit+0x28>
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a00350e:	4a07      	ldr	r2, [pc, #28]	; (1a00352c <SystemInit+0x38>)
1a003510:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a003514:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a003518:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

   /* Board specific SystemInit */
   Board_SystemInit();
1a00351c:	f7ff fa92 	bl	1a002a44 <Board_SystemInit>
   Board_Init();
1a003520:	f7ff fa18 	bl	1a002954 <Board_Init>
1a003524:	bd08      	pop	{r3, pc}
    return 1U;           /* Single precision FPU */
1a003526:	2301      	movs	r3, #1
1a003528:	e7f0      	b.n	1a00350c <SystemInit+0x18>
1a00352a:	bf00      	nop
1a00352c:	e000ed00 	.word	0xe000ed00
1a003530:	1a000000 	.word	0x1a000000

1a003534 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a003534:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a003536:	4d0b      	ldr	r5, [pc, #44]	; (1a003564 <gpioObtainPinInit+0x30>)
1a003538:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a00353c:	182c      	adds	r4, r5, r0
1a00353e:	5628      	ldrsb	r0, [r5, r0]
1a003540:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a003542:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a003546:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a003548:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a00354c:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a00354e:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a003552:	9b02      	ldr	r3, [sp, #8]
1a003554:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a003556:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00355a:	9b03      	ldr	r3, [sp, #12]
1a00355c:	701a      	strb	r2, [r3, #0]
}
1a00355e:	bc30      	pop	{r4, r5}
1a003560:	4770      	bx	lr
1a003562:	bf00      	nop
1a003564:	1a005398 	.word	0x1a005398

1a003568 <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a003568:	f110 0f02 	cmn.w	r0, #2
1a00356c:	d02c      	beq.n	1a0035c8 <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a00356e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a003572:	d02b      	beq.n	1a0035cc <gpioRead+0x64>
{
1a003574:	b500      	push	{lr}
1a003576:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a003578:	2300      	movs	r3, #0
1a00357a:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00357e:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003582:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003586:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a00358a:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00358e:	f10d 030b 	add.w	r3, sp, #11
1a003592:	9301      	str	r3, [sp, #4]
1a003594:	ab03      	add	r3, sp, #12
1a003596:	9300      	str	r3, [sp, #0]
1a003598:	f10d 030d 	add.w	r3, sp, #13
1a00359c:	f10d 020e 	add.w	r2, sp, #14
1a0035a0:	f10d 010f 	add.w	r1, sp, #15
1a0035a4:	f7ff ffc6 	bl	1a003534 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a0035a8:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a0035ac:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a0035b0:	015b      	lsls	r3, r3, #5
1a0035b2:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0035b6:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0035ba:	5c98      	ldrb	r0, [r3, r2]
1a0035bc:	3000      	adds	r0, #0
1a0035be:	bf18      	it	ne
1a0035c0:	2001      	movne	r0, #1

   return ret_val;
}
1a0035c2:	b005      	add	sp, #20
1a0035c4:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a0035c8:	2001      	movs	r0, #1
1a0035ca:	4770      	bx	lr
      return FALSE;
1a0035cc:	2000      	movs	r0, #0
1a0035ce:	4770      	bx	lr

1a0035d0 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a0035d0:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a0035d2:	4b04      	ldr	r3, [pc, #16]	; (1a0035e4 <USB0_IRQHandler+0x14>)
1a0035d4:	681b      	ldr	r3, [r3, #0]
1a0035d6:	681b      	ldr	r3, [r3, #0]
1a0035d8:	68db      	ldr	r3, [r3, #12]
1a0035da:	4a03      	ldr	r2, [pc, #12]	; (1a0035e8 <USB0_IRQHandler+0x18>)
1a0035dc:	6810      	ldr	r0, [r2, #0]
1a0035de:	4798      	blx	r3
1a0035e0:	bd08      	pop	{r3, pc}
1a0035e2:	bf00      	nop
1a0035e4:	10002c18 	.word	0x10002c18
1a0035e8:	10002bc4 	.word	0x10002bc4

1a0035ec <__aeabi_uldivmod>:
1a0035ec:	b953      	cbnz	r3, 1a003604 <__aeabi_uldivmod+0x18>
1a0035ee:	b94a      	cbnz	r2, 1a003604 <__aeabi_uldivmod+0x18>
1a0035f0:	2900      	cmp	r1, #0
1a0035f2:	bf08      	it	eq
1a0035f4:	2800      	cmpeq	r0, #0
1a0035f6:	bf1c      	itt	ne
1a0035f8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a0035fc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a003600:	f000 b97a 	b.w	1a0038f8 <__aeabi_idiv0>
1a003604:	f1ad 0c08 	sub.w	ip, sp, #8
1a003608:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a00360c:	f000 f806 	bl	1a00361c <__udivmoddi4>
1a003610:	f8dd e004 	ldr.w	lr, [sp, #4]
1a003614:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a003618:	b004      	add	sp, #16
1a00361a:	4770      	bx	lr

1a00361c <__udivmoddi4>:
1a00361c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a003620:	468c      	mov	ip, r1
1a003622:	460d      	mov	r5, r1
1a003624:	4604      	mov	r4, r0
1a003626:	9e08      	ldr	r6, [sp, #32]
1a003628:	2b00      	cmp	r3, #0
1a00362a:	d151      	bne.n	1a0036d0 <__udivmoddi4+0xb4>
1a00362c:	428a      	cmp	r2, r1
1a00362e:	4617      	mov	r7, r2
1a003630:	d96d      	bls.n	1a00370e <__udivmoddi4+0xf2>
1a003632:	fab2 fe82 	clz	lr, r2
1a003636:	f1be 0f00 	cmp.w	lr, #0
1a00363a:	d00b      	beq.n	1a003654 <__udivmoddi4+0x38>
1a00363c:	f1ce 0c20 	rsb	ip, lr, #32
1a003640:	fa01 f50e 	lsl.w	r5, r1, lr
1a003644:	fa20 fc0c 	lsr.w	ip, r0, ip
1a003648:	fa02 f70e 	lsl.w	r7, r2, lr
1a00364c:	ea4c 0c05 	orr.w	ip, ip, r5
1a003650:	fa00 f40e 	lsl.w	r4, r0, lr
1a003654:	ea4f 4a17 	mov.w	sl, r7, lsr #16
1a003658:	0c25      	lsrs	r5, r4, #16
1a00365a:	fbbc f8fa 	udiv	r8, ip, sl
1a00365e:	fa1f f987 	uxth.w	r9, r7
1a003662:	fb0a cc18 	mls	ip, sl, r8, ip
1a003666:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
1a00366a:	fb08 f309 	mul.w	r3, r8, r9
1a00366e:	42ab      	cmp	r3, r5
1a003670:	d90a      	bls.n	1a003688 <__udivmoddi4+0x6c>
1a003672:	19ed      	adds	r5, r5, r7
1a003674:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
1a003678:	f080 8123 	bcs.w	1a0038c2 <__udivmoddi4+0x2a6>
1a00367c:	42ab      	cmp	r3, r5
1a00367e:	f240 8120 	bls.w	1a0038c2 <__udivmoddi4+0x2a6>
1a003682:	f1a8 0802 	sub.w	r8, r8, #2
1a003686:	443d      	add	r5, r7
1a003688:	1aed      	subs	r5, r5, r3
1a00368a:	b2a4      	uxth	r4, r4
1a00368c:	fbb5 f0fa 	udiv	r0, r5, sl
1a003690:	fb0a 5510 	mls	r5, sl, r0, r5
1a003694:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
1a003698:	fb00 f909 	mul.w	r9, r0, r9
1a00369c:	45a1      	cmp	r9, r4
1a00369e:	d909      	bls.n	1a0036b4 <__udivmoddi4+0x98>
1a0036a0:	19e4      	adds	r4, r4, r7
1a0036a2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0036a6:	f080 810a 	bcs.w	1a0038be <__udivmoddi4+0x2a2>
1a0036aa:	45a1      	cmp	r9, r4
1a0036ac:	f240 8107 	bls.w	1a0038be <__udivmoddi4+0x2a2>
1a0036b0:	3802      	subs	r0, #2
1a0036b2:	443c      	add	r4, r7
1a0036b4:	eba4 0409 	sub.w	r4, r4, r9
1a0036b8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a0036bc:	2100      	movs	r1, #0
1a0036be:	2e00      	cmp	r6, #0
1a0036c0:	d061      	beq.n	1a003786 <__udivmoddi4+0x16a>
1a0036c2:	fa24 f40e 	lsr.w	r4, r4, lr
1a0036c6:	2300      	movs	r3, #0
1a0036c8:	6034      	str	r4, [r6, #0]
1a0036ca:	6073      	str	r3, [r6, #4]
1a0036cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0036d0:	428b      	cmp	r3, r1
1a0036d2:	d907      	bls.n	1a0036e4 <__udivmoddi4+0xc8>
1a0036d4:	2e00      	cmp	r6, #0
1a0036d6:	d054      	beq.n	1a003782 <__udivmoddi4+0x166>
1a0036d8:	2100      	movs	r1, #0
1a0036da:	e886 0021 	stmia.w	r6, {r0, r5}
1a0036de:	4608      	mov	r0, r1
1a0036e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0036e4:	fab3 f183 	clz	r1, r3
1a0036e8:	2900      	cmp	r1, #0
1a0036ea:	f040 808e 	bne.w	1a00380a <__udivmoddi4+0x1ee>
1a0036ee:	42ab      	cmp	r3, r5
1a0036f0:	d302      	bcc.n	1a0036f8 <__udivmoddi4+0xdc>
1a0036f2:	4282      	cmp	r2, r0
1a0036f4:	f200 80fa 	bhi.w	1a0038ec <__udivmoddi4+0x2d0>
1a0036f8:	1a84      	subs	r4, r0, r2
1a0036fa:	eb65 0503 	sbc.w	r5, r5, r3
1a0036fe:	2001      	movs	r0, #1
1a003700:	46ac      	mov	ip, r5
1a003702:	2e00      	cmp	r6, #0
1a003704:	d03f      	beq.n	1a003786 <__udivmoddi4+0x16a>
1a003706:	e886 1010 	stmia.w	r6, {r4, ip}
1a00370a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00370e:	b912      	cbnz	r2, 1a003716 <__udivmoddi4+0xfa>
1a003710:	2701      	movs	r7, #1
1a003712:	fbb7 f7f2 	udiv	r7, r7, r2
1a003716:	fab7 fe87 	clz	lr, r7
1a00371a:	f1be 0f00 	cmp.w	lr, #0
1a00371e:	d134      	bne.n	1a00378a <__udivmoddi4+0x16e>
1a003720:	1beb      	subs	r3, r5, r7
1a003722:	0c3a      	lsrs	r2, r7, #16
1a003724:	fa1f fc87 	uxth.w	ip, r7
1a003728:	2101      	movs	r1, #1
1a00372a:	fbb3 f8f2 	udiv	r8, r3, r2
1a00372e:	0c25      	lsrs	r5, r4, #16
1a003730:	fb02 3318 	mls	r3, r2, r8, r3
1a003734:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a003738:	fb0c f308 	mul.w	r3, ip, r8
1a00373c:	42ab      	cmp	r3, r5
1a00373e:	d907      	bls.n	1a003750 <__udivmoddi4+0x134>
1a003740:	19ed      	adds	r5, r5, r7
1a003742:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
1a003746:	d202      	bcs.n	1a00374e <__udivmoddi4+0x132>
1a003748:	42ab      	cmp	r3, r5
1a00374a:	f200 80d1 	bhi.w	1a0038f0 <__udivmoddi4+0x2d4>
1a00374e:	4680      	mov	r8, r0
1a003750:	1aed      	subs	r5, r5, r3
1a003752:	b2a3      	uxth	r3, r4
1a003754:	fbb5 f0f2 	udiv	r0, r5, r2
1a003758:	fb02 5510 	mls	r5, r2, r0, r5
1a00375c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
1a003760:	fb0c fc00 	mul.w	ip, ip, r0
1a003764:	45a4      	cmp	ip, r4
1a003766:	d907      	bls.n	1a003778 <__udivmoddi4+0x15c>
1a003768:	19e4      	adds	r4, r4, r7
1a00376a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00376e:	d202      	bcs.n	1a003776 <__udivmoddi4+0x15a>
1a003770:	45a4      	cmp	ip, r4
1a003772:	f200 80b8 	bhi.w	1a0038e6 <__udivmoddi4+0x2ca>
1a003776:	4618      	mov	r0, r3
1a003778:	eba4 040c 	sub.w	r4, r4, ip
1a00377c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a003780:	e79d      	b.n	1a0036be <__udivmoddi4+0xa2>
1a003782:	4631      	mov	r1, r6
1a003784:	4630      	mov	r0, r6
1a003786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00378a:	f1ce 0420 	rsb	r4, lr, #32
1a00378e:	fa05 f30e 	lsl.w	r3, r5, lr
1a003792:	fa07 f70e 	lsl.w	r7, r7, lr
1a003796:	fa20 f804 	lsr.w	r8, r0, r4
1a00379a:	0c3a      	lsrs	r2, r7, #16
1a00379c:	fa25 f404 	lsr.w	r4, r5, r4
1a0037a0:	ea48 0803 	orr.w	r8, r8, r3
1a0037a4:	fbb4 f1f2 	udiv	r1, r4, r2
1a0037a8:	ea4f 4518 	mov.w	r5, r8, lsr #16
1a0037ac:	fb02 4411 	mls	r4, r2, r1, r4
1a0037b0:	fa1f fc87 	uxth.w	ip, r7
1a0037b4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
1a0037b8:	fb01 f30c 	mul.w	r3, r1, ip
1a0037bc:	42ab      	cmp	r3, r5
1a0037be:	fa00 f40e 	lsl.w	r4, r0, lr
1a0037c2:	d909      	bls.n	1a0037d8 <__udivmoddi4+0x1bc>
1a0037c4:	19ed      	adds	r5, r5, r7
1a0037c6:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
1a0037ca:	f080 808a 	bcs.w	1a0038e2 <__udivmoddi4+0x2c6>
1a0037ce:	42ab      	cmp	r3, r5
1a0037d0:	f240 8087 	bls.w	1a0038e2 <__udivmoddi4+0x2c6>
1a0037d4:	3902      	subs	r1, #2
1a0037d6:	443d      	add	r5, r7
1a0037d8:	1aeb      	subs	r3, r5, r3
1a0037da:	fa1f f588 	uxth.w	r5, r8
1a0037de:	fbb3 f0f2 	udiv	r0, r3, r2
1a0037e2:	fb02 3310 	mls	r3, r2, r0, r3
1a0037e6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a0037ea:	fb00 f30c 	mul.w	r3, r0, ip
1a0037ee:	42ab      	cmp	r3, r5
1a0037f0:	d907      	bls.n	1a003802 <__udivmoddi4+0x1e6>
1a0037f2:	19ed      	adds	r5, r5, r7
1a0037f4:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
1a0037f8:	d26f      	bcs.n	1a0038da <__udivmoddi4+0x2be>
1a0037fa:	42ab      	cmp	r3, r5
1a0037fc:	d96d      	bls.n	1a0038da <__udivmoddi4+0x2be>
1a0037fe:	3802      	subs	r0, #2
1a003800:	443d      	add	r5, r7
1a003802:	1aeb      	subs	r3, r5, r3
1a003804:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a003808:	e78f      	b.n	1a00372a <__udivmoddi4+0x10e>
1a00380a:	f1c1 0720 	rsb	r7, r1, #32
1a00380e:	fa22 f807 	lsr.w	r8, r2, r7
1a003812:	408b      	lsls	r3, r1
1a003814:	fa05 f401 	lsl.w	r4, r5, r1
1a003818:	ea48 0303 	orr.w	r3, r8, r3
1a00381c:	fa20 fe07 	lsr.w	lr, r0, r7
1a003820:	ea4f 4c13 	mov.w	ip, r3, lsr #16
1a003824:	40fd      	lsrs	r5, r7
1a003826:	ea4e 0e04 	orr.w	lr, lr, r4
1a00382a:	fbb5 f9fc 	udiv	r9, r5, ip
1a00382e:	ea4f 441e 	mov.w	r4, lr, lsr #16
1a003832:	fb0c 5519 	mls	r5, ip, r9, r5
1a003836:	fa1f f883 	uxth.w	r8, r3
1a00383a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
1a00383e:	fb09 f408 	mul.w	r4, r9, r8
1a003842:	42ac      	cmp	r4, r5
1a003844:	fa02 f201 	lsl.w	r2, r2, r1
1a003848:	fa00 fa01 	lsl.w	sl, r0, r1
1a00384c:	d908      	bls.n	1a003860 <__udivmoddi4+0x244>
1a00384e:	18ed      	adds	r5, r5, r3
1a003850:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a003854:	d243      	bcs.n	1a0038de <__udivmoddi4+0x2c2>
1a003856:	42ac      	cmp	r4, r5
1a003858:	d941      	bls.n	1a0038de <__udivmoddi4+0x2c2>
1a00385a:	f1a9 0902 	sub.w	r9, r9, #2
1a00385e:	441d      	add	r5, r3
1a003860:	1b2d      	subs	r5, r5, r4
1a003862:	fa1f fe8e 	uxth.w	lr, lr
1a003866:	fbb5 f0fc 	udiv	r0, r5, ip
1a00386a:	fb0c 5510 	mls	r5, ip, r0, r5
1a00386e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
1a003872:	fb00 f808 	mul.w	r8, r0, r8
1a003876:	45a0      	cmp	r8, r4
1a003878:	d907      	bls.n	1a00388a <__udivmoddi4+0x26e>
1a00387a:	18e4      	adds	r4, r4, r3
1a00387c:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
1a003880:	d229      	bcs.n	1a0038d6 <__udivmoddi4+0x2ba>
1a003882:	45a0      	cmp	r8, r4
1a003884:	d927      	bls.n	1a0038d6 <__udivmoddi4+0x2ba>
1a003886:	3802      	subs	r0, #2
1a003888:	441c      	add	r4, r3
1a00388a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a00388e:	eba4 0408 	sub.w	r4, r4, r8
1a003892:	fba0 8902 	umull	r8, r9, r0, r2
1a003896:	454c      	cmp	r4, r9
1a003898:	46c6      	mov	lr, r8
1a00389a:	464d      	mov	r5, r9
1a00389c:	d315      	bcc.n	1a0038ca <__udivmoddi4+0x2ae>
1a00389e:	d012      	beq.n	1a0038c6 <__udivmoddi4+0x2aa>
1a0038a0:	b156      	cbz	r6, 1a0038b8 <__udivmoddi4+0x29c>
1a0038a2:	ebba 030e 	subs.w	r3, sl, lr
1a0038a6:	eb64 0405 	sbc.w	r4, r4, r5
1a0038aa:	fa04 f707 	lsl.w	r7, r4, r7
1a0038ae:	40cb      	lsrs	r3, r1
1a0038b0:	431f      	orrs	r7, r3
1a0038b2:	40cc      	lsrs	r4, r1
1a0038b4:	6037      	str	r7, [r6, #0]
1a0038b6:	6074      	str	r4, [r6, #4]
1a0038b8:	2100      	movs	r1, #0
1a0038ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0038be:	4618      	mov	r0, r3
1a0038c0:	e6f8      	b.n	1a0036b4 <__udivmoddi4+0x98>
1a0038c2:	4690      	mov	r8, r2
1a0038c4:	e6e0      	b.n	1a003688 <__udivmoddi4+0x6c>
1a0038c6:	45c2      	cmp	sl, r8
1a0038c8:	d2ea      	bcs.n	1a0038a0 <__udivmoddi4+0x284>
1a0038ca:	ebb8 0e02 	subs.w	lr, r8, r2
1a0038ce:	eb69 0503 	sbc.w	r5, r9, r3
1a0038d2:	3801      	subs	r0, #1
1a0038d4:	e7e4      	b.n	1a0038a0 <__udivmoddi4+0x284>
1a0038d6:	4628      	mov	r0, r5
1a0038d8:	e7d7      	b.n	1a00388a <__udivmoddi4+0x26e>
1a0038da:	4640      	mov	r0, r8
1a0038dc:	e791      	b.n	1a003802 <__udivmoddi4+0x1e6>
1a0038de:	4681      	mov	r9, r0
1a0038e0:	e7be      	b.n	1a003860 <__udivmoddi4+0x244>
1a0038e2:	4601      	mov	r1, r0
1a0038e4:	e778      	b.n	1a0037d8 <__udivmoddi4+0x1bc>
1a0038e6:	3802      	subs	r0, #2
1a0038e8:	443c      	add	r4, r7
1a0038ea:	e745      	b.n	1a003778 <__udivmoddi4+0x15c>
1a0038ec:	4608      	mov	r0, r1
1a0038ee:	e708      	b.n	1a003702 <__udivmoddi4+0xe6>
1a0038f0:	f1a8 0802 	sub.w	r8, r8, #2
1a0038f4:	443d      	add	r5, r7
1a0038f6:	e72b      	b.n	1a003750 <__udivmoddi4+0x134>

1a0038f8 <__aeabi_idiv0>:
1a0038f8:	4770      	bx	lr
1a0038fa:	bf00      	nop

1a0038fc <__sflush_r>:
1a0038fc:	898b      	ldrh	r3, [r1, #12]
1a0038fe:	071a      	lsls	r2, r3, #28
1a003900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003904:	460d      	mov	r5, r1
1a003906:	4680      	mov	r8, r0
1a003908:	d433      	bmi.n	1a003972 <__sflush_r+0x76>
1a00390a:	684a      	ldr	r2, [r1, #4]
1a00390c:	2a00      	cmp	r2, #0
1a00390e:	dd67      	ble.n	1a0039e0 <__sflush_r+0xe4>
1a003910:	6aec      	ldr	r4, [r5, #44]	; 0x2c
1a003912:	2c00      	cmp	r4, #0
1a003914:	d045      	beq.n	1a0039a2 <__sflush_r+0xa6>
1a003916:	2200      	movs	r2, #0
1a003918:	f8d8 6000 	ldr.w	r6, [r8]
1a00391c:	f8c8 2000 	str.w	r2, [r8]
1a003920:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
1a003924:	d060      	beq.n	1a0039e8 <__sflush_r+0xec>
1a003926:	6d6a      	ldr	r2, [r5, #84]	; 0x54
1a003928:	075f      	lsls	r7, r3, #29
1a00392a:	d505      	bpl.n	1a003938 <__sflush_r+0x3c>
1a00392c:	6869      	ldr	r1, [r5, #4]
1a00392e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
1a003930:	1a52      	subs	r2, r2, r1
1a003932:	b10b      	cbz	r3, 1a003938 <__sflush_r+0x3c>
1a003934:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a003936:	1ad2      	subs	r2, r2, r3
1a003938:	2300      	movs	r3, #0
1a00393a:	6a29      	ldr	r1, [r5, #32]
1a00393c:	4640      	mov	r0, r8
1a00393e:	47a0      	blx	r4
1a003940:	1c44      	adds	r4, r0, #1
1a003942:	d039      	beq.n	1a0039b8 <__sflush_r+0xbc>
1a003944:	89ab      	ldrh	r3, [r5, #12]
1a003946:	692a      	ldr	r2, [r5, #16]
1a003948:	602a      	str	r2, [r5, #0]
1a00394a:	04db      	lsls	r3, r3, #19
1a00394c:	f04f 0200 	mov.w	r2, #0
1a003950:	606a      	str	r2, [r5, #4]
1a003952:	d443      	bmi.n	1a0039dc <__sflush_r+0xe0>
1a003954:	6b69      	ldr	r1, [r5, #52]	; 0x34
1a003956:	f8c8 6000 	str.w	r6, [r8]
1a00395a:	b311      	cbz	r1, 1a0039a2 <__sflush_r+0xa6>
1a00395c:	f105 0344 	add.w	r3, r5, #68	; 0x44
1a003960:	4299      	cmp	r1, r3
1a003962:	d002      	beq.n	1a00396a <__sflush_r+0x6e>
1a003964:	4640      	mov	r0, r8
1a003966:	f000 fb19 	bl	1a003f9c <_free_r>
1a00396a:	2000      	movs	r0, #0
1a00396c:	6368      	str	r0, [r5, #52]	; 0x34
1a00396e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003972:	690e      	ldr	r6, [r1, #16]
1a003974:	b1ae      	cbz	r6, 1a0039a2 <__sflush_r+0xa6>
1a003976:	680c      	ldr	r4, [r1, #0]
1a003978:	600e      	str	r6, [r1, #0]
1a00397a:	0798      	lsls	r0, r3, #30
1a00397c:	bf0c      	ite	eq
1a00397e:	694b      	ldreq	r3, [r1, #20]
1a003980:	2300      	movne	r3, #0
1a003982:	1ba4      	subs	r4, r4, r6
1a003984:	608b      	str	r3, [r1, #8]
1a003986:	e00a      	b.n	1a00399e <__sflush_r+0xa2>
1a003988:	4623      	mov	r3, r4
1a00398a:	4632      	mov	r2, r6
1a00398c:	6aaf      	ldr	r7, [r5, #40]	; 0x28
1a00398e:	6a29      	ldr	r1, [r5, #32]
1a003990:	4640      	mov	r0, r8
1a003992:	47b8      	blx	r7
1a003994:	2800      	cmp	r0, #0
1a003996:	eba4 0400 	sub.w	r4, r4, r0
1a00399a:	4406      	add	r6, r0
1a00399c:	dd04      	ble.n	1a0039a8 <__sflush_r+0xac>
1a00399e:	2c00      	cmp	r4, #0
1a0039a0:	dcf2      	bgt.n	1a003988 <__sflush_r+0x8c>
1a0039a2:	2000      	movs	r0, #0
1a0039a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0039a8:	89ab      	ldrh	r3, [r5, #12]
1a0039aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0039ae:	81ab      	strh	r3, [r5, #12]
1a0039b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0039b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0039b8:	f8d8 2000 	ldr.w	r2, [r8]
1a0039bc:	2a1d      	cmp	r2, #29
1a0039be:	d8f3      	bhi.n	1a0039a8 <__sflush_r+0xac>
1a0039c0:	4b17      	ldr	r3, [pc, #92]	; (1a003a20 <__sflush_r+0x124>)
1a0039c2:	40d3      	lsrs	r3, r2
1a0039c4:	43db      	mvns	r3, r3
1a0039c6:	f013 0301 	ands.w	r3, r3, #1
1a0039ca:	d1ed      	bne.n	1a0039a8 <__sflush_r+0xac>
1a0039cc:	89a9      	ldrh	r1, [r5, #12]
1a0039ce:	692c      	ldr	r4, [r5, #16]
1a0039d0:	606b      	str	r3, [r5, #4]
1a0039d2:	04c9      	lsls	r1, r1, #19
1a0039d4:	602c      	str	r4, [r5, #0]
1a0039d6:	d5bd      	bpl.n	1a003954 <__sflush_r+0x58>
1a0039d8:	2a00      	cmp	r2, #0
1a0039da:	d1bb      	bne.n	1a003954 <__sflush_r+0x58>
1a0039dc:	6568      	str	r0, [r5, #84]	; 0x54
1a0039de:	e7b9      	b.n	1a003954 <__sflush_r+0x58>
1a0039e0:	6c0a      	ldr	r2, [r1, #64]	; 0x40
1a0039e2:	2a00      	cmp	r2, #0
1a0039e4:	dc94      	bgt.n	1a003910 <__sflush_r+0x14>
1a0039e6:	e7dc      	b.n	1a0039a2 <__sflush_r+0xa6>
1a0039e8:	2301      	movs	r3, #1
1a0039ea:	6a29      	ldr	r1, [r5, #32]
1a0039ec:	4640      	mov	r0, r8
1a0039ee:	47a0      	blx	r4
1a0039f0:	1c43      	adds	r3, r0, #1
1a0039f2:	4602      	mov	r2, r0
1a0039f4:	d002      	beq.n	1a0039fc <__sflush_r+0x100>
1a0039f6:	89ab      	ldrh	r3, [r5, #12]
1a0039f8:	6aec      	ldr	r4, [r5, #44]	; 0x2c
1a0039fa:	e795      	b.n	1a003928 <__sflush_r+0x2c>
1a0039fc:	f8d8 3000 	ldr.w	r3, [r8]
1a003a00:	2b00      	cmp	r3, #0
1a003a02:	d0f8      	beq.n	1a0039f6 <__sflush_r+0xfa>
1a003a04:	2b1d      	cmp	r3, #29
1a003a06:	d001      	beq.n	1a003a0c <__sflush_r+0x110>
1a003a08:	2b16      	cmp	r3, #22
1a003a0a:	d102      	bne.n	1a003a12 <__sflush_r+0x116>
1a003a0c:	f8c8 6000 	str.w	r6, [r8]
1a003a10:	e7c7      	b.n	1a0039a2 <__sflush_r+0xa6>
1a003a12:	89ab      	ldrh	r3, [r5, #12]
1a003a14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a003a18:	81ab      	strh	r3, [r5, #12]
1a003a1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003a1e:	bf00      	nop
1a003a20:	20400001 	.word	0x20400001

1a003a24 <_fflush_r>:
1a003a24:	690b      	ldr	r3, [r1, #16]
1a003a26:	b333      	cbz	r3, 1a003a76 <_fflush_r+0x52>
1a003a28:	b510      	push	{r4, lr}
1a003a2a:	4604      	mov	r4, r0
1a003a2c:	b082      	sub	sp, #8
1a003a2e:	b108      	cbz	r0, 1a003a34 <_fflush_r+0x10>
1a003a30:	6983      	ldr	r3, [r0, #24]
1a003a32:	b1ab      	cbz	r3, 1a003a60 <_fflush_r+0x3c>
1a003a34:	4b11      	ldr	r3, [pc, #68]	; (1a003a7c <_fflush_r+0x58>)
1a003a36:	4299      	cmp	r1, r3
1a003a38:	d019      	beq.n	1a003a6e <_fflush_r+0x4a>
1a003a3a:	4b11      	ldr	r3, [pc, #68]	; (1a003a80 <_fflush_r+0x5c>)
1a003a3c:	4299      	cmp	r1, r3
1a003a3e:	d018      	beq.n	1a003a72 <_fflush_r+0x4e>
1a003a40:	4b10      	ldr	r3, [pc, #64]	; (1a003a84 <_fflush_r+0x60>)
1a003a42:	4299      	cmp	r1, r3
1a003a44:	bf08      	it	eq
1a003a46:	68e1      	ldreq	r1, [r4, #12]
1a003a48:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
1a003a4c:	b913      	cbnz	r3, 1a003a54 <_fflush_r+0x30>
1a003a4e:	2000      	movs	r0, #0
1a003a50:	b002      	add	sp, #8
1a003a52:	bd10      	pop	{r4, pc}
1a003a54:	4620      	mov	r0, r4
1a003a56:	b002      	add	sp, #8
1a003a58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a003a5c:	f7ff bf4e 	b.w	1a0038fc <__sflush_r>
1a003a60:	9101      	str	r1, [sp, #4]
1a003a62:	f000 f91b 	bl	1a003c9c <__sinit>
1a003a66:	9901      	ldr	r1, [sp, #4]
1a003a68:	4b04      	ldr	r3, [pc, #16]	; (1a003a7c <_fflush_r+0x58>)
1a003a6a:	4299      	cmp	r1, r3
1a003a6c:	d1e5      	bne.n	1a003a3a <_fflush_r+0x16>
1a003a6e:	6861      	ldr	r1, [r4, #4]
1a003a70:	e7ea      	b.n	1a003a48 <_fflush_r+0x24>
1a003a72:	68a1      	ldr	r1, [r4, #8]
1a003a74:	e7e8      	b.n	1a003a48 <_fflush_r+0x24>
1a003a76:	2000      	movs	r0, #0
1a003a78:	4770      	bx	lr
1a003a7a:	bf00      	nop
1a003a7c:	1a0054c0 	.word	0x1a0054c0
1a003a80:	1a0054a0 	.word	0x1a0054a0
1a003a84:	1a005480 	.word	0x1a005480

1a003a88 <fflush>:
1a003a88:	b120      	cbz	r0, 1a003a94 <fflush+0xc>
1a003a8a:	4b05      	ldr	r3, [pc, #20]	; (1a003aa0 <fflush+0x18>)
1a003a8c:	4601      	mov	r1, r0
1a003a8e:	6818      	ldr	r0, [r3, #0]
1a003a90:	f7ff bfc8 	b.w	1a003a24 <_fflush_r>
1a003a94:	4b03      	ldr	r3, [pc, #12]	; (1a003aa4 <fflush+0x1c>)
1a003a96:	4904      	ldr	r1, [pc, #16]	; (1a003aa8 <fflush+0x20>)
1a003a98:	6818      	ldr	r0, [r3, #0]
1a003a9a:	f000 b945 	b.w	1a003d28 <_fwalk_reent>
1a003a9e:	bf00      	nop
1a003aa0:	10000040 	.word	0x10000040
1a003aa4:	1a0054e0 	.word	0x1a0054e0
1a003aa8:	1a003a25 	.word	0x1a003a25

1a003aac <__fp_unlock>:
1a003aac:	2000      	movs	r0, #0
1a003aae:	4770      	bx	lr

1a003ab0 <_cleanup_r>:
1a003ab0:	4901      	ldr	r1, [pc, #4]	; (1a003ab8 <_cleanup_r+0x8>)
1a003ab2:	f000 b939 	b.w	1a003d28 <_fwalk_reent>
1a003ab6:	bf00      	nop
1a003ab8:	1a003a25 	.word	0x1a003a25

1a003abc <__fp_lock>:
1a003abc:	2000      	movs	r0, #0
1a003abe:	4770      	bx	lr

1a003ac0 <__sfmoreglue>:
1a003ac0:	b570      	push	{r4, r5, r6, lr}
1a003ac2:	1e4a      	subs	r2, r1, #1
1a003ac4:	2568      	movs	r5, #104	; 0x68
1a003ac6:	fb05 f502 	mul.w	r5, r5, r2
1a003aca:	460e      	mov	r6, r1
1a003acc:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a003ad0:	f000 faac 	bl	1a00402c <_malloc_r>
1a003ad4:	4604      	mov	r4, r0
1a003ad6:	b140      	cbz	r0, 1a003aea <__sfmoreglue+0x2a>
1a003ad8:	2100      	movs	r1, #0
1a003ada:	300c      	adds	r0, #12
1a003adc:	6066      	str	r6, [r4, #4]
1a003ade:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a003ae2:	6021      	str	r1, [r4, #0]
1a003ae4:	60a0      	str	r0, [r4, #8]
1a003ae6:	f000 fa0b 	bl	1a003f00 <memset>
1a003aea:	4620      	mov	r0, r4
1a003aec:	bd70      	pop	{r4, r5, r6, pc}
1a003aee:	bf00      	nop

1a003af0 <__sfp>:
1a003af0:	4b20      	ldr	r3, [pc, #128]	; (1a003b74 <__sfp+0x84>)
1a003af2:	b570      	push	{r4, r5, r6, lr}
1a003af4:	681d      	ldr	r5, [r3, #0]
1a003af6:	69ab      	ldr	r3, [r5, #24]
1a003af8:	4606      	mov	r6, r0
1a003afa:	b35b      	cbz	r3, 1a003b54 <__sfp+0x64>
1a003afc:	3548      	adds	r5, #72	; 0x48
1a003afe:	686b      	ldr	r3, [r5, #4]
1a003b00:	68ac      	ldr	r4, [r5, #8]
1a003b02:	3b01      	subs	r3, #1
1a003b04:	d505      	bpl.n	1a003b12 <__sfp+0x22>
1a003b06:	e021      	b.n	1a003b4c <__sfp+0x5c>
1a003b08:	3b01      	subs	r3, #1
1a003b0a:	1c5a      	adds	r2, r3, #1
1a003b0c:	f104 0468 	add.w	r4, r4, #104	; 0x68
1a003b10:	d01c      	beq.n	1a003b4c <__sfp+0x5c>
1a003b12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a003b16:	2a00      	cmp	r2, #0
1a003b18:	d1f6      	bne.n	1a003b08 <__sfp+0x18>
1a003b1a:	2500      	movs	r5, #0
1a003b1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
1a003b20:	2301      	movs	r3, #1
1a003b22:	81e2      	strh	r2, [r4, #14]
1a003b24:	81a3      	strh	r3, [r4, #12]
1a003b26:	6665      	str	r5, [r4, #100]	; 0x64
1a003b28:	6025      	str	r5, [r4, #0]
1a003b2a:	60a5      	str	r5, [r4, #8]
1a003b2c:	6065      	str	r5, [r4, #4]
1a003b2e:	6125      	str	r5, [r4, #16]
1a003b30:	6165      	str	r5, [r4, #20]
1a003b32:	61a5      	str	r5, [r4, #24]
1a003b34:	4629      	mov	r1, r5
1a003b36:	2208      	movs	r2, #8
1a003b38:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a003b3c:	f000 f9e0 	bl	1a003f00 <memset>
1a003b40:	6365      	str	r5, [r4, #52]	; 0x34
1a003b42:	63a5      	str	r5, [r4, #56]	; 0x38
1a003b44:	64a5      	str	r5, [r4, #72]	; 0x48
1a003b46:	64e5      	str	r5, [r4, #76]	; 0x4c
1a003b48:	4620      	mov	r0, r4
1a003b4a:	bd70      	pop	{r4, r5, r6, pc}
1a003b4c:	6828      	ldr	r0, [r5, #0]
1a003b4e:	b128      	cbz	r0, 1a003b5c <__sfp+0x6c>
1a003b50:	4605      	mov	r5, r0
1a003b52:	e7d4      	b.n	1a003afe <__sfp+0xe>
1a003b54:	4628      	mov	r0, r5
1a003b56:	f000 f80f 	bl	1a003b78 <__sinit.part.1>
1a003b5a:	e7cf      	b.n	1a003afc <__sfp+0xc>
1a003b5c:	2104      	movs	r1, #4
1a003b5e:	4630      	mov	r0, r6
1a003b60:	f7ff ffae 	bl	1a003ac0 <__sfmoreglue>
1a003b64:	6028      	str	r0, [r5, #0]
1a003b66:	2800      	cmp	r0, #0
1a003b68:	d1f2      	bne.n	1a003b50 <__sfp+0x60>
1a003b6a:	230c      	movs	r3, #12
1a003b6c:	4604      	mov	r4, r0
1a003b6e:	6033      	str	r3, [r6, #0]
1a003b70:	e7ea      	b.n	1a003b48 <__sfp+0x58>
1a003b72:	bf00      	nop
1a003b74:	1a0054e0 	.word	0x1a0054e0

1a003b78 <__sinit.part.1>:
1a003b78:	4b3d      	ldr	r3, [pc, #244]	; (1a003c70 <__sinit.part.1+0xf8>)
1a003b7a:	493e      	ldr	r1, [pc, #248]	; (1a003c74 <__sinit.part.1+0xfc>)
1a003b7c:	681a      	ldr	r2, [r3, #0]
1a003b7e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003b82:	4290      	cmp	r0, r2
1a003b84:	f04f 0300 	mov.w	r3, #0
1a003b88:	6483      	str	r3, [r0, #72]	; 0x48
1a003b8a:	64c3      	str	r3, [r0, #76]	; 0x4c
1a003b8c:	6503      	str	r3, [r0, #80]	; 0x50
1a003b8e:	bf08      	it	eq
1a003b90:	2301      	moveq	r3, #1
1a003b92:	b083      	sub	sp, #12
1a003b94:	bf08      	it	eq
1a003b96:	6183      	streq	r3, [r0, #24]
1a003b98:	6281      	str	r1, [r0, #40]	; 0x28
1a003b9a:	4607      	mov	r7, r0
1a003b9c:	f7ff ffa8 	bl	1a003af0 <__sfp>
1a003ba0:	6078      	str	r0, [r7, #4]
1a003ba2:	4638      	mov	r0, r7
1a003ba4:	f7ff ffa4 	bl	1a003af0 <__sfp>
1a003ba8:	60b8      	str	r0, [r7, #8]
1a003baa:	4638      	mov	r0, r7
1a003bac:	f7ff ffa0 	bl	1a003af0 <__sfp>
1a003bb0:	687d      	ldr	r5, [r7, #4]
1a003bb2:	60f8      	str	r0, [r7, #12]
1a003bb4:	2400      	movs	r4, #0
1a003bb6:	2304      	movs	r3, #4
1a003bb8:	81ab      	strh	r3, [r5, #12]
1a003bba:	602c      	str	r4, [r5, #0]
1a003bbc:	606c      	str	r4, [r5, #4]
1a003bbe:	60ac      	str	r4, [r5, #8]
1a003bc0:	666c      	str	r4, [r5, #100]	; 0x64
1a003bc2:	81ec      	strh	r4, [r5, #14]
1a003bc4:	612c      	str	r4, [r5, #16]
1a003bc6:	616c      	str	r4, [r5, #20]
1a003bc8:	61ac      	str	r4, [r5, #24]
1a003bca:	4621      	mov	r1, r4
1a003bcc:	f105 005c 	add.w	r0, r5, #92	; 0x5c
1a003bd0:	2208      	movs	r2, #8
1a003bd2:	f000 f995 	bl	1a003f00 <memset>
1a003bd6:	68be      	ldr	r6, [r7, #8]
1a003bd8:	f8df b09c 	ldr.w	fp, [pc, #156]	; 1a003c78 <__sinit.part.1+0x100>
1a003bdc:	f8df a09c 	ldr.w	sl, [pc, #156]	; 1a003c7c <__sinit.part.1+0x104>
1a003be0:	f8df 909c 	ldr.w	r9, [pc, #156]	; 1a003c80 <__sinit.part.1+0x108>
1a003be4:	f8df 809c 	ldr.w	r8, [pc, #156]	; 1a003c84 <__sinit.part.1+0x10c>
1a003be8:	f8c5 b024 	str.w	fp, [r5, #36]	; 0x24
1a003bec:	2301      	movs	r3, #1
1a003bee:	2209      	movs	r2, #9
1a003bf0:	f8c5 a028 	str.w	sl, [r5, #40]	; 0x28
1a003bf4:	f8c5 902c 	str.w	r9, [r5, #44]	; 0x2c
1a003bf8:	f8c5 8030 	str.w	r8, [r5, #48]	; 0x30
1a003bfc:	622d      	str	r5, [r5, #32]
1a003bfe:	4621      	mov	r1, r4
1a003c00:	81f3      	strh	r3, [r6, #14]
1a003c02:	81b2      	strh	r2, [r6, #12]
1a003c04:	6034      	str	r4, [r6, #0]
1a003c06:	6074      	str	r4, [r6, #4]
1a003c08:	60b4      	str	r4, [r6, #8]
1a003c0a:	6674      	str	r4, [r6, #100]	; 0x64
1a003c0c:	6134      	str	r4, [r6, #16]
1a003c0e:	6174      	str	r4, [r6, #20]
1a003c10:	61b4      	str	r4, [r6, #24]
1a003c12:	f106 005c 	add.w	r0, r6, #92	; 0x5c
1a003c16:	2208      	movs	r2, #8
1a003c18:	9301      	str	r3, [sp, #4]
1a003c1a:	f000 f971 	bl	1a003f00 <memset>
1a003c1e:	68fd      	ldr	r5, [r7, #12]
1a003c20:	6236      	str	r6, [r6, #32]
1a003c22:	2012      	movs	r0, #18
1a003c24:	2202      	movs	r2, #2
1a003c26:	f8c6 b024 	str.w	fp, [r6, #36]	; 0x24
1a003c2a:	f8c6 a028 	str.w	sl, [r6, #40]	; 0x28
1a003c2e:	f8c6 902c 	str.w	r9, [r6, #44]	; 0x2c
1a003c32:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
1a003c36:	4621      	mov	r1, r4
1a003c38:	81a8      	strh	r0, [r5, #12]
1a003c3a:	81ea      	strh	r2, [r5, #14]
1a003c3c:	602c      	str	r4, [r5, #0]
1a003c3e:	606c      	str	r4, [r5, #4]
1a003c40:	60ac      	str	r4, [r5, #8]
1a003c42:	666c      	str	r4, [r5, #100]	; 0x64
1a003c44:	612c      	str	r4, [r5, #16]
1a003c46:	616c      	str	r4, [r5, #20]
1a003c48:	61ac      	str	r4, [r5, #24]
1a003c4a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
1a003c4e:	2208      	movs	r2, #8
1a003c50:	f000 f956 	bl	1a003f00 <memset>
1a003c54:	9b01      	ldr	r3, [sp, #4]
1a003c56:	622d      	str	r5, [r5, #32]
1a003c58:	f8c5 b024 	str.w	fp, [r5, #36]	; 0x24
1a003c5c:	f8c5 a028 	str.w	sl, [r5, #40]	; 0x28
1a003c60:	f8c5 902c 	str.w	r9, [r5, #44]	; 0x2c
1a003c64:	f8c5 8030 	str.w	r8, [r5, #48]	; 0x30
1a003c68:	61bb      	str	r3, [r7, #24]
1a003c6a:	b003      	add	sp, #12
1a003c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003c70:	1a0054e0 	.word	0x1a0054e0
1a003c74:	1a003ab1 	.word	0x1a003ab1
1a003c78:	1a004905 	.word	0x1a004905
1a003c7c:	1a00492d 	.word	0x1a00492d
1a003c80:	1a004969 	.word	0x1a004969
1a003c84:	1a004989 	.word	0x1a004989

1a003c88 <_cleanup>:
1a003c88:	4b02      	ldr	r3, [pc, #8]	; (1a003c94 <_cleanup+0xc>)
1a003c8a:	4903      	ldr	r1, [pc, #12]	; (1a003c98 <_cleanup+0x10>)
1a003c8c:	6818      	ldr	r0, [r3, #0]
1a003c8e:	f000 b84b 	b.w	1a003d28 <_fwalk_reent>
1a003c92:	bf00      	nop
1a003c94:	1a0054e0 	.word	0x1a0054e0
1a003c98:	1a003a25 	.word	0x1a003a25

1a003c9c <__sinit>:
1a003c9c:	6983      	ldr	r3, [r0, #24]
1a003c9e:	b903      	cbnz	r3, 1a003ca2 <__sinit+0x6>
1a003ca0:	e76a      	b.n	1a003b78 <__sinit.part.1>
1a003ca2:	4770      	bx	lr

1a003ca4 <__sfp_lock_acquire>:
1a003ca4:	4770      	bx	lr
1a003ca6:	bf00      	nop

1a003ca8 <__sfp_lock_release>:
1a003ca8:	4770      	bx	lr
1a003caa:	bf00      	nop

1a003cac <__sinit_lock_acquire>:
1a003cac:	4770      	bx	lr
1a003cae:	bf00      	nop

1a003cb0 <__sinit_lock_release>:
1a003cb0:	4770      	bx	lr
1a003cb2:	bf00      	nop

1a003cb4 <__fp_lock_all>:
1a003cb4:	4b02      	ldr	r3, [pc, #8]	; (1a003cc0 <__fp_lock_all+0xc>)
1a003cb6:	4903      	ldr	r1, [pc, #12]	; (1a003cc4 <__fp_lock_all+0x10>)
1a003cb8:	6818      	ldr	r0, [r3, #0]
1a003cba:	f000 b80f 	b.w	1a003cdc <_fwalk>
1a003cbe:	bf00      	nop
1a003cc0:	10000040 	.word	0x10000040
1a003cc4:	1a003abd 	.word	0x1a003abd

1a003cc8 <__fp_unlock_all>:
1a003cc8:	4b02      	ldr	r3, [pc, #8]	; (1a003cd4 <__fp_unlock_all+0xc>)
1a003cca:	4903      	ldr	r1, [pc, #12]	; (1a003cd8 <__fp_unlock_all+0x10>)
1a003ccc:	6818      	ldr	r0, [r3, #0]
1a003cce:	f000 b805 	b.w	1a003cdc <_fwalk>
1a003cd2:	bf00      	nop
1a003cd4:	10000040 	.word	0x10000040
1a003cd8:	1a003aad 	.word	0x1a003aad

1a003cdc <_fwalk>:
1a003cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003ce0:	f110 0748 	adds.w	r7, r0, #72	; 0x48
1a003ce4:	d01b      	beq.n	1a003d1e <_fwalk+0x42>
1a003ce6:	4688      	mov	r8, r1
1a003ce8:	2600      	movs	r6, #0
1a003cea:	687d      	ldr	r5, [r7, #4]
1a003cec:	68bc      	ldr	r4, [r7, #8]
1a003cee:	3d01      	subs	r5, #1
1a003cf0:	d40f      	bmi.n	1a003d12 <_fwalk+0x36>
1a003cf2:	89a3      	ldrh	r3, [r4, #12]
1a003cf4:	2b01      	cmp	r3, #1
1a003cf6:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
1a003cfa:	d906      	bls.n	1a003d0a <_fwalk+0x2e>
1a003cfc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
1a003d00:	3301      	adds	r3, #1
1a003d02:	4620      	mov	r0, r4
1a003d04:	d001      	beq.n	1a003d0a <_fwalk+0x2e>
1a003d06:	47c0      	blx	r8
1a003d08:	4306      	orrs	r6, r0
1a003d0a:	1c6b      	adds	r3, r5, #1
1a003d0c:	f104 0468 	add.w	r4, r4, #104	; 0x68
1a003d10:	d1ef      	bne.n	1a003cf2 <_fwalk+0x16>
1a003d12:	683f      	ldr	r7, [r7, #0]
1a003d14:	2f00      	cmp	r7, #0
1a003d16:	d1e8      	bne.n	1a003cea <_fwalk+0xe>
1a003d18:	4630      	mov	r0, r6
1a003d1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003d1e:	463e      	mov	r6, r7
1a003d20:	4630      	mov	r0, r6
1a003d22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003d26:	bf00      	nop

1a003d28 <_fwalk_reent>:
1a003d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003d2c:	f110 0748 	adds.w	r7, r0, #72	; 0x48
1a003d30:	d01f      	beq.n	1a003d72 <_fwalk_reent+0x4a>
1a003d32:	4688      	mov	r8, r1
1a003d34:	4606      	mov	r6, r0
1a003d36:	f04f 0900 	mov.w	r9, #0
1a003d3a:	687d      	ldr	r5, [r7, #4]
1a003d3c:	68bc      	ldr	r4, [r7, #8]
1a003d3e:	3d01      	subs	r5, #1
1a003d40:	d411      	bmi.n	1a003d66 <_fwalk_reent+0x3e>
1a003d42:	89a3      	ldrh	r3, [r4, #12]
1a003d44:	2b01      	cmp	r3, #1
1a003d46:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
1a003d4a:	d908      	bls.n	1a003d5e <_fwalk_reent+0x36>
1a003d4c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
1a003d50:	3301      	adds	r3, #1
1a003d52:	4621      	mov	r1, r4
1a003d54:	4630      	mov	r0, r6
1a003d56:	d002      	beq.n	1a003d5e <_fwalk_reent+0x36>
1a003d58:	47c0      	blx	r8
1a003d5a:	ea49 0900 	orr.w	r9, r9, r0
1a003d5e:	1c6b      	adds	r3, r5, #1
1a003d60:	f104 0468 	add.w	r4, r4, #104	; 0x68
1a003d64:	d1ed      	bne.n	1a003d42 <_fwalk_reent+0x1a>
1a003d66:	683f      	ldr	r7, [r7, #0]
1a003d68:	2f00      	cmp	r7, #0
1a003d6a:	d1e6      	bne.n	1a003d3a <_fwalk_reent+0x12>
1a003d6c:	4648      	mov	r0, r9
1a003d6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a003d72:	46b9      	mov	r9, r7
1a003d74:	4648      	mov	r0, r9
1a003d76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a003d7a:	bf00      	nop

1a003d7c <__libc_init_array>:
1a003d7c:	b570      	push	{r4, r5, r6, lr}
1a003d7e:	4e0f      	ldr	r6, [pc, #60]	; (1a003dbc <__libc_init_array+0x40>)
1a003d80:	4d0f      	ldr	r5, [pc, #60]	; (1a003dc0 <__libc_init_array+0x44>)
1a003d82:	1b76      	subs	r6, r6, r5
1a003d84:	10b6      	asrs	r6, r6, #2
1a003d86:	bf18      	it	ne
1a003d88:	2400      	movne	r4, #0
1a003d8a:	d005      	beq.n	1a003d98 <__libc_init_array+0x1c>
1a003d8c:	3401      	adds	r4, #1
1a003d8e:	f855 3b04 	ldr.w	r3, [r5], #4
1a003d92:	4798      	blx	r3
1a003d94:	42a6      	cmp	r6, r4
1a003d96:	d1f9      	bne.n	1a003d8c <__libc_init_array+0x10>
1a003d98:	4e0a      	ldr	r6, [pc, #40]	; (1a003dc4 <__libc_init_array+0x48>)
1a003d9a:	4d0b      	ldr	r5, [pc, #44]	; (1a003dc8 <__libc_init_array+0x4c>)
1a003d9c:	1b76      	subs	r6, r6, r5
1a003d9e:	f7fc fbae 	bl	1a0004fe <_init>
1a003da2:	10b6      	asrs	r6, r6, #2
1a003da4:	bf18      	it	ne
1a003da6:	2400      	movne	r4, #0
1a003da8:	d006      	beq.n	1a003db8 <__libc_init_array+0x3c>
1a003daa:	3401      	adds	r4, #1
1a003dac:	f855 3b04 	ldr.w	r3, [r5], #4
1a003db0:	4798      	blx	r3
1a003db2:	42a6      	cmp	r6, r4
1a003db4:	d1f9      	bne.n	1a003daa <__libc_init_array+0x2e>
1a003db6:	bd70      	pop	{r4, r5, r6, pc}
1a003db8:	bd70      	pop	{r4, r5, r6, pc}
1a003dba:	bf00      	nop
1a003dbc:	1a005524 	.word	0x1a005524
1a003dc0:	1a005524 	.word	0x1a005524
1a003dc4:	1a005528 	.word	0x1a005528
1a003dc8:	1a005524 	.word	0x1a005524

1a003dcc <memcpy>:
1a003dcc:	4684      	mov	ip, r0
1a003dce:	ea41 0300 	orr.w	r3, r1, r0
1a003dd2:	f013 0303 	ands.w	r3, r3, #3
1a003dd6:	d16d      	bne.n	1a003eb4 <memcpy+0xe8>
1a003dd8:	3a40      	subs	r2, #64	; 0x40
1a003dda:	d341      	bcc.n	1a003e60 <memcpy+0x94>
1a003ddc:	f851 3b04 	ldr.w	r3, [r1], #4
1a003de0:	f840 3b04 	str.w	r3, [r0], #4
1a003de4:	f851 3b04 	ldr.w	r3, [r1], #4
1a003de8:	f840 3b04 	str.w	r3, [r0], #4
1a003dec:	f851 3b04 	ldr.w	r3, [r1], #4
1a003df0:	f840 3b04 	str.w	r3, [r0], #4
1a003df4:	f851 3b04 	ldr.w	r3, [r1], #4
1a003df8:	f840 3b04 	str.w	r3, [r0], #4
1a003dfc:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e00:	f840 3b04 	str.w	r3, [r0], #4
1a003e04:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e08:	f840 3b04 	str.w	r3, [r0], #4
1a003e0c:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e10:	f840 3b04 	str.w	r3, [r0], #4
1a003e14:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e18:	f840 3b04 	str.w	r3, [r0], #4
1a003e1c:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e20:	f840 3b04 	str.w	r3, [r0], #4
1a003e24:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e28:	f840 3b04 	str.w	r3, [r0], #4
1a003e2c:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e30:	f840 3b04 	str.w	r3, [r0], #4
1a003e34:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e38:	f840 3b04 	str.w	r3, [r0], #4
1a003e3c:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e40:	f840 3b04 	str.w	r3, [r0], #4
1a003e44:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e48:	f840 3b04 	str.w	r3, [r0], #4
1a003e4c:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e50:	f840 3b04 	str.w	r3, [r0], #4
1a003e54:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e58:	f840 3b04 	str.w	r3, [r0], #4
1a003e5c:	3a40      	subs	r2, #64	; 0x40
1a003e5e:	d2bd      	bcs.n	1a003ddc <memcpy+0x10>
1a003e60:	3230      	adds	r2, #48	; 0x30
1a003e62:	d311      	bcc.n	1a003e88 <memcpy+0xbc>
1a003e64:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e68:	f840 3b04 	str.w	r3, [r0], #4
1a003e6c:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e70:	f840 3b04 	str.w	r3, [r0], #4
1a003e74:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e78:	f840 3b04 	str.w	r3, [r0], #4
1a003e7c:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e80:	f840 3b04 	str.w	r3, [r0], #4
1a003e84:	3a10      	subs	r2, #16
1a003e86:	d2ed      	bcs.n	1a003e64 <memcpy+0x98>
1a003e88:	320c      	adds	r2, #12
1a003e8a:	d305      	bcc.n	1a003e98 <memcpy+0xcc>
1a003e8c:	f851 3b04 	ldr.w	r3, [r1], #4
1a003e90:	f840 3b04 	str.w	r3, [r0], #4
1a003e94:	3a04      	subs	r2, #4
1a003e96:	d2f9      	bcs.n	1a003e8c <memcpy+0xc0>
1a003e98:	3204      	adds	r2, #4
1a003e9a:	d008      	beq.n	1a003eae <memcpy+0xe2>
1a003e9c:	07d2      	lsls	r2, r2, #31
1a003e9e:	bf1c      	itt	ne
1a003ea0:	f811 3b01 	ldrbne.w	r3, [r1], #1
1a003ea4:	f800 3b01 	strbne.w	r3, [r0], #1
1a003ea8:	d301      	bcc.n	1a003eae <memcpy+0xe2>
1a003eaa:	880b      	ldrh	r3, [r1, #0]
1a003eac:	8003      	strh	r3, [r0, #0]
1a003eae:	4660      	mov	r0, ip
1a003eb0:	4770      	bx	lr
1a003eb2:	bf00      	nop
1a003eb4:	2a08      	cmp	r2, #8
1a003eb6:	d313      	bcc.n	1a003ee0 <memcpy+0x114>
1a003eb8:	078b      	lsls	r3, r1, #30
1a003eba:	d08d      	beq.n	1a003dd8 <memcpy+0xc>
1a003ebc:	f010 0303 	ands.w	r3, r0, #3
1a003ec0:	d08a      	beq.n	1a003dd8 <memcpy+0xc>
1a003ec2:	f1c3 0304 	rsb	r3, r3, #4
1a003ec6:	1ad2      	subs	r2, r2, r3
1a003ec8:	07db      	lsls	r3, r3, #31
1a003eca:	bf1c      	itt	ne
1a003ecc:	f811 3b01 	ldrbne.w	r3, [r1], #1
1a003ed0:	f800 3b01 	strbne.w	r3, [r0], #1
1a003ed4:	d380      	bcc.n	1a003dd8 <memcpy+0xc>
1a003ed6:	f831 3b02 	ldrh.w	r3, [r1], #2
1a003eda:	f820 3b02 	strh.w	r3, [r0], #2
1a003ede:	e77b      	b.n	1a003dd8 <memcpy+0xc>
1a003ee0:	3a04      	subs	r2, #4
1a003ee2:	d3d9      	bcc.n	1a003e98 <memcpy+0xcc>
1a003ee4:	3a01      	subs	r2, #1
1a003ee6:	f811 3b01 	ldrb.w	r3, [r1], #1
1a003eea:	f800 3b01 	strb.w	r3, [r0], #1
1a003eee:	d2f9      	bcs.n	1a003ee4 <memcpy+0x118>
1a003ef0:	780b      	ldrb	r3, [r1, #0]
1a003ef2:	7003      	strb	r3, [r0, #0]
1a003ef4:	784b      	ldrb	r3, [r1, #1]
1a003ef6:	7043      	strb	r3, [r0, #1]
1a003ef8:	788b      	ldrb	r3, [r1, #2]
1a003efa:	7083      	strb	r3, [r0, #2]
1a003efc:	4660      	mov	r0, ip
1a003efe:	4770      	bx	lr

1a003f00 <memset>:
1a003f00:	b470      	push	{r4, r5, r6}
1a003f02:	0786      	lsls	r6, r0, #30
1a003f04:	d046      	beq.n	1a003f94 <memset+0x94>
1a003f06:	1e54      	subs	r4, r2, #1
1a003f08:	2a00      	cmp	r2, #0
1a003f0a:	d041      	beq.n	1a003f90 <memset+0x90>
1a003f0c:	b2ca      	uxtb	r2, r1
1a003f0e:	4603      	mov	r3, r0
1a003f10:	e002      	b.n	1a003f18 <memset+0x18>
1a003f12:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
1a003f16:	d33b      	bcc.n	1a003f90 <memset+0x90>
1a003f18:	f803 2b01 	strb.w	r2, [r3], #1
1a003f1c:	079d      	lsls	r5, r3, #30
1a003f1e:	d1f8      	bne.n	1a003f12 <memset+0x12>
1a003f20:	2c03      	cmp	r4, #3
1a003f22:	d92e      	bls.n	1a003f82 <memset+0x82>
1a003f24:	b2cd      	uxtb	r5, r1
1a003f26:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
1a003f2a:	2c0f      	cmp	r4, #15
1a003f2c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
1a003f30:	d919      	bls.n	1a003f66 <memset+0x66>
1a003f32:	f103 0210 	add.w	r2, r3, #16
1a003f36:	4626      	mov	r6, r4
1a003f38:	3e10      	subs	r6, #16
1a003f3a:	2e0f      	cmp	r6, #15
1a003f3c:	f842 5c10 	str.w	r5, [r2, #-16]
1a003f40:	f842 5c0c 	str.w	r5, [r2, #-12]
1a003f44:	f842 5c08 	str.w	r5, [r2, #-8]
1a003f48:	f842 5c04 	str.w	r5, [r2, #-4]
1a003f4c:	f102 0210 	add.w	r2, r2, #16
1a003f50:	d8f2      	bhi.n	1a003f38 <memset+0x38>
1a003f52:	f1a4 0210 	sub.w	r2, r4, #16
1a003f56:	f022 020f 	bic.w	r2, r2, #15
1a003f5a:	f004 040f 	and.w	r4, r4, #15
1a003f5e:	3210      	adds	r2, #16
1a003f60:	2c03      	cmp	r4, #3
1a003f62:	4413      	add	r3, r2
1a003f64:	d90d      	bls.n	1a003f82 <memset+0x82>
1a003f66:	461e      	mov	r6, r3
1a003f68:	4622      	mov	r2, r4
1a003f6a:	3a04      	subs	r2, #4
1a003f6c:	2a03      	cmp	r2, #3
1a003f6e:	f846 5b04 	str.w	r5, [r6], #4
1a003f72:	d8fa      	bhi.n	1a003f6a <memset+0x6a>
1a003f74:	1f22      	subs	r2, r4, #4
1a003f76:	f022 0203 	bic.w	r2, r2, #3
1a003f7a:	3204      	adds	r2, #4
1a003f7c:	4413      	add	r3, r2
1a003f7e:	f004 0403 	and.w	r4, r4, #3
1a003f82:	b12c      	cbz	r4, 1a003f90 <memset+0x90>
1a003f84:	b2c9      	uxtb	r1, r1
1a003f86:	441c      	add	r4, r3
1a003f88:	f803 1b01 	strb.w	r1, [r3], #1
1a003f8c:	429c      	cmp	r4, r3
1a003f8e:	d1fb      	bne.n	1a003f88 <memset+0x88>
1a003f90:	bc70      	pop	{r4, r5, r6}
1a003f92:	4770      	bx	lr
1a003f94:	4614      	mov	r4, r2
1a003f96:	4603      	mov	r3, r0
1a003f98:	e7c2      	b.n	1a003f20 <memset+0x20>
1a003f9a:	bf00      	nop

1a003f9c <_free_r>:
1a003f9c:	b191      	cbz	r1, 1a003fc4 <_free_r+0x28>
1a003f9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a003fa2:	3904      	subs	r1, #4
1a003fa4:	2b00      	cmp	r3, #0
1a003fa6:	bfb8      	it	lt
1a003fa8:	18c9      	addlt	r1, r1, r3
1a003faa:	4b1f      	ldr	r3, [pc, #124]	; (1a004028 <_free_r+0x8c>)
1a003fac:	681a      	ldr	r2, [r3, #0]
1a003fae:	b1fa      	cbz	r2, 1a003ff0 <_free_r+0x54>
1a003fb0:	428a      	cmp	r2, r1
1a003fb2:	b430      	push	{r4, r5}
1a003fb4:	d90a      	bls.n	1a003fcc <_free_r+0x30>
1a003fb6:	6808      	ldr	r0, [r1, #0]
1a003fb8:	180c      	adds	r4, r1, r0
1a003fba:	42a2      	cmp	r2, r4
1a003fbc:	d026      	beq.n	1a00400c <_free_r+0x70>
1a003fbe:	604a      	str	r2, [r1, #4]
1a003fc0:	6019      	str	r1, [r3, #0]
1a003fc2:	bc30      	pop	{r4, r5}
1a003fc4:	4770      	bx	lr
1a003fc6:	428b      	cmp	r3, r1
1a003fc8:	d803      	bhi.n	1a003fd2 <_free_r+0x36>
1a003fca:	461a      	mov	r2, r3
1a003fcc:	6853      	ldr	r3, [r2, #4]
1a003fce:	2b00      	cmp	r3, #0
1a003fd0:	d1f9      	bne.n	1a003fc6 <_free_r+0x2a>
1a003fd2:	6814      	ldr	r4, [r2, #0]
1a003fd4:	1915      	adds	r5, r2, r4
1a003fd6:	428d      	cmp	r5, r1
1a003fd8:	d00d      	beq.n	1a003ff6 <_free_r+0x5a>
1a003fda:	d806      	bhi.n	1a003fea <_free_r+0x4e>
1a003fdc:	6808      	ldr	r0, [r1, #0]
1a003fde:	180c      	adds	r4, r1, r0
1a003fe0:	429c      	cmp	r4, r3
1a003fe2:	d019      	beq.n	1a004018 <_free_r+0x7c>
1a003fe4:	604b      	str	r3, [r1, #4]
1a003fe6:	6051      	str	r1, [r2, #4]
1a003fe8:	e7eb      	b.n	1a003fc2 <_free_r+0x26>
1a003fea:	230c      	movs	r3, #12
1a003fec:	6003      	str	r3, [r0, #0]
1a003fee:	e7e8      	b.n	1a003fc2 <_free_r+0x26>
1a003ff0:	604a      	str	r2, [r1, #4]
1a003ff2:	6019      	str	r1, [r3, #0]
1a003ff4:	4770      	bx	lr
1a003ff6:	6809      	ldr	r1, [r1, #0]
1a003ff8:	440c      	add	r4, r1
1a003ffa:	1911      	adds	r1, r2, r4
1a003ffc:	4299      	cmp	r1, r3
1a003ffe:	6014      	str	r4, [r2, #0]
1a004000:	d1df      	bne.n	1a003fc2 <_free_r+0x26>
1a004002:	cb0a      	ldmia	r3, {r1, r3}
1a004004:	440c      	add	r4, r1
1a004006:	6053      	str	r3, [r2, #4]
1a004008:	6014      	str	r4, [r2, #0]
1a00400a:	e7da      	b.n	1a003fc2 <_free_r+0x26>
1a00400c:	6814      	ldr	r4, [r2, #0]
1a00400e:	6852      	ldr	r2, [r2, #4]
1a004010:	604a      	str	r2, [r1, #4]
1a004012:	4420      	add	r0, r4
1a004014:	6008      	str	r0, [r1, #0]
1a004016:	e7d3      	b.n	1a003fc0 <_free_r+0x24>
1a004018:	681c      	ldr	r4, [r3, #0]
1a00401a:	685b      	ldr	r3, [r3, #4]
1a00401c:	604b      	str	r3, [r1, #4]
1a00401e:	4420      	add	r0, r4
1a004020:	6008      	str	r0, [r1, #0]
1a004022:	6051      	str	r1, [r2, #4]
1a004024:	e7cd      	b.n	1a003fc2 <_free_r+0x26>
1a004026:	bf00      	nop
1a004028:	10002bc8 	.word	0x10002bc8

1a00402c <_malloc_r>:
1a00402c:	b570      	push	{r4, r5, r6, lr}
1a00402e:	1ccc      	adds	r4, r1, #3
1a004030:	f024 0403 	bic.w	r4, r4, #3
1a004034:	3408      	adds	r4, #8
1a004036:	2c0c      	cmp	r4, #12
1a004038:	bf38      	it	cc
1a00403a:	240c      	movcc	r4, #12
1a00403c:	2c00      	cmp	r4, #0
1a00403e:	4606      	mov	r6, r0
1a004040:	db3b      	blt.n	1a0040ba <_malloc_r+0x8e>
1a004042:	42a1      	cmp	r1, r4
1a004044:	d839      	bhi.n	1a0040ba <_malloc_r+0x8e>
1a004046:	4d27      	ldr	r5, [pc, #156]	; (1a0040e4 <_malloc_r+0xb8>)
1a004048:	6829      	ldr	r1, [r5, #0]
1a00404a:	b151      	cbz	r1, 1a004062 <_malloc_r+0x36>
1a00404c:	680a      	ldr	r2, [r1, #0]
1a00404e:	1b12      	subs	r2, r2, r4
1a004050:	d404      	bmi.n	1a00405c <_malloc_r+0x30>
1a004052:	e036      	b.n	1a0040c2 <_malloc_r+0x96>
1a004054:	681a      	ldr	r2, [r3, #0]
1a004056:	1b12      	subs	r2, r2, r4
1a004058:	d51a      	bpl.n	1a004090 <_malloc_r+0x64>
1a00405a:	4619      	mov	r1, r3
1a00405c:	684b      	ldr	r3, [r1, #4]
1a00405e:	2b00      	cmp	r3, #0
1a004060:	d1f8      	bne.n	1a004054 <_malloc_r+0x28>
1a004062:	6869      	ldr	r1, [r5, #4]
1a004064:	2900      	cmp	r1, #0
1a004066:	d037      	beq.n	1a0040d8 <_malloc_r+0xac>
1a004068:	4621      	mov	r1, r4
1a00406a:	4630      	mov	r0, r6
1a00406c:	f7fc fa9c 	bl	1a0005a8 <_sbrk_r>
1a004070:	1c43      	adds	r3, r0, #1
1a004072:	d022      	beq.n	1a0040ba <_malloc_r+0x8e>
1a004074:	1cc3      	adds	r3, r0, #3
1a004076:	f023 0503 	bic.w	r5, r3, #3
1a00407a:	42a8      	cmp	r0, r5
1a00407c:	d005      	beq.n	1a00408a <_malloc_r+0x5e>
1a00407e:	1a29      	subs	r1, r5, r0
1a004080:	4630      	mov	r0, r6
1a004082:	f7fc fa91 	bl	1a0005a8 <_sbrk_r>
1a004086:	3001      	adds	r0, #1
1a004088:	d017      	beq.n	1a0040ba <_malloc_r+0x8e>
1a00408a:	602c      	str	r4, [r5, #0]
1a00408c:	462b      	mov	r3, r5
1a00408e:	e004      	b.n	1a00409a <_malloc_r+0x6e>
1a004090:	2a0b      	cmp	r2, #11
1a004092:	d90d      	bls.n	1a0040b0 <_malloc_r+0x84>
1a004094:	601a      	str	r2, [r3, #0]
1a004096:	4413      	add	r3, r2
1a004098:	601c      	str	r4, [r3, #0]
1a00409a:	f103 000b 	add.w	r0, r3, #11
1a00409e:	f020 0007 	bic.w	r0, r0, #7
1a0040a2:	1d1a      	adds	r2, r3, #4
1a0040a4:	1a82      	subs	r2, r0, r2
1a0040a6:	d002      	beq.n	1a0040ae <_malloc_r+0x82>
1a0040a8:	4251      	negs	r1, r2
1a0040aa:	5099      	str	r1, [r3, r2]
1a0040ac:	bd70      	pop	{r4, r5, r6, pc}
1a0040ae:	bd70      	pop	{r4, r5, r6, pc}
1a0040b0:	428b      	cmp	r3, r1
1a0040b2:	d00e      	beq.n	1a0040d2 <_malloc_r+0xa6>
1a0040b4:	685a      	ldr	r2, [r3, #4]
1a0040b6:	604a      	str	r2, [r1, #4]
1a0040b8:	e7ef      	b.n	1a00409a <_malloc_r+0x6e>
1a0040ba:	230c      	movs	r3, #12
1a0040bc:	6033      	str	r3, [r6, #0]
1a0040be:	2000      	movs	r0, #0
1a0040c0:	bd70      	pop	{r4, r5, r6, pc}
1a0040c2:	2a0b      	cmp	r2, #11
1a0040c4:	d803      	bhi.n	1a0040ce <_malloc_r+0xa2>
1a0040c6:	684a      	ldr	r2, [r1, #4]
1a0040c8:	460b      	mov	r3, r1
1a0040ca:	602a      	str	r2, [r5, #0]
1a0040cc:	e7e5      	b.n	1a00409a <_malloc_r+0x6e>
1a0040ce:	460b      	mov	r3, r1
1a0040d0:	e7e0      	b.n	1a004094 <_malloc_r+0x68>
1a0040d2:	460a      	mov	r2, r1
1a0040d4:	460b      	mov	r3, r1
1a0040d6:	e7f8      	b.n	1a0040ca <_malloc_r+0x9e>
1a0040d8:	4630      	mov	r0, r6
1a0040da:	f7fc fa65 	bl	1a0005a8 <_sbrk_r>
1a0040de:	6068      	str	r0, [r5, #4]
1a0040e0:	e7c2      	b.n	1a004068 <_malloc_r+0x3c>
1a0040e2:	bf00      	nop
1a0040e4:	10002bc8 	.word	0x10002bc8

1a0040e8 <__sfputc_r>:
1a0040e8:	6893      	ldr	r3, [r2, #8]
1a0040ea:	3b01      	subs	r3, #1
1a0040ec:	2b00      	cmp	r3, #0
1a0040ee:	b410      	push	{r4}
1a0040f0:	6093      	str	r3, [r2, #8]
1a0040f2:	db08      	blt.n	1a004106 <__sfputc_r+0x1e>
1a0040f4:	b2cc      	uxtb	r4, r1
1a0040f6:	6813      	ldr	r3, [r2, #0]
1a0040f8:	1c58      	adds	r0, r3, #1
1a0040fa:	6010      	str	r0, [r2, #0]
1a0040fc:	7019      	strb	r1, [r3, #0]
1a0040fe:	4620      	mov	r0, r4
1a004100:	f85d 4b04 	ldr.w	r4, [sp], #4
1a004104:	4770      	bx	lr
1a004106:	6994      	ldr	r4, [r2, #24]
1a004108:	42a3      	cmp	r3, r4
1a00410a:	db02      	blt.n	1a004112 <__sfputc_r+0x2a>
1a00410c:	b2cc      	uxtb	r4, r1
1a00410e:	2c0a      	cmp	r4, #10
1a004110:	d1f1      	bne.n	1a0040f6 <__sfputc_r+0xe>
1a004112:	f85d 4b04 	ldr.w	r4, [sp], #4
1a004116:	f000 bc3b 	b.w	1a004990 <__swbuf_r>
1a00411a:	bf00      	nop

1a00411c <__sfputs_r>:
1a00411c:	b193      	cbz	r3, 1a004144 <__sfputs_r+0x28>
1a00411e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004120:	4614      	mov	r4, r2
1a004122:	460f      	mov	r7, r1
1a004124:	4606      	mov	r6, r0
1a004126:	18d5      	adds	r5, r2, r3
1a004128:	e001      	b.n	1a00412e <__sfputs_r+0x12>
1a00412a:	42ac      	cmp	r4, r5
1a00412c:	d008      	beq.n	1a004140 <__sfputs_r+0x24>
1a00412e:	463a      	mov	r2, r7
1a004130:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004134:	4630      	mov	r0, r6
1a004136:	f7ff ffd7 	bl	1a0040e8 <__sfputc_r>
1a00413a:	1c43      	adds	r3, r0, #1
1a00413c:	d1f5      	bne.n	1a00412a <__sfputs_r+0xe>
1a00413e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004140:	2000      	movs	r0, #0
1a004142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004144:	2000      	movs	r0, #0
1a004146:	4770      	bx	lr

1a004148 <__sprint_r>:
1a004148:	6893      	ldr	r3, [r2, #8]
1a00414a:	b510      	push	{r4, lr}
1a00414c:	4614      	mov	r4, r2
1a00414e:	b913      	cbnz	r3, 1a004156 <__sprint_r+0xe>
1a004150:	6053      	str	r3, [r2, #4]
1a004152:	4618      	mov	r0, r3
1a004154:	bd10      	pop	{r4, pc}
1a004156:	f000 fcf7 	bl	1a004b48 <__sfvwrite_r>
1a00415a:	2300      	movs	r3, #0
1a00415c:	60a3      	str	r3, [r4, #8]
1a00415e:	6063      	str	r3, [r4, #4]
1a004160:	bd10      	pop	{r4, pc}
1a004162:	bf00      	nop

1a004164 <_vfiprintf_r>:
1a004164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004168:	b09d      	sub	sp, #116	; 0x74
1a00416a:	4689      	mov	r9, r1
1a00416c:	4614      	mov	r4, r2
1a00416e:	9303      	str	r3, [sp, #12]
1a004170:	4682      	mov	sl, r0
1a004172:	b118      	cbz	r0, 1a00417c <_vfiprintf_r+0x18>
1a004174:	6983      	ldr	r3, [r0, #24]
1a004176:	2b00      	cmp	r3, #0
1a004178:	f000 810a 	beq.w	1a004390 <_vfiprintf_r+0x22c>
1a00417c:	4b8a      	ldr	r3, [pc, #552]	; (1a0043a8 <_vfiprintf_r+0x244>)
1a00417e:	4599      	cmp	r9, r3
1a004180:	f000 810c 	beq.w	1a00439c <_vfiprintf_r+0x238>
1a004184:	4b89      	ldr	r3, [pc, #548]	; (1a0043ac <_vfiprintf_r+0x248>)
1a004186:	4599      	cmp	r9, r3
1a004188:	f000 810b 	beq.w	1a0043a2 <_vfiprintf_r+0x23e>
1a00418c:	4b88      	ldr	r3, [pc, #544]	; (1a0043b0 <_vfiprintf_r+0x24c>)
1a00418e:	4599      	cmp	r9, r3
1a004190:	bf08      	it	eq
1a004192:	f8da 900c 	ldreq.w	r9, [sl, #12]
1a004196:	f8b9 300c 	ldrh.w	r3, [r9, #12]
1a00419a:	0718      	lsls	r0, r3, #28
1a00419c:	f140 80ee 	bpl.w	1a00437c <_vfiprintf_r+0x218>
1a0041a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
1a0041a4:	2b00      	cmp	r3, #0
1a0041a6:	f000 80e9 	beq.w	1a00437c <_vfiprintf_r+0x218>
1a0041aa:	2330      	movs	r3, #48	; 0x30
1a0041ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a0041b0:	7823      	ldrb	r3, [r4, #0]
1a0041b2:	4e80      	ldr	r6, [pc, #512]	; (1a0043b4 <_vfiprintf_r+0x250>)
1a0041b4:	2100      	movs	r1, #0
1a0041b6:	2220      	movs	r2, #32
1a0041b8:	9109      	str	r1, [sp, #36]	; 0x24
1a0041ba:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
1a0041be:	2701      	movs	r7, #1
1a0041c0:	2b00      	cmp	r3, #0
1a0041c2:	f000 8084 	beq.w	1a0042ce <_vfiprintf_r+0x16a>
1a0041c6:	2b25      	cmp	r3, #37	; 0x25
1a0041c8:	4625      	mov	r5, r4
1a0041ca:	d103      	bne.n	1a0041d4 <_vfiprintf_r+0x70>
1a0041cc:	e017      	b.n	1a0041fe <_vfiprintf_r+0x9a>
1a0041ce:	2b25      	cmp	r3, #37	; 0x25
1a0041d0:	f000 8085 	beq.w	1a0042de <_vfiprintf_r+0x17a>
1a0041d4:	f815 3f01 	ldrb.w	r3, [r5, #1]!
1a0041d8:	2b00      	cmp	r3, #0
1a0041da:	d1f8      	bne.n	1a0041ce <_vfiprintf_r+0x6a>
1a0041dc:	ebb5 0b04 	subs.w	fp, r5, r4
1a0041e0:	d075      	beq.n	1a0042ce <_vfiprintf_r+0x16a>
1a0041e2:	4622      	mov	r2, r4
1a0041e4:	465b      	mov	r3, fp
1a0041e6:	4649      	mov	r1, r9
1a0041e8:	4650      	mov	r0, sl
1a0041ea:	f7ff ff97 	bl	1a00411c <__sfputs_r>
1a0041ee:	3001      	adds	r0, #1
1a0041f0:	d06d      	beq.n	1a0042ce <_vfiprintf_r+0x16a>
1a0041f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0041f4:	782a      	ldrb	r2, [r5, #0]
1a0041f6:	445b      	add	r3, fp
1a0041f8:	9309      	str	r3, [sp, #36]	; 0x24
1a0041fa:	2a00      	cmp	r2, #0
1a0041fc:	d067      	beq.n	1a0042ce <_vfiprintf_r+0x16a>
1a0041fe:	2300      	movs	r3, #0
1a004200:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a004204:	3501      	adds	r5, #1
1a004206:	9304      	str	r3, [sp, #16]
1a004208:	9307      	str	r3, [sp, #28]
1a00420a:	9306      	str	r3, [sp, #24]
1a00420c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a004210:	931a      	str	r3, [sp, #104]	; 0x68
1a004212:	9205      	str	r2, [sp, #20]
1a004214:	e004      	b.n	1a004220 <_vfiprintf_r+0xbc>
1a004216:	9a04      	ldr	r2, [sp, #16]
1a004218:	fa07 f303 	lsl.w	r3, r7, r3
1a00421c:	4313      	orrs	r3, r2
1a00421e:	9304      	str	r3, [sp, #16]
1a004220:	7829      	ldrb	r1, [r5, #0]
1a004222:	2205      	movs	r2, #5
1a004224:	4630      	mov	r0, r6
1a004226:	f000 fe7b 	bl	1a004f20 <memchr>
1a00422a:	462c      	mov	r4, r5
1a00422c:	1b83      	subs	r3, r0, r6
1a00422e:	3501      	adds	r5, #1
1a004230:	2800      	cmp	r0, #0
1a004232:	d1f0      	bne.n	1a004216 <_vfiprintf_r+0xb2>
1a004234:	9b04      	ldr	r3, [sp, #16]
1a004236:	06d9      	lsls	r1, r3, #27
1a004238:	bf44      	itt	mi
1a00423a:	2220      	movmi	r2, #32
1a00423c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004240:	7821      	ldrb	r1, [r4, #0]
1a004242:	071a      	lsls	r2, r3, #28
1a004244:	bf44      	itt	mi
1a004246:	222b      	movmi	r2, #43	; 0x2b
1a004248:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a00424c:	292a      	cmp	r1, #42	; 0x2a
1a00424e:	d069      	beq.n	1a004324 <_vfiprintf_r+0x1c0>
1a004250:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a004254:	2a09      	cmp	r2, #9
1a004256:	d80b      	bhi.n	1a004270 <_vfiprintf_r+0x10c>
1a004258:	9b07      	ldr	r3, [sp, #28]
1a00425a:	f814 1f01 	ldrb.w	r1, [r4, #1]!
1a00425e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a004262:	eb02 0343 	add.w	r3, r2, r3, lsl #1
1a004266:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a00426a:	2a09      	cmp	r2, #9
1a00426c:	d9f5      	bls.n	1a00425a <_vfiprintf_r+0xf6>
1a00426e:	9307      	str	r3, [sp, #28]
1a004270:	292e      	cmp	r1, #46	; 0x2e
1a004272:	d03f      	beq.n	1a0042f4 <_vfiprintf_r+0x190>
1a004274:	4d50      	ldr	r5, [pc, #320]	; (1a0043b8 <_vfiprintf_r+0x254>)
1a004276:	2203      	movs	r2, #3
1a004278:	4628      	mov	r0, r5
1a00427a:	f000 fe51 	bl	1a004f20 <memchr>
1a00427e:	b138      	cbz	r0, 1a004290 <_vfiprintf_r+0x12c>
1a004280:	9b04      	ldr	r3, [sp, #16]
1a004282:	1b40      	subs	r0, r0, r5
1a004284:	2240      	movs	r2, #64	; 0x40
1a004286:	fa02 f000 	lsl.w	r0, r2, r0
1a00428a:	4303      	orrs	r3, r0
1a00428c:	3401      	adds	r4, #1
1a00428e:	9304      	str	r3, [sp, #16]
1a004290:	7821      	ldrb	r1, [r4, #0]
1a004292:	484a      	ldr	r0, [pc, #296]	; (1a0043bc <_vfiprintf_r+0x258>)
1a004294:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a004298:	2206      	movs	r2, #6
1a00429a:	3401      	adds	r4, #1
1a00429c:	f000 fe40 	bl	1a004f20 <memchr>
1a0042a0:	2800      	cmp	r0, #0
1a0042a2:	d049      	beq.n	1a004338 <_vfiprintf_r+0x1d4>
1a0042a4:	4b46      	ldr	r3, [pc, #280]	; (1a0043c0 <_vfiprintf_r+0x25c>)
1a0042a6:	b1f3      	cbz	r3, 1a0042e6 <_vfiprintf_r+0x182>
1a0042a8:	ab03      	add	r3, sp, #12
1a0042aa:	9300      	str	r3, [sp, #0]
1a0042ac:	464a      	mov	r2, r9
1a0042ae:	4b45      	ldr	r3, [pc, #276]	; (1a0043c4 <_vfiprintf_r+0x260>)
1a0042b0:	a904      	add	r1, sp, #16
1a0042b2:	4650      	mov	r0, sl
1a0042b4:	f3af 8000 	nop.w
1a0042b8:	4680      	mov	r8, r0
1a0042ba:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
1a0042be:	d006      	beq.n	1a0042ce <_vfiprintf_r+0x16a>
1a0042c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0042c2:	4443      	add	r3, r8
1a0042c4:	9309      	str	r3, [sp, #36]	; 0x24
1a0042c6:	7823      	ldrb	r3, [r4, #0]
1a0042c8:	2b00      	cmp	r3, #0
1a0042ca:	f47f af7c 	bne.w	1a0041c6 <_vfiprintf_r+0x62>
1a0042ce:	f8b9 300c 	ldrh.w	r3, [r9, #12]
1a0042d2:	065b      	lsls	r3, r3, #25
1a0042d4:	d459      	bmi.n	1a00438a <_vfiprintf_r+0x226>
1a0042d6:	9809      	ldr	r0, [sp, #36]	; 0x24
1a0042d8:	b01d      	add	sp, #116	; 0x74
1a0042da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0042de:	ebb5 0b04 	subs.w	fp, r5, r4
1a0042e2:	d08c      	beq.n	1a0041fe <_vfiprintf_r+0x9a>
1a0042e4:	e77d      	b.n	1a0041e2 <_vfiprintf_r+0x7e>
1a0042e6:	9b03      	ldr	r3, [sp, #12]
1a0042e8:	3307      	adds	r3, #7
1a0042ea:	f023 0307 	bic.w	r3, r3, #7
1a0042ee:	3308      	adds	r3, #8
1a0042f0:	9303      	str	r3, [sp, #12]
1a0042f2:	e7e5      	b.n	1a0042c0 <_vfiprintf_r+0x15c>
1a0042f4:	7861      	ldrb	r1, [r4, #1]
1a0042f6:	292a      	cmp	r1, #42	; 0x2a
1a0042f8:	f104 0001 	add.w	r0, r4, #1
1a0042fc:	d026      	beq.n	1a00434c <_vfiprintf_r+0x1e8>
1a0042fe:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a004302:	2300      	movs	r3, #0
1a004304:	2a09      	cmp	r2, #9
1a004306:	9305      	str	r3, [sp, #20]
1a004308:	4604      	mov	r4, r0
1a00430a:	d8b3      	bhi.n	1a004274 <_vfiprintf_r+0x110>
1a00430c:	f814 1f01 	ldrb.w	r1, [r4, #1]!
1a004310:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a004314:	eb02 0343 	add.w	r3, r2, r3, lsl #1
1a004318:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a00431c:	2a09      	cmp	r2, #9
1a00431e:	d9f5      	bls.n	1a00430c <_vfiprintf_r+0x1a8>
1a004320:	9305      	str	r3, [sp, #20]
1a004322:	e7a7      	b.n	1a004274 <_vfiprintf_r+0x110>
1a004324:	9a03      	ldr	r2, [sp, #12]
1a004326:	6811      	ldr	r1, [r2, #0]
1a004328:	3204      	adds	r2, #4
1a00432a:	2900      	cmp	r1, #0
1a00432c:	9203      	str	r2, [sp, #12]
1a00432e:	db1f      	blt.n	1a004370 <_vfiprintf_r+0x20c>
1a004330:	9107      	str	r1, [sp, #28]
1a004332:	7861      	ldrb	r1, [r4, #1]
1a004334:	3401      	adds	r4, #1
1a004336:	e79b      	b.n	1a004270 <_vfiprintf_r+0x10c>
1a004338:	ab03      	add	r3, sp, #12
1a00433a:	9300      	str	r3, [sp, #0]
1a00433c:	464a      	mov	r2, r9
1a00433e:	4b21      	ldr	r3, [pc, #132]	; (1a0043c4 <_vfiprintf_r+0x260>)
1a004340:	a904      	add	r1, sp, #16
1a004342:	4650      	mov	r0, sl
1a004344:	f000 f8e6 	bl	1a004514 <_printf_i>
1a004348:	4680      	mov	r8, r0
1a00434a:	e7b6      	b.n	1a0042ba <_vfiprintf_r+0x156>
1a00434c:	9b03      	ldr	r3, [sp, #12]
1a00434e:	681a      	ldr	r2, [r3, #0]
1a004350:	9205      	str	r2, [sp, #20]
1a004352:	2a00      	cmp	r2, #0
1a004354:	f103 0304 	add.w	r3, r3, #4
1a004358:	9303      	str	r3, [sp, #12]
1a00435a:	bfb8      	it	lt
1a00435c:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
1a004360:	f104 0302 	add.w	r3, r4, #2
1a004364:	bfae      	itee	ge
1a004366:	78a1      	ldrbge	r1, [r4, #2]
1a004368:	78a1      	ldrblt	r1, [r4, #2]
1a00436a:	9205      	strlt	r2, [sp, #20]
1a00436c:	461c      	mov	r4, r3
1a00436e:	e781      	b.n	1a004274 <_vfiprintf_r+0x110>
1a004370:	4249      	negs	r1, r1
1a004372:	f043 0302 	orr.w	r3, r3, #2
1a004376:	9107      	str	r1, [sp, #28]
1a004378:	9304      	str	r3, [sp, #16]
1a00437a:	e7da      	b.n	1a004332 <_vfiprintf_r+0x1ce>
1a00437c:	4649      	mov	r1, r9
1a00437e:	4650      	mov	r0, sl
1a004380:	f000 fb68 	bl	1a004a54 <__swsetup_r>
1a004384:	2800      	cmp	r0, #0
1a004386:	f43f af10 	beq.w	1a0041aa <_vfiprintf_r+0x46>
1a00438a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00438e:	e7a3      	b.n	1a0042d8 <_vfiprintf_r+0x174>
1a004390:	f7ff fc84 	bl	1a003c9c <__sinit>
1a004394:	4b04      	ldr	r3, [pc, #16]	; (1a0043a8 <_vfiprintf_r+0x244>)
1a004396:	4599      	cmp	r9, r3
1a004398:	f47f aef4 	bne.w	1a004184 <_vfiprintf_r+0x20>
1a00439c:	f8da 9004 	ldr.w	r9, [sl, #4]
1a0043a0:	e6f9      	b.n	1a004196 <_vfiprintf_r+0x32>
1a0043a2:	f8da 9008 	ldr.w	r9, [sl, #8]
1a0043a6:	e6f6      	b.n	1a004196 <_vfiprintf_r+0x32>
1a0043a8:	1a0054c0 	.word	0x1a0054c0
1a0043ac:	1a0054a0 	.word	0x1a0054a0
1a0043b0:	1a005480 	.word	0x1a005480
1a0043b4:	1a0054e8 	.word	0x1a0054e8
1a0043b8:	1a0054f0 	.word	0x1a0054f0
1a0043bc:	1a0054f4 	.word	0x1a0054f4
1a0043c0:	00000000 	.word	0x00000000
1a0043c4:	1a00411d 	.word	0x1a00411d

1a0043c8 <vfiprintf>:
1a0043c8:	b410      	push	{r4}
1a0043ca:	4c04      	ldr	r4, [pc, #16]	; (1a0043dc <vfiprintf+0x14>)
1a0043cc:	4613      	mov	r3, r2
1a0043ce:	460a      	mov	r2, r1
1a0043d0:	4601      	mov	r1, r0
1a0043d2:	6820      	ldr	r0, [r4, #0]
1a0043d4:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0043d8:	f7ff bec4 	b.w	1a004164 <_vfiprintf_r>
1a0043dc:	10000040 	.word	0x10000040

1a0043e0 <_printf_common>:
1a0043e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0043e4:	460c      	mov	r4, r1
1a0043e6:	4691      	mov	r9, r2
1a0043e8:	690a      	ldr	r2, [r1, #16]
1a0043ea:	6889      	ldr	r1, [r1, #8]
1a0043ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a0043f0:	428a      	cmp	r2, r1
1a0043f2:	bfb8      	it	lt
1a0043f4:	460a      	movlt	r2, r1
1a0043f6:	f8c9 2000 	str.w	r2, [r9]
1a0043fa:	f894 1043 	ldrb.w	r1, [r4, #67]	; 0x43
1a0043fe:	4606      	mov	r6, r0
1a004400:	461f      	mov	r7, r3
1a004402:	b111      	cbz	r1, 1a00440a <_printf_common+0x2a>
1a004404:	3201      	adds	r2, #1
1a004406:	f8c9 2000 	str.w	r2, [r9]
1a00440a:	6823      	ldr	r3, [r4, #0]
1a00440c:	0699      	lsls	r1, r3, #26
1a00440e:	d55d      	bpl.n	1a0044cc <_printf_common+0xec>
1a004410:	f8d9 2000 	ldr.w	r2, [r9]
1a004414:	3202      	adds	r2, #2
1a004416:	f8c9 2000 	str.w	r2, [r9]
1a00441a:	6823      	ldr	r3, [r4, #0]
1a00441c:	f013 0f06 	tst.w	r3, #6
1a004420:	4619      	mov	r1, r3
1a004422:	d11d      	bne.n	1a004460 <_printf_common+0x80>
1a004424:	68e1      	ldr	r1, [r4, #12]
1a004426:	1a8a      	subs	r2, r1, r2
1a004428:	2a00      	cmp	r2, #0
1a00442a:	bfd8      	it	le
1a00442c:	4619      	movle	r1, r3
1a00442e:	dd17      	ble.n	1a004460 <_printf_common+0x80>
1a004430:	f104 0a19 	add.w	sl, r4, #25
1a004434:	2500      	movs	r5, #0
1a004436:	e005      	b.n	1a004444 <_printf_common+0x64>
1a004438:	68e3      	ldr	r3, [r4, #12]
1a00443a:	f8d9 2000 	ldr.w	r2, [r9]
1a00443e:	1a9b      	subs	r3, r3, r2
1a004440:	42ab      	cmp	r3, r5
1a004442:	dd0c      	ble.n	1a00445e <_printf_common+0x7e>
1a004444:	2301      	movs	r3, #1
1a004446:	4652      	mov	r2, sl
1a004448:	4639      	mov	r1, r7
1a00444a:	4630      	mov	r0, r6
1a00444c:	47c0      	blx	r8
1a00444e:	3001      	adds	r0, #1
1a004450:	f105 0501 	add.w	r5, r5, #1
1a004454:	d1f0      	bne.n	1a004438 <_printf_common+0x58>
1a004456:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00445a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00445e:	6821      	ldr	r1, [r4, #0]
1a004460:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a004464:	3300      	adds	r3, #0
1a004466:	bf18      	it	ne
1a004468:	2301      	movne	r3, #1
1a00446a:	068a      	lsls	r2, r1, #26
1a00446c:	d50a      	bpl.n	1a004484 <_printf_common+0xa4>
1a00446e:	18e1      	adds	r1, r4, r3
1a004470:	1c5a      	adds	r2, r3, #1
1a004472:	2030      	movs	r0, #48	; 0x30
1a004474:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a004478:	4422      	add	r2, r4
1a00447a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a00447e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a004482:	3302      	adds	r3, #2
1a004484:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a004488:	4639      	mov	r1, r7
1a00448a:	4630      	mov	r0, r6
1a00448c:	47c0      	blx	r8
1a00448e:	3001      	adds	r0, #1
1a004490:	d0e1      	beq.n	1a004456 <_printf_common+0x76>
1a004492:	6823      	ldr	r3, [r4, #0]
1a004494:	f003 0306 	and.w	r3, r3, #6
1a004498:	2b04      	cmp	r3, #4
1a00449a:	d029      	beq.n	1a0044f0 <_printf_common+0x110>
1a00449c:	68a3      	ldr	r3, [r4, #8]
1a00449e:	6922      	ldr	r2, [r4, #16]
1a0044a0:	4293      	cmp	r3, r2
1a0044a2:	bfc8      	it	gt
1a0044a4:	f04f 0900 	movgt.w	r9, #0
1a0044a8:	dd30      	ble.n	1a00450c <_printf_common+0x12c>
1a0044aa:	1a9b      	subs	r3, r3, r2
1a0044ac:	4499      	add	r9, r3
1a0044ae:	341a      	adds	r4, #26
1a0044b0:	2500      	movs	r5, #0
1a0044b2:	e001      	b.n	1a0044b8 <_printf_common+0xd8>
1a0044b4:	454d      	cmp	r5, r9
1a0044b6:	d029      	beq.n	1a00450c <_printf_common+0x12c>
1a0044b8:	2301      	movs	r3, #1
1a0044ba:	4622      	mov	r2, r4
1a0044bc:	4639      	mov	r1, r7
1a0044be:	4630      	mov	r0, r6
1a0044c0:	47c0      	blx	r8
1a0044c2:	3001      	adds	r0, #1
1a0044c4:	f105 0501 	add.w	r5, r5, #1
1a0044c8:	d1f4      	bne.n	1a0044b4 <_printf_common+0xd4>
1a0044ca:	e7c4      	b.n	1a004456 <_printf_common+0x76>
1a0044cc:	f013 0f06 	tst.w	r3, #6
1a0044d0:	d108      	bne.n	1a0044e4 <_printf_common+0x104>
1a0044d2:	68e1      	ldr	r1, [r4, #12]
1a0044d4:	f8d9 2000 	ldr.w	r2, [r9]
1a0044d8:	1a8a      	subs	r2, r1, r2
1a0044da:	2a00      	cmp	r2, #0
1a0044dc:	bfd8      	it	le
1a0044de:	4619      	movle	r1, r3
1a0044e0:	dca6      	bgt.n	1a004430 <_printf_common+0x50>
1a0044e2:	e7bd      	b.n	1a004460 <_printf_common+0x80>
1a0044e4:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a0044e8:	3300      	adds	r3, #0
1a0044ea:	bf18      	it	ne
1a0044ec:	2301      	movne	r3, #1
1a0044ee:	e7c9      	b.n	1a004484 <_printf_common+0xa4>
1a0044f0:	f8d9 1000 	ldr.w	r1, [r9]
1a0044f4:	68e0      	ldr	r0, [r4, #12]
1a0044f6:	68a3      	ldr	r3, [r4, #8]
1a0044f8:	6922      	ldr	r2, [r4, #16]
1a0044fa:	eba0 0901 	sub.w	r9, r0, r1
1a0044fe:	4293      	cmp	r3, r2
1a004500:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
1a004504:	dcd1      	bgt.n	1a0044aa <_printf_common+0xca>
1a004506:	f1b9 0f00 	cmp.w	r9, #0
1a00450a:	d1d0      	bne.n	1a0044ae <_printf_common+0xce>
1a00450c:	2000      	movs	r0, #0
1a00450e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004512:	bf00      	nop

1a004514 <_printf_i>:
1a004514:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a004518:	460c      	mov	r4, r1
1a00451a:	7e09      	ldrb	r1, [r1, #24]
1a00451c:	b085      	sub	sp, #20
1a00451e:	296e      	cmp	r1, #110	; 0x6e
1a004520:	4606      	mov	r6, r0
1a004522:	4617      	mov	r7, r2
1a004524:	980c      	ldr	r0, [sp, #48]	; 0x30
1a004526:	4698      	mov	r8, r3
1a004528:	f104 0c43 	add.w	ip, r4, #67	; 0x43
1a00452c:	d055      	beq.n	1a0045da <_printf_i+0xc6>
1a00452e:	d80f      	bhi.n	1a004550 <_printf_i+0x3c>
1a004530:	2963      	cmp	r1, #99	; 0x63
1a004532:	f000 811b 	beq.w	1a00476c <_printf_i+0x258>
1a004536:	f200 80d6 	bhi.w	1a0046e6 <_printf_i+0x1d2>
1a00453a:	2900      	cmp	r1, #0
1a00453c:	d05c      	beq.n	1a0045f8 <_printf_i+0xe4>
1a00453e:	2958      	cmp	r1, #88	; 0x58
1a004540:	f040 80e8 	bne.w	1a004714 <_printf_i+0x200>
1a004544:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a004548:	6822      	ldr	r2, [r4, #0]
1a00454a:	f8df e260 	ldr.w	lr, [pc, #608]	; 1a0047ac <_printf_i+0x298>
1a00454e:	e013      	b.n	1a004578 <_printf_i+0x64>
1a004550:	2973      	cmp	r1, #115	; 0x73
1a004552:	f000 80fd 	beq.w	1a004750 <_printf_i+0x23c>
1a004556:	f200 8089 	bhi.w	1a00466c <_printf_i+0x158>
1a00455a:	296f      	cmp	r1, #111	; 0x6f
1a00455c:	f000 80e4 	beq.w	1a004728 <_printf_i+0x214>
1a004560:	2970      	cmp	r1, #112	; 0x70
1a004562:	f040 80d7 	bne.w	1a004714 <_printf_i+0x200>
1a004566:	6822      	ldr	r2, [r4, #0]
1a004568:	f042 0220 	orr.w	r2, r2, #32
1a00456c:	6022      	str	r2, [r4, #0]
1a00456e:	2378      	movs	r3, #120	; 0x78
1a004570:	f8df e23c 	ldr.w	lr, [pc, #572]	; 1a0047b0 <_printf_i+0x29c>
1a004574:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a004578:	6803      	ldr	r3, [r0, #0]
1a00457a:	0615      	lsls	r5, r2, #24
1a00457c:	f103 0104 	add.w	r1, r3, #4
1a004580:	f100 80ff 	bmi.w	1a004782 <_printf_i+0x26e>
1a004584:	0655      	lsls	r5, r2, #25
1a004586:	bf4b      	itete	mi
1a004588:	881b      	ldrhmi	r3, [r3, #0]
1a00458a:	681b      	ldrpl	r3, [r3, #0]
1a00458c:	6001      	strmi	r1, [r0, #0]
1a00458e:	6001      	strpl	r1, [r0, #0]
1a004590:	07d0      	lsls	r0, r2, #31
1a004592:	bf44      	itt	mi
1a004594:	f042 0220 	orrmi.w	r2, r2, #32
1a004598:	6022      	strmi	r2, [r4, #0]
1a00459a:	2b00      	cmp	r3, #0
1a00459c:	f040 8095 	bne.w	1a0046ca <_printf_i+0x1b6>
1a0045a0:	6822      	ldr	r2, [r4, #0]
1a0045a2:	f022 0220 	bic.w	r2, r2, #32
1a0045a6:	6022      	str	r2, [r4, #0]
1a0045a8:	2110      	movs	r1, #16
1a0045aa:	2200      	movs	r2, #0
1a0045ac:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a0045b0:	6860      	ldr	r0, [r4, #4]
1a0045b2:	60a0      	str	r0, [r4, #8]
1a0045b4:	2800      	cmp	r0, #0
1a0045b6:	f2c0 808d 	blt.w	1a0046d4 <_printf_i+0x1c0>
1a0045ba:	6822      	ldr	r2, [r4, #0]
1a0045bc:	f022 0204 	bic.w	r2, r2, #4
1a0045c0:	6022      	str	r2, [r4, #0]
1a0045c2:	2b00      	cmp	r3, #0
1a0045c4:	d167      	bne.n	1a004696 <_printf_i+0x182>
1a0045c6:	2800      	cmp	r0, #0
1a0045c8:	f040 8086 	bne.w	1a0046d8 <_printf_i+0x1c4>
1a0045cc:	4665      	mov	r5, ip
1a0045ce:	2908      	cmp	r1, #8
1a0045d0:	d06f      	beq.n	1a0046b2 <_printf_i+0x19e>
1a0045d2:	ebac 0305 	sub.w	r3, ip, r5
1a0045d6:	6123      	str	r3, [r4, #16]
1a0045d8:	e011      	b.n	1a0045fe <_printf_i+0xea>
1a0045da:	6823      	ldr	r3, [r4, #0]
1a0045dc:	061a      	lsls	r2, r3, #24
1a0045de:	f100 80d3 	bmi.w	1a004788 <_printf_i+0x274>
1a0045e2:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0045e6:	6803      	ldr	r3, [r0, #0]
1a0045e8:	6962      	ldr	r2, [r4, #20]
1a0045ea:	f103 0104 	add.w	r1, r3, #4
1a0045ee:	6001      	str	r1, [r0, #0]
1a0045f0:	681b      	ldr	r3, [r3, #0]
1a0045f2:	bf14      	ite	ne
1a0045f4:	801a      	strhne	r2, [r3, #0]
1a0045f6:	601a      	streq	r2, [r3, #0]
1a0045f8:	2300      	movs	r3, #0
1a0045fa:	4665      	mov	r5, ip
1a0045fc:	6123      	str	r3, [r4, #16]
1a0045fe:	f8cd 8000 	str.w	r8, [sp]
1a004602:	463b      	mov	r3, r7
1a004604:	aa03      	add	r2, sp, #12
1a004606:	4621      	mov	r1, r4
1a004608:	4630      	mov	r0, r6
1a00460a:	f7ff fee9 	bl	1a0043e0 <_printf_common>
1a00460e:	3001      	adds	r0, #1
1a004610:	d021      	beq.n	1a004656 <_printf_i+0x142>
1a004612:	462a      	mov	r2, r5
1a004614:	6923      	ldr	r3, [r4, #16]
1a004616:	4639      	mov	r1, r7
1a004618:	4630      	mov	r0, r6
1a00461a:	47c0      	blx	r8
1a00461c:	3001      	adds	r0, #1
1a00461e:	d01a      	beq.n	1a004656 <_printf_i+0x142>
1a004620:	6823      	ldr	r3, [r4, #0]
1a004622:	68e0      	ldr	r0, [r4, #12]
1a004624:	f013 0f02 	tst.w	r3, #2
1a004628:	9b03      	ldr	r3, [sp, #12]
1a00462a:	d019      	beq.n	1a004660 <_printf_i+0x14c>
1a00462c:	1ac2      	subs	r2, r0, r3
1a00462e:	2a00      	cmp	r2, #0
1a004630:	dd16      	ble.n	1a004660 <_printf_i+0x14c>
1a004632:	f104 0919 	add.w	r9, r4, #25
1a004636:	2500      	movs	r5, #0
1a004638:	e004      	b.n	1a004644 <_printf_i+0x130>
1a00463a:	68e0      	ldr	r0, [r4, #12]
1a00463c:	9b03      	ldr	r3, [sp, #12]
1a00463e:	1ac2      	subs	r2, r0, r3
1a004640:	42aa      	cmp	r2, r5
1a004642:	dd0d      	ble.n	1a004660 <_printf_i+0x14c>
1a004644:	2301      	movs	r3, #1
1a004646:	464a      	mov	r2, r9
1a004648:	4639      	mov	r1, r7
1a00464a:	4630      	mov	r0, r6
1a00464c:	47c0      	blx	r8
1a00464e:	3001      	adds	r0, #1
1a004650:	f105 0501 	add.w	r5, r5, #1
1a004654:	d1f1      	bne.n	1a00463a <_printf_i+0x126>
1a004656:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00465a:	b005      	add	sp, #20
1a00465c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a004660:	4298      	cmp	r0, r3
1a004662:	bfb8      	it	lt
1a004664:	4618      	movlt	r0, r3
1a004666:	b005      	add	sp, #20
1a004668:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a00466c:	2975      	cmp	r1, #117	; 0x75
1a00466e:	d05b      	beq.n	1a004728 <_printf_i+0x214>
1a004670:	2978      	cmp	r1, #120	; 0x78
1a004672:	d14f      	bne.n	1a004714 <_printf_i+0x200>
1a004674:	6822      	ldr	r2, [r4, #0]
1a004676:	e77a      	b.n	1a00456e <_printf_i+0x5a>
1a004678:	6861      	ldr	r1, [r4, #4]
1a00467a:	60a1      	str	r1, [r4, #8]
1a00467c:	202d      	movs	r0, #45	; 0x2d
1a00467e:	2900      	cmp	r1, #0
1a004680:	f1c3 0300 	rsb	r3, r3, #0
1a004684:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
1a004688:	db21      	blt.n	1a0046ce <_printf_i+0x1ba>
1a00468a:	f022 0204 	bic.w	r2, r2, #4
1a00468e:	f8df e11c 	ldr.w	lr, [pc, #284]	; 1a0047ac <_printf_i+0x298>
1a004692:	6022      	str	r2, [r4, #0]
1a004694:	210a      	movs	r1, #10
1a004696:	4665      	mov	r5, ip
1a004698:	fbb3 f2f1 	udiv	r2, r3, r1
1a00469c:	fb01 3012 	mls	r0, r1, r2, r3
1a0046a0:	4613      	mov	r3, r2
1a0046a2:	f81e 2000 	ldrb.w	r2, [lr, r0]
1a0046a6:	f805 2d01 	strb.w	r2, [r5, #-1]!
1a0046aa:	2b00      	cmp	r3, #0
1a0046ac:	d1f4      	bne.n	1a004698 <_printf_i+0x184>
1a0046ae:	2908      	cmp	r1, #8
1a0046b0:	d18f      	bne.n	1a0045d2 <_printf_i+0xbe>
1a0046b2:	6823      	ldr	r3, [r4, #0]
1a0046b4:	07d9      	lsls	r1, r3, #31
1a0046b6:	d58c      	bpl.n	1a0045d2 <_printf_i+0xbe>
1a0046b8:	6862      	ldr	r2, [r4, #4]
1a0046ba:	6923      	ldr	r3, [r4, #16]
1a0046bc:	429a      	cmp	r2, r3
1a0046be:	dc88      	bgt.n	1a0045d2 <_printf_i+0xbe>
1a0046c0:	2330      	movs	r3, #48	; 0x30
1a0046c2:	f805 3c01 	strb.w	r3, [r5, #-1]
1a0046c6:	3d01      	subs	r5, #1
1a0046c8:	e783      	b.n	1a0045d2 <_printf_i+0xbe>
1a0046ca:	2110      	movs	r1, #16
1a0046cc:	e76d      	b.n	1a0045aa <_printf_i+0x96>
1a0046ce:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 1a0047ac <_printf_i+0x298>
1a0046d2:	210a      	movs	r1, #10
1a0046d4:	2b00      	cmp	r3, #0
1a0046d6:	d1de      	bne.n	1a004696 <_printf_i+0x182>
1a0046d8:	f89e 3000 	ldrb.w	r3, [lr]
1a0046dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a0046e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0046e4:	e773      	b.n	1a0045ce <_printf_i+0xba>
1a0046e6:	2964      	cmp	r1, #100	; 0x64
1a0046e8:	d001      	beq.n	1a0046ee <_printf_i+0x1da>
1a0046ea:	2969      	cmp	r1, #105	; 0x69
1a0046ec:	d112      	bne.n	1a004714 <_printf_i+0x200>
1a0046ee:	6822      	ldr	r2, [r4, #0]
1a0046f0:	6803      	ldr	r3, [r0, #0]
1a0046f2:	0615      	lsls	r5, r2, #24
1a0046f4:	f103 0104 	add.w	r1, r3, #4
1a0046f8:	d452      	bmi.n	1a0047a0 <_printf_i+0x28c>
1a0046fa:	0655      	lsls	r5, r2, #25
1a0046fc:	bf4b      	itete	mi
1a0046fe:	f9b3 3000 	ldrshmi.w	r3, [r3]
1a004702:	681b      	ldrpl	r3, [r3, #0]
1a004704:	6001      	strmi	r1, [r0, #0]
1a004706:	6001      	strpl	r1, [r0, #0]
1a004708:	2b00      	cmp	r3, #0
1a00470a:	dbb5      	blt.n	1a004678 <_printf_i+0x164>
1a00470c:	f8df e09c 	ldr.w	lr, [pc, #156]	; 1a0047ac <_printf_i+0x298>
1a004710:	210a      	movs	r1, #10
1a004712:	e74d      	b.n	1a0045b0 <_printf_i+0x9c>
1a004714:	2301      	movs	r3, #1
1a004716:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a00471a:	6123      	str	r3, [r4, #16]
1a00471c:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004720:	2300      	movs	r3, #0
1a004722:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004726:	e76a      	b.n	1a0045fe <_printf_i+0xea>
1a004728:	6823      	ldr	r3, [r4, #0]
1a00472a:	061a      	lsls	r2, r3, #24
1a00472c:	d433      	bmi.n	1a004796 <_printf_i+0x282>
1a00472e:	f013 0f40 	tst.w	r3, #64	; 0x40
1a004732:	6803      	ldr	r3, [r0, #0]
1a004734:	f103 0204 	add.w	r2, r3, #4
1a004738:	bf15      	itete	ne
1a00473a:	881b      	ldrhne	r3, [r3, #0]
1a00473c:	681b      	ldreq	r3, [r3, #0]
1a00473e:	6002      	strne	r2, [r0, #0]
1a004740:	6002      	streq	r2, [r0, #0]
1a004742:	296f      	cmp	r1, #111	; 0x6f
1a004744:	bf14      	ite	ne
1a004746:	210a      	movne	r1, #10
1a004748:	2108      	moveq	r1, #8
1a00474a:	f8df e060 	ldr.w	lr, [pc, #96]	; 1a0047ac <_printf_i+0x298>
1a00474e:	e72c      	b.n	1a0045aa <_printf_i+0x96>
1a004750:	6803      	ldr	r3, [r0, #0]
1a004752:	6862      	ldr	r2, [r4, #4]
1a004754:	1d19      	adds	r1, r3, #4
1a004756:	6001      	str	r1, [r0, #0]
1a004758:	681d      	ldr	r5, [r3, #0]
1a00475a:	2100      	movs	r1, #0
1a00475c:	4628      	mov	r0, r5
1a00475e:	f000 fbdf 	bl	1a004f20 <memchr>
1a004762:	b300      	cbz	r0, 1a0047a6 <_printf_i+0x292>
1a004764:	1b40      	subs	r0, r0, r5
1a004766:	6060      	str	r0, [r4, #4]
1a004768:	6120      	str	r0, [r4, #16]
1a00476a:	e7d9      	b.n	1a004720 <_printf_i+0x20c>
1a00476c:	6803      	ldr	r3, [r0, #0]
1a00476e:	681a      	ldr	r2, [r3, #0]
1a004770:	1d19      	adds	r1, r3, #4
1a004772:	2301      	movs	r3, #1
1a004774:	6001      	str	r1, [r0, #0]
1a004776:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a00477a:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
1a00477e:	6123      	str	r3, [r4, #16]
1a004780:	e7ce      	b.n	1a004720 <_printf_i+0x20c>
1a004782:	6001      	str	r1, [r0, #0]
1a004784:	681b      	ldr	r3, [r3, #0]
1a004786:	e703      	b.n	1a004590 <_printf_i+0x7c>
1a004788:	6803      	ldr	r3, [r0, #0]
1a00478a:	6962      	ldr	r2, [r4, #20]
1a00478c:	1d19      	adds	r1, r3, #4
1a00478e:	6001      	str	r1, [r0, #0]
1a004790:	681b      	ldr	r3, [r3, #0]
1a004792:	601a      	str	r2, [r3, #0]
1a004794:	e730      	b.n	1a0045f8 <_printf_i+0xe4>
1a004796:	6803      	ldr	r3, [r0, #0]
1a004798:	1d1a      	adds	r2, r3, #4
1a00479a:	6002      	str	r2, [r0, #0]
1a00479c:	681b      	ldr	r3, [r3, #0]
1a00479e:	e7d0      	b.n	1a004742 <_printf_i+0x22e>
1a0047a0:	6001      	str	r1, [r0, #0]
1a0047a2:	681b      	ldr	r3, [r3, #0]
1a0047a4:	e7b0      	b.n	1a004708 <_printf_i+0x1f4>
1a0047a6:	6860      	ldr	r0, [r4, #4]
1a0047a8:	e7de      	b.n	1a004768 <_printf_i+0x254>
1a0047aa:	bf00      	nop
1a0047ac:	1a0054fc 	.word	0x1a0054fc
1a0047b0:	1a005510 	.word	0x1a005510

1a0047b4 <_iprintf_r>:
1a0047b4:	b40e      	push	{r1, r2, r3}
1a0047b6:	b510      	push	{r4, lr}
1a0047b8:	4604      	mov	r4, r0
1a0047ba:	b083      	sub	sp, #12
1a0047bc:	b118      	cbz	r0, 1a0047c6 <_iprintf_r+0x12>
1a0047be:	6983      	ldr	r3, [r0, #24]
1a0047c0:	b90b      	cbnz	r3, 1a0047c6 <_iprintf_r+0x12>
1a0047c2:	f7ff fa6b 	bl	1a003c9c <__sinit>
1a0047c6:	a806      	add	r0, sp, #24
1a0047c8:	4603      	mov	r3, r0
1a0047ca:	9001      	str	r0, [sp, #4]
1a0047cc:	9a05      	ldr	r2, [sp, #20]
1a0047ce:	68a1      	ldr	r1, [r4, #8]
1a0047d0:	4620      	mov	r0, r4
1a0047d2:	f7ff fcc7 	bl	1a004164 <_vfiprintf_r>
1a0047d6:	b003      	add	sp, #12
1a0047d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a0047dc:	b003      	add	sp, #12
1a0047de:	4770      	bx	lr

1a0047e0 <iprintf>:
1a0047e0:	b40f      	push	{r0, r1, r2, r3}
1a0047e2:	b510      	push	{r4, lr}
1a0047e4:	4b0a      	ldr	r3, [pc, #40]	; (1a004810 <iprintf+0x30>)
1a0047e6:	681c      	ldr	r4, [r3, #0]
1a0047e8:	b082      	sub	sp, #8
1a0047ea:	b124      	cbz	r4, 1a0047f6 <iprintf+0x16>
1a0047ec:	69a3      	ldr	r3, [r4, #24]
1a0047ee:	b913      	cbnz	r3, 1a0047f6 <iprintf+0x16>
1a0047f0:	4620      	mov	r0, r4
1a0047f2:	f7ff fa53 	bl	1a003c9c <__sinit>
1a0047f6:	a805      	add	r0, sp, #20
1a0047f8:	4603      	mov	r3, r0
1a0047fa:	9001      	str	r0, [sp, #4]
1a0047fc:	9a04      	ldr	r2, [sp, #16]
1a0047fe:	68a1      	ldr	r1, [r4, #8]
1a004800:	4620      	mov	r0, r4
1a004802:	f7ff fcaf 	bl	1a004164 <_vfiprintf_r>
1a004806:	b002      	add	sp, #8
1a004808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a00480c:	b004      	add	sp, #16
1a00480e:	4770      	bx	lr
1a004810:	10000040 	.word	0x10000040

1a004814 <_puts_r>:
1a004814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a004818:	460e      	mov	r6, r1
1a00481a:	4680      	mov	r8, r0
1a00481c:	2800      	cmp	r0, #0
1a00481e:	d03e      	beq.n	1a00489e <_puts_r+0x8a>
1a004820:	6983      	ldr	r3, [r0, #24]
1a004822:	2b00      	cmp	r3, #0
1a004824:	d039      	beq.n	1a00489a <_puts_r+0x86>
1a004826:	6884      	ldr	r4, [r0, #8]
1a004828:	4b2f      	ldr	r3, [pc, #188]	; (1a0048e8 <_puts_r+0xd4>)
1a00482a:	429c      	cmp	r4, r3
1a00482c:	d043      	beq.n	1a0048b6 <_puts_r+0xa2>
1a00482e:	4b2f      	ldr	r3, [pc, #188]	; (1a0048ec <_puts_r+0xd8>)
1a004830:	429c      	cmp	r4, r3
1a004832:	d056      	beq.n	1a0048e2 <_puts_r+0xce>
1a004834:	4b2e      	ldr	r3, [pc, #184]	; (1a0048f0 <_puts_r+0xdc>)
1a004836:	429c      	cmp	r4, r3
1a004838:	bf08      	it	eq
1a00483a:	f8d8 400c 	ldreq.w	r4, [r8, #12]
1a00483e:	89a3      	ldrh	r3, [r4, #12]
1a004840:	071b      	lsls	r3, r3, #28
1a004842:	d53d      	bpl.n	1a0048c0 <_puts_r+0xac>
1a004844:	6923      	ldr	r3, [r4, #16]
1a004846:	2b00      	cmp	r3, #0
1a004848:	d03a      	beq.n	1a0048c0 <_puts_r+0xac>
1a00484a:	3e01      	subs	r6, #1
1a00484c:	68a3      	ldr	r3, [r4, #8]
1a00484e:	f816 5f01 	ldrb.w	r5, [r6, #1]!
1a004852:	3b01      	subs	r3, #1
1a004854:	60a3      	str	r3, [r4, #8]
1a004856:	b1b5      	cbz	r5, 1a004886 <_puts_r+0x72>
1a004858:	2b00      	cmp	r3, #0
1a00485a:	db04      	blt.n	1a004866 <_puts_r+0x52>
1a00485c:	6823      	ldr	r3, [r4, #0]
1a00485e:	1c5a      	adds	r2, r3, #1
1a004860:	6022      	str	r2, [r4, #0]
1a004862:	701d      	strb	r5, [r3, #0]
1a004864:	e7f2      	b.n	1a00484c <_puts_r+0x38>
1a004866:	69a7      	ldr	r7, [r4, #24]
1a004868:	42bb      	cmp	r3, r7
1a00486a:	4622      	mov	r2, r4
1a00486c:	4629      	mov	r1, r5
1a00486e:	4640      	mov	r0, r8
1a004870:	db01      	blt.n	1a004876 <_puts_r+0x62>
1a004872:	2d0a      	cmp	r5, #10
1a004874:	d1f2      	bne.n	1a00485c <_puts_r+0x48>
1a004876:	f000 f88b 	bl	1a004990 <__swbuf_r>
1a00487a:	3001      	adds	r0, #1
1a00487c:	d1e6      	bne.n	1a00484c <_puts_r+0x38>
1a00487e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a004886:	2b00      	cmp	r3, #0
1a004888:	db21      	blt.n	1a0048ce <_puts_r+0xba>
1a00488a:	6823      	ldr	r3, [r4, #0]
1a00488c:	220a      	movs	r2, #10
1a00488e:	1c59      	adds	r1, r3, #1
1a004890:	6021      	str	r1, [r4, #0]
1a004892:	701a      	strb	r2, [r3, #0]
1a004894:	4610      	mov	r0, r2
1a004896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00489a:	f7ff f9ff 	bl	1a003c9c <__sinit>
1a00489e:	f8d8 3018 	ldr.w	r3, [r8, #24]
1a0048a2:	f8d8 4008 	ldr.w	r4, [r8, #8]
1a0048a6:	2b00      	cmp	r3, #0
1a0048a8:	d1be      	bne.n	1a004828 <_puts_r+0x14>
1a0048aa:	4640      	mov	r0, r8
1a0048ac:	f7ff f9f6 	bl	1a003c9c <__sinit>
1a0048b0:	4b0d      	ldr	r3, [pc, #52]	; (1a0048e8 <_puts_r+0xd4>)
1a0048b2:	429c      	cmp	r4, r3
1a0048b4:	d1bb      	bne.n	1a00482e <_puts_r+0x1a>
1a0048b6:	f8d8 4004 	ldr.w	r4, [r8, #4]
1a0048ba:	89a3      	ldrh	r3, [r4, #12]
1a0048bc:	071b      	lsls	r3, r3, #28
1a0048be:	d4c1      	bmi.n	1a004844 <_puts_r+0x30>
1a0048c0:	4621      	mov	r1, r4
1a0048c2:	4640      	mov	r0, r8
1a0048c4:	f000 f8c6 	bl	1a004a54 <__swsetup_r>
1a0048c8:	2800      	cmp	r0, #0
1a0048ca:	d0be      	beq.n	1a00484a <_puts_r+0x36>
1a0048cc:	e7d7      	b.n	1a00487e <_puts_r+0x6a>
1a0048ce:	4622      	mov	r2, r4
1a0048d0:	4640      	mov	r0, r8
1a0048d2:	210a      	movs	r1, #10
1a0048d4:	f000 f85c 	bl	1a004990 <__swbuf_r>
1a0048d8:	3001      	adds	r0, #1
1a0048da:	d0d0      	beq.n	1a00487e <_puts_r+0x6a>
1a0048dc:	200a      	movs	r0, #10
1a0048de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0048e2:	f8d8 4008 	ldr.w	r4, [r8, #8]
1a0048e6:	e7aa      	b.n	1a00483e <_puts_r+0x2a>
1a0048e8:	1a0054c0 	.word	0x1a0054c0
1a0048ec:	1a0054a0 	.word	0x1a0054a0
1a0048f0:	1a005480 	.word	0x1a005480

1a0048f4 <puts>:
1a0048f4:	4b02      	ldr	r3, [pc, #8]	; (1a004900 <puts+0xc>)
1a0048f6:	4601      	mov	r1, r0
1a0048f8:	6818      	ldr	r0, [r3, #0]
1a0048fa:	f7ff bf8b 	b.w	1a004814 <_puts_r>
1a0048fe:	bf00      	nop
1a004900:	10000040 	.word	0x10000040

1a004904 <__sread>:
1a004904:	b510      	push	{r4, lr}
1a004906:	460c      	mov	r4, r1
1a004908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00490c:	f7fb fe10 	bl	1a000530 <_read_r>
1a004910:	2800      	cmp	r0, #0
1a004912:	db03      	blt.n	1a00491c <__sread+0x18>
1a004914:	6d63      	ldr	r3, [r4, #84]	; 0x54
1a004916:	4403      	add	r3, r0
1a004918:	6563      	str	r3, [r4, #84]	; 0x54
1a00491a:	bd10      	pop	{r4, pc}
1a00491c:	89a3      	ldrh	r3, [r4, #12]
1a00491e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a004922:	81a3      	strh	r3, [r4, #12]
1a004924:	bd10      	pop	{r4, pc}
1a004926:	bf00      	nop

1a004928 <__seofread>:
1a004928:	2000      	movs	r0, #0
1a00492a:	4770      	bx	lr

1a00492c <__swrite>:
1a00492c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a004930:	4616      	mov	r6, r2
1a004932:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
1a004936:	461f      	mov	r7, r3
1a004938:	05d3      	lsls	r3, r2, #23
1a00493a:	460c      	mov	r4, r1
1a00493c:	4605      	mov	r5, r0
1a00493e:	d507      	bpl.n	1a004950 <__swrite+0x24>
1a004940:	2200      	movs	r2, #0
1a004942:	2302      	movs	r3, #2
1a004944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004948:	f7fb fded 	bl	1a000526 <_lseek_r>
1a00494c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a004950:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a004954:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
1a004958:	81a2      	strh	r2, [r4, #12]
1a00495a:	463b      	mov	r3, r7
1a00495c:	4632      	mov	r2, r6
1a00495e:	4628      	mov	r0, r5
1a004960:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a004964:	f7fb be0c 	b.w	1a000580 <_write_r>

1a004968 <__sseek>:
1a004968:	b510      	push	{r4, lr}
1a00496a:	460c      	mov	r4, r1
1a00496c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004970:	f7fb fdd9 	bl	1a000526 <_lseek_r>
1a004974:	89a3      	ldrh	r3, [r4, #12]
1a004976:	1c42      	adds	r2, r0, #1
1a004978:	bf0e      	itee	eq
1a00497a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a00497e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a004982:	6560      	strne	r0, [r4, #84]	; 0x54
1a004984:	81a3      	strh	r3, [r4, #12]
1a004986:	bd10      	pop	{r4, pc}

1a004988 <__sclose>:
1a004988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00498c:	f7fb bdb8 	b.w	1a000500 <_close_r>

1a004990 <__swbuf_r>:
1a004990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004992:	460d      	mov	r5, r1
1a004994:	4614      	mov	r4, r2
1a004996:	4606      	mov	r6, r0
1a004998:	b110      	cbz	r0, 1a0049a0 <__swbuf_r+0x10>
1a00499a:	6983      	ldr	r3, [r0, #24]
1a00499c:	2b00      	cmp	r3, #0
1a00499e:	d042      	beq.n	1a004a26 <__swbuf_r+0x96>
1a0049a0:	4b25      	ldr	r3, [pc, #148]	; (1a004a38 <__swbuf_r+0xa8>)
1a0049a2:	429c      	cmp	r4, r3
1a0049a4:	d044      	beq.n	1a004a30 <__swbuf_r+0xa0>
1a0049a6:	4b25      	ldr	r3, [pc, #148]	; (1a004a3c <__swbuf_r+0xac>)
1a0049a8:	429c      	cmp	r4, r3
1a0049aa:	d043      	beq.n	1a004a34 <__swbuf_r+0xa4>
1a0049ac:	4b24      	ldr	r3, [pc, #144]	; (1a004a40 <__swbuf_r+0xb0>)
1a0049ae:	429c      	cmp	r4, r3
1a0049b0:	bf08      	it	eq
1a0049b2:	68f4      	ldreq	r4, [r6, #12]
1a0049b4:	89a3      	ldrh	r3, [r4, #12]
1a0049b6:	69a2      	ldr	r2, [r4, #24]
1a0049b8:	60a2      	str	r2, [r4, #8]
1a0049ba:	071a      	lsls	r2, r3, #28
1a0049bc:	d522      	bpl.n	1a004a04 <__swbuf_r+0x74>
1a0049be:	6923      	ldr	r3, [r4, #16]
1a0049c0:	b303      	cbz	r3, 1a004a04 <__swbuf_r+0x74>
1a0049c2:	6822      	ldr	r2, [r4, #0]
1a0049c4:	6961      	ldr	r1, [r4, #20]
1a0049c6:	1ad3      	subs	r3, r2, r3
1a0049c8:	b2ed      	uxtb	r5, r5
1a0049ca:	428b      	cmp	r3, r1
1a0049cc:	462f      	mov	r7, r5
1a0049ce:	da21      	bge.n	1a004a14 <__swbuf_r+0x84>
1a0049d0:	3301      	adds	r3, #1
1a0049d2:	68a1      	ldr	r1, [r4, #8]
1a0049d4:	1c50      	adds	r0, r2, #1
1a0049d6:	3901      	subs	r1, #1
1a0049d8:	60a1      	str	r1, [r4, #8]
1a0049da:	6020      	str	r0, [r4, #0]
1a0049dc:	7015      	strb	r5, [r2, #0]
1a0049de:	6962      	ldr	r2, [r4, #20]
1a0049e0:	429a      	cmp	r2, r3
1a0049e2:	d006      	beq.n	1a0049f2 <__swbuf_r+0x62>
1a0049e4:	89a3      	ldrh	r3, [r4, #12]
1a0049e6:	07db      	lsls	r3, r3, #31
1a0049e8:	d501      	bpl.n	1a0049ee <__swbuf_r+0x5e>
1a0049ea:	2d0a      	cmp	r5, #10
1a0049ec:	d001      	beq.n	1a0049f2 <__swbuf_r+0x62>
1a0049ee:	4638      	mov	r0, r7
1a0049f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0049f2:	4621      	mov	r1, r4
1a0049f4:	4630      	mov	r0, r6
1a0049f6:	f7ff f815 	bl	1a003a24 <_fflush_r>
1a0049fa:	2800      	cmp	r0, #0
1a0049fc:	d0f7      	beq.n	1a0049ee <__swbuf_r+0x5e>
1a0049fe:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a004a02:	e7f4      	b.n	1a0049ee <__swbuf_r+0x5e>
1a004a04:	4621      	mov	r1, r4
1a004a06:	4630      	mov	r0, r6
1a004a08:	f000 f824 	bl	1a004a54 <__swsetup_r>
1a004a0c:	2800      	cmp	r0, #0
1a004a0e:	d1f6      	bne.n	1a0049fe <__swbuf_r+0x6e>
1a004a10:	6923      	ldr	r3, [r4, #16]
1a004a12:	e7d6      	b.n	1a0049c2 <__swbuf_r+0x32>
1a004a14:	4621      	mov	r1, r4
1a004a16:	4630      	mov	r0, r6
1a004a18:	f7ff f804 	bl	1a003a24 <_fflush_r>
1a004a1c:	2800      	cmp	r0, #0
1a004a1e:	d1ee      	bne.n	1a0049fe <__swbuf_r+0x6e>
1a004a20:	6822      	ldr	r2, [r4, #0]
1a004a22:	2301      	movs	r3, #1
1a004a24:	e7d5      	b.n	1a0049d2 <__swbuf_r+0x42>
1a004a26:	f7ff f939 	bl	1a003c9c <__sinit>
1a004a2a:	4b03      	ldr	r3, [pc, #12]	; (1a004a38 <__swbuf_r+0xa8>)
1a004a2c:	429c      	cmp	r4, r3
1a004a2e:	d1ba      	bne.n	1a0049a6 <__swbuf_r+0x16>
1a004a30:	6874      	ldr	r4, [r6, #4]
1a004a32:	e7bf      	b.n	1a0049b4 <__swbuf_r+0x24>
1a004a34:	68b4      	ldr	r4, [r6, #8]
1a004a36:	e7bd      	b.n	1a0049b4 <__swbuf_r+0x24>
1a004a38:	1a0054c0 	.word	0x1a0054c0
1a004a3c:	1a0054a0 	.word	0x1a0054a0
1a004a40:	1a005480 	.word	0x1a005480

1a004a44 <__swbuf>:
1a004a44:	4b02      	ldr	r3, [pc, #8]	; (1a004a50 <__swbuf+0xc>)
1a004a46:	460a      	mov	r2, r1
1a004a48:	4601      	mov	r1, r0
1a004a4a:	6818      	ldr	r0, [r3, #0]
1a004a4c:	f7ff bfa0 	b.w	1a004990 <__swbuf_r>
1a004a50:	10000040 	.word	0x10000040

1a004a54 <__swsetup_r>:
1a004a54:	4b38      	ldr	r3, [pc, #224]	; (1a004b38 <__swsetup_r+0xe4>)
1a004a56:	b570      	push	{r4, r5, r6, lr}
1a004a58:	681d      	ldr	r5, [r3, #0]
1a004a5a:	4606      	mov	r6, r0
1a004a5c:	460c      	mov	r4, r1
1a004a5e:	b115      	cbz	r5, 1a004a66 <__swsetup_r+0x12>
1a004a60:	69ab      	ldr	r3, [r5, #24]
1a004a62:	2b00      	cmp	r3, #0
1a004a64:	d042      	beq.n	1a004aec <__swsetup_r+0x98>
1a004a66:	4b35      	ldr	r3, [pc, #212]	; (1a004b3c <__swsetup_r+0xe8>)
1a004a68:	429c      	cmp	r4, r3
1a004a6a:	d045      	beq.n	1a004af8 <__swsetup_r+0xa4>
1a004a6c:	4b34      	ldr	r3, [pc, #208]	; (1a004b40 <__swsetup_r+0xec>)
1a004a6e:	429c      	cmp	r4, r3
1a004a70:	d058      	beq.n	1a004b24 <__swsetup_r+0xd0>
1a004a72:	4b34      	ldr	r3, [pc, #208]	; (1a004b44 <__swsetup_r+0xf0>)
1a004a74:	429c      	cmp	r4, r3
1a004a76:	bf08      	it	eq
1a004a78:	68ec      	ldreq	r4, [r5, #12]
1a004a7a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a004a7e:	b293      	uxth	r3, r2
1a004a80:	0719      	lsls	r1, r3, #28
1a004a82:	d50c      	bpl.n	1a004a9e <__swsetup_r+0x4a>
1a004a84:	6920      	ldr	r0, [r4, #16]
1a004a86:	b1a8      	cbz	r0, 1a004ab4 <__swsetup_r+0x60>
1a004a88:	f013 0201 	ands.w	r2, r3, #1
1a004a8c:	d01e      	beq.n	1a004acc <__swsetup_r+0x78>
1a004a8e:	6963      	ldr	r3, [r4, #20]
1a004a90:	2200      	movs	r2, #0
1a004a92:	425b      	negs	r3, r3
1a004a94:	61a3      	str	r3, [r4, #24]
1a004a96:	60a2      	str	r2, [r4, #8]
1a004a98:	b1f0      	cbz	r0, 1a004ad8 <__swsetup_r+0x84>
1a004a9a:	2000      	movs	r0, #0
1a004a9c:	bd70      	pop	{r4, r5, r6, pc}
1a004a9e:	06dd      	lsls	r5, r3, #27
1a004aa0:	d542      	bpl.n	1a004b28 <__swsetup_r+0xd4>
1a004aa2:	0758      	lsls	r0, r3, #29
1a004aa4:	d42a      	bmi.n	1a004afc <__swsetup_r+0xa8>
1a004aa6:	6920      	ldr	r0, [r4, #16]
1a004aa8:	f042 0308 	orr.w	r3, r2, #8
1a004aac:	81a3      	strh	r3, [r4, #12]
1a004aae:	b29b      	uxth	r3, r3
1a004ab0:	2800      	cmp	r0, #0
1a004ab2:	d1e9      	bne.n	1a004a88 <__swsetup_r+0x34>
1a004ab4:	f403 7220 	and.w	r2, r3, #640	; 0x280
1a004ab8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
1a004abc:	d0e4      	beq.n	1a004a88 <__swsetup_r+0x34>
1a004abe:	4630      	mov	r0, r6
1a004ac0:	4621      	mov	r1, r4
1a004ac2:	f000 f9e7 	bl	1a004e94 <__smakebuf_r>
1a004ac6:	89a3      	ldrh	r3, [r4, #12]
1a004ac8:	6920      	ldr	r0, [r4, #16]
1a004aca:	e7dd      	b.n	1a004a88 <__swsetup_r+0x34>
1a004acc:	0799      	lsls	r1, r3, #30
1a004ace:	bf58      	it	pl
1a004ad0:	6962      	ldrpl	r2, [r4, #20]
1a004ad2:	60a2      	str	r2, [r4, #8]
1a004ad4:	2800      	cmp	r0, #0
1a004ad6:	d1e0      	bne.n	1a004a9a <__swsetup_r+0x46>
1a004ad8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004adc:	061a      	lsls	r2, r3, #24
1a004ade:	d5dd      	bpl.n	1a004a9c <__swsetup_r+0x48>
1a004ae0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a004ae4:	81a3      	strh	r3, [r4, #12]
1a004ae6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004aea:	bd70      	pop	{r4, r5, r6, pc}
1a004aec:	4628      	mov	r0, r5
1a004aee:	f7ff f8d5 	bl	1a003c9c <__sinit>
1a004af2:	4b12      	ldr	r3, [pc, #72]	; (1a004b3c <__swsetup_r+0xe8>)
1a004af4:	429c      	cmp	r4, r3
1a004af6:	d1b9      	bne.n	1a004a6c <__swsetup_r+0x18>
1a004af8:	686c      	ldr	r4, [r5, #4]
1a004afa:	e7be      	b.n	1a004a7a <__swsetup_r+0x26>
1a004afc:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a004afe:	b151      	cbz	r1, 1a004b16 <__swsetup_r+0xc2>
1a004b00:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a004b04:	4299      	cmp	r1, r3
1a004b06:	d004      	beq.n	1a004b12 <__swsetup_r+0xbe>
1a004b08:	4630      	mov	r0, r6
1a004b0a:	f7ff fa47 	bl	1a003f9c <_free_r>
1a004b0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a004b12:	2300      	movs	r3, #0
1a004b14:	6363      	str	r3, [r4, #52]	; 0x34
1a004b16:	2300      	movs	r3, #0
1a004b18:	6920      	ldr	r0, [r4, #16]
1a004b1a:	6063      	str	r3, [r4, #4]
1a004b1c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
1a004b20:	6020      	str	r0, [r4, #0]
1a004b22:	e7c1      	b.n	1a004aa8 <__swsetup_r+0x54>
1a004b24:	68ac      	ldr	r4, [r5, #8]
1a004b26:	e7a8      	b.n	1a004a7a <__swsetup_r+0x26>
1a004b28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
1a004b2c:	2309      	movs	r3, #9
1a004b2e:	6033      	str	r3, [r6, #0]
1a004b30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004b34:	81a2      	strh	r2, [r4, #12]
1a004b36:	bd70      	pop	{r4, r5, r6, pc}
1a004b38:	10000040 	.word	0x10000040
1a004b3c:	1a0054c0 	.word	0x1a0054c0
1a004b40:	1a0054a0 	.word	0x1a0054a0
1a004b44:	1a005480 	.word	0x1a005480

1a004b48 <__sfvwrite_r>:
1a004b48:	6893      	ldr	r3, [r2, #8]
1a004b4a:	2b00      	cmp	r3, #0
1a004b4c:	d073      	beq.n	1a004c36 <__sfvwrite_r+0xee>
1a004b4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004b52:	898b      	ldrh	r3, [r1, #12]
1a004b54:	b083      	sub	sp, #12
1a004b56:	460c      	mov	r4, r1
1a004b58:	0719      	lsls	r1, r3, #28
1a004b5a:	9000      	str	r0, [sp, #0]
1a004b5c:	4616      	mov	r6, r2
1a004b5e:	d526      	bpl.n	1a004bae <__sfvwrite_r+0x66>
1a004b60:	6922      	ldr	r2, [r4, #16]
1a004b62:	b322      	cbz	r2, 1a004bae <__sfvwrite_r+0x66>
1a004b64:	f013 0002 	ands.w	r0, r3, #2
1a004b68:	6835      	ldr	r5, [r6, #0]
1a004b6a:	d02c      	beq.n	1a004bc6 <__sfvwrite_r+0x7e>
1a004b6c:	f04f 0900 	mov.w	r9, #0
1a004b70:	4fb0      	ldr	r7, [pc, #704]	; (1a004e34 <__sfvwrite_r+0x2ec>)
1a004b72:	46c8      	mov	r8, r9
1a004b74:	46b2      	mov	sl, r6
1a004b76:	45b8      	cmp	r8, r7
1a004b78:	4643      	mov	r3, r8
1a004b7a:	464a      	mov	r2, r9
1a004b7c:	bf28      	it	cs
1a004b7e:	463b      	movcs	r3, r7
1a004b80:	9800      	ldr	r0, [sp, #0]
1a004b82:	f1b8 0f00 	cmp.w	r8, #0
1a004b86:	d050      	beq.n	1a004c2a <__sfvwrite_r+0xe2>
1a004b88:	6a21      	ldr	r1, [r4, #32]
1a004b8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a004b8c:	47b0      	blx	r6
1a004b8e:	2800      	cmp	r0, #0
1a004b90:	dd58      	ble.n	1a004c44 <__sfvwrite_r+0xfc>
1a004b92:	f8da 3008 	ldr.w	r3, [sl, #8]
1a004b96:	1a1b      	subs	r3, r3, r0
1a004b98:	4481      	add	r9, r0
1a004b9a:	eba8 0800 	sub.w	r8, r8, r0
1a004b9e:	f8ca 3008 	str.w	r3, [sl, #8]
1a004ba2:	2b00      	cmp	r3, #0
1a004ba4:	d1e7      	bne.n	1a004b76 <__sfvwrite_r+0x2e>
1a004ba6:	2000      	movs	r0, #0
1a004ba8:	b003      	add	sp, #12
1a004baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004bae:	4621      	mov	r1, r4
1a004bb0:	9800      	ldr	r0, [sp, #0]
1a004bb2:	f7ff ff4f 	bl	1a004a54 <__swsetup_r>
1a004bb6:	2800      	cmp	r0, #0
1a004bb8:	f040 8133 	bne.w	1a004e22 <__sfvwrite_r+0x2da>
1a004bbc:	89a3      	ldrh	r3, [r4, #12]
1a004bbe:	6835      	ldr	r5, [r6, #0]
1a004bc0:	f013 0002 	ands.w	r0, r3, #2
1a004bc4:	d1d2      	bne.n	1a004b6c <__sfvwrite_r+0x24>
1a004bc6:	f013 0901 	ands.w	r9, r3, #1
1a004bca:	d145      	bne.n	1a004c58 <__sfvwrite_r+0x110>
1a004bcc:	464f      	mov	r7, r9
1a004bce:	9601      	str	r6, [sp, #4]
1a004bd0:	b337      	cbz	r7, 1a004c20 <__sfvwrite_r+0xd8>
1a004bd2:	059a      	lsls	r2, r3, #22
1a004bd4:	f8d4 8008 	ldr.w	r8, [r4, #8]
1a004bd8:	f140 8083 	bpl.w	1a004ce2 <__sfvwrite_r+0x19a>
1a004bdc:	4547      	cmp	r7, r8
1a004bde:	46c3      	mov	fp, r8
1a004be0:	f0c0 80ab 	bcc.w	1a004d3a <__sfvwrite_r+0x1f2>
1a004be4:	f413 6f90 	tst.w	r3, #1152	; 0x480
1a004be8:	f040 80ac 	bne.w	1a004d44 <__sfvwrite_r+0x1fc>
1a004bec:	6820      	ldr	r0, [r4, #0]
1a004bee:	46ba      	mov	sl, r7
1a004bf0:	465a      	mov	r2, fp
1a004bf2:	4649      	mov	r1, r9
1a004bf4:	f000 f9e4 	bl	1a004fc0 <memmove>
1a004bf8:	68a2      	ldr	r2, [r4, #8]
1a004bfa:	6823      	ldr	r3, [r4, #0]
1a004bfc:	eba2 0208 	sub.w	r2, r2, r8
1a004c00:	445b      	add	r3, fp
1a004c02:	60a2      	str	r2, [r4, #8]
1a004c04:	6023      	str	r3, [r4, #0]
1a004c06:	9a01      	ldr	r2, [sp, #4]
1a004c08:	6893      	ldr	r3, [r2, #8]
1a004c0a:	eba3 030a 	sub.w	r3, r3, sl
1a004c0e:	44d1      	add	r9, sl
1a004c10:	eba7 070a 	sub.w	r7, r7, sl
1a004c14:	6093      	str	r3, [r2, #8]
1a004c16:	2b00      	cmp	r3, #0
1a004c18:	d0c5      	beq.n	1a004ba6 <__sfvwrite_r+0x5e>
1a004c1a:	89a3      	ldrh	r3, [r4, #12]
1a004c1c:	2f00      	cmp	r7, #0
1a004c1e:	d1d8      	bne.n	1a004bd2 <__sfvwrite_r+0x8a>
1a004c20:	f8d5 9000 	ldr.w	r9, [r5]
1a004c24:	686f      	ldr	r7, [r5, #4]
1a004c26:	3508      	adds	r5, #8
1a004c28:	e7d2      	b.n	1a004bd0 <__sfvwrite_r+0x88>
1a004c2a:	f8d5 9000 	ldr.w	r9, [r5]
1a004c2e:	f8d5 8004 	ldr.w	r8, [r5, #4]
1a004c32:	3508      	adds	r5, #8
1a004c34:	e79f      	b.n	1a004b76 <__sfvwrite_r+0x2e>
1a004c36:	2000      	movs	r0, #0
1a004c38:	4770      	bx	lr
1a004c3a:	4621      	mov	r1, r4
1a004c3c:	9800      	ldr	r0, [sp, #0]
1a004c3e:	f7fe fef1 	bl	1a003a24 <_fflush_r>
1a004c42:	b370      	cbz	r0, 1a004ca2 <__sfvwrite_r+0x15a>
1a004c44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004c48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a004c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004c50:	81a3      	strh	r3, [r4, #12]
1a004c52:	b003      	add	sp, #12
1a004c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004c58:	4681      	mov	r9, r0
1a004c5a:	4633      	mov	r3, r6
1a004c5c:	464e      	mov	r6, r9
1a004c5e:	46a8      	mov	r8, r5
1a004c60:	469a      	mov	sl, r3
1a004c62:	464d      	mov	r5, r9
1a004c64:	b34e      	cbz	r6, 1a004cba <__sfvwrite_r+0x172>
1a004c66:	b380      	cbz	r0, 1a004cca <__sfvwrite_r+0x182>
1a004c68:	6820      	ldr	r0, [r4, #0]
1a004c6a:	6923      	ldr	r3, [r4, #16]
1a004c6c:	6962      	ldr	r2, [r4, #20]
1a004c6e:	45b1      	cmp	r9, r6
1a004c70:	46cb      	mov	fp, r9
1a004c72:	bf28      	it	cs
1a004c74:	46b3      	movcs	fp, r6
1a004c76:	4298      	cmp	r0, r3
1a004c78:	465f      	mov	r7, fp
1a004c7a:	d904      	bls.n	1a004c86 <__sfvwrite_r+0x13e>
1a004c7c:	68a3      	ldr	r3, [r4, #8]
1a004c7e:	4413      	add	r3, r2
1a004c80:	459b      	cmp	fp, r3
1a004c82:	f300 80a6 	bgt.w	1a004dd2 <__sfvwrite_r+0x28a>
1a004c86:	4593      	cmp	fp, r2
1a004c88:	db4b      	blt.n	1a004d22 <__sfvwrite_r+0x1da>
1a004c8a:	4613      	mov	r3, r2
1a004c8c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
1a004c8e:	6a21      	ldr	r1, [r4, #32]
1a004c90:	9800      	ldr	r0, [sp, #0]
1a004c92:	462a      	mov	r2, r5
1a004c94:	47b8      	blx	r7
1a004c96:	1e07      	subs	r7, r0, #0
1a004c98:	ddd4      	ble.n	1a004c44 <__sfvwrite_r+0xfc>
1a004c9a:	ebb9 0907 	subs.w	r9, r9, r7
1a004c9e:	d0cc      	beq.n	1a004c3a <__sfvwrite_r+0xf2>
1a004ca0:	2001      	movs	r0, #1
1a004ca2:	f8da 3008 	ldr.w	r3, [sl, #8]
1a004ca6:	1bdb      	subs	r3, r3, r7
1a004ca8:	443d      	add	r5, r7
1a004caa:	1bf6      	subs	r6, r6, r7
1a004cac:	f8ca 3008 	str.w	r3, [sl, #8]
1a004cb0:	2b00      	cmp	r3, #0
1a004cb2:	f43f af78 	beq.w	1a004ba6 <__sfvwrite_r+0x5e>
1a004cb6:	2e00      	cmp	r6, #0
1a004cb8:	d1d5      	bne.n	1a004c66 <__sfvwrite_r+0x11e>
1a004cba:	f108 0308 	add.w	r3, r8, #8
1a004cbe:	e913 0060 	ldmdb	r3, {r5, r6}
1a004cc2:	4698      	mov	r8, r3
1a004cc4:	3308      	adds	r3, #8
1a004cc6:	2e00      	cmp	r6, #0
1a004cc8:	d0f9      	beq.n	1a004cbe <__sfvwrite_r+0x176>
1a004cca:	4632      	mov	r2, r6
1a004ccc:	210a      	movs	r1, #10
1a004cce:	4628      	mov	r0, r5
1a004cd0:	f000 f926 	bl	1a004f20 <memchr>
1a004cd4:	2800      	cmp	r0, #0
1a004cd6:	f000 80a1 	beq.w	1a004e1c <__sfvwrite_r+0x2d4>
1a004cda:	3001      	adds	r0, #1
1a004cdc:	eba0 0905 	sub.w	r9, r0, r5
1a004ce0:	e7c2      	b.n	1a004c68 <__sfvwrite_r+0x120>
1a004ce2:	6820      	ldr	r0, [r4, #0]
1a004ce4:	6923      	ldr	r3, [r4, #16]
1a004ce6:	4298      	cmp	r0, r3
1a004ce8:	d802      	bhi.n	1a004cf0 <__sfvwrite_r+0x1a8>
1a004cea:	6963      	ldr	r3, [r4, #20]
1a004cec:	429f      	cmp	r7, r3
1a004cee:	d25d      	bcs.n	1a004dac <__sfvwrite_r+0x264>
1a004cf0:	45b8      	cmp	r8, r7
1a004cf2:	bf28      	it	cs
1a004cf4:	46b8      	movcs	r8, r7
1a004cf6:	4642      	mov	r2, r8
1a004cf8:	4649      	mov	r1, r9
1a004cfa:	f000 f961 	bl	1a004fc0 <memmove>
1a004cfe:	68a3      	ldr	r3, [r4, #8]
1a004d00:	6822      	ldr	r2, [r4, #0]
1a004d02:	eba3 0308 	sub.w	r3, r3, r8
1a004d06:	4442      	add	r2, r8
1a004d08:	60a3      	str	r3, [r4, #8]
1a004d0a:	6022      	str	r2, [r4, #0]
1a004d0c:	b10b      	cbz	r3, 1a004d12 <__sfvwrite_r+0x1ca>
1a004d0e:	46c2      	mov	sl, r8
1a004d10:	e779      	b.n	1a004c06 <__sfvwrite_r+0xbe>
1a004d12:	4621      	mov	r1, r4
1a004d14:	9800      	ldr	r0, [sp, #0]
1a004d16:	f7fe fe85 	bl	1a003a24 <_fflush_r>
1a004d1a:	2800      	cmp	r0, #0
1a004d1c:	d192      	bne.n	1a004c44 <__sfvwrite_r+0xfc>
1a004d1e:	46c2      	mov	sl, r8
1a004d20:	e771      	b.n	1a004c06 <__sfvwrite_r+0xbe>
1a004d22:	465a      	mov	r2, fp
1a004d24:	4629      	mov	r1, r5
1a004d26:	f000 f94b 	bl	1a004fc0 <memmove>
1a004d2a:	68a2      	ldr	r2, [r4, #8]
1a004d2c:	6823      	ldr	r3, [r4, #0]
1a004d2e:	eba2 020b 	sub.w	r2, r2, fp
1a004d32:	445b      	add	r3, fp
1a004d34:	60a2      	str	r2, [r4, #8]
1a004d36:	6023      	str	r3, [r4, #0]
1a004d38:	e7af      	b.n	1a004c9a <__sfvwrite_r+0x152>
1a004d3a:	6820      	ldr	r0, [r4, #0]
1a004d3c:	46b8      	mov	r8, r7
1a004d3e:	46ba      	mov	sl, r7
1a004d40:	46bb      	mov	fp, r7
1a004d42:	e755      	b.n	1a004bf0 <__sfvwrite_r+0xa8>
1a004d44:	6962      	ldr	r2, [r4, #20]
1a004d46:	6820      	ldr	r0, [r4, #0]
1a004d48:	6921      	ldr	r1, [r4, #16]
1a004d4a:	eb02 0842 	add.w	r8, r2, r2, lsl #1
1a004d4e:	eba0 0a01 	sub.w	sl, r0, r1
1a004d52:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
1a004d56:	f10a 0001 	add.w	r0, sl, #1
1a004d5a:	ea4f 0868 	mov.w	r8, r8, asr #1
1a004d5e:	4438      	add	r0, r7
1a004d60:	4540      	cmp	r0, r8
1a004d62:	4642      	mov	r2, r8
1a004d64:	bf84      	itt	hi
1a004d66:	4680      	movhi	r8, r0
1a004d68:	4642      	movhi	r2, r8
1a004d6a:	055b      	lsls	r3, r3, #21
1a004d6c:	d544      	bpl.n	1a004df8 <__sfvwrite_r+0x2b0>
1a004d6e:	4611      	mov	r1, r2
1a004d70:	9800      	ldr	r0, [sp, #0]
1a004d72:	f7ff f95b 	bl	1a00402c <_malloc_r>
1a004d76:	4683      	mov	fp, r0
1a004d78:	2800      	cmp	r0, #0
1a004d7a:	d055      	beq.n	1a004e28 <__sfvwrite_r+0x2e0>
1a004d7c:	4652      	mov	r2, sl
1a004d7e:	6921      	ldr	r1, [r4, #16]
1a004d80:	f7ff f824 	bl	1a003dcc <memcpy>
1a004d84:	89a3      	ldrh	r3, [r4, #12]
1a004d86:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
1a004d8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a004d8e:	81a3      	strh	r3, [r4, #12]
1a004d90:	eb0b 000a 	add.w	r0, fp, sl
1a004d94:	eba8 030a 	sub.w	r3, r8, sl
1a004d98:	f8c4 b010 	str.w	fp, [r4, #16]
1a004d9c:	f8c4 8014 	str.w	r8, [r4, #20]
1a004da0:	6020      	str	r0, [r4, #0]
1a004da2:	60a3      	str	r3, [r4, #8]
1a004da4:	46b8      	mov	r8, r7
1a004da6:	46ba      	mov	sl, r7
1a004da8:	46bb      	mov	fp, r7
1a004daa:	e721      	b.n	1a004bf0 <__sfvwrite_r+0xa8>
1a004dac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
1a004db0:	42b9      	cmp	r1, r7
1a004db2:	bf28      	it	cs
1a004db4:	4639      	movcs	r1, r7
1a004db6:	464a      	mov	r2, r9
1a004db8:	fb91 f1f3 	sdiv	r1, r1, r3
1a004dbc:	9800      	ldr	r0, [sp, #0]
1a004dbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a004dc0:	fb03 f301 	mul.w	r3, r3, r1
1a004dc4:	6a21      	ldr	r1, [r4, #32]
1a004dc6:	47b0      	blx	r6
1a004dc8:	f1b0 0a00 	subs.w	sl, r0, #0
1a004dcc:	f73f af1b 	bgt.w	1a004c06 <__sfvwrite_r+0xbe>
1a004dd0:	e738      	b.n	1a004c44 <__sfvwrite_r+0xfc>
1a004dd2:	461a      	mov	r2, r3
1a004dd4:	4629      	mov	r1, r5
1a004dd6:	9301      	str	r3, [sp, #4]
1a004dd8:	f000 f8f2 	bl	1a004fc0 <memmove>
1a004ddc:	6822      	ldr	r2, [r4, #0]
1a004dde:	9b01      	ldr	r3, [sp, #4]
1a004de0:	9800      	ldr	r0, [sp, #0]
1a004de2:	441a      	add	r2, r3
1a004de4:	6022      	str	r2, [r4, #0]
1a004de6:	4621      	mov	r1, r4
1a004de8:	f7fe fe1c 	bl	1a003a24 <_fflush_r>
1a004dec:	9b01      	ldr	r3, [sp, #4]
1a004dee:	2800      	cmp	r0, #0
1a004df0:	f47f af28 	bne.w	1a004c44 <__sfvwrite_r+0xfc>
1a004df4:	461f      	mov	r7, r3
1a004df6:	e750      	b.n	1a004c9a <__sfvwrite_r+0x152>
1a004df8:	9800      	ldr	r0, [sp, #0]
1a004dfa:	f000 f945 	bl	1a005088 <_realloc_r>
1a004dfe:	4683      	mov	fp, r0
1a004e00:	2800      	cmp	r0, #0
1a004e02:	d1c5      	bne.n	1a004d90 <__sfvwrite_r+0x248>
1a004e04:	9d00      	ldr	r5, [sp, #0]
1a004e06:	6921      	ldr	r1, [r4, #16]
1a004e08:	4628      	mov	r0, r5
1a004e0a:	f7ff f8c7 	bl	1a003f9c <_free_r>
1a004e0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004e12:	220c      	movs	r2, #12
1a004e14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a004e18:	602a      	str	r2, [r5, #0]
1a004e1a:	e715      	b.n	1a004c48 <__sfvwrite_r+0x100>
1a004e1c:	f106 0901 	add.w	r9, r6, #1
1a004e20:	e722      	b.n	1a004c68 <__sfvwrite_r+0x120>
1a004e22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004e26:	e6bf      	b.n	1a004ba8 <__sfvwrite_r+0x60>
1a004e28:	9a00      	ldr	r2, [sp, #0]
1a004e2a:	230c      	movs	r3, #12
1a004e2c:	6013      	str	r3, [r2, #0]
1a004e2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004e32:	e709      	b.n	1a004c48 <__sfvwrite_r+0x100>
1a004e34:	7ffffc00 	.word	0x7ffffc00

1a004e38 <__swhatbuf_r>:
1a004e38:	b570      	push	{r4, r5, r6, lr}
1a004e3a:	460c      	mov	r4, r1
1a004e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004e40:	2900      	cmp	r1, #0
1a004e42:	b090      	sub	sp, #64	; 0x40
1a004e44:	4615      	mov	r5, r2
1a004e46:	461e      	mov	r6, r3
1a004e48:	db13      	blt.n	1a004e72 <__swhatbuf_r+0x3a>
1a004e4a:	aa01      	add	r2, sp, #4
1a004e4c:	f7fb fb5d 	bl	1a00050a <_fstat_r>
1a004e50:	2800      	cmp	r0, #0
1a004e52:	db0e      	blt.n	1a004e72 <__swhatbuf_r+0x3a>
1a004e54:	9a02      	ldr	r2, [sp, #8]
1a004e56:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a004e5a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
1a004e5e:	fab2 f282 	clz	r2, r2
1a004e62:	0952      	lsrs	r2, r2, #5
1a004e64:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a004e68:	2000      	movs	r0, #0
1a004e6a:	6032      	str	r2, [r6, #0]
1a004e6c:	602b      	str	r3, [r5, #0]
1a004e6e:	b010      	add	sp, #64	; 0x40
1a004e70:	bd70      	pop	{r4, r5, r6, pc}
1a004e72:	89a3      	ldrh	r3, [r4, #12]
1a004e74:	2200      	movs	r2, #0
1a004e76:	061b      	lsls	r3, r3, #24
1a004e78:	6032      	str	r2, [r6, #0]
1a004e7a:	d504      	bpl.n	1a004e86 <__swhatbuf_r+0x4e>
1a004e7c:	2340      	movs	r3, #64	; 0x40
1a004e7e:	2000      	movs	r0, #0
1a004e80:	602b      	str	r3, [r5, #0]
1a004e82:	b010      	add	sp, #64	; 0x40
1a004e84:	bd70      	pop	{r4, r5, r6, pc}
1a004e86:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a004e8a:	2000      	movs	r0, #0
1a004e8c:	602b      	str	r3, [r5, #0]
1a004e8e:	b010      	add	sp, #64	; 0x40
1a004e90:	bd70      	pop	{r4, r5, r6, pc}
1a004e92:	bf00      	nop

1a004e94 <__smakebuf_r>:
1a004e94:	898a      	ldrh	r2, [r1, #12]
1a004e96:	0792      	lsls	r2, r2, #30
1a004e98:	460b      	mov	r3, r1
1a004e9a:	d506      	bpl.n	1a004eaa <__smakebuf_r+0x16>
1a004e9c:	f101 0247 	add.w	r2, r1, #71	; 0x47
1a004ea0:	2101      	movs	r1, #1
1a004ea2:	601a      	str	r2, [r3, #0]
1a004ea4:	611a      	str	r2, [r3, #16]
1a004ea6:	6159      	str	r1, [r3, #20]
1a004ea8:	4770      	bx	lr
1a004eaa:	b5f0      	push	{r4, r5, r6, r7, lr}
1a004eac:	b083      	sub	sp, #12
1a004eae:	ab01      	add	r3, sp, #4
1a004eb0:	466a      	mov	r2, sp
1a004eb2:	460c      	mov	r4, r1
1a004eb4:	4605      	mov	r5, r0
1a004eb6:	f7ff ffbf 	bl	1a004e38 <__swhatbuf_r>
1a004eba:	9900      	ldr	r1, [sp, #0]
1a004ebc:	4606      	mov	r6, r0
1a004ebe:	4628      	mov	r0, r5
1a004ec0:	f7ff f8b4 	bl	1a00402c <_malloc_r>
1a004ec4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004ec8:	b1d0      	cbz	r0, 1a004f00 <__smakebuf_r+0x6c>
1a004eca:	9a01      	ldr	r2, [sp, #4]
1a004ecc:	4f12      	ldr	r7, [pc, #72]	; (1a004f18 <__smakebuf_r+0x84>)
1a004ece:	9900      	ldr	r1, [sp, #0]
1a004ed0:	62af      	str	r7, [r5, #40]	; 0x28
1a004ed2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a004ed6:	81a3      	strh	r3, [r4, #12]
1a004ed8:	6020      	str	r0, [r4, #0]
1a004eda:	6120      	str	r0, [r4, #16]
1a004edc:	6161      	str	r1, [r4, #20]
1a004ede:	b91a      	cbnz	r2, 1a004ee8 <__smakebuf_r+0x54>
1a004ee0:	4333      	orrs	r3, r6
1a004ee2:	81a3      	strh	r3, [r4, #12]
1a004ee4:	b003      	add	sp, #12
1a004ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a004ee8:	4628      	mov	r0, r5
1a004eea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a004eee:	f7fb fb11 	bl	1a000514 <_isatty_r>
1a004ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004ef6:	2800      	cmp	r0, #0
1a004ef8:	d0f2      	beq.n	1a004ee0 <__smakebuf_r+0x4c>
1a004efa:	f043 0301 	orr.w	r3, r3, #1
1a004efe:	e7ef      	b.n	1a004ee0 <__smakebuf_r+0x4c>
1a004f00:	059a      	lsls	r2, r3, #22
1a004f02:	d4ef      	bmi.n	1a004ee4 <__smakebuf_r+0x50>
1a004f04:	f104 0247 	add.w	r2, r4, #71	; 0x47
1a004f08:	f043 0302 	orr.w	r3, r3, #2
1a004f0c:	2101      	movs	r1, #1
1a004f0e:	81a3      	strh	r3, [r4, #12]
1a004f10:	6022      	str	r2, [r4, #0]
1a004f12:	6122      	str	r2, [r4, #16]
1a004f14:	6161      	str	r1, [r4, #20]
1a004f16:	e7e5      	b.n	1a004ee4 <__smakebuf_r+0x50>
1a004f18:	1a003ab1 	.word	0x1a003ab1
1a004f1c:	ffffffff 	.word	0xffffffff

1a004f20 <memchr>:
1a004f20:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a004f24:	2a10      	cmp	r2, #16
1a004f26:	db2b      	blt.n	1a004f80 <memchr+0x60>
1a004f28:	f010 0f07 	tst.w	r0, #7
1a004f2c:	d008      	beq.n	1a004f40 <memchr+0x20>
1a004f2e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004f32:	3a01      	subs	r2, #1
1a004f34:	428b      	cmp	r3, r1
1a004f36:	d02d      	beq.n	1a004f94 <memchr+0x74>
1a004f38:	f010 0f07 	tst.w	r0, #7
1a004f3c:	b342      	cbz	r2, 1a004f90 <memchr+0x70>
1a004f3e:	d1f6      	bne.n	1a004f2e <memchr+0xe>
1a004f40:	b4f0      	push	{r4, r5, r6, r7}
1a004f42:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a004f46:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a004f4a:	f022 0407 	bic.w	r4, r2, #7
1a004f4e:	f07f 0700 	mvns.w	r7, #0
1a004f52:	2300      	movs	r3, #0
1a004f54:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a004f58:	3c08      	subs	r4, #8
1a004f5a:	ea85 0501 	eor.w	r5, r5, r1
1a004f5e:	ea86 0601 	eor.w	r6, r6, r1
1a004f62:	fa85 f547 	uadd8	r5, r5, r7
1a004f66:	faa3 f587 	sel	r5, r3, r7
1a004f6a:	fa86 f647 	uadd8	r6, r6, r7
1a004f6e:	faa5 f687 	sel	r6, r5, r7
1a004f72:	b98e      	cbnz	r6, 1a004f98 <memchr+0x78>
1a004f74:	d1ee      	bne.n	1a004f54 <memchr+0x34>
1a004f76:	bcf0      	pop	{r4, r5, r6, r7}
1a004f78:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a004f7c:	f002 0207 	and.w	r2, r2, #7
1a004f80:	b132      	cbz	r2, 1a004f90 <memchr+0x70>
1a004f82:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004f86:	3a01      	subs	r2, #1
1a004f88:	ea83 0301 	eor.w	r3, r3, r1
1a004f8c:	b113      	cbz	r3, 1a004f94 <memchr+0x74>
1a004f8e:	d1f8      	bne.n	1a004f82 <memchr+0x62>
1a004f90:	2000      	movs	r0, #0
1a004f92:	4770      	bx	lr
1a004f94:	3801      	subs	r0, #1
1a004f96:	4770      	bx	lr
1a004f98:	2d00      	cmp	r5, #0
1a004f9a:	bf06      	itte	eq
1a004f9c:	4635      	moveq	r5, r6
1a004f9e:	3803      	subeq	r0, #3
1a004fa0:	3807      	subne	r0, #7
1a004fa2:	f015 0f01 	tst.w	r5, #1
1a004fa6:	d107      	bne.n	1a004fb8 <memchr+0x98>
1a004fa8:	3001      	adds	r0, #1
1a004faa:	f415 7f80 	tst.w	r5, #256	; 0x100
1a004fae:	bf02      	ittt	eq
1a004fb0:	3001      	addeq	r0, #1
1a004fb2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a004fb6:	3001      	addeq	r0, #1
1a004fb8:	bcf0      	pop	{r4, r5, r6, r7}
1a004fba:	3801      	subs	r0, #1
1a004fbc:	4770      	bx	lr
1a004fbe:	bf00      	nop

1a004fc0 <memmove>:
1a004fc0:	4288      	cmp	r0, r1
1a004fc2:	b5f0      	push	{r4, r5, r6, r7, lr}
1a004fc4:	d90d      	bls.n	1a004fe2 <memmove+0x22>
1a004fc6:	188b      	adds	r3, r1, r2
1a004fc8:	4298      	cmp	r0, r3
1a004fca:	d20a      	bcs.n	1a004fe2 <memmove+0x22>
1a004fcc:	1884      	adds	r4, r0, r2
1a004fce:	2a00      	cmp	r2, #0
1a004fd0:	d051      	beq.n	1a005076 <memmove+0xb6>
1a004fd2:	4622      	mov	r2, r4
1a004fd4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
1a004fd8:	f802 4d01 	strb.w	r4, [r2, #-1]!
1a004fdc:	4299      	cmp	r1, r3
1a004fde:	d1f9      	bne.n	1a004fd4 <memmove+0x14>
1a004fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a004fe2:	2a0f      	cmp	r2, #15
1a004fe4:	d948      	bls.n	1a005078 <memmove+0xb8>
1a004fe6:	ea41 0300 	orr.w	r3, r1, r0
1a004fea:	079b      	lsls	r3, r3, #30
1a004fec:	d146      	bne.n	1a00507c <memmove+0xbc>
1a004fee:	f100 0410 	add.w	r4, r0, #16
1a004ff2:	f101 0310 	add.w	r3, r1, #16
1a004ff6:	4615      	mov	r5, r2
1a004ff8:	f853 6c10 	ldr.w	r6, [r3, #-16]
1a004ffc:	f844 6c10 	str.w	r6, [r4, #-16]
1a005000:	f853 6c0c 	ldr.w	r6, [r3, #-12]
1a005004:	f844 6c0c 	str.w	r6, [r4, #-12]
1a005008:	f853 6c08 	ldr.w	r6, [r3, #-8]
1a00500c:	f844 6c08 	str.w	r6, [r4, #-8]
1a005010:	3d10      	subs	r5, #16
1a005012:	f853 6c04 	ldr.w	r6, [r3, #-4]
1a005016:	f844 6c04 	str.w	r6, [r4, #-4]
1a00501a:	2d0f      	cmp	r5, #15
1a00501c:	f103 0310 	add.w	r3, r3, #16
1a005020:	f104 0410 	add.w	r4, r4, #16
1a005024:	d8e8      	bhi.n	1a004ff8 <memmove+0x38>
1a005026:	f1a2 0310 	sub.w	r3, r2, #16
1a00502a:	f023 030f 	bic.w	r3, r3, #15
1a00502e:	f002 0e0f 	and.w	lr, r2, #15
1a005032:	3310      	adds	r3, #16
1a005034:	f1be 0f03 	cmp.w	lr, #3
1a005038:	4419      	add	r1, r3
1a00503a:	4403      	add	r3, r0
1a00503c:	d921      	bls.n	1a005082 <memmove+0xc2>
1a00503e:	1f1e      	subs	r6, r3, #4
1a005040:	460d      	mov	r5, r1
1a005042:	4674      	mov	r4, lr
1a005044:	3c04      	subs	r4, #4
1a005046:	f855 7b04 	ldr.w	r7, [r5], #4
1a00504a:	f846 7f04 	str.w	r7, [r6, #4]!
1a00504e:	2c03      	cmp	r4, #3
1a005050:	d8f8      	bhi.n	1a005044 <memmove+0x84>
1a005052:	f1ae 0404 	sub.w	r4, lr, #4
1a005056:	f024 0403 	bic.w	r4, r4, #3
1a00505a:	3404      	adds	r4, #4
1a00505c:	4421      	add	r1, r4
1a00505e:	4423      	add	r3, r4
1a005060:	f002 0203 	and.w	r2, r2, #3
1a005064:	b162      	cbz	r2, 1a005080 <memmove+0xc0>
1a005066:	3b01      	subs	r3, #1
1a005068:	440a      	add	r2, r1
1a00506a:	f811 4b01 	ldrb.w	r4, [r1], #1
1a00506e:	f803 4f01 	strb.w	r4, [r3, #1]!
1a005072:	428a      	cmp	r2, r1
1a005074:	d1f9      	bne.n	1a00506a <memmove+0xaa>
1a005076:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a005078:	4603      	mov	r3, r0
1a00507a:	e7f3      	b.n	1a005064 <memmove+0xa4>
1a00507c:	4603      	mov	r3, r0
1a00507e:	e7f2      	b.n	1a005066 <memmove+0xa6>
1a005080:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a005082:	4672      	mov	r2, lr
1a005084:	e7ee      	b.n	1a005064 <memmove+0xa4>
1a005086:	bf00      	nop

1a005088 <_realloc_r>:
1a005088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00508a:	4614      	mov	r4, r2
1a00508c:	b1f9      	cbz	r1, 1a0050ce <_realloc_r+0x46>
1a00508e:	b1c2      	cbz	r2, 1a0050c2 <_realloc_r+0x3a>
1a005090:	4606      	mov	r6, r0
1a005092:	460d      	mov	r5, r1
1a005094:	f000 f820 	bl	1a0050d8 <_malloc_usable_size_r>
1a005098:	4284      	cmp	r4, r0
1a00509a:	d801      	bhi.n	1a0050a0 <_realloc_r+0x18>
1a00509c:	4628      	mov	r0, r5
1a00509e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0050a0:	4621      	mov	r1, r4
1a0050a2:	4630      	mov	r0, r6
1a0050a4:	f7fe ffc2 	bl	1a00402c <_malloc_r>
1a0050a8:	4607      	mov	r7, r0
1a0050aa:	b170      	cbz	r0, 1a0050ca <_realloc_r+0x42>
1a0050ac:	4622      	mov	r2, r4
1a0050ae:	4629      	mov	r1, r5
1a0050b0:	f7fe fe8c 	bl	1a003dcc <memcpy>
1a0050b4:	4629      	mov	r1, r5
1a0050b6:	4630      	mov	r0, r6
1a0050b8:	463d      	mov	r5, r7
1a0050ba:	f7fe ff6f 	bl	1a003f9c <_free_r>
1a0050be:	4628      	mov	r0, r5
1a0050c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0050c2:	f7fe ff6b 	bl	1a003f9c <_free_r>
1a0050c6:	4625      	mov	r5, r4
1a0050c8:	e7e8      	b.n	1a00509c <_realloc_r+0x14>
1a0050ca:	4605      	mov	r5, r0
1a0050cc:	e7e6      	b.n	1a00509c <_realloc_r+0x14>
1a0050ce:	4611      	mov	r1, r2
1a0050d0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
1a0050d4:	f7fe bfaa 	b.w	1a00402c <_malloc_r>

1a0050d8 <_malloc_usable_size_r>:
1a0050d8:	f851 0c04 	ldr.w	r0, [r1, #-4]
1a0050dc:	2800      	cmp	r0, #0
1a0050de:	f1a0 0004 	sub.w	r0, r0, #4
1a0050e2:	bfbc      	itt	lt
1a0050e4:	580b      	ldrlt	r3, [r1, r0]
1a0050e6:	18c0      	addlt	r0, r0, r3
1a0050e8:	4770      	bx	lr
1a0050ea:	bf00      	nop
1a0050ec:	6d656c45 	.word	0x6d656c45
1a0050f0:	20746e65 	.word	0x20746e65
1a0050f4:	68206425 	.word	0x68206425
1a0050f8:	62207361 	.word	0x62207361
1a0050fc:	206e6565 	.word	0x206e6565
1a005100:	736e6f63 	.word	0x736e6f63
1a005104:	64656d75 	.word	0x64656d75
1a005108:	ffffff00 	.word	0xffffff00
1a00510c:	6c756f43 	.word	0x6c756f43
1a005110:	6f6e2064 	.word	0x6f6e2064
1a005114:	65732074 	.word	0x65732074
1a005118:	7420646e 	.word	0x7420646e
1a00511c:	6874206f 	.word	0x6874206f
1a005120:	75712065 	.word	0x75712065
1a005124:	2e657565 	.word	0x2e657565
1a005128:	00000a0d 	.word	0x00000a0d
1a00512c:	6d656c45 	.word	0x6d656c45
1a005130:	20746e65 	.word	0x20746e65
1a005134:	68206425 	.word	0x68206425
1a005138:	62207361 	.word	0x62207361
1a00513c:	206e6565 	.word	0x206e6565
1a005140:	646f7270 	.word	0x646f7270
1a005144:	64656375 	.word	0x64656375
1a005148:	ff000a0d 	.word	0xff000a0d
1a00514c:	6c707041 	.word	0x6c707041
1a005150:	74616369 	.word	0x74616369
1a005154:	206e6f69 	.word	0x206e6f69
1a005158:	6c6c614d 	.word	0x6c6c614d
1a00515c:	4620636f 	.word	0x4620636f
1a005160:	656c6961 	.word	0x656c6961
1a005164:	6f482064 	.word	0x6f482064
1a005168:	0d216b6f 	.word	0x0d216b6f
1a00516c:	00000000 	.word	0x00000000
1a005170:	7362696c 	.word	0x7362696c
1a005174:	6572662f 	.word	0x6572662f
1a005178:	6f747265 	.word	0x6f747265
1a00517c:	6f732f73 	.word	0x6f732f73
1a005180:	65637275 	.word	0x65637275
1a005184:	6f6f682f 	.word	0x6f6f682f
1a005188:	632e736b 	.word	0x632e736b
1a00518c:	ffffff00 	.word	0xffffff00
1a005190:	70410a0d 	.word	0x70410a0d
1a005194:	63696c70 	.word	0x63696c70
1a005198:	6f697461 	.word	0x6f697461
1a00519c:	7453206e 	.word	0x7453206e
1a0051a0:	206b6361 	.word	0x206b6361
1a0051a4:	7265764f 	.word	0x7265764f
1a0051a8:	776f6c66 	.word	0x776f6c66
1a0051ac:	6f202121 	.word	0x6f202121
1a0051b0:	6154206e 	.word	0x6154206e
1a0051b4:	203a6b73 	.word	0x203a6b73
1a0051b8:	0a0d7325 	.word	0x0a0d7325
1a0051bc:	ffffff00 	.word	0xffffff00
1a0051c0:	41760a0d 	.word	0x41760a0d
1a0051c4:	72657373 	.word	0x72657373
1a0051c8:	6c614374 	.word	0x6c614374
1a0051cc:	2864656c 	.word	0x2864656c
1a0051d0:	200a0d29 	.word	0x200a0d29
1a0051d4:	4c4c2020 	.word	0x4c4c2020
1a0051d8:	20656e69 	.word	0x20656e69
1a0051dc:	626d754e 	.word	0x626d754e
1a0051e0:	3d207265 	.word	0x3d207265
1a0051e4:	0d642520 	.word	0x0d642520
1a0051e8:	2020200a 	.word	0x2020200a
1a0051ec:	656c6946 	.word	0x656c6946
1a0051f0:	6d614e20 	.word	0x6d614e20
1a0051f4:	203d2065 	.word	0x203d2065
1a0051f8:	0a0d7325 	.word	0x0a0d7325
1a0051fc:	ff000a0d 	.word	0xff000a0d
1a005200:	454c4449 	.word	0x454c4449
1a005204:	ffffff00 	.word	0xffffff00
1a005208:	51726d54 	.word	0x51726d54
1a00520c:	ffffff00 	.word	0xffffff00
1a005210:	20726d54 	.word	0x20726d54
1a005214:	00637653 	.word	0x00637653

1a005218 <keys>:
1a005218:	27262524 ff007325                       $%&'%s..

1a005220 <ExtRateIn>:
1a005220:	00000000                                ....

1a005224 <GpioButtons>:
1a005224:	08000400 09010900                       ........

1a00522c <GpioLeds>:
1a00522c:	01050005 0e000205 0c010b01              ............

1a005238 <GpioPorts>:
1a005238:	03030003 0f050403 05031005 07030603     ................
1a005248:	ffff0802                                ....

1a00524c <OscRateIn>:
1a00524c:	00b71b00                                ....

1a005250 <InitClkStates>:
1a005250:	01010f01                                ....

1a005254 <pinmuxing>:
1a005254:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a005264:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a005274:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a005284:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a005294:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a0052a4:	00d50301 00d50401 00160107 00560207     ..............V.
1a0052b4:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0052c4:	00570206                                ..W.

1a0052c8 <UART_BClock>:
1a0052c8:	01a201c2 01620182                       ......b.

1a0052d0 <UART_PClock>:
1a0052d0:	00820081 00a200a1 08040201 0f0f0f03     ................
1a0052e0:	ffff00ff                                ....

1a0052e4 <periph_to_base>:
1a0052e4:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a0052f4:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a005304:	000100e0 01000100 01200003 00060120     .......... . ...
1a005314:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a005324:	01820013 00120182 01a201a2 01c20011     ................
1a005334:	001001c2 01e201e2 0202000f 000e0202     ................
1a005344:	02220222 0223000d 001c0223              "."...#.#...

1a005350 <InitClkStates>:
1a005350:	00010100 00010909 0001090a 01010701     ................
1a005360:	00010902 00010906 0101090c 0001090d     ................
1a005370:	0001090e 0001090f 00010910 00010911     ................
1a005380:	00010912 00010913 00011114 00011119     ................
1a005390:	0001111a 0001111b                       ........

1a005398 <gpioPinsInit>:
1a005398:	02000104 00050701 05010d03 04080100     ................
1a0053a8:	02020002 02000304 00000403 04070002     ................
1a0053b8:	030c0300 09050402 05040103 04030208     ................
1a0053c8:	04020305 06040504 0802000c 03000b06     ................
1a0053d8:	00090607 07060503 060f0504 03030004     ................
1a0053e8:	02000404 00050404 06040502 04060200     ................
1a0053f8:	0c050408 05040a04 0003010e 14010a00     ................
1a005408:	010f0000 0d000012 00001101 0010010c     ................
1a005418:	07070300 000f0300 01000001 00000000     ................
1a005428:	000a0600 08060603 06100504 04030005     ................
1a005438:	03000106 04090400 04010d05 010b0000     ................
1a005448:	0200000f 00000001 00010104 02010800     ................
1a005458:	01090000 09010006 05040002 04010200     ................
1a005468:	02020105 02020504 0e00000a 01000b02     ................
1a005478:	000c020b ffff0c01                       ........

1a005480 <__sf_fake_stderr>:
	...

1a0054a0 <__sf_fake_stdout>:
	...

1a0054c0 <__sf_fake_stdin>:
	...

1a0054e0 <_global_impure_ptr>:
1a0054e0:	10000044 ffff0043 2b302d23 00000020     D...C...#-0+ ...
1a0054f0:	004c6c68 45676665 ff004746 33323130     hlL.efgEFG..0123
1a005500:	37363534 42413938 46454443 00000000     456789ABCDEF....
1a005510:	33323130 37363534 62613938 66656463     0123456789abcdef
1a005520:	00000000                                ....
