============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  02:04:33 pm
  Module:                 ms_es_ordered_cas_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
TOP
  genblk2.stoch2bin
    ctr
      countval_reg[0]/CLK                               0             0 R 
      countval_reg[0]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs561/A                                          +0     115   
      drc_bufs561/Y         BUFX2             3 16.0   21   +47     162 F 
      g510/B                                                 +0     162   
      g510/YC               HAX1              1  7.1   22   +58     220 F 
      g507/C                                                 +0     220   
      g507/YC               FAX1              1  7.1   27   +80     300 F 
      g503/C                                                 +0     300   
      g503/YC               FAX1              1  7.1   27   +81     381 F 
      g499/C                                                 +0     381   
      g499/YC               FAX1              1  7.1   27   +81     463 F 
      g495/C                                                 +0     463   
      g495/YC               FAX1              1  7.1   27   +81     544 F 
      g491/C                                                 +0     544   
      g491/YC               FAX1              1  7.1   27   +81     625 F 
      g487/C                                                 +0     625   
      g487/YC               FAX1              1 10.9   37   +89     714 F 
      g2/A                                                   +0     714   
      g2/YS                 FAX1              1  2.8   21   +84     798 R 
      g481/A                                                 +0     798   
      g481/Y                MUX2X1            1  1.5   12   +23     820 F 
      g480/A                                                 +0     820   
      g480/Y                INVX1             1  2.0    0    +1     821 R 
      countval_reg[7]/D     DFFSR                            +0     821   
      countval_reg[7]/CLK   setup                       0   +70     892 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4058ps 
Start-point  : TOP/genblk2.stoch2bin/ctr/countval_reg[0]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[7]/D
