
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1561 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/CS152B/Desktop/cs152b/seven_seg_test/pa.fromHdl.tcl
# create_project -name seven_seg_test -dir "C:/Users/CS152B/Desktop/cs152b/seven_seg_test/planAhead_run_1" -part xc5vlx50tff1136-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "seven_seg.ucf" [current_fileset -constrset]
Adding file 'C:/Users/CS152B/Desktop/cs152b/seven_seg_test/seven_seg.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {seven_seg.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top seven_seg $srcset
# add_files [list {seven_seg.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc5vlx50tff1136-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/seven_seg_test/seven_seg.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device 21-21] Reading bus macro file C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/pr_bus_macros.xml
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ClockBuffers.xml
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ff1136/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ff1136/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/drc.xml
Parsing UCF File [C:/Users/CS152B/Desktop/cs152b/seven_seg_test/seven_seg.ucf]
Finished Parsing UCF File [C:/Users/CS152B/Desktop/cs152b/seven_seg_test/seven_seg.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b8b9c481
open_rtl_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 708.297 ; gain = 285.977
update_compile_order -fileset sim_1
set_property iostandard LVCMOS25 [get_ports [list {led[7]}]]
undo
INFO: [Common 17-17] undo 'set_property iostandard LVCMOS25 [get_ports [list {led[7]}]]'
set_property iostandard LVCMOS25 [get_ports [list {led[6]}]]
undo
INFO: [Common 17-17] undo 'set_property iostandard LVCMOS25 [get_ports [list {led[6]}]]'
startgroup
set_property package_pin AD11 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin AD9 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin AM13 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin AM12 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin AD10 [get_ports {led[3]}]
endgroup
set_property package_pin "" [get_ports [list  {led[2]}]]
startgroup
set_property package_pin AD10 [get_ports {led[3]}]
endgroup
set_property package_pin "" [get_ports [list  {led[1]}]]
startgroup
set_property package_pin AD10 [get_ports {led[3]}]
endgroup
set_property package_pin "" [get_ports [list  {led[7]}]]
set_property package_pin "" [get_ports [list  {led[6]}]]
set_property package_pin "" [get_ports [list  {led[5]}]]
startgroup
set_property package_pin AM1 [get_ports {led[4]}]
endgroup
set_property package_pin "" [get_ports [list  {led[5]}]]
set_property package_pin "" [get_ports [list  {led[4]}]]
set_property package_pin "" [get_ports [list  {led[3]}]]
startgroup
set_property package_pin AD11 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin AD9 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin AM13 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin AM12 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin AE9 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin AC8 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin AB10 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin AC9 [get_ports {led[7]}]
endgroup
set_property package_pin "" [get_ports [list  clk]]
startgroup
set_property package_pin AG18 [get_ports clk]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Nov 09 12:52:41 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
