Reading OpenROAD database at '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/41-openroad-repairantennas/1-diodeinsertion/controller.odb'…
Reading library file at '/usr/local/share/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 10
[INFO] Setting input delay to: 10
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   controller
Die area:                 ( 0 0 ) ( 145000 50000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     193
Number of terminals:      21
Number of snets:          2
Number of nets:           112

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 57.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 3641.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 568.
[INFO DRT-0033] via shape region query size = 55.
[INFO DRT-0033] met2 shape region query size = 41.
[INFO DRT-0033] via2 shape region query size = 44.
[INFO DRT-0033] met3 shape region query size = 44.
[INFO DRT-0033] via3 shape region query size = 44.
[INFO DRT-0033] met4 shape region query size = 15.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 167 pins.
[INFO DRT-0081]   Complete 51 unique inst patterns.
[INFO DRT-0084]   Complete 77 groups.
#scanned instances     = 193
#unique  instances     = 57
#stdCellGenAp          = 1327
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 992
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 332
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:00, memory = 142.21 (MB), peak = 142.21 (MB)

[INFO DRT-0157] Number of guides:     684

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 21 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 7 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 255.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 183.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 89.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 12.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 344 vertical wires in 1 frboxes and 195 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 13 vertical wires in 1 frboxes and 43 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 143.55 (MB), peak = 143.55 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 143.55 (MB), peak = 143.55 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 153.05 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 149.47 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 153.55 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1   met2   met3
Metal Spacing        6      0      3
Recheck              2      1      0
Short                9      0      0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 510.28 (MB), peak = 510.28 (MB)
Total wire length = 2433 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1545 um.
Total wire length on LAYER met2 = 748 um.
Total wire length on LAYER met3 = 139 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 658.
Up-via summary (total 658):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    310
           met2     13
           met3      0
           met4      0
----------------------
                   658


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 517.10 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 521.74 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 523.84 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 524.35 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 528.24 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 528.24 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 255.47 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 255.47 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1   met3
Metal Spacing        0      2
Short                5      0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 528.16 (MB), peak = 528.24 (MB)
Total wire length = 2441 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1536 um.
Total wire length on LAYER met2 = 760 um.
Total wire length on LAYER met3 = 144 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 661.
Up-via summary (total 661):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    313
           met2     13
           met3      0
           met4      0
----------------------
                   661


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 528.16 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 528.16 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 528.16 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 528.16 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 528.16 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 528.16 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 252.50 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 252.50 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met3
Metal Spacing        0      3
Short                1      0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 527.49 (MB), peak = 528.24 (MB)
Total wire length = 2436 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1537 um.
Total wire length on LAYER met2 = 756 um.
Total wire length on LAYER met3 = 141 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 652.
Up-via summary (total 652):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    304
           met2     13
           met3      0
           met4      0
----------------------
                   652


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 527.49 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 527.49 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 528.27 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 528.52 (MB), peak = 528.52 (MB)
Total wire length = 2432 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1526 um.
Total wire length on LAYER met2 = 756 um.
Total wire length on LAYER met3 = 150 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 659.
Up-via summary (total 659):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    311
           met2     13
           met3      0
           met4      0
----------------------
                   659


[INFO DRT-0198] Complete detail routing.
Total wire length = 2432 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1526 um.
Total wire length on LAYER met2 = 756 um.
Total wire length on LAYER met3 = 150 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 659.
Up-via summary (total 659):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    311
           met2     13
           met3      0
           met4      0
----------------------
                   659


[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 528.52 (MB), peak = 528.52 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                20      75.07
  Tap cell                                 60      75.07
  Antenna cell                              3       7.51
  Clock buffer                              4      88.84
  Timing Repair Buffer                     34     235.23
  Inverter                                  8      30.03
  Sequential cell                          20     401.64
  Multi-Input combinational cell           44     375.36
  Total                                   193    1288.74
Writing OpenROAD database to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/43-openroad-detailedrouting/controller.odb'…
Writing netlist to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/43-openroad-detailedrouting/controller.nl.v'…
Writing powered netlist to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/43-openroad-detailedrouting/controller.pnl.v'…
Writing layout to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/43-openroad-detailedrouting/controller.def'…
Writing timing constraints to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/43-openroad-detailedrouting/controller.sdc'…
