# Files used :

- Verilog : [simple.v](/OpenTimer/verilog/simple.v)
- Lib : [osu018_stdcells.lib](/OpenTimer/libs/osu018_stdcells.lib)
- SDC : [simple.sdc](/OpenTimer/sdc/simple.sdc)

# Reports :

```
report_timing
```
The timing report generated is as under :

![](/images/sim/report1.png)

