Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Aug 14 17:00:52 2023


Cell Usage:
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    8 uses
GTP_DFF                     302 uses
GTP_DFF_C                  2810 uses
GTP_DFF_CE                 1516 uses
GTP_DFF_E                   379 uses
GTP_DFF_P                   114 uses
GTP_DFF_PE                   54 uses
GTP_DFF_R                   181 uses
GTP_DFF_RE                  431 uses
GTP_DFF_S                    14 uses
GTP_DFF_SE                   16 uses
GTP_DLL                       1 use
GTP_DRM18K                   21 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_HSST_E2                   1 use
GTP_INV                      31 uses
GTP_IOCLKBUF                  5 uses
GTP_IOCLKDIV                  3 uses
GTP_IODELAY                  32 uses
GTP_ISERDES                  32 uses
GTP_LUT1                     63 uses
GTP_LUT2                    442 uses
GTP_LUT3                   1268 uses
GTP_LUT4                    973 uses
GTP_LUT5                   1380 uses
GTP_LUT5CARRY              1305 uses
GTP_LUT5M                   551 uses
GTP_MUX2LUT6                 36 uses
GTP_MUX2LUT7                  3 uses
GTP_OSERDES                  65 uses
GTP_PLL_E3                    3 uses
GTP_RAM16X1DP                72 uses

I/O ports: 151
GTP_INBUF                  24 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 44 uses
GTP_OUTBUFT                44 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 6054 of 42800 (14.14%)
	LUTs as dram: 72 of 17000 (0.42%)
	LUTs as logic: 5982
Total Registers: 5817 of 64200 (9.06%)
Total Latches: 0

DRM18K:
Total DRM18K = 21.5 of 134 (16.04%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 156 of 296 (52.70%)


Overview of Control Sets:

Number of unique control sets : 234

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 14       | 9                 5
  [2, 4)      | 6        | 1                 5
  [4, 6)      | 28       | 8                 20
  [6, 8)      | 24       | 3                 21
  [8, 10)     | 54       | 19                35
  [10, 12)    | 9        | 1                 8
  [12, 14)    | 25       | 10                15
  [14, 16)    | 24       | 4                 20
  [16, Inf)   | 50       | 23                27
--------------------------------------------------------------
  The maximum fanout: 1719
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 302
  NO              NO                YES                2924
  NO              YES               NO                 195
  YES             NO                NO                 379
  YES             NO                YES                1570
  YES             YES               NO                 447
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file m1_soc_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT      | FF       | Distributed RAM     | APM     | DRM      | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| m1_soc_top                                                     | 6054     | 5817     | 72                  | 0       | 21.5     | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 1        | 156     | 3           | 0           | 5            | 0        | 1305          | 36           | 3            | 0            | 0       | 0        | 3       | 0        | 0          | 0             | 1         | 0        | 2        
| + ddr_hdmi                                                     | 602      | 672      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 195           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fram_buf_hdmi                                              | 547      | 629      | 0                   | 0       | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 175           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_buf                                                   | 73       | 94       | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_fram_buf                                            | 0        | 0        | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_fram_buf                            | 0        | 0        | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_buf                                                   | 323      | 369      | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf                                            | 0        | 0        | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                            | 0        | 0        | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_rd_ctrl_top                                           | 150      | 165      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 87            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_ctrl                                                | 13       | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_cmd_trans                                           | 136      | 103      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 87            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_ctrl                                                | 1        | 27       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + sync_vg                                                    | 55       | 25       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_ddr                                                     | 351      | 330      | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms72xx_ctl                                                 | 351      | 330      | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_rx                                               | 82       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_tx                                               | 79       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ms7200_ctl                                               | 99       | 143      | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ms7210_ctl                                               | 90       | 62       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ov5640_ddr                                                   | 163      | 277      | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 2           | 0           | 2            | 0        | 69            | 4            | 2            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmos1_8_16bit                                              | 4        | 81       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmos2_8_16bit                                              | 4        | 81       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + coms1_reg_config                                           | 64       | 35       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u1                                                       | 30       | 9        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + coms2_reg_config                                           | 50       | 23       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u1                                                       | 31       | 9        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + power_on_delay_inst                                        | 41       | 37       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_50H                                                   | 4173     | 4014     | 72                  | 0       | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 650           | 32           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2632     | 2375     | 0                   | 0       | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 506           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 317      | 236      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23       | 23       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 133      | 92       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9        | 9        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45       | 38       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 105      | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 2        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 564      | 607      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11       | 12       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 99       | 60       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 75       | 60       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 44       | 22       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1562     | 1393     | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 396           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 478      | 308      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 158      | 69       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 109      | 34       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49       | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 105      | 76       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 45       | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 161      | 84       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 385      | 284      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 79       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49       | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 102      | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 45       | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 154      | 81       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 332      | 262      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 31       | 26       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 47       | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 102      | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 103      | 59       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 336      | 262      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48       | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103      | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 106      | 59       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0        | 3        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 4        | 260      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 4        | 7        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1539     | 1637     | 72                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 144           | 20           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0        | 43       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 160      | 143      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 108      | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 18       | 8        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 52       | 69       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 805      | 577      | 70                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 531      | 388      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 10       | 7        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 27       | 18       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 25       | 8        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 16       | 12       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 21       | 7        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 9        | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 224      | 141      | 70                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 77       | 15       | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77       | 15       | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35       | 0        | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 77       | 15       | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77       | 15       | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35       | 0        | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 50       | 48       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 75       | 83       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 208      | 312      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 82       | 57       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 25       | 98       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 291      | 478      | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27       | 14       | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27       | 14       | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2        | 0        | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24       | 14       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 0        | 7        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 261      | 455      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hsst_ddr                                                   | 710      | 484      | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 306           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_INST                                                     | 557      | 349      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 248           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_GTP_HSST_WRAPPER                                       | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_IPML_HSST_RST                                          | 557      | 349      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 248           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_lane_powerup                       | 22       | 16       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_rst_pll                            | 82       | 60       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_lock_deb                                        | 29       | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_lock_sync                                       | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_lock_wtchdg                                     | 24       | 21       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_rstn_sync                                       | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll_rst_fsm_0                                        | 29       | 20       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_rst_rx                             | 366      | 227      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 166           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + RXLANE2_ENABLE.rxlane_fsm2                           | 123      | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + RXLANE3_ENABLE.rxlane_fsm3                           | 143      | 81       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 64            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].cdr_align_deb                         | 29       | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].cdr_align_sync                        | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].sigdet_deb                            | 21       | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].sigdet_sync                           | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].word_align_sync                       | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].cdr_align_deb                         | 29       | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].cdr_align_sync                        | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].sigdet_deb                            | 21       | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].sigdet_sync                           | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].word_align_sync                       | 0        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_rst_tx                             | 87       | 46       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TXLANE2_ENABLE.txlane_rst_fsm2                       | 87       | 40       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + tx_fifo                                                    | 97       | 98       | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_hsst_fifo                                    | 97       | 98       | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 97       | 98       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                                        | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                       
******************************************************************************************************************************************************************************************************
                                                                                                                               Clock   Non-clock                                                      
 Clock                                                                    Period       Waveform       Type                     Loads       Loads  Sources                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                  20.000       {0 10}         Declared                   455           8  {sys_clk}                                           
   ddrphy_clkin                                                           10.000       {0 5}          Generated (sys_clk)       4665           0  {u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT}                 
   ioclk0                                                                 2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT}                
   ioclk1                                                                 2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT}                
   ioclk2                                                                 2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/CLKOUT}                
   ioclk_gate_clk                                                         10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/CLKOUT}                  
   HCLK                                                                   8.000        {0 4}          Generated (sys_clk)          0           0  {u_pll/u_pll_e3/CLKOUT0}                            
   cfg_clk                                                                100.000      {0 50}         Generated (sys_clk)        258           0  {u_pll/u_pll_e3/CLKOUT1}                            
   clk_25M                                                                40.000       {0 20}         Generated (sys_clk)         12           0  {u_pll/u_pll_e3/CLKOUT2}                            
 rx_clki                                                                  8.000        {0 4}          Declared                     0           0  {rx_clki}                                           
 cmos1_pclk                                                               11.900       {0 5.95}       Declared                    40           1  {cmos1_pclk}                                        
   cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred  23.800       {0 11.9}       Generated (cmos1_pclk)     236           1  {ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT} 
 cmos2_pclk                                                               11.900       {0 5.95}       Declared                    40           1  {cmos2_pclk}                                        
   cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred  23.800       {0 11.9}       Generated (cmos2_pclk)     119           0  {ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT} 
======================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 HCLK                          asynchronous               HCLK                                      
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos2_pclk                    asynchronous               cmos2_pclk                                
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     186.289 MHz         20.000          5.368         14.632
 cmos1_pclk                  84.034 MHz     379.795 MHz         11.900          2.633          9.267
 cmos2_pclk                  84.034 MHz     379.795 MHz         11.900          2.633          9.267
 ddrphy_clkin               100.000 MHz     128.717 MHz         10.000          7.769          2.231
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 cfg_clk                     10.000 MHz     152.742 MHz        100.000          6.547         93.453
 clk_25M                     25.000 MHz     283.366 MHz         40.000          3.529         36.471
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     215.983 MHz         23.800          4.630         19.170
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     239.521 MHz         23.800          4.175         19.625
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.632       0.000              0            780
 cmos1_pclk             cmos1_pclk                   9.267       0.000              0             54
 cmos2_pclk             cmos2_pclk                   9.267       0.000              0             54
 ddrphy_clkin           ddrphy_clkin                 2.231       0.000              0           7833
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 cfg_clk                cfg_clk                     93.453       0.000              0            591
 clk_25M                clk_25M                     36.471       0.000              0             12
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    19.170       0.000              0            150
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    19.625       0.000              0            563
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0            780
 cmos1_pclk             cmos1_pclk                   0.540       0.000              0             54
 cmos2_pclk             cmos2_pclk                   0.540       0.000              0             54
 ddrphy_clkin           ddrphy_clkin                 0.342       0.000              0           7833
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 cfg_clk                cfg_clk                      0.740       0.000              0            591
 clk_25M                clk_25M                      1.175       0.000              0             12
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.740       0.000              0            150
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.740       0.000              0            563
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.742       0.000              0            414
 ddrphy_clkin           ddrphy_clkin                 6.063       0.000              0           2357
 cfg_clk                cfg_clk                     96.751       0.000              0              1
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.156       0.000              0             51
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.950       0.000              0             16
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0            414
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           2357
 cfg_clk                cfg_clk                      2.165       0.000              0              1
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     2.204       0.000              0             51
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.710       0.000              0             16
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            455
 cmos1_pclk                                          5.330       0.000              0             40
 cmos2_pclk                                          5.330       0.000              0             40
 ddrphy_clkin                                        3.100       0.000              0           4665
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 cfg_clk                                            49.102       0.000              0            258
 clk_25M                                            19.380       0.000              0             12
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.002       0.000              0            119
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.002       0.000              0            236
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      3.204       4.415         nt_sys_clk       
                                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_8/I2 (GTP_LUT4)
                                   td                    0.280       5.629 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N72708
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N66270
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_19/I4 (GTP_LUT5)
                                   td                    0.185       7.016 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_19/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N72716
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I2 (GTP_LUT3)
                                   td                    0.172       8.550 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      3.204      24.415         nt_sys_clk       
                                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.632                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      3.204       4.415         nt_sys_clk       
                                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_8/I2 (GTP_LUT4)
                                   td                    0.280       5.629 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N72708
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N66270
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_19/I4 (GTP_LUT5)
                                   td                    0.185       7.016 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_19/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N72716
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I2 (GTP_LUT3)
                                   td                    0.172       8.550 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      3.204      24.415         nt_sys_clk       
                                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.632                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      3.204       4.415         nt_sys_clk       
                                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_8/I2 (GTP_LUT4)
                                   td                    0.280       5.629 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N72708
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N66270
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_19/I4 (GTP_LUT5)
                                   td                    0.185       7.016 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_19/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N72716
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I2 (GTP_LUT3)
                                   td                    0.172       8.550 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      3.204      24.415         nt_sys_clk       
                                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.632                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ov5640_ddr/cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=11)       0.670       5.414         ov5640_ddr/cmos1_href_d0
                                                                                   ov5640_ddr/cmos1_8_16bit/N11_1/I1 (GTP_LUT2)
                                   td                    0.201       5.615 f       ov5640_ddr/cmos1_8_16bit/N11_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.641       6.256         ov5640_ddr/cmos1_8_16bit/N11
                                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.256         Logic Levels: 1  
                                                                                   Logic: 0.530ns(28.789%), Route: 1.311ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ov5640_ddr/cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=11)       0.670       5.414         ov5640_ddr/cmos1_href_d0
                                                                                   ov5640_ddr/cmos1_8_16bit/N11_1/I1 (GTP_LUT2)
                                   td                    0.201       5.615 f       ov5640_ddr/cmos1_8_16bit/N11_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.641       6.256         ov5640_ddr/cmos1_8_16bit/N11
                                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.256         Logic Levels: 1  
                                                                                   Logic: 0.530ns(28.789%), Route: 1.311ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ov5640_ddr/cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=11)       0.670       5.414         ov5640_ddr/cmos1_href_d0
                                                                                   ov5640_ddr/cmos1_8_16bit/N11_1/I1 (GTP_LUT2)
                                   td                    0.201       5.615 f       ov5640_ddr/cmos1_8_16bit/N11_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.641       6.256         ov5640_ddr/cmos1_8_16bit/N11
                                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.256         Logic Levels: 1  
                                                                                   Logic: 0.530ns(28.789%), Route: 1.311ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         ov5640_ddr/cmos1_8_16bit/pdata_i_reg [0]
                                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         ov5640_ddr/cmos1_8_16bit/pdata_i_reg [1]
                                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         ov5640_ddr/cmos1_8_16bit/pdata_i_reg [2]
                                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ov5640_ddr/cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=11)       0.670       5.414         ov5640_ddr/cmos2_href_d0
                                                                                   ov5640_ddr/cmos2_8_16bit/N11_1/I1 (GTP_LUT2)
                                   td                    0.201       5.615 f       ov5640_ddr/cmos2_8_16bit/N11_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.641       6.256         ov5640_ddr/cmos2_8_16bit/N11
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.256         Logic Levels: 1  
                                                                                   Logic: 0.530ns(28.789%), Route: 1.311ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ov5640_ddr/cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=11)       0.670       5.414         ov5640_ddr/cmos2_href_d0
                                                                                   ov5640_ddr/cmos2_8_16bit/N11_1/I1 (GTP_LUT2)
                                   td                    0.201       5.615 f       ov5640_ddr/cmos2_8_16bit/N11_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.641       6.256         ov5640_ddr/cmos2_8_16bit/N11
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.256         Logic Levels: 1  
                                                                                   Logic: 0.530ns(28.789%), Route: 1.311ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ov5640_ddr/cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=11)       0.670       5.414         ov5640_ddr/cmos2_href_d0
                                                                                   ov5640_ddr/cmos2_8_16bit/N11_1/I1 (GTP_LUT2)
                                   td                    0.201       5.615 f       ov5640_ddr/cmos2_8_16bit/N11_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.641       6.256         ov5640_ddr/cmos2_8_16bit/N11
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.256         Logic Levels: 1  
                                                                                   Logic: 0.530ns(28.789%), Route: 1.311ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         ov5640_ddr/cmos2_8_16bit/pdata_i_reg [0]
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         ov5640_ddr/cmos2_8_16bit/pdata_i_reg [1]
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         ov5640_ddr/cmos2_8_16bit/pdata_i_reg [2]
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/Q (GTP_DFF_CE)
                                   net (fanout=47)       1.013       8.253         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/I1 (GTP_LUT5M)
                                   td                    0.300       8.553 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.553         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N11807
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.553 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553       9.106         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/I4 (GTP_LUT5)
                                   td                    0.185       9.291 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       9.932         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/I1 (GTP_LUT2)
                                   td                    0.185      10.117 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/Z (GTP_LUT2)
                                   net (fanout=4)        0.641      10.758         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.991 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.991         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.021 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.021         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [4]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.257 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605      11.862         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/I3 (GTP_LUT4)
                                   td                    0.185      12.047 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/Z (GTP_LUT4)
                                   net (fanout=9)        0.745      12.792         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N11917
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/I4 (GTP_LUT5M)
                                   td                    0.185      12.977 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      13.530         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7053
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/I4 (GTP_LUT5)
                                   td                    0.185      13.715 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      14.179         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7282
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.364 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.364         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77 [6]
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)

 Data arrival time                                                  14.364         Logic Levels: 11 
                                                                                   Logic: 2.238ns(30.028%), Route: 5.215ns(69.972%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/CLK (GTP_DFF_PE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/CLK (GTP_DFF_PE)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/Q (GTP_DFF_PE)
                                   net (fanout=5)        0.670       7.910         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/I0 (GTP_LUT4)
                                   td                    0.290       8.200 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.753         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363       9.116 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.116         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.352 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.816         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/I2 (GTP_LUT3)
                                   td                    0.185      10.001 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      10.642         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.875 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.875         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5607
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.905 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.905         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5608
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.141 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      11.782         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/I4 (GTP_LUT5)
                                   td                    0.277      12.059 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/Z (GTP_LUT5)
                                   net (fanout=56)       1.058      13.117         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10289
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[0]/I2 (GTP_LUT3)
                                   td                    0.185      13.302 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      13.766         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10359
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[0]/I2 (GTP_LUT5M)
                                   td                    0.430      14.196 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.196         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/D (GTP_DFF_C)

 Data arrival time                                                  14.196         Logic Levels: 10 
                                                                                   Logic: 2.794ns(38.353%), Route: 4.491ns(61.647%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/CLK (GTP_DFF_PE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/CLK (GTP_DFF_PE)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/Q (GTP_DFF_PE)
                                   net (fanout=5)        0.670       7.910         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/I0 (GTP_LUT4)
                                   td                    0.290       8.200 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.753         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363       9.116 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.116         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.352 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.816         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/I2 (GTP_LUT3)
                                   td                    0.185      10.001 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      10.642         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.875 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.875         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5607
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.905 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.905         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5608
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.141 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      11.782         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/I4 (GTP_LUT5)
                                   td                    0.277      12.059 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/Z (GTP_LUT5)
                                   net (fanout=56)       1.058      13.117         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10289
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[1]/I2 (GTP_LUT3)
                                   td                    0.185      13.302 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      13.766         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10360
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[1]/I2 (GTP_LUT5M)
                                   td                    0.430      14.196 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.196         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/D (GTP_DFF_C)

 Data arrival time                                                  14.196         Logic Levels: 10 
                                                                                   Logic: 2.794ns(38.353%), Route: 4.491ns(61.647%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.320
  Launch Clock Delay      :  4.320
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.649 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.254         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       5.497 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.961         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65463
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       6.146 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.839         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65468
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_1/I1 (GTP_LUT2)
                                   td                    0.185       7.024 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.834         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       8.019 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.660         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.845 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.450         hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       9.622 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.175         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8
                                                                           f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                  10.175         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.346%), Route: 4.371ns(74.654%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901     103.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     104.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.320                          
 clock uncertainty                                      -0.150     104.170                          

 Setup time                                             -0.542     103.628                          

 Data required time                                                103.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.628                          
 Data arrival time                                                  10.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.453                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.320
  Launch Clock Delay      :  4.320
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.649 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.254         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       5.497 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.961         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65463
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       6.146 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.839         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65468
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_1/I1 (GTP_LUT2)
                                   td                    0.185       7.024 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.834         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       8.019 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.660         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.845 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.450         hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       9.622 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.175         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8
                                                                           f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                  10.175         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.346%), Route: 4.371ns(74.654%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901     103.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     104.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.320                          
 clock uncertainty                                      -0.150     104.170                          

 Setup time                                             -0.542     103.628                          

 Data required time                                                103.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.628                          
 Data arrival time                                                  10.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.453                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.320
  Launch Clock Delay      :  4.320
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.649 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.254         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       5.497 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.961         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65463
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1872_5/I3 (GTP_LUT4)
                                   td                    0.185       6.146 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1872_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.839         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65468
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_1/I1 (GTP_LUT2)
                                   td                    0.185       7.024 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       7.834         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       8.019 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.660         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.845 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.450         hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.185       9.635 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.188         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I0 (GTP_LUT4)
                                   td                    0.258      10.446 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      10.446         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N70342
                                                                           f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                  10.446         Logic Levels: 7  
                                                                                   Logic: 1.755ns(28.648%), Route: 4.371ns(71.352%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901     103.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     104.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     104.320                          
 clock uncertainty                                      -0.150     104.170                          

 Setup time                                              0.034     104.204                          

 Data required time                                                104.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.204                          
 Data arrival time                                                  10.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.758                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.320
  Launch Clock Delay      :  4.320
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.643 f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.107         hdmi_ddr/ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   5.107         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.320                          
 clock uncertainty                                       0.000       4.320                          

 Hold time                                               0.047       4.367                          

 Data required time                                                  4.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.367                          
 Data arrival time                                                   5.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.320
  Launch Clock Delay      :  4.320
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       4.643 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.107         hdmi_ddr/ms72xx_ctl/iic_trig_rx
                                                                           f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   5.107         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.320                          
 clock uncertainty                                       0.000       4.320                          

 Hold time                                               0.047       4.367                          

 Data required time                                                  4.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.367                          
 Data arrival time                                                   5.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.320
  Launch Clock Delay      :  4.320
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.643 f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.107         hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   5.107         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.320                          
 clock uncertainty                                       0.000       4.320                          

 Hold time                                               0.047       4.367                          

 Data required time                                                  4.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.367                          
 Data arrival time                                                   5.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.808
  Launch Clock Delay      :  3.808
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.203 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.808         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.137 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.778         ov5640_ddr/coms1_reg_config/clock_20k_cnt [0]
                                                                                   ov5640_ddr/coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       5.081 f       ov5640_ddr/coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.545         ov5640_ddr/coms1_reg_config/_N1667
                                                                                   ov5640_ddr/coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.730 r       ov5640_ddr/coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.512         ov5640_ddr/coms1_reg_config/N8
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.745 f       ov5640_ddr/coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.745         ov5640_ddr/coms1_reg_config/_N5349
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.775 r       ov5640_ddr/coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.775         ov5640_ddr/coms1_reg_config/_N5350
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.805 r       ov5640_ddr/coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.805         ov5640_ddr/coms1_reg_config/_N5351
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.835 r       ov5640_ddr/coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.835         ov5640_ddr/coms1_reg_config/_N5352
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.865 r       ov5640_ddr/coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.865         ov5640_ddr/coms1_reg_config/_N5353
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.895 r       ov5640_ddr/coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.895         ov5640_ddr/coms1_reg_config/_N5354
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.925 r       ov5640_ddr/coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.925         ov5640_ddr/coms1_reg_config/_N5355
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.955 r       ov5640_ddr/coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.955         ov5640_ddr/coms1_reg_config/_N5356
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.985 r       ov5640_ddr/coms1_reg_config/N11_2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.985         ov5640_ddr/coms1_reg_config/_N5357
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.221 r       ov5640_ddr/coms1_reg_config/N11_2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.221         ov5640_ddr/coms1_reg_config/N1111 [10]
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)

 Data arrival time                                                   7.221         Logic Levels: 12 
                                                                                   Logic: 1.526ns(44.711%), Route: 1.887ns(55.289%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901      43.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      43.203 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.808         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.808                          
 clock uncertainty                                      -0.150      43.658                          

 Setup time                                              0.034      43.692                          

 Data required time                                                 43.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.692                          
 Data arrival time                                                   7.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.471                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.808
  Launch Clock Delay      :  3.808
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.203 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.808         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.137 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.778         ov5640_ddr/coms1_reg_config/clock_20k_cnt [0]
                                                                                   ov5640_ddr/coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       5.081 f       ov5640_ddr/coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.545         ov5640_ddr/coms1_reg_config/_N1667
                                                                                   ov5640_ddr/coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.730 r       ov5640_ddr/coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.512         ov5640_ddr/coms1_reg_config/N8
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.745 f       ov5640_ddr/coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.745         ov5640_ddr/coms1_reg_config/_N5349
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.775 r       ov5640_ddr/coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.775         ov5640_ddr/coms1_reg_config/_N5350
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.805 r       ov5640_ddr/coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.805         ov5640_ddr/coms1_reg_config/_N5351
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.835 r       ov5640_ddr/coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.835         ov5640_ddr/coms1_reg_config/_N5352
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.865 r       ov5640_ddr/coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.865         ov5640_ddr/coms1_reg_config/_N5353
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.895 r       ov5640_ddr/coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.895         ov5640_ddr/coms1_reg_config/_N5354
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.925 r       ov5640_ddr/coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.925         ov5640_ddr/coms1_reg_config/_N5355
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.955 r       ov5640_ddr/coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.955         ov5640_ddr/coms1_reg_config/_N5356
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.191 r       ov5640_ddr/coms1_reg_config/N11_2_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.191         ov5640_ddr/coms1_reg_config/N1111 [9]
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)

 Data arrival time                                                   7.191         Logic Levels: 11 
                                                                                   Logic: 1.496ns(44.221%), Route: 1.887ns(55.779%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901      43.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      43.203 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.808         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.808                          
 clock uncertainty                                      -0.150      43.658                          

 Setup time                                              0.034      43.692                          

 Data required time                                                 43.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.692                          
 Data arrival time                                                   7.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.501                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.808
  Launch Clock Delay      :  3.808
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.203 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.808         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.137 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.778         ov5640_ddr/coms1_reg_config/clock_20k_cnt [0]
                                                                                   ov5640_ddr/coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       5.081 f       ov5640_ddr/coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.545         ov5640_ddr/coms1_reg_config/_N1667
                                                                                   ov5640_ddr/coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.730 r       ov5640_ddr/coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.512         ov5640_ddr/coms1_reg_config/N8
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.745 f       ov5640_ddr/coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.745         ov5640_ddr/coms1_reg_config/_N5349
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.775 r       ov5640_ddr/coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.775         ov5640_ddr/coms1_reg_config/_N5350
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.805 r       ov5640_ddr/coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.805         ov5640_ddr/coms1_reg_config/_N5351
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.835 r       ov5640_ddr/coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.835         ov5640_ddr/coms1_reg_config/_N5352
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.865 r       ov5640_ddr/coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.865         ov5640_ddr/coms1_reg_config/_N5353
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.895 r       ov5640_ddr/coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.895         ov5640_ddr/coms1_reg_config/_N5354
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.925 r       ov5640_ddr/coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.925         ov5640_ddr/coms1_reg_config/_N5355
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.161 r       ov5640_ddr/coms1_reg_config/N11_2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.161         ov5640_ddr/coms1_reg_config/N1111 [8]
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)

 Data arrival time                                                   7.161         Logic Levels: 10 
                                                                                   Logic: 1.466ns(43.722%), Route: 1.887ns(56.278%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901      43.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      43.203 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.808         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.808                          
 clock uncertainty                                      -0.150      43.658                          

 Setup time                                              0.034      43.692                          

 Data required time                                                 43.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.692                          
 Data arrival time                                                   7.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.531                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.808
  Launch Clock Delay      :  3.808
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.203 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.808         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.131 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.772         ov5640_ddr/coms1_reg_config/clock_20k_cnt [0]
                                                                                   ov5640_ddr/coms1_reg_config/N1111[0]_1/I0 (GTP_LUT2)
                                   td                    0.250       5.022 r       ov5640_ddr/coms1_reg_config/N1111[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.022         ov5640_ddr/coms1_reg_config/N1111 [0]
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   5.022         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.203 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.808         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.808                          
 clock uncertainty                                       0.000       3.808                          

 Hold time                                               0.039       3.847                          

 Data required time                                                  3.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.847                          
 Data arrival time                                                   5.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.808
  Launch Clock Delay      :  3.808
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.203 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.808         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.131 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.772         ov5640_ddr/coms1_reg_config/clock_20k_cnt [0]
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250       5.022 r       ov5640_ddr/coms1_reg_config/N11_2_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.022         ov5640_ddr/coms1_reg_config/N1111 [1]
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)

 Data arrival time                                                   5.022         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.203 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.808         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.808                          
 clock uncertainty                                       0.000       3.808                          

 Hold time                                               0.039       3.847                          

 Data required time                                                  3.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.847                          
 Data arrival time                                                   5.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.808
  Launch Clock Delay      :  3.808
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.203 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.808         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.131 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.772         ov5640_ddr/coms1_reg_config/clock_20k_cnt [0]
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_2/I0 (GTP_LUT5CARRY)
                                   td                    0.250       5.022 r       ov5640_ddr/coms1_reg_config/N11_2_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.022         ov5640_ddr/coms1_reg_config/N1111 [2]
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)

 Data arrival time                                                   5.022         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.203 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.808         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.808                          
 clock uncertainty                                       0.000       3.808                          

 Hold time                                               0.039       3.847                          

 Data required time                                                  3.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.847                          
 Data arrival time                                                   5.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.854 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/wrptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       7.524         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/wrptr2 [11]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N24_3/I4 (GTP_LUT5)
                                   td                    0.297       7.821 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N24_3/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.462         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/wrptr [7]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N24_5/I2 (GTP_LUT3)
                                   td                    0.185       8.647 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N24_5/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.252         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/wrptr [5]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N24_9/I4 (GTP_LUT5)
                                   td                    0.185       9.437 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N24_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.901         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/wrptr [1]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_0/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.134 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.134         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.co [0]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.164 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.164         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.co [2]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.194 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.194         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.co [4]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.224 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.224         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.co [6]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.254 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.254         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.co [8]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.490 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.954         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N168/I4 (GTP_LUT5)
                                   td                    0.185      11.139 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N168/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.139         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N168
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  11.139         Logic Levels: 10 
                                                                                   Logic: 1.770ns(38.362%), Route: 2.844ns(61.638%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146      30.325         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  11.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       7.547         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/wr_addr [0]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       7.845 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.845         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5585
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.875 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.875         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5586
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.905 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.905         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5587
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.935 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.935         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5588
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.965 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.965         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5589
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.995 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.995         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5590
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.025 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.025         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5591
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.055 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.055         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5592
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.085 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.085         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5593
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.321 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       8.962         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2 [10]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N7_10/I0 (GTP_LUT5)
                                   td                    0.258       9.220 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N7_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.220         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/wgnext [10]
                                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                   9.220         Logic Levels: 11 
                                                                                   Logic: 1.361ns(50.501%), Route: 1.334ns(49.499%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146      30.325         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                   9.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       7.547         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/wr_addr [0]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       7.845 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.845         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5585
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.875 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.875         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5586
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.905 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.905         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5587
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.935 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.935         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5588
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.965 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.965         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5589
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.995 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.995         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5590
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.025 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.025         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5591
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.055 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.055         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5592
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.291 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       8.932         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2 [9]
                                                                                   u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N7_9/I0 (GTP_LUT5)
                                   td                    0.258       9.190 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.190         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                   9.190         Logic Levels: 10 
                                                                                   Logic: 1.331ns(49.944%), Route: 1.334ns(50.056%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146      30.325         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                   9.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.119                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/de_out3/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos2_8_16bit/de_o/D (GTP_DFF)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ov5640_ddr/cmos2_8_16bit/de_out3/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ov5640_ddr/cmos2_8_16bit/de_out3/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         ov5640_ddr/cmos2_8_16bit/de_out3
                                                                           f       ov5640_ddr/cmos2_8_16bit/de_o/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ov5640_ddr/cmos2_8_16bit/de_o/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/de_out2/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos2_8_16bit/de_out3/D (GTP_DFF)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ov5640_ddr/cmos2_8_16bit/de_out2/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ov5640_ddr/cmos2_8_16bit/de_out2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         ov5640_ddr/cmos2_8_16bit/de_out2
                                                                           f       ov5640_ddr/cmos2_8_16bit/de_out3/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ov5640_ddr/cmos2_8_16bit/de_out3/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_out3[0]/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_o[0]/D (GTP_DFF)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out3[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ov5640_ddr/cmos2_8_16bit/pdata_out3[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         ov5640_ddr/cmos2_8_16bit/pdata_out3 [0]
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_o[0]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_o[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/sync_vg/h_count[1]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/sync_vg/h_count[0]/R (GTP_DFF_R)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/sync_vg/h_count[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       ddr_hdmi/sync_vg/h_count[1]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       7.524         ddr_hdmi/sync_vg/h_count [1]
                                                                                   ddr_hdmi/sync_vg/h_count[11:0]_or_1/I1 (GTP_LUT3)
                                   td                    0.241       7.765 f       ddr_hdmi/sync_vg/h_count[11:0]_or_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.229         ddr_hdmi/sync_vg/_N65434
                                                                                   ddr_hdmi/sync_vg/N4_mux6_4/I4 (GTP_LUT5)
                                   td                    0.185       8.414 r       ddr_hdmi/sync_vg/N4_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.878         ddr_hdmi/sync_vg/_N1207
                                                                                   ddr_hdmi/sync_vg/N4_mux10_1/I4 (GTP_LUT5)
                                   td                    0.185       9.063 r       ddr_hdmi/sync_vg/N4_mux10_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.527         ddr_hdmi/sync_vg/_N1215
                                                                                   ddr_hdmi/sync_vg/h_count[11:0]_or_inv/I2 (GTP_LUT3)
                                   td                    0.172       9.699 f       ddr_hdmi/sync_vg/h_count[11:0]_or_inv/Z (GTP_LUT3)
                                   net (fanout=12)       0.605      10.304         ddr_hdmi/sync_vg/h_count[11:0]_or
                                                                           f       ddr_hdmi/sync_vg/h_count[0]/R (GTP_DFF_R)

 Data arrival time                                                  10.304         Logic Levels: 4  
                                                                                   Logic: 1.112ns(29.426%), Route: 2.667ns(70.574%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146      30.325         nt_pixclk_out    
                                                                           r       ddr_hdmi/sync_vg/h_count[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                             -0.346      29.929                          

 Data required time                                                 29.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.929                          
 Data arrival time                                                  10.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.625                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/sync_vg/h_count[1]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/sync_vg/h_count[1]/R (GTP_DFF_R)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/sync_vg/h_count[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       ddr_hdmi/sync_vg/h_count[1]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       7.524         ddr_hdmi/sync_vg/h_count [1]
                                                                                   ddr_hdmi/sync_vg/h_count[11:0]_or_1/I1 (GTP_LUT3)
                                   td                    0.241       7.765 f       ddr_hdmi/sync_vg/h_count[11:0]_or_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.229         ddr_hdmi/sync_vg/_N65434
                                                                                   ddr_hdmi/sync_vg/N4_mux6_4/I4 (GTP_LUT5)
                                   td                    0.185       8.414 r       ddr_hdmi/sync_vg/N4_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.878         ddr_hdmi/sync_vg/_N1207
                                                                                   ddr_hdmi/sync_vg/N4_mux10_1/I4 (GTP_LUT5)
                                   td                    0.185       9.063 r       ddr_hdmi/sync_vg/N4_mux10_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.527         ddr_hdmi/sync_vg/_N1215
                                                                                   ddr_hdmi/sync_vg/h_count[11:0]_or_inv/I2 (GTP_LUT3)
                                   td                    0.172       9.699 f       ddr_hdmi/sync_vg/h_count[11:0]_or_inv/Z (GTP_LUT3)
                                   net (fanout=12)       0.605      10.304         ddr_hdmi/sync_vg/h_count[11:0]_or
                                                                           f       ddr_hdmi/sync_vg/h_count[1]/R (GTP_DFF_R)

 Data arrival time                                                  10.304         Logic Levels: 4  
                                                                                   Logic: 1.112ns(29.426%), Route: 2.667ns(70.574%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146      30.325         nt_pixclk_out    
                                                                           r       ddr_hdmi/sync_vg/h_count[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                             -0.346      29.929                          

 Data required time                                                 29.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.929                          
 Data arrival time                                                  10.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.625                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/sync_vg/h_count[1]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/sync_vg/h_count[2]/R (GTP_DFF_R)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/sync_vg/h_count[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       ddr_hdmi/sync_vg/h_count[1]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       7.524         ddr_hdmi/sync_vg/h_count [1]
                                                                                   ddr_hdmi/sync_vg/h_count[11:0]_or_1/I1 (GTP_LUT3)
                                   td                    0.241       7.765 f       ddr_hdmi/sync_vg/h_count[11:0]_or_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.229         ddr_hdmi/sync_vg/_N65434
                                                                                   ddr_hdmi/sync_vg/N4_mux6_4/I4 (GTP_LUT5)
                                   td                    0.185       8.414 r       ddr_hdmi/sync_vg/N4_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.878         ddr_hdmi/sync_vg/_N1207
                                                                                   ddr_hdmi/sync_vg/N4_mux10_1/I4 (GTP_LUT5)
                                   td                    0.185       9.063 r       ddr_hdmi/sync_vg/N4_mux10_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.527         ddr_hdmi/sync_vg/_N1215
                                                                                   ddr_hdmi/sync_vg/h_count[11:0]_or_inv/I2 (GTP_LUT3)
                                   td                    0.172       9.699 f       ddr_hdmi/sync_vg/h_count[11:0]_or_inv/Z (GTP_LUT3)
                                   net (fanout=12)       0.605      10.304         ddr_hdmi/sync_vg/h_count[11:0]_or
                                                                           f       ddr_hdmi/sync_vg/h_count[2]/R (GTP_DFF_R)

 Data arrival time                                                  10.304         Logic Levels: 4  
                                                                                   Logic: 1.112ns(29.426%), Route: 2.667ns(70.574%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146      30.325         nt_pixclk_out    
                                                                           r       ddr_hdmi/sync_vg/h_count[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                             -0.346      29.929                          

 Data required time                                                 29.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.929                          
 Data arrival time                                                  10.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.625                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/b_out[3]/D (GTP_DFF)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[0]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.312         ddr_hdmi/o_rgb565 [0]
                                                                           f       ddr_hdmi/b_out[3]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/b_out[3]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[1]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/b_out[4]/D (GTP_DFF)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[1]/CLK (GTP_DFF_R)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[1]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.312         ddr_hdmi/o_rgb565 [1]
                                                                           f       ddr_hdmi/b_out[4]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/b_out[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[2]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/b_out[5]/D (GTP_DFF)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[2]/CLK (GTP_DFF_R)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[2]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.312         ddr_hdmi/o_rgb565 [2]
                                                                           f       ddr_hdmi/b_out[5]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/b_out[5]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1685)     2.337       7.081         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.081         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.341%), Route: 2.337ns(87.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1685)     2.337       7.081         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.081         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.341%), Route: 2.337ns(87.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1685)     2.337       7.081         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.081         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.341%), Route: 2.337ns(87.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2290)     2.716       9.956         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                   9.956         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.805%), Route: 2.716ns(89.195%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.063                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2290)     2.716       9.956         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                   9.956         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.805%), Route: 2.716ns(89.195%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.063                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2290)     2.716       9.956         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                   9.956         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.805%), Route: 2.716ns(89.195%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.063                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[11]/CLK (GTP_DFF_R)
Endpoint    : hdmi_ddr/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.320
  Launch Clock Delay      :  4.320
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.320         cfg_clk          
                                                                           r       rstn_1ms[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.649 r       rstn_1ms[11]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.202         rstn_1ms[11]     
                                                                                   N162_10/I0 (GTP_LUT4)
                                   td                    0.290       5.492 f       N162_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.045         _N70457          
                                                                                   hdmi_ddr/ms72xx_ctl/N0/I0 (GTP_LUT5)
                                   td                    0.279       6.324 f       hdmi_ddr/ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=4)        0.553       6.877         hdmi_ddr/ms72xx_ctl/N0
                                                                           f       hdmi_ddr/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.877         Logic Levels: 2  
                                                                                   Logic: 0.898ns(35.119%), Route: 1.659ns(64.881%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901     103.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     104.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     104.320                          
 clock uncertainty                                      -0.150     104.170                          

 Recovery time                                          -0.542     103.628                          

 Data required time                                                103.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.628                          
 Data arrival time                                                   6.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.751                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : hdmi_ddr/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.320
  Launch Clock Delay      :  4.320
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.320         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.643 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.248         rstn_1ms[13]     
                                                                                   hdmi_ddr/ms72xx_ctl/N0/I2 (GTP_LUT5)
                                   td                    0.433       5.681 f       hdmi_ddr/ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=4)        0.553       6.234         hdmi_ddr/ms72xx_ctl/N0
                                                                           f       hdmi_ddr/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.234         Logic Levels: 1  
                                                                                   Logic: 0.756ns(39.498%), Route: 1.158ns(60.502%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.901       3.112         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.201 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       4.320         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.320                          
 clock uncertainty                                       0.000       4.320                          

 Removal time                                           -0.251       4.069                          

 Data required time                                                  4.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.069                          
 Data arrival time                                                   6.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_fsync_1d/CLK (GTP_DFF)
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/wr_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       u_hsst_ddr/wr_fsync_1d/Q (GTP_DFF)
                                   net (fanout=3)        0.605       7.459         u_hsst_ddr/wr_fsync_1d
                                                                                   u_hsst_ddr/N34/I0 (GTP_LUT3)
                                   td                    0.217       7.676 r       u_hsst_ddr/N34/Z (GTP_LUT3)
                                   net (fanout=51)       1.325       9.001         u_hsst_ddr/wr_rst
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   9.001         Logic Levels: 1  
                                                                                   Logic: 0.546ns(22.052%), Route: 1.930ns(77.948%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146      30.325         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   9.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_fsync_1d/CLK (GTP_DFF)
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/wr_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       u_hsst_ddr/wr_fsync_1d/Q (GTP_DFF)
                                   net (fanout=3)        0.605       7.459         u_hsst_ddr/wr_fsync_1d
                                                                                   u_hsst_ddr/N34/I0 (GTP_LUT3)
                                   td                    0.217       7.676 r       u_hsst_ddr/N34/Z (GTP_LUT3)
                                   net (fanout=51)       1.325       9.001         u_hsst_ddr/wr_rst
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   9.001         Logic Levels: 1  
                                                                                   Logic: 0.546ns(22.052%), Route: 1.930ns(77.948%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146      30.325         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   9.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_fsync_1d/CLK (GTP_DFF)
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/wr_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       u_hsst_ddr/wr_fsync_1d/Q (GTP_DFF)
                                   net (fanout=3)        0.605       7.459         u_hsst_ddr/wr_fsync_1d
                                                                                   u_hsst_ddr/N34/I0 (GTP_LUT3)
                                   td                    0.215       7.674 f       u_hsst_ddr/N34/Z (GTP_LUT3)
                                   net (fanout=51)       0.810       8.484         u_hsst_ddr/wr_rst
                                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.484         Logic Levels: 1  
                                                                                   Logic: 0.544ns(27.769%), Route: 1.415ns(72.231%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146      30.325         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.542      29.733                          

 Data required time                                                 29.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.733                          
 Data arrival time                                                   8.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_fsync_1d/CLK (GTP_DFF)
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/wr_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       u_hsst_ddr/wr_fsync_1d/Q (GTP_DFF)
                                   net (fanout=3)        0.605       7.453         u_hsst_ddr/wr_fsync_1d
                                                                                   u_hsst_ddr/N34/I0 (GTP_LUT3)
                                   td                    0.215       7.668 f       u_hsst_ddr/N34/Z (GTP_LUT3)
                                   net (fanout=51)       0.810       8.478         u_hsst_ddr/wr_rst
                                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.478         Logic Levels: 1  
                                                                                   Logic: 0.538ns(27.547%), Route: 1.415ns(72.453%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.251       6.274                          

 Data required time                                                  6.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.274                          
 Data arrival time                                                   8.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_fsync_1d/CLK (GTP_DFF)
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/wr_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       u_hsst_ddr/wr_fsync_1d/Q (GTP_DFF)
                                   net (fanout=3)        0.605       7.453         u_hsst_ddr/wr_fsync_1d
                                                                                   u_hsst_ddr/N34/I0 (GTP_LUT3)
                                   td                    0.215       7.668 f       u_hsst_ddr/N34/Z (GTP_LUT3)
                                   net (fanout=51)       0.810       8.478         u_hsst_ddr/wr_rst
                                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.478         Logic Levels: 1  
                                                                                   Logic: 0.538ns(27.547%), Route: 1.415ns(72.453%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.251       6.274                          

 Data required time                                                  6.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.274                          
 Data arrival time                                                   8.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_fsync_1d/CLK (GTP_DFF)
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/wr_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       u_hsst_ddr/wr_fsync_1d/Q (GTP_DFF)
                                   net (fanout=3)        0.605       7.453         u_hsst_ddr/wr_fsync_1d
                                                                                   u_hsst_ddr/N34/I0 (GTP_LUT3)
                                   td                    0.215       7.668 f       u_hsst_ddr/N34/Z (GTP_LUT3)
                                   net (fanout=51)       0.810       8.478         u_hsst_ddr/wr_rst
                                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.478         Logic Levels: 1  
                                                                                   Logic: 0.538ns(27.547%), Route: 1.415ns(72.453%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=119)      3.146       6.525         pixclk_in_camera_1
                                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.251       6.274                          

 Data required time                                                  6.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.274                          
 Data arrival time                                                   8.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.204                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.848         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1/I (GTP_INV)
                                   td                    0.000       6.848 r       ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.203         ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.203         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146      30.325         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.122      30.153                          

 Data required time                                                 30.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.153                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.950                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.848         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1/I (GTP_INV)
                                   td                    0.000       6.848 r       ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.203         ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.203         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146      30.325         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.122      30.153                          

 Data required time                                                 30.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.153                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.950                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.848         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1/I (GTP_INV)
                                   td                    0.000       6.848 r       ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.203         ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.203         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146      30.325         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.122      30.153                          

 Data required time                                                 30.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.153                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.950                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1/I (GTP_INV)
                                   td                    0.000       6.854 f       ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.209         ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1
                                                                           f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.209         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.026       6.499                          

 Data required time                                                  6.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.499                          
 Data arrival time                                                   8.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.710                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1/I (GTP_INV)
                                   td                    0.000       6.854 f       ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.209         ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1
                                                                           f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.209         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.026       6.499                          

 Data required time                                                  6.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.499                          
 Data arrival time                                                   8.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.710                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1/I (GTP_INV)
                                   td                    0.000       6.854 f       ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.209         ddr_hdmi/fram_buf_hdmi/rd_buf/N38_1
                                                                           f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.209         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=237)      3.146       6.525         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.026       6.499                          

 Data required time                                                  6.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.499                          
 Data arrival time                                                   8.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=568)      2.704       9.944         u_DDR3_50H/u_ddrphy_top/calib_done
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/I1 (GTP_LUT2)
                                   td                    0.172      10.116 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      11.207         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      14.010 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      14.010         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  14.010         Logic Levels: 2  
                                                                                   Logic: 3.304ns(46.542%), Route: 3.795ns(53.458%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : LED[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=14)       1.726       8.960         nt_LED[2]        
                                                                                   LED_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803      11.763 f       LED_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.763         LED[2]           
 LED[2]                                                                    f       LED[2] (port)    

 Data arrival time                                                  11.763         Logic Levels: 1  
                                                                                   Logic: 3.126ns(64.427%), Route: 1.726ns(35.573%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/CLK (GTP_DFF_SE)
Endpoint    : LED[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=388)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4665)     3.146       6.911         core_clk         
                                                                           r       heart_beat_led/CLK (GTP_DFF_SE)

                                   tco                   0.323       7.234 f       heart_beat_led/Q (GTP_DFF_SE)
                                   net (fanout=2)        1.180       8.414         nt_LED[3]        
                                                                                   LED_obuf[3]/I (GTP_OUTBUF)
                                   td                    2.803      11.217 f       LED_obuf[3]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.217         LED[3]           
 LED[3]                                                                    f       LED[3] (port)    

 Data arrival time                                                  11.217         Logic Levels: 1  
                                                                                   Logic: 3.126ns(72.596%), Route: 1.180ns(27.404%)
====================================================================================================

====================================================================================================

Startpoint  : iic_sda (port)
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_rx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_sda                                                 0.000       0.000 r       iic_sda (port)   
                                   net (fanout=1)        0.000       0.000         nt_iic_sda       
                                                                                   hdmi_ddr.ms72xx_ctl.iic_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       hdmi_ddr.ms72xx_ctl.iic_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N0              
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_tx_sda                                              0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.000       0.000         nt_iic_tx_sda    
                                                                                   hdmi_ddr.ms72xx_ctl.iic_tx_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       hdmi_ddr.ms72xx_ctl.iic_tx_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N1              
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[0] (port)
Endpoint    : ov5640_ddr/cmos1_d_d0[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[0]                                           0.000       0.000 r       cmos1_data[0] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[0]    
                                                                                   cmos1_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[0] 
                                                                           r       ov5640_ddr/cmos1_d_d0[0]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          ov5640_ddr/power_on_delay_inst/camera_pwnd_reg/CLK
 9.380       10.000          0.620           Low Pulse Width                           ov5640_ddr/power_on_delay_inst/camera_pwnd_reg/CLK
 9.380       10.000          0.620           High Pulse Width                          ov5640_ddr/power_on_delay_inst/camera_rstn_reg/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          ov5640_ddr/cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           ov5640_ddr/cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          ov5640_ddr/cmos1_8_16bit/de_i_r/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          ov5640_ddr/cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           ov5640_ddr/cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          ov5640_ddr/cmos2_8_16bit/de_i_r/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width                          ov5640_ddr/coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           Low Pulse Width                           ov5640_ddr/coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           High Pulse Width                          ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK
====================================================================================================

{cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width                          u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width                          ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 11.002      11.900          0.898           Low Pulse Width                           ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 11.002      11.900          0.898           Low Pulse Width                           ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                     
+-------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/YHX/Desktop/test_board/rtl_design_v1.0/pnr/compile/m1_soc_top_comp.adf               
|            | C:/Users/YHX/Desktop/test_board/rtl_design_v1.0/pnr/source/M1_SoC_TOP.fdc                     
| Output     | C:/Users/YHX/Desktop/test_board/rtl_design_v1.0/pnr/synthesize/m1_soc_top_syn.adf             
|            | C:/Users/YHX/Desktop/test_board/rtl_design_v1.0/pnr/synthesize/m1_soc_top_syn.vm              
|            | C:/Users/YHX/Desktop/test_board/rtl_design_v1.0/pnr/synthesize/m1_soc_top_controlsets.txt     
|            | C:/Users/YHX/Desktop/test_board/rtl_design_v1.0/pnr/synthesize/snr.db                         
|            | C:/Users/YHX/Desktop/test_board/rtl_design_v1.0/pnr/synthesize/m1_soc_top.snr                 
+-------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -fanout_guide 1000 -min_controlset_size 4 -selected_syn_tool_opt 2 
Peak memory: 452 MB
Total CPU  time to synthesize completion : 0h:0m:17s
Process Total CPU  time to synthesize completion : 0h:0m:17s
Total real time to synthesize completion : 0h:0m:39s
